// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
// Date        : Wed Nov 29 09:37:37 2017
// Host        : Fred-PC running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ isa_handle_0_sim_netlist.v
// Design      : isa_handle_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tfgg484-2L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ch
   (wreg_ch_filter_rd_data,
    wreg_ch_filter_rd_len,
    wreg_ch_sign_handle_valid,
    valid_reg,
    wreg_ch_main_amp_valid,
    wreg_ch_pre_amp_valid,
    wreg_ch_v_amp_valid,
    wreg_ch_i_amp_valid,
    wreg_ch_noise_comp_valid,
    wreg_ch_noise_delay_valid,
    wreg_ch_start_suscycle_valid,
    wreg_ch_stop_suscycle_valid,
    wreg_ch_trig_riseratio_valid,
    wreg_ch_trig_dropratio_valid,
    \result_data_reg[0] ,
    \check_reg[0] ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    Q,
    \check_reg[0]_2 ,
    \outreg_reg[7] ,
    \rv_len_reg[4] ,
    \check_reg[7] ,
    \rv_len_reg[4]_0 ,
    \rv_len_reg[4]_1 ,
    \rv_len_reg[4]_2 ,
    \rv_len_reg[4]_3 ,
    \rv_len_reg[4]_4 ,
    \rv_len_reg[2] ,
    \check_reg[7]_0 ,
    \rv_len_reg[4]_5 ,
    \rv_len_reg[4]_6 ,
    \rv_len_reg[4]_7 ,
    \check_reg[3] ,
    \check_reg[0]_3 ,
    \check_reg[3]_0 ,
    \check_reg[0]_4 ,
    \check_reg[3]_1 ,
    \check_reg[3]_2 ,
    \check_reg[3]_3 ,
    \check_reg[0]_5 ,
    \check_reg[0]_6 ,
    \outreg_reg[0] ,
    \check_reg[0]_7 ,
    \check_reg[3]_4 ,
    \check_reg[0]_8 ,
    \check_reg[0]_9 ,
    \check_reg[3]_5 ,
    \check_reg[0]_10 ,
    \check_reg[0]_11 ,
    \check_reg[3]_6 ,
    \check_reg[3]_7 ,
    \check_reg[0]_12 ,
    \check_reg[3]_8 ,
    \check_reg[0]_13 ,
    \check_reg[0]_14 ,
    \check_reg[0]_15 ,
    \check_reg[3]_9 ,
    \check_reg[0]_16 ,
    \check_reg[0]_17 ,
    \check_reg[3]_10 ,
    \check_reg[0]_18 ,
    \check_reg[0]_19 ,
    \check_reg[3]_11 ,
    \check_reg[0]_20 ,
    \check_reg[0]_21 ,
    \check_reg[3]_12 ,
    wreg_ch_zero_cal,
    wreg_ch_zero_cal_valid,
    wreg_ch_sample_rate,
    wreg_ch_sample_rate_valid,
    wreg_ch_sign_handle,
    wreg_ch_main_amp,
    wreg_ch_pre_amp,
    wreg_ch_v_amp,
    wreg_ch_i_amp,
    wreg_ch_noise_comp,
    wreg_ch_noise_amp_cof,
    wreg_ch_noise_amp_cof_valid,
    wreg_ch_noise_delay,
    wreg_ch_start_targettime,
    wreg_ch_start_targettime_valid,
    wreg_ch_start_sustime,
    wreg_ch_start_sustime_valid,
    wreg_ch_start_susnum,
    wreg_ch_start_susnum_valid,
    wreg_ch_start_suscycle,
    wreg_ch_stop_sustime,
    wreg_ch_stop_sustime_valid,
    wreg_ch_stop_susnum,
    wreg_ch_stop_susnum_valid,
    wreg_ch_stop_suscycle,
    wreg_ch_trig_threshold_p,
    wreg_ch_trig_threshold_p_valid,
    wreg_ch_trig_threshold_n,
    wreg_ch_trig_threshold_n_valid,
    wreg_ch_trig_risetime,
    wreg_ch_trig_risetime_valid,
    wreg_ch_trig_droptime,
    wreg_ch_trig_droptime_valid,
    wreg_ch_trig_pulsewidth,
    wreg_ch_trig_pulsewidth_valid,
    wreg_ch_trig_riseratio,
    wreg_ch_trig_dropratio,
    wreg_ch_trig_rmsvalue,
    wreg_ch_trig_rmsvalue_valid,
    clk,
    isa_getdata,
    wreg_ch_filter_rd_en,
    reset_0,
    wr_en0,
    E,
    isa_cs_reg,
    \addr_reg[1] ,
    \addr_reg[7] ,
    \addr_reg[1]_0 ,
    \addr_reg[2] ,
    \addr_reg[1]_1 ,
    \addr_reg[6] ,
    \addr_reg[6]_0 ,
    isa_cs_reg_0,
    \addr_reg[2]_0 ,
    \addr_reg[5] ,
    isa_cs_reg_1,
    \addr_reg[7]_0 ,
    \addr_reg[1]_2 ,
    \addr_reg[1]_3 ,
    \addr_reg[5]_0 ,
    addr,
    \addr_reg[1]_4 ,
    \addr_reg[1]_5 ,
    \getdata_reg[6]_rep ,
    \addr_reg[1]_6 ,
    reset,
    \addr_reg[1]_7 ,
    D,
    \addr_reg[3] ,
    \addr_reg[3]_0 ,
    \rv_len_reg[0] ,
    \rv_len_reg[0]_0 ,
    \addr_reg[6]_1 ,
    isa_cs_reg_2,
    \addr_reg[2]_1 ,
    \addr_reg[6]_2 ,
    \rv_len_reg[0]_1 ,
    \addr_reg[3]_1 ,
    \addr_reg[2]_2 ,
    \rv_len_reg[0]_2 ,
    \addr_reg[3]_2 ,
    \addr_reg[6]_3 ,
    \rv_len_reg[0]_3 ,
    \rv_len_reg[0]_4 ,
    \addr_reg[6]_4 ,
    \addr_reg[4] ,
    \rv_len_reg[0]_5 ,
    \addr_reg[6]_5 ,
    \rv_len_reg[2]_0 ,
    \rv_len_reg[0]_6 ,
    \addr_reg[6]_6 ,
    \rv_len_reg[3] ,
    \addr_reg[6]_7 ,
    \rv_len_reg[2]_1 ,
    \rv_len_reg[0]_7 ,
    \addr_reg[6]_8 ,
    \addr_reg[6]_9 ,
    \rv_len_reg[0]_8 ,
    \addr_reg[3]_3 ,
    \rv_len_reg[0]_9 ,
    \addr_reg[2]_3 ,
    \getdata_reg[0]_rep__0 ,
    \getdata_reg[1]_rep ,
    \getdata_reg[2]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[5]_rep ,
    \getdata_reg[1]_rep__0 ,
    \getdata_reg[3]_rep ,
    p_0_in,
    \getdata_reg[3]_rep_0 ,
    \getdata_reg[3]_rep_1 ,
    \getdata_reg[3]_rep__0 ,
    \getdata_reg[3]_rep__0_0 ,
    \getdata_reg[3]_rep__0_1 ,
    \getdata_reg[3]_rep_2 ,
    \getdata_reg[3]_rep_3 ,
    \getdata_reg[3]_rep_4 ,
    \getdata_reg[3]_rep_5 ,
    \getdata_reg[3]_rep__0_2 ,
    \getdata_reg[3]_rep__0_3 ,
    \getdata_reg[3]_rep__0_4 ,
    \getdata_reg[3]_rep_6 ,
    \getdata_reg[0]_rep ,
    \getdata_reg[3]_rep_7 ,
    \addr_reg[3]_4 ,
    reset_1,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[2]_rep_0 ,
    \getdata_reg[7]_rep_1 ,
    \getdata_reg[6]_rep_0 ,
    \getdata_reg[7]_rep_2 ,
    \getdata_reg[1]_rep__0_0 ,
    \getdata_reg[7]_rep_3 ,
    \getdata_reg[6]_rep_1 ,
    \getdata_reg[7]_rep_4 ,
    \getdata_reg[2]_0 ,
    \getdata_reg[7]_rep_5 ,
    \getdata_reg[0]_rep__0_0 ,
    \getdata_reg[7]_rep_6 ,
    \getdata_reg[2]_1 ,
    \getdata_reg[7]_rep_7 ,
    \getdata_reg[0]_rep__0_1 ,
    \getdata_reg[7]_rep_8 ,
    \getdata_reg[2]_2 ,
    \getdata_reg[7]_rep_9 ,
    \getdata_reg[3]_rep__0_5 ,
    \getdata_reg[7]_rep_10 ,
    \getdata_reg[2]_3 ,
    \getdata_reg[7]_rep_11 ,
    \getdata_reg[6]_rep_2 ,
    \getdata_reg[7]_rep_12 ,
    \getdata_reg[0]_rep__0_2 ,
    \getdata_reg[7]_rep_13 ,
    \getdata_reg[2]_rep_1 ,
    \rv_len_reg[0]_10 ,
    \getdata_reg[2]_rep_2 ,
    \getdata_reg[6]_rep_3 ,
    \getdata_reg[1]_rep_0 ,
    \getdata_reg[6]_rep_4 ,
    \getdata_reg[2]_rep_3 ,
    \getdata_reg[0]_rep__0_3 ,
    \getdata_reg[2]_rep_4 ,
    \getdata_reg[0]_rep__0_4 ,
    \getdata_reg[2]_rep_5 ,
    \getdata_reg[3]_rep__0_6 ,
    \getdata_reg[2]_rep_6 ,
    \getdata_reg[6]_rep_5 ,
    \getdata_reg[0]_rep__0_5 );
  output [7:0]wreg_ch_filter_rd_data;
  output [3:0]wreg_ch_filter_rd_len;
  output wreg_ch_sign_handle_valid;
  output valid_reg;
  output wreg_ch_main_amp_valid;
  output wreg_ch_pre_amp_valid;
  output wreg_ch_v_amp_valid;
  output wreg_ch_i_amp_valid;
  output wreg_ch_noise_comp_valid;
  output wreg_ch_noise_delay_valid;
  output wreg_ch_start_suscycle_valid;
  output wreg_ch_stop_suscycle_valid;
  output wreg_ch_trig_riseratio_valid;
  output wreg_ch_trig_dropratio_valid;
  output \result_data_reg[0] ;
  output \check_reg[0] ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [1:0]Q;
  output \check_reg[0]_2 ;
  output \outreg_reg[7] ;
  output [0:0]\rv_len_reg[4] ;
  output [1:0]\check_reg[7] ;
  output [0:0]\rv_len_reg[4]_0 ;
  output [0:0]\rv_len_reg[4]_1 ;
  output [0:0]\rv_len_reg[4]_2 ;
  output [0:0]\rv_len_reg[4]_3 ;
  output [0:0]\rv_len_reg[4]_4 ;
  output [1:0]\rv_len_reg[2] ;
  output [1:0]\check_reg[7]_0 ;
  output [0:0]\rv_len_reg[4]_5 ;
  output [0:0]\rv_len_reg[4]_6 ;
  output [0:0]\rv_len_reg[4]_7 ;
  output [0:0]\check_reg[3] ;
  output \check_reg[0]_3 ;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_4 ;
  output [0:0]\check_reg[3]_1 ;
  output [0:0]\check_reg[3]_2 ;
  output [0:0]\check_reg[3]_3 ;
  output \check_reg[0]_5 ;
  output \check_reg[0]_6 ;
  output \outreg_reg[0] ;
  output \check_reg[0]_7 ;
  output [0:0]\check_reg[3]_4 ;
  output \check_reg[0]_8 ;
  output \check_reg[0]_9 ;
  output [0:0]\check_reg[3]_5 ;
  output \check_reg[0]_10 ;
  output \check_reg[0]_11 ;
  output [0:0]\check_reg[3]_6 ;
  output [0:0]\check_reg[3]_7 ;
  output \check_reg[0]_12 ;
  output [0:0]\check_reg[3]_8 ;
  output \check_reg[0]_13 ;
  output \check_reg[0]_14 ;
  output \check_reg[0]_15 ;
  output [0:0]\check_reg[3]_9 ;
  output \check_reg[0]_16 ;
  output \check_reg[0]_17 ;
  output [0:0]\check_reg[3]_10 ;
  output \check_reg[0]_18 ;
  output \check_reg[0]_19 ;
  output [0:0]\check_reg[3]_11 ;
  output \check_reg[0]_20 ;
  output \check_reg[0]_21 ;
  output [0:0]\check_reg[3]_12 ;
  output [15:0]wreg_ch_zero_cal;
  output wreg_ch_zero_cal_valid;
  output [15:0]wreg_ch_sample_rate;
  output wreg_ch_sample_rate_valid;
  output [7:0]wreg_ch_sign_handle;
  output [7:0]wreg_ch_main_amp;
  output [7:0]wreg_ch_pre_amp;
  output [7:0]wreg_ch_v_amp;
  output [7:0]wreg_ch_i_amp;
  output [7:0]wreg_ch_noise_comp;
  output [15:0]wreg_ch_noise_amp_cof;
  output wreg_ch_noise_amp_cof_valid;
  output [7:0]wreg_ch_noise_delay;
  output [63:0]wreg_ch_start_targettime;
  output wreg_ch_start_targettime_valid;
  output [31:0]wreg_ch_start_sustime;
  output wreg_ch_start_sustime_valid;
  output [31:0]wreg_ch_start_susnum;
  output wreg_ch_start_susnum_valid;
  output [7:0]wreg_ch_start_suscycle;
  output [31:0]wreg_ch_stop_sustime;
  output wreg_ch_stop_sustime_valid;
  output [31:0]wreg_ch_stop_susnum;
  output wreg_ch_stop_susnum_valid;
  output [7:0]wreg_ch_stop_suscycle;
  output [15:0]wreg_ch_trig_threshold_p;
  output wreg_ch_trig_threshold_p_valid;
  output [15:0]wreg_ch_trig_threshold_n;
  output wreg_ch_trig_threshold_n_valid;
  output [15:0]wreg_ch_trig_risetime;
  output wreg_ch_trig_risetime_valid;
  output [15:0]wreg_ch_trig_droptime;
  output wreg_ch_trig_droptime_valid;
  output [15:0]wreg_ch_trig_pulsewidth;
  output wreg_ch_trig_pulsewidth_valid;
  output [7:0]wreg_ch_trig_riseratio;
  output [7:0]wreg_ch_trig_dropratio;
  output [15:0]wreg_ch_trig_rmsvalue;
  output wreg_ch_trig_rmsvalue_valid;
  input clk;
  input [7:0]isa_getdata;
  input wreg_ch_filter_rd_en;
  input reset_0;
  input wr_en0;
  input [0:0]E;
  input [0:0]isa_cs_reg;
  input [0:0]\addr_reg[1] ;
  input [0:0]\addr_reg[7] ;
  input [0:0]\addr_reg[1]_0 ;
  input [0:0]\addr_reg[2] ;
  input [0:0]\addr_reg[1]_1 ;
  input [0:0]\addr_reg[6] ;
  input [0:0]\addr_reg[6]_0 ;
  input [0:0]isa_cs_reg_0;
  input [0:0]\addr_reg[2]_0 ;
  input \addr_reg[5] ;
  input isa_cs_reg_1;
  input \addr_reg[7]_0 ;
  input \addr_reg[1]_2 ;
  input \addr_reg[1]_3 ;
  input \addr_reg[5]_0 ;
  input [0:0]addr;
  input \addr_reg[1]_4 ;
  input \addr_reg[1]_5 ;
  input \getdata_reg[6]_rep ;
  input \addr_reg[1]_6 ;
  input reset;
  input \addr_reg[1]_7 ;
  input [0:0]D;
  input \addr_reg[3] ;
  input \addr_reg[3]_0 ;
  input [0:0]\rv_len_reg[0] ;
  input [0:0]\rv_len_reg[0]_0 ;
  input \addr_reg[6]_1 ;
  input isa_cs_reg_2;
  input \addr_reg[2]_1 ;
  input \addr_reg[6]_2 ;
  input [0:0]\rv_len_reg[0]_1 ;
  input \addr_reg[3]_1 ;
  input \addr_reg[2]_2 ;
  input [0:0]\rv_len_reg[0]_2 ;
  input \addr_reg[3]_2 ;
  input \addr_reg[6]_3 ;
  input [0:0]\rv_len_reg[0]_3 ;
  input [0:0]\rv_len_reg[0]_4 ;
  input \addr_reg[6]_4 ;
  input \addr_reg[4] ;
  input [0:0]\rv_len_reg[0]_5 ;
  input \addr_reg[6]_5 ;
  input \rv_len_reg[2]_0 ;
  input [0:0]\rv_len_reg[0]_6 ;
  input \addr_reg[6]_6 ;
  input \rv_len_reg[3] ;
  input \addr_reg[6]_7 ;
  input \rv_len_reg[2]_1 ;
  input [0:0]\rv_len_reg[0]_7 ;
  input \addr_reg[6]_8 ;
  input \addr_reg[6]_9 ;
  input [0:0]\rv_len_reg[0]_8 ;
  input \addr_reg[3]_3 ;
  input [0:0]\rv_len_reg[0]_9 ;
  input \addr_reg[2]_3 ;
  input \getdata_reg[0]_rep__0 ;
  input \getdata_reg[1]_rep ;
  input \getdata_reg[2]_rep ;
  input [6:0]\getdata_reg[7]_rep ;
  input \getdata_reg[5]_rep ;
  input \getdata_reg[1]_rep__0 ;
  input \getdata_reg[3]_rep ;
  input [3:0]p_0_in;
  input \getdata_reg[3]_rep_0 ;
  input \getdata_reg[3]_rep_1 ;
  input \getdata_reg[3]_rep__0 ;
  input \getdata_reg[3]_rep__0_0 ;
  input \getdata_reg[3]_rep__0_1 ;
  input \getdata_reg[3]_rep_2 ;
  input \getdata_reg[3]_rep_3 ;
  input \getdata_reg[3]_rep_4 ;
  input \getdata_reg[3]_rep_5 ;
  input \getdata_reg[3]_rep__0_2 ;
  input \getdata_reg[3]_rep__0_3 ;
  input \getdata_reg[3]_rep__0_4 ;
  input \getdata_reg[3]_rep_6 ;
  input \getdata_reg[0]_rep ;
  input \getdata_reg[3]_rep_7 ;
  input [0:0]\addr_reg[3]_4 ;
  input reset_1;
  input [0:0]\getdata_reg[2] ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[2]_rep_0 ;
  input [7:0]\getdata_reg[7]_rep_1 ;
  input [0:0]\getdata_reg[6]_rep_0 ;
  input [7:0]\getdata_reg[7]_rep_2 ;
  input [0:0]\getdata_reg[1]_rep__0_0 ;
  input [7:0]\getdata_reg[7]_rep_3 ;
  input [0:0]\getdata_reg[6]_rep_1 ;
  input [7:0]\getdata_reg[7]_rep_4 ;
  input [0:0]\getdata_reg[2]_0 ;
  input [7:0]\getdata_reg[7]_rep_5 ;
  input [0:0]\getdata_reg[0]_rep__0_0 ;
  input [7:0]\getdata_reg[7]_rep_6 ;
  input [0:0]\getdata_reg[2]_1 ;
  input [7:0]\getdata_reg[7]_rep_7 ;
  input [0:0]\getdata_reg[0]_rep__0_1 ;
  input [7:0]\getdata_reg[7]_rep_8 ;
  input [0:0]\getdata_reg[2]_2 ;
  input [6:0]\getdata_reg[7]_rep_9 ;
  input [0:0]\getdata_reg[3]_rep__0_5 ;
  input [7:0]\getdata_reg[7]_rep_10 ;
  input [0:0]\getdata_reg[2]_3 ;
  input [6:0]\getdata_reg[7]_rep_11 ;
  input [0:0]\getdata_reg[6]_rep_2 ;
  input [7:0]\getdata_reg[7]_rep_12 ;
  input [0:0]\getdata_reg[0]_rep__0_2 ;
  input [7:0]\getdata_reg[7]_rep_13 ;
  input [0:0]\getdata_reg[2]_rep_1 ;
  input [0:0]\rv_len_reg[0]_10 ;
  input [0:0]\getdata_reg[2]_rep_2 ;
  input [0:0]\getdata_reg[6]_rep_3 ;
  input [0:0]\getdata_reg[1]_rep_0 ;
  input [0:0]\getdata_reg[6]_rep_4 ;
  input [0:0]\getdata_reg[2]_rep_3 ;
  input [0:0]\getdata_reg[0]_rep__0_3 ;
  input [0:0]\getdata_reg[2]_rep_4 ;
  input [0:0]\getdata_reg[0]_rep__0_4 ;
  input [0:0]\getdata_reg[2]_rep_5 ;
  input [0:0]\getdata_reg[3]_rep__0_6 ;
  input [0:0]\getdata_reg[2]_rep_6 ;
  input [0:0]\getdata_reg[6]_rep_5 ;
  input [0:0]\getdata_reg[0]_rep__0_5 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]addr;
  wire [0:0]\addr_reg[1] ;
  wire [0:0]\addr_reg[1]_0 ;
  wire [0:0]\addr_reg[1]_1 ;
  wire \addr_reg[1]_2 ;
  wire \addr_reg[1]_3 ;
  wire \addr_reg[1]_4 ;
  wire \addr_reg[1]_5 ;
  wire \addr_reg[1]_6 ;
  wire \addr_reg[1]_7 ;
  wire [0:0]\addr_reg[2] ;
  wire [0:0]\addr_reg[2]_0 ;
  wire \addr_reg[2]_1 ;
  wire \addr_reg[2]_2 ;
  wire \addr_reg[2]_3 ;
  wire \addr_reg[3] ;
  wire \addr_reg[3]_0 ;
  wire \addr_reg[3]_1 ;
  wire \addr_reg[3]_2 ;
  wire \addr_reg[3]_3 ;
  wire [0:0]\addr_reg[3]_4 ;
  wire \addr_reg[4] ;
  wire \addr_reg[5] ;
  wire \addr_reg[5]_0 ;
  wire [0:0]\addr_reg[6] ;
  wire [0:0]\addr_reg[6]_0 ;
  wire \addr_reg[6]_1 ;
  wire \addr_reg[6]_2 ;
  wire \addr_reg[6]_3 ;
  wire \addr_reg[6]_4 ;
  wire \addr_reg[6]_5 ;
  wire \addr_reg[6]_6 ;
  wire \addr_reg[6]_7 ;
  wire \addr_reg[6]_8 ;
  wire \addr_reg[6]_9 ;
  wire [0:0]\addr_reg[7] ;
  wire \addr_reg[7]_0 ;
  wire \check_reg[0] ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire \check_reg[0]_10 ;
  wire \check_reg[0]_11 ;
  wire \check_reg[0]_12 ;
  wire \check_reg[0]_13 ;
  wire \check_reg[0]_14 ;
  wire \check_reg[0]_15 ;
  wire \check_reg[0]_16 ;
  wire \check_reg[0]_17 ;
  wire \check_reg[0]_18 ;
  wire \check_reg[0]_19 ;
  wire \check_reg[0]_2 ;
  wire \check_reg[0]_20 ;
  wire \check_reg[0]_21 ;
  wire \check_reg[0]_3 ;
  wire \check_reg[0]_4 ;
  wire \check_reg[0]_5 ;
  wire \check_reg[0]_6 ;
  wire \check_reg[0]_7 ;
  wire \check_reg[0]_8 ;
  wire \check_reg[0]_9 ;
  wire [0:0]\check_reg[3] ;
  wire [0:0]\check_reg[3]_0 ;
  wire [0:0]\check_reg[3]_1 ;
  wire [0:0]\check_reg[3]_10 ;
  wire [0:0]\check_reg[3]_11 ;
  wire [0:0]\check_reg[3]_12 ;
  wire [0:0]\check_reg[3]_2 ;
  wire [0:0]\check_reg[3]_3 ;
  wire [0:0]\check_reg[3]_4 ;
  wire [0:0]\check_reg[3]_5 ;
  wire [0:0]\check_reg[3]_6 ;
  wire [0:0]\check_reg[3]_7 ;
  wire [0:0]\check_reg[3]_8 ;
  wire [0:0]\check_reg[3]_9 ;
  wire [1:0]\check_reg[7] ;
  wire [1:0]\check_reg[7]_0 ;
  wire clk;
  wire \getdata_reg[0]_rep ;
  wire \getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[0]_rep__0_0 ;
  wire [0:0]\getdata_reg[0]_rep__0_1 ;
  wire [0:0]\getdata_reg[0]_rep__0_2 ;
  wire [0:0]\getdata_reg[0]_rep__0_3 ;
  wire [0:0]\getdata_reg[0]_rep__0_4 ;
  wire [0:0]\getdata_reg[0]_rep__0_5 ;
  wire \getdata_reg[1]_rep ;
  wire [0:0]\getdata_reg[1]_rep_0 ;
  wire \getdata_reg[1]_rep__0 ;
  wire [0:0]\getdata_reg[1]_rep__0_0 ;
  wire [0:0]\getdata_reg[2] ;
  wire [0:0]\getdata_reg[2]_0 ;
  wire [0:0]\getdata_reg[2]_1 ;
  wire [0:0]\getdata_reg[2]_2 ;
  wire [0:0]\getdata_reg[2]_3 ;
  wire \getdata_reg[2]_rep ;
  wire [0:0]\getdata_reg[2]_rep_0 ;
  wire [0:0]\getdata_reg[2]_rep_1 ;
  wire [0:0]\getdata_reg[2]_rep_2 ;
  wire [0:0]\getdata_reg[2]_rep_3 ;
  wire [0:0]\getdata_reg[2]_rep_4 ;
  wire [0:0]\getdata_reg[2]_rep_5 ;
  wire [0:0]\getdata_reg[2]_rep_6 ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire \getdata_reg[3]_rep_1 ;
  wire \getdata_reg[3]_rep_2 ;
  wire \getdata_reg[3]_rep_3 ;
  wire \getdata_reg[3]_rep_4 ;
  wire \getdata_reg[3]_rep_5 ;
  wire \getdata_reg[3]_rep_6 ;
  wire \getdata_reg[3]_rep_7 ;
  wire \getdata_reg[3]_rep__0 ;
  wire \getdata_reg[3]_rep__0_0 ;
  wire \getdata_reg[3]_rep__0_1 ;
  wire \getdata_reg[3]_rep__0_2 ;
  wire \getdata_reg[3]_rep__0_3 ;
  wire \getdata_reg[3]_rep__0_4 ;
  wire [0:0]\getdata_reg[3]_rep__0_5 ;
  wire [0:0]\getdata_reg[3]_rep__0_6 ;
  wire \getdata_reg[5]_rep ;
  wire \getdata_reg[6]_rep ;
  wire [0:0]\getdata_reg[6]_rep_0 ;
  wire [0:0]\getdata_reg[6]_rep_1 ;
  wire [0:0]\getdata_reg[6]_rep_2 ;
  wire [0:0]\getdata_reg[6]_rep_3 ;
  wire [0:0]\getdata_reg[6]_rep_4 ;
  wire [0:0]\getdata_reg[6]_rep_5 ;
  wire [6:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire [7:0]\getdata_reg[7]_rep_1 ;
  wire [7:0]\getdata_reg[7]_rep_10 ;
  wire [6:0]\getdata_reg[7]_rep_11 ;
  wire [7:0]\getdata_reg[7]_rep_12 ;
  wire [7:0]\getdata_reg[7]_rep_13 ;
  wire [7:0]\getdata_reg[7]_rep_2 ;
  wire [7:0]\getdata_reg[7]_rep_3 ;
  wire [7:0]\getdata_reg[7]_rep_4 ;
  wire [7:0]\getdata_reg[7]_rep_5 ;
  wire [7:0]\getdata_reg[7]_rep_6 ;
  wire [7:0]\getdata_reg[7]_rep_7 ;
  wire [7:0]\getdata_reg[7]_rep_8 ;
  wire [6:0]\getdata_reg[7]_rep_9 ;
  wire [0:0]isa_cs_reg;
  wire [0:0]isa_cs_reg_0;
  wire isa_cs_reg_1;
  wire isa_cs_reg_2;
  wire [7:0]isa_getdata;
  wire \outreg_reg[0] ;
  wire \outreg_reg[7] ;
  wire [3:0]p_0_in;
  wire reset;
  wire reset_0;
  wire reset_1;
  wire \result_data_reg[0] ;
  wire [0:0]\rv_len_reg[0] ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [0:0]\rv_len_reg[0]_1 ;
  wire [0:0]\rv_len_reg[0]_10 ;
  wire [0:0]\rv_len_reg[0]_2 ;
  wire [0:0]\rv_len_reg[0]_3 ;
  wire [0:0]\rv_len_reg[0]_4 ;
  wire [0:0]\rv_len_reg[0]_5 ;
  wire [0:0]\rv_len_reg[0]_6 ;
  wire [0:0]\rv_len_reg[0]_7 ;
  wire [0:0]\rv_len_reg[0]_8 ;
  wire [0:0]\rv_len_reg[0]_9 ;
  wire [1:0]\rv_len_reg[2] ;
  wire \rv_len_reg[2]_0 ;
  wire \rv_len_reg[2]_1 ;
  wire \rv_len_reg[3] ;
  wire [0:0]\rv_len_reg[4] ;
  wire [0:0]\rv_len_reg[4]_0 ;
  wire [0:0]\rv_len_reg[4]_1 ;
  wire [0:0]\rv_len_reg[4]_2 ;
  wire [0:0]\rv_len_reg[4]_3 ;
  wire [0:0]\rv_len_reg[4]_4 ;
  wire [0:0]\rv_len_reg[4]_5 ;
  wire [0:0]\rv_len_reg[4]_6 ;
  wire [0:0]\rv_len_reg[4]_7 ;
  wire valid_reg;
  wire wr_en0;
  wire [7:0]wreg_ch_filter_rd_data;
  wire wreg_ch_filter_rd_en;
  wire [3:0]wreg_ch_filter_rd_len;
  wire [7:0]wreg_ch_i_amp;
  wire wreg_ch_i_amp_valid;
  wire [7:0]wreg_ch_main_amp;
  wire wreg_ch_main_amp_valid;
  wire [15:0]wreg_ch_noise_amp_cof;
  wire wreg_ch_noise_amp_cof_d64_w16_n_0;
  wire wreg_ch_noise_amp_cof_valid;
  wire [7:0]wreg_ch_noise_comp;
  wire wreg_ch_noise_comp_valid;
  wire [7:0]wreg_ch_noise_delay;
  wire wreg_ch_noise_delay_valid;
  wire [7:0]wreg_ch_pre_amp;
  wire wreg_ch_pre_amp_valid;
  wire [15:0]wreg_ch_sample_rate;
  wire wreg_ch_sample_rate_valid;
  wire [7:0]wreg_ch_sign_handle;
  wire wreg_ch_sign_handle_valid;
  wire [7:0]wreg_ch_start_suscycle;
  wire wreg_ch_start_suscycle_valid;
  wire [31:0]wreg_ch_start_susnum;
  wire wreg_ch_start_susnum_valid;
  wire [31:0]wreg_ch_start_sustime;
  wire wreg_ch_start_sustime_valid;
  wire [63:0]wreg_ch_start_targettime;
  wire wreg_ch_start_targettime_valid;
  wire [7:0]wreg_ch_stop_suscycle;
  wire wreg_ch_stop_suscycle_valid;
  wire [31:0]wreg_ch_stop_susnum;
  wire wreg_ch_stop_susnum_valid;
  wire [31:0]wreg_ch_stop_sustime;
  wire wreg_ch_stop_sustime_valid;
  wire [7:0]wreg_ch_trig_dropratio;
  wire wreg_ch_trig_dropratio_valid;
  wire [15:0]wreg_ch_trig_droptime;
  wire wreg_ch_trig_droptime_valid;
  wire [15:0]wreg_ch_trig_pulsewidth;
  wire wreg_ch_trig_pulsewidth_d77_w16_n_0;
  wire wreg_ch_trig_pulsewidth_valid;
  wire [7:0]wreg_ch_trig_riseratio;
  wire wreg_ch_trig_riseratio_valid;
  wire [15:0]wreg_ch_trig_risetime;
  wire wreg_ch_trig_risetime_valid;
  wire [15:0]wreg_ch_trig_rmsvalue;
  wire wreg_ch_trig_rmsvalue_valid;
  wire [15:0]wreg_ch_trig_threshold_n;
  wire wreg_ch_trig_threshold_n_valid;
  wire [15:0]wreg_ch_trig_threshold_p;
  wire wreg_ch_trig_threshold_p_valid;
  wire [7:0]wreg_ch_v_amp;
  wire wreg_ch_v_amp_valid;
  wire [15:0]wreg_ch_zero_cal;
  wire wreg_ch_zero_cal_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized1 wreg_ch_filter_data_d62
       (.\addr_reg[5] (\addr_reg[5] ),
        .clk(clk),
        .isa_cs_reg(isa_cs_reg_1),
        .isa_getdata(isa_getdata),
        .reset(reset),
        .reset_0(reset_0),
        .wr_en0(wr_en0),
        .wreg_ch_filter_rd_data(wreg_ch_filter_rd_data),
        .wreg_ch_filter_rd_en(wreg_ch_filter_rd_en),
        .wreg_ch_filter_rd_len(wreg_ch_filter_rd_len));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized38 wreg_ch_i_amp_d61_w8
       (.D({p_0_in[3],\getdata_reg[7]_rep [5:4],p_0_in[2],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .\addr_reg[1] (\addr_reg[1]_0 ),
        .clk(clk),
        .\getdata_reg[3]_rep__0 (\getdata_reg[7]_rep [2]),
        .reset(valid_reg),
        .wreg_ch_i_amp(wreg_ch_i_amp),
        .wreg_ch_i_amp_valid(wreg_ch_i_amp_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized35 wreg_ch_main_amp_d58_w8
       (.D({p_0_in[3],\getdata_reg[7]_rep [5:4],p_0_in[2:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .clk(clk),
        .isa_cs_reg(isa_cs_reg),
        .reset(valid_reg),
        .wreg_ch_main_amp(wreg_ch_main_amp),
        .wreg_ch_main_amp_valid(wreg_ch_main_amp_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized40 wreg_ch_noise_amp_cof_d64_w16
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .Q(\rv_len_reg[4]_5 ),
        .\addr_reg[6] (\addr_reg[6]_8 ),
        .\addr_reg[6]_0 (\addr_reg[6]_9 ),
        .\check_reg[0]_0 (\check_reg[0]_10 ),
        .\check_reg[0]_1 (\check_reg[0]_11 ),
        .\check_reg[3]_0 (\check_reg[3]_6 ),
        .clk(clk),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0 ),
        .\getdata_reg[6]_rep (\getdata_reg[6]_rep_0 ),
        .\getdata_reg[6]_rep_0 (\getdata_reg[6]_rep_3 ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6],\getdata_reg[6]_rep ,\getdata_reg[5]_rep ,\getdata_reg[7]_rep [3:2]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_2 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (wreg_ch_noise_amp_cof_d64_w16_n_0),
        .\rv_len_reg[0]_1 (\rv_len_reg[0]_8 ),
        .wreg_ch_noise_amp_cof(wreg_ch_noise_amp_cof),
        .wreg_ch_noise_amp_cof_valid(wreg_ch_noise_amp_cof_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized39 wreg_ch_noise_comp_d63_w8
       (.D({p_0_in[3],\getdata_reg[7]_rep [5:4],p_0_in[2:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .\addr_reg[2] (\addr_reg[2] ),
        .clk(clk),
        .reset(valid_reg),
        .wreg_ch_noise_comp(wreg_ch_noise_comp),
        .wreg_ch_noise_comp_valid(wreg_ch_noise_comp_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized41 wreg_ch_noise_delay_d65_w8
       (.D({p_0_in[3],\getdata_reg[7]_rep [4],p_0_in[2:1],\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .\addr_reg[1] (\addr_reg[1]_1 ),
        .clk(clk),
        .\getdata_reg[6]_rep (\getdata_reg[6]_rep ),
        .p_0_in(p_0_in[0]),
        .reset(valid_reg),
        .wreg_ch_noise_delay(wreg_ch_noise_delay),
        .wreg_ch_noise_delay_valid(wreg_ch_noise_delay_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized36 wreg_ch_pre_amp_d59_w8
       (.D({p_0_in[3],\getdata_reg[7]_rep [5:4],p_0_in[2],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .\addr_reg[1] (\addr_reg[1] ),
        .clk(clk),
        .\getdata_reg[3]_rep__0 (\getdata_reg[7]_rep [2]),
        .reset(valid_reg),
        .wreg_ch_pre_amp(wreg_ch_pre_amp),
        .wreg_ch_pre_amp_valid(wreg_ch_pre_amp_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized33 wreg_ch_sample_rate_d56_w16
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .Q(\rv_len_reg[4]_7 ),
        .\addr_reg[1] (\addr_reg[1]_6 ),
        .\addr_reg[2] (\addr_reg[2]_3 ),
        .\check_reg[0]_0 (\check_reg[0]_8 ),
        .\check_reg[0]_1 (\check_reg[0]_9 ),
        .\check_reg[3]_0 (\check_reg[3]_5 ),
        .clk(clk),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep_0 ),
        .\getdata_reg[2]_rep_0 (\getdata_reg[2]_rep_2 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_1 ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6],\getdata_reg[6]_rep ,\getdata_reg[5]_rep ,\getdata_reg[7]_rep [3]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_1 ),
        .reset(wreg_ch_noise_amp_cof_d64_w16_n_0),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_9 ),
        .wreg_ch_sample_rate(wreg_ch_sample_rate),
        .wreg_ch_sample_rate_valid(wreg_ch_sample_rate_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized34 wreg_ch_sign_handle_d57_w8
       (.D({p_0_in[3],\getdata_reg[7]_rep [5:4],p_0_in[2:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .E(E),
        .clk(clk),
        .reset(valid_reg),
        .wreg_ch_sign_handle(wreg_ch_sign_handle),
        .wreg_ch_sign_handle_valid(wreg_ch_sign_handle_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized45 wreg_ch_start_suscycle_d69_w8
       (.D({p_0_in[3],\getdata_reg[7]_rep [4],p_0_in[2],\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .\addr_reg[6] (\addr_reg[6] ),
        .clk(clk),
        .\getdata_reg[6]_rep ({\getdata_reg[6]_rep ,\getdata_reg[7]_rep [2]}),
        .p_0_in(p_0_in[0]),
        .reset(valid_reg),
        .wreg_ch_start_suscycle(wreg_ch_start_suscycle),
        .wreg_ch_start_suscycle_valid(wreg_ch_start_suscycle_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized44 wreg_ch_start_susnum_d68_w32
       (.D({p_0_in[3],\getdata_reg[7]_rep [4],p_0_in[2],\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .Q(\rv_len_reg[2] ),
        .\addr_reg[6] (\addr_reg[6]_5 ),
        .\check_reg[0]_0 (\check_reg[0]_13 ),
        .\check_reg[0]_1 (\check_reg[0]_14 ),
        .\check_reg[3]_0 (\check_reg[3]_8 ),
        .clk(clk),
        .\getdata_reg[2] (\getdata_reg[2]_0 ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep_3 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_2 ),
        .\getdata_reg[6]_rep ({\getdata_reg[6]_rep ,p_0_in[0]}),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_5 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_5 ),
        .\rv_len_reg[2]_0 (\rv_len_reg[2]_0 ),
        .wreg_ch_start_susnum(wreg_ch_start_susnum),
        .wreg_ch_start_susnum_valid(wreg_ch_start_susnum_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized43 wreg_ch_start_sustime_d67_w32
       (.D({\getdata_reg[2]_rep ,\getdata_reg[0]_rep__0 }),
        .Q(\check_reg[7]_0 ),
        .\addr_reg[6] (\addr_reg[6]_7 ),
        .\check_reg[0]_0 (\check_reg[0]_3 ),
        .\check_reg[0]_1 (\check_reg[0]_12 ),
        .\check_reg[3]_0 (\check_reg[3] ),
        .clk(clk),
        .\getdata_reg[1]_rep (\getdata_reg[1]_rep ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_1 ),
        .\getdata_reg[6]_rep (\getdata_reg[6]_rep_1 ),
        .\getdata_reg[6]_rep_0 (\getdata_reg[6]_rep_4 ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6],\getdata_reg[6]_rep ,\getdata_reg[5]_rep ,\getdata_reg[7]_rep [3:2]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_4 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_7 ),
        .\rv_len_reg[2]_0 (\rv_len_reg[2]_1 ),
        .wreg_ch_start_sustime(wreg_ch_start_sustime),
        .wreg_ch_start_sustime_valid(wreg_ch_start_sustime_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized42 wreg_ch_start_targettime_d66_w64
       (.D({\getdata_reg[2]_rep ,\getdata_reg[0]_rep__0 }),
        .Q(Q),
        .\addr_reg[6] (\addr_reg[6]_6 ),
        .\check_reg[0]_0 (\check_reg[0]_1 ),
        .\check_reg[0]_1 (\check_reg[0]_2 ),
        .\check_reg[3]_0 (\check_reg[3]_7 ),
        .clk(clk),
        .\getdata_reg[1]_rep (\getdata_reg[1]_rep_0 ),
        .\getdata_reg[1]_rep__0 (\getdata_reg[1]_rep__0 ),
        .\getdata_reg[1]_rep__0_0 (\getdata_reg[1]_rep__0_0 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_0 ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6],\getdata_reg[6]_rep ,\getdata_reg[5]_rep ,\getdata_reg[7]_rep [3:2]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_3 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_6 ),
        .\rv_len_reg[3]_0 (\rv_len_reg[3] ),
        .wreg_ch_start_targettime(wreg_ch_start_targettime),
        .wreg_ch_start_targettime_valid(wreg_ch_start_targettime_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized48 wreg_ch_stop_suscycle_d72_w8
       (.D({p_0_in[3],\getdata_reg[7]_rep [4],p_0_in[2:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .\addr_reg[6] (\addr_reg[6]_0 ),
        .clk(clk),
        .\getdata_reg[6]_rep (\getdata_reg[6]_rep ),
        .reset(valid_reg),
        .wreg_ch_stop_suscycle(wreg_ch_stop_suscycle),
        .wreg_ch_stop_suscycle_valid(wreg_ch_stop_suscycle_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized47 wreg_ch_stop_susnum_d71_w32
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .addr(addr),
        .\addr_reg[1] (\addr_reg[1]_4 ),
        .\addr_reg[1]_0 (\addr_reg[1]_5 ),
        .\addr_reg[5] (\addr_reg[5]_0 ),
        .\check_reg[3]_0 (\check_reg[3]_9 ),
        .clk(clk),
        .\getdata_reg[2] (\getdata_reg[2]_1 ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep_4 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_4 ),
        .\getdata_reg[5]_rep (\getdata_reg[5]_rep ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6:5],\getdata_reg[7]_rep [3]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_7 ),
        .reset(reset),
        .\result_data_reg[0]_0 (\result_data_reg[0] ),
        .wreg_ch_stop_susnum(wreg_ch_stop_susnum),
        .wreg_ch_stop_susnum_valid(wreg_ch_stop_susnum_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized46 wreg_ch_stop_sustime_d70_w32
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .Q(\check_reg[7] ),
        .\addr_reg[1] (\addr_reg[1]_2 ),
        .\addr_reg[3] (\addr_reg[3]_0 ),
        .\check_reg[0]_0 (\check_reg[0]_4 ),
        .\check_reg[0]_1 (\check_reg[0]_15 ),
        .\check_reg[3]_0 (\check_reg[3]_0 ),
        .clk(clk),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0_0 ),
        .\getdata_reg[0]_rep__0_0 (\getdata_reg[0]_rep__0_3 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_3 ),
        .\getdata_reg[5]_rep (\getdata_reg[5]_rep ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6:5],\getdata_reg[7]_rep [3]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_6 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0] ),
        .wreg_ch_stop_sustime(wreg_ch_stop_sustime),
        .wreg_ch_stop_sustime_valid(wreg_ch_stop_sustime_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized55 wreg_ch_trig_dropratio_d79_w8
       (.D({p_0_in[3],\getdata_reg[7]_rep [4],p_0_in[2:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .\addr_reg[2] (\addr_reg[2]_0 ),
        .clk(clk),
        .\getdata_reg[6] (\getdata_reg[7]_rep [5]),
        .reset(reset),
        .valid_reg_0(valid_reg),
        .wreg_ch_trig_dropratio(wreg_ch_trig_dropratio),
        .wreg_ch_trig_dropratio_valid(wreg_ch_trig_dropratio_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized52 wreg_ch_trig_droptime_d76_w16
       (.D({p_0_in[0],\getdata_reg[7]_rep [0]}),
        .E(\check_reg[0]_0 ),
        .Q(\rv_len_reg[4]_2 ),
        .\addr_reg[2] (\addr_reg[2]_2 ),
        .\addr_reg[3] (\addr_reg[3]_1 ),
        .\addr_reg[6] (\addr_reg[6]_2 ),
        .\check_reg[3]_0 (\check_reg[3]_2 ),
        .clk(clk),
        .\getdata_reg[1]_rep (\getdata_reg[1]_rep ),
        .\getdata_reg[2] (\getdata_reg[2]_3 ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep_6 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_4 ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6],\getdata_reg[6]_rep ,\getdata_reg[5]_rep ,\getdata_reg[7]_rep [3:2]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_11 ),
        .\outreg_reg[7]_0 (\outreg_reg[7] ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_2 ),
        .wreg_ch_trig_droptime(wreg_ch_trig_droptime),
        .wreg_ch_trig_droptime_valid(wreg_ch_trig_droptime_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized53 wreg_ch_trig_pulsewidth_d77_w16
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .Q(\rv_len_reg[4]_3 ),
        .\addr_reg[3] (\addr_reg[3]_2 ),
        .\addr_reg[6] (\addr_reg[6]_3 ),
        .\check_reg[0]_0 (\check_reg[0]_5 ),
        .\check_reg[0]_1 (\check_reg[0]_6 ),
        .\check_reg[3]_0 (\check_reg[3]_3 ),
        .clk(clk),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_6 ),
        .\getdata_reg[6]_rep (\getdata_reg[6]_rep_2 ),
        .\getdata_reg[6]_rep_0 (\getdata_reg[6]_rep_5 ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6],\getdata_reg[6]_rep ,\getdata_reg[5]_rep ,\getdata_reg[7]_rep [3]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_12 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (wreg_ch_trig_pulsewidth_d77_w16_n_0),
        .\rv_len_reg[0]_1 (\rv_len_reg[0]_3 ),
        .wreg_ch_trig_pulsewidth(wreg_ch_trig_pulsewidth),
        .wreg_ch_trig_pulsewidth_valid(wreg_ch_trig_pulsewidth_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized54 wreg_ch_trig_riseratio_d78_w8
       (.D({p_0_in[3],\getdata_reg[7]_rep [4],p_0_in[2:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .clk(clk),
        .\getdata_reg[6] (\getdata_reg[7]_rep [5]),
        .isa_cs_reg(isa_cs_reg_0),
        .reset(valid_reg),
        .wreg_ch_trig_riseratio(wreg_ch_trig_riseratio),
        .wreg_ch_trig_riseratio_valid(wreg_ch_trig_riseratio_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized51 wreg_ch_trig_risetime_d75_w16
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .Q(\rv_len_reg[4]_0 ),
        .\addr_reg[1] (\addr_reg[1]_3 ),
        .\addr_reg[6] (\addr_reg[6]_1 ),
        .\check_reg[0]_0 (\check_reg[0]_18 ),
        .\check_reg[0]_1 (\check_reg[0]_19 ),
        .\check_reg[3]_0 (\check_reg[3]_11 ),
        .clk(clk),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_3 ),
        .\getdata_reg[3]_rep__0_0 (\getdata_reg[3]_rep__0_5 ),
        .\getdata_reg[3]_rep__0_1 (\getdata_reg[3]_rep__0_6 ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6],\getdata_reg[6]_rep ,\getdata_reg[5]_rep ,\getdata_reg[7]_rep [3:2]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_10 ),
        .reset(wreg_ch_trig_pulsewidth_d77_w16_n_0),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_0 ),
        .wreg_ch_trig_risetime(wreg_ch_trig_risetime),
        .wreg_ch_trig_risetime_valid(wreg_ch_trig_risetime_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized56 wreg_ch_trig_rmsvalue_d80_w16
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 }),
        .Q(\rv_len_reg[4] ),
        .\addr_reg[3] (\addr_reg[3] ),
        .\addr_reg[7] (\addr_reg[7]_0 ),
        .\check_reg[0]_0 (\check_reg[0]_20 ),
        .\check_reg[0]_1 (\check_reg[0]_21 ),
        .\check_reg[3]_0 (\check_reg[3]_12 ),
        .clk(clk),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep ),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0_2 ),
        .\getdata_reg[0]_rep__0_0 (\getdata_reg[0]_rep__0_5 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_7 ),
        .\getdata_reg[5]_rep (\getdata_reg[5]_rep ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6:5],\getdata_reg[7]_rep [3]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_13 ),
        .reset(\outreg_reg[7] ),
        .\rv_len_reg[0]_0 (D),
        .wreg_ch_trig_rmsvalue(wreg_ch_trig_rmsvalue),
        .wreg_ch_trig_rmsvalue_valid(wreg_ch_trig_rmsvalue_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized50 wreg_ch_trig_threshold_n_d74_w16
       (.D({p_0_in[2],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .E(\check_reg[0] ),
        .Q(\rv_len_reg[4]_1 ),
        .\addr_reg[2] (\addr_reg[2]_1 ),
        .\addr_reg[6] (\addr_reg[6]_2 ),
        .\check_reg[3]_0 (\check_reg[3]_1 ),
        .clk(clk),
        .\getdata_reg[2] (\getdata_reg[2]_2 ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep_5 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_2 ),
        .\getdata_reg[6] (\getdata_reg[7]_rep [5]),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6],\getdata_reg[6]_rep ,\getdata_reg[5]_rep ,\getdata_reg[7]_rep [2]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_9 ),
        .isa_cs_reg(isa_cs_reg_2),
        .reset(wreg_ch_noise_amp_cof_d64_w16_n_0),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_1 ),
        .wreg_ch_trig_threshold_n(wreg_ch_trig_threshold_n),
        .wreg_ch_trig_threshold_n_valid(wreg_ch_trig_threshold_n_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized49 wreg_ch_trig_threshold_p_d73_w16
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .Q(\rv_len_reg[4]_4 ),
        .\addr_reg[4] (\addr_reg[4] ),
        .\addr_reg[6] (\addr_reg[6]_4 ),
        .\check_reg[0]_0 (\check_reg[0]_16 ),
        .\check_reg[0]_1 (\check_reg[0]_17 ),
        .\check_reg[3]_0 (\check_reg[3]_10 ),
        .clk(clk),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0_1 ),
        .\getdata_reg[0]_rep__0_0 (\getdata_reg[0]_rep__0_4 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_5 ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6],\getdata_reg[6]_rep ,\getdata_reg[5]_rep ,\getdata_reg[7]_rep [3]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_8 ),
        .reset(wreg_ch_trig_pulsewidth_d77_w16_n_0),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_4 ),
        .wreg_ch_trig_threshold_p(wreg_ch_trig_threshold_p),
        .wreg_ch_trig_threshold_p_valid(wreg_ch_trig_threshold_p_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized37 wreg_ch_v_amp_d60_w8
       (.\addr_reg[7] (\addr_reg[7] ),
        .clk(clk),
        .\getdata_reg[6]_rep ({\getdata_reg[6]_rep ,\getdata_reg[5]_rep }),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6],\getdata_reg[7]_rep [3:0]}),
        .p_0_in(p_0_in[0]),
        .reset(valid_reg),
        .wreg_ch_v_amp(wreg_ch_v_amp),
        .wreg_ch_v_amp_valid(wreg_ch_v_amp_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized32 wreg_ch_zero_cal_d55_w16
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 ,\getdata_reg[0]_rep__0 }),
        .Q(\rv_len_reg[4]_6 ),
        .\addr_reg[1] (\addr_reg[1]_7 ),
        .\addr_reg[3] (\addr_reg[3]_3 ),
        .\addr_reg[3]_0 (\addr_reg[3]_4 ),
        .\check_reg[0]_0 (\check_reg[0]_7 ),
        .\check_reg[3]_0 (\check_reg[3]_4 ),
        .clk(clk),
        .\getdata_reg[2] (\getdata_reg[2] ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep_1 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_0 ),
        .\getdata_reg[7]_rep ({\getdata_reg[7]_rep [6],\getdata_reg[6]_rep ,\getdata_reg[5]_rep ,\getdata_reg[7]_rep [3]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_0 ),
        .\outreg_reg[0]_0 (\outreg_reg[0] ),
        .reset(reset_1),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_10 ),
        .wreg_ch_zero_cal(wreg_ch_zero_cal),
        .wreg_ch_zero_cal_valid(wreg_ch_zero_cal_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ddr
   (wreg_ddr_ctrl_valid,
    wreg_ddr_addr_valid,
    wreg_ddr_len_valid,
    Q,
    \check_reg[7] ,
    \check_reg[0] ,
    \rv_len_reg[4] ,
    check,
    \rv_len_reg[4]_0 ,
    wreg_ddr_ctrl,
    wreg_ddr_addr,
    wreg_ddr_len,
    E,
    clk,
    reset_0,
    p_0_in,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[1]_rep ,
    \getdata_reg[0]_rep ,
    reset,
    \addr_reg[0] ,
    \addr_reg[2] ,
    \addr_reg[5] ,
    \rv_len_reg[0] ,
    result_data1,
    \addr_reg[5]_0 ,
    \rv_len_reg[0]_0 ,
    \getdata_reg[7] ,
    \getdata_reg[7]_0 ,
    \getdata_reg[0] ,
    \getdata_reg[0]_0 ,
    \getdata_reg[0]_rep_0 ,
    \getdata_reg[0]_rep_1 );
  output wreg_ddr_ctrl_valid;
  output wreg_ddr_addr_valid;
  output wreg_ddr_len_valid;
  output [0:0]Q;
  output [0:0]\check_reg[7] ;
  output \check_reg[0] ;
  output [0:0]\rv_len_reg[4] ;
  output check;
  output [0:0]\rv_len_reg[4]_0 ;
  output [7:0]wreg_ddr_ctrl;
  output [31:0]wreg_ddr_addr;
  output [31:0]wreg_ddr_len;
  input [0:0]E;
  input clk;
  input reset_0;
  input [4:0]p_0_in;
  input [1:0]D;
  input \getdata_reg[3]_rep ;
  input \getdata_reg[1]_rep ;
  input \getdata_reg[0]_rep ;
  input reset;
  input \addr_reg[0] ;
  input \addr_reg[2] ;
  input \addr_reg[5] ;
  input [0:0]\rv_len_reg[0] ;
  input result_data1;
  input \addr_reg[5]_0 ;
  input [0:0]\rv_len_reg[0]_0 ;
  input \getdata_reg[7] ;
  input \getdata_reg[7]_0 ;
  input [0:0]\getdata_reg[0] ;
  input [0:0]\getdata_reg[0]_0 ;
  input [0:0]\getdata_reg[0]_rep_0 ;
  input [0:0]\getdata_reg[0]_rep_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[2] ;
  wire \addr_reg[5] ;
  wire \addr_reg[5]_0 ;
  wire check;
  wire \check_reg[0] ;
  wire [0:0]\check_reg[7] ;
  wire clk;
  wire [0:0]\getdata_reg[0] ;
  wire [0:0]\getdata_reg[0]_0 ;
  wire \getdata_reg[0]_rep ;
  wire [0:0]\getdata_reg[0]_rep_0 ;
  wire [0:0]\getdata_reg[0]_rep_1 ;
  wire \getdata_reg[1]_rep ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[7] ;
  wire \getdata_reg[7]_0 ;
  wire [4:0]p_0_in;
  wire reset;
  wire reset_0;
  wire result_data1;
  wire [0:0]\rv_len_reg[0] ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [0:0]\rv_len_reg[4] ;
  wire [0:0]\rv_len_reg[4]_0 ;
  wire [31:0]wreg_ddr_addr;
  wire wreg_ddr_addr_valid;
  wire [7:0]wreg_ddr_ctrl;
  wire wreg_ddr_ctrl_valid;
  wire [31:0]wreg_ddr_len;
  wire wreg_ddr_len_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized7 wreg_ddr_addr_d48_w32
       (.D({p_0_in[4:3],D,\getdata_reg[3]_rep ,p_0_in[2],\getdata_reg[0]_rep }),
        .E(check),
        .Q(Q),
        .\addr_reg[2] (\addr_reg[2] ),
        .\addr_reg[5] (\addr_reg[5]_0 ),
        .clk(clk),
        .\getdata_reg[0] (\getdata_reg[0] ),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep_0 ),
        .\getdata_reg[1]_rep (\getdata_reg[1]_rep ),
        .\getdata_reg[7] (\getdata_reg[7] ),
        .p_0_in(p_0_in[0]),
        .reset(reset),
        .reset_0(reset_0),
        .result_data1(result_data1),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_0 ),
        .\rv_len_reg[4]_0 (\rv_len_reg[4]_0 ),
        .wreg_ddr_addr(wreg_ddr_addr),
        .wreg_ddr_addr_valid(wreg_ddr_addr_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized6 wreg_ddr_ctrl_d47_w8
       (.D({p_0_in[4:3],D,\getdata_reg[3]_rep ,p_0_in[2:1],\getdata_reg[0]_rep }),
        .E(E),
        .clk(clk),
        .reset(reset_0),
        .wreg_ddr_ctrl(wreg_ddr_ctrl),
        .wreg_ddr_ctrl_valid(wreg_ddr_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized8 wreg_ddr_len_d49_w32
       (.D({p_0_in[4:3],D,\getdata_reg[3]_rep ,p_0_in[2],\getdata_reg[0]_rep }),
        .E(\check_reg[0] ),
        .Q(\rv_len_reg[4] ),
        .\addr_reg[0] (\addr_reg[0] ),
        .\addr_reg[2] (\addr_reg[2] ),
        .\addr_reg[5] (\addr_reg[5] ),
        .\check_reg[7]_0 (\check_reg[7] ),
        .clk(clk),
        .\getdata_reg[0] (\getdata_reg[0]_0 ),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep_1 ),
        .\getdata_reg[1]_rep (\getdata_reg[1]_rep ),
        .\getdata_reg[7] (\getdata_reg[7]_0 ),
        .p_0_in(p_0_in[0]),
        .reset(reset),
        .reset_0(reset_0),
        .\rv_len_reg[0]_0 (\rv_len_reg[0] ),
        .wreg_ddr_len(wreg_ddr_len),
        .wreg_ddr_len_valid(wreg_ddr_len_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_mem
   (wreg_mem_rd_data,
    wreg_mem_rd_len,
    wreg_mem_ctrl_valid,
    wreg_mem_len_valid,
    p_0_in,
    valid_reg,
    \addr_reg[7] ,
    \addr_reg[6] ,
    \addr_reg[3] ,
    D,
    \addr_reg[1] ,
    \addr_reg[2] ,
    \addr_reg[0] ,
    wr_up,
    wreg_mem_addr_valid,
    \outreg_reg[0] ,
    \outreg_reg[1] ,
    E,
    \rv_len_reg[7] ,
    \rv_len_reg[0] ,
    \result_data_reg[0] ,
    \result_data_reg[0]_0 ,
    \check_reg[0] ,
    \result_data_reg[31] ,
    \result_data_reg[0]_1 ,
    \result_data_reg[0]_2 ,
    \result_data_reg[0]_3 ,
    \result_data_reg[0]_4 ,
    \result_data_reg[0]_5 ,
    \check_reg[0]_0 ,
    \result_data_reg[15] ,
    \check_reg[0]_1 ,
    \result_data_reg[31]_0 ,
    \check_reg[0]_2 ,
    \check_reg[0]_3 ,
    \check_reg[0]_4 ,
    \rv_len_reg[7]_0 ,
    \rv_len_reg[7]_1 ,
    \result_data_reg[0]_6 ,
    \check_reg[0]_5 ,
    \result_data_reg[0]_7 ,
    \check_reg[0]_6 ,
    \result_data_reg[15]_0 ,
    \check_reg[0]_7 ,
    \result_data_reg[31]_1 ,
    \check_reg[0]_8 ,
    \result_data_reg[15]_1 ,
    valid_reg_0,
    \check_reg[0]_9 ,
    \result_data_reg[15]_2 ,
    \check_reg[0]_10 ,
    \outreg_reg[0]_0 ,
    \result_data_reg[15]_3 ,
    \check_reg[0]_11 ,
    \result_data_reg[31]_2 ,
    \rv_len_reg[0]_0 ,
    \result_data_reg[63] ,
    \check_reg[0]_12 ,
    \rv_len_reg[0]_1 ,
    \result_data_reg[31]_3 ,
    \check_reg[0]_13 ,
    \result_data_reg[15]_4 ,
    \check_reg[0]_14 ,
    \rv_len_reg[0]_2 ,
    \rv_len_reg[0]_3 ,
    \result_data_reg[15]_5 ,
    \check_reg[0]_15 ,
    \result_data_reg[63]_0 ,
    check,
    \result_data_reg[0]_8 ,
    \check_reg[0]_16 ,
    \result_data_reg[0]_9 ,
    \check_reg[0]_17 ,
    \result_data_reg[0]_10 ,
    \check_reg[0]_18 ,
    \result_data_reg[0]_11 ,
    \check_reg[0]_19 ,
    \result_data_reg[0]_12 ,
    \check_reg[0]_20 ,
    \result_data_reg[0]_13 ,
    \check_reg[0]_21 ,
    \result_data_reg[15]_6 ,
    \check_reg[0]_22 ,
    \result_data_reg[31]_4 ,
    \result_data_reg[63]_1 ,
    \check_reg[0]_23 ,
    \result_data_reg[31]_5 ,
    \result_data_reg[31]_6 ,
    \result_data_reg[15]_7 ,
    \result_data_reg[15]_8 ,
    \check_reg[0]_24 ,
    \result_data_reg[15]_9 ,
    \result_data_reg[15]_10 ,
    \rv_len_reg[0]_4 ,
    \result_data_reg[15]_11 ,
    \check_reg[0]_25 ,
    \rv_len_reg[0]_5 ,
    \result_data_reg[31]_7 ,
    \check_reg[0]_26 ,
    \rv_len_reg[0]_6 ,
    \result_data_reg[31]_8 ,
    \check_reg[0]_27 ,
    \rv_len_reg[0]_7 ,
    adv_down_reg,
    \result_data_reg[31]_9 ,
    \rv_len_reg[0]_8 ,
    \rv_len_reg[0]_9 ,
    \result_data_reg[31]_10 ,
    \result_data_reg[31]_11 ,
    \rv_len_reg[0]_10 ,
    \rv_len_reg[0]_11 ,
    \rv_len_reg[0]_12 ,
    \result_data_reg[31]_12 ,
    \rv_len_reg[0]_13 ,
    \rv_len_reg[0]_14 ,
    \rv_len_reg[0]_15 ,
    \check_reg[0]_28 ,
    \check_reg[0]_29 ,
    \rv_len_reg[0]_16 ,
    \rv_len_reg[0]_17 ,
    \rv_len_reg[0]_18 ,
    \result_data_reg[31]_13 ,
    \rv_len_reg[0]_19 ,
    \rv_len_reg[0]_20 ,
    \rv_len_reg[0]_21 ,
    \rv_len_reg[0]_22 ,
    \rv_len_reg[0]_23 ,
    \rv_len_reg[0]_24 ,
    \rv_len_reg[0]_25 ,
    \rv_len_reg[0]_26 ,
    \rv_len_reg[0]_27 ,
    \rv_len_reg[0]_28 ,
    \result_data_reg[31]_14 ,
    \rv_len_reg[0]_29 ,
    \rv_len_reg[0]_30 ,
    \result_data_reg[31]_15 ,
    \rv_len_reg[0]_31 ,
    \rv_len_reg[0]_32 ,
    \result_data_reg[31]_16 ,
    \rv_len_reg[0]_33 ,
    \rv_len_reg[0]_34 ,
    \result_data_reg[31]_17 ,
    \rv_len_reg[0]_35 ,
    \rv_len_reg[0]_36 ,
    \result_data_reg[31]_18 ,
    \rv_len_reg[0]_37 ,
    \rv_len_reg[0]_38 ,
    \rv_len_reg[0]_39 ,
    \rv_len_reg[0]_40 ,
    valid_reg_1,
    valid_reg_2,
    \result_data_reg[63]_2 ,
    \rv_len_reg[0]_41 ,
    \result_data_reg[31]_19 ,
    \rv_len_reg[0]_42 ,
    valid_reg_3,
    valid_reg_4,
    \result_data_reg[31]_20 ,
    \rv_len_reg[0]_43 ,
    \result_data_reg[31]_21 ,
    \rv_len_reg[0]_44 ,
    \result_data_reg[31]_22 ,
    \rv_len_reg[0]_45 ,
    valid_reg_5,
    valid_reg_6,
    \result_data_reg[31]_23 ,
    \rv_len_reg[0]_46 ,
    \check_reg[0]_30 ,
    \check_reg[0]_31 ,
    \check_reg[0]_32 ,
    \check_reg[0]_33 ,
    \rv_len_reg[0]_47 ,
    \result_data_reg[31]_24 ,
    \rv_len_reg[0]_48 ,
    valid_reg_7,
    \result_data_reg[31]_25 ,
    \rv_len_reg[0]_49 ,
    \rv_len_reg[0]_50 ,
    \check_reg[0]_34 ,
    \result_data_reg[31]_26 ,
    \rv_len_reg[0]_51 ,
    \rv_len_reg[0]_52 ,
    valid_reg_8,
    \result_data_reg[31]_27 ,
    \rv_len_reg[0]_53 ,
    \check_reg[0]_35 ,
    \check_reg[0]_36 ,
    \result_data_reg[31]_28 ,
    \rv_len_reg[0]_54 ,
    \outreg_reg[31] ,
    \outreg_reg[0]_1 ,
    \outreg_reg[0]_2 ,
    \outreg_reg[31]_0 ,
    \outreg_reg[31]_1 ,
    \outreg_reg[31]_2 ,
    \outreg_reg[31]_3 ,
    \outreg_reg[31]_4 ,
    \outreg_reg[31]_5 ,
    \outreg_reg[31]_6 ,
    \outreg_reg[31]_7 ,
    \outreg_reg[31]_8 ,
    \outreg_reg[31]_9 ,
    \outreg_reg[63] ,
    \outreg_reg[31]_10 ,
    \outreg_reg[0]_3 ,
    \result_data_reg[15]_12 ,
    \rv_len_reg[0]_55 ,
    \rv_len_reg[0]_56 ,
    \result_data_reg[0]_14 ,
    \check_reg[0]_37 ,
    \rv_len_reg[0]_57 ,
    \result_data_reg[31]_29 ,
    \result_data_reg[15]_13 ,
    \rv_len_reg[0]_58 ,
    \rv_len_reg[0]_59 ,
    \rv_len_reg[0]_60 ,
    \rv_len_reg[0]_61 ,
    \result_data_reg[15]_14 ,
    \rv_len_reg[0]_62 ,
    \rv_len_reg[0]_63 ,
    \result_data_reg[15]_15 ,
    \rv_len_reg[0]_64 ,
    \rv_len_reg[0]_65 ,
    \result_data_reg[31]_30 ,
    \rv_len_reg[0]_66 ,
    \rv_len_reg[0]_67 ,
    \result_data_reg[15]_16 ,
    \rv_len_reg[0]_68 ,
    \rv_len_reg[0]_69 ,
    \result_data_reg[15]_17 ,
    \rv_len_reg[0]_70 ,
    \rv_len_reg[0]_71 ,
    \rv_len_reg[0]_72 ,
    \result_data_reg[31]_31 ,
    \rv_len_reg[0]_73 ,
    \rv_len_reg[0]_74 ,
    \result_data_reg[63]_3 ,
    \rv_len_reg[0]_75 ,
    \result_data_reg[15]_18 ,
    \rv_len_reg[0]_76 ,
    \rv_len_reg[0]_77 ,
    \rv_len_reg[0]_78 ,
    \rv_len_reg[0]_79 ,
    \rv_len_reg[0]_80 ,
    \result_data_reg[31]_32 ,
    \result_data_reg[15]_19 ,
    \rv_len_reg[0]_81 ,
    \result_data_reg[15]_20 ,
    \rv_len_reg[0]_82 ,
    valid_reg_9,
    valid_reg_10,
    \rv_len_reg[0]_83 ,
    \rv_len_reg[0]_84 ,
    \rv_len_reg[0]_85 ,
    valid_reg_11,
    valid_reg_12,
    \rv_len_reg[0]_86 ,
    \rv_len_reg[0]_87 ,
    \rv_len_reg[0]_88 ,
    \result_data_reg[15]_21 ,
    \check_reg[0]_38 ,
    \check_reg[0]_39 ,
    valid_reg_13,
    \rv_len_reg[0]_89 ,
    valid_reg_14,
    valid_reg_15,
    valid_reg_16,
    valid_reg_17,
    valid_reg_18,
    \check_reg[0]_40 ,
    \outreg_reg[0]_4 ,
    \outreg_reg[15] ,
    \outreg_reg[0]_5 ,
    \outreg_reg[0]_6 ,
    \outreg_reg[0]_7 ,
    \outreg_reg[0]_8 ,
    \outreg_reg[0]_9 ,
    \outreg_reg[0]_10 ,
    \outreg_reg[0]_11 ,
    \outreg_reg[0]_12 ,
    \outreg_reg[15]_0 ,
    \outreg_reg[0]_13 ,
    \outreg_reg[0]_14 ,
    \outreg_reg[15]_1 ,
    \rv_len_reg[0]_90 ,
    \rv_len_reg[0]_91 ,
    \rv_len_reg[0]_92 ,
    \rv_len_reg[0]_93 ,
    \result_data_reg[31]_33 ,
    \rv_len_reg[0]_94 ,
    \rv_len_reg[0]_95 ,
    \rv_len_reg[0]_96 ,
    \rv_len_reg[0]_97 ,
    \result_data_reg[15]_22 ,
    \rv_len_reg[0]_98 ,
    \rv_len_reg[0]_99 ,
    \result_data_reg[31]_34 ,
    \rv_len_reg[0]_100 ,
    \rv_len_reg[0]_101 ,
    \rv_len_reg[0]_102 ,
    \result_data_reg[15]_23 ,
    \rv_len_reg[0]_103 ,
    \rv_len_reg[0]_104 ,
    \rv_len_reg[0]_105 ,
    \result_data_reg[15]_24 ,
    \rv_len_reg[0]_106 ,
    \rv_len_reg[0]_107 ,
    \result_data_reg[31]_35 ,
    \rv_len_reg[0]_108 ,
    \rv_len_reg[0]_109 ,
    \rv_len_reg[0]_110 ,
    \rv_len_reg[0]_111 ,
    \rv_len_reg[0]_112 ,
    valid_reg_19,
    \rv_len_reg[0]_113 ,
    \rv_len_reg[0]_114 ,
    \result_data_reg[31]_36 ,
    \rv_len_reg[0]_115 ,
    \rv_len_reg[0]_116 ,
    valid_reg_20,
    valid_reg_21,
    valid_reg_22,
    valid_reg_23,
    valid_reg_24,
    \rv_len_reg[0]_117 ,
    valid_reg_25,
    \rv_len_reg[0]_118 ,
    valid_reg_26,
    \rv_len_reg[0]_119 ,
    \rv_len_reg[0]_120 ,
    \rv_len_reg[0]_121 ,
    \rv_len_reg[0]_122 ,
    \rv_len_reg[0]_123 ,
    \rv_len_reg[0]_124 ,
    \outreg_reg[63]_0 ,
    \outreg_reg[31]_11 ,
    \outreg_reg[0]_15 ,
    \outreg_reg[31]_12 ,
    \outreg_reg[31]_13 ,
    \outreg_reg[0]_16 ,
    \outreg_reg[0]_17 ,
    \outreg_reg[0]_18 ,
    \outreg_reg[0]_19 ,
    \outreg_reg[15]_2 ,
    \outreg_reg[15]_3 ,
    \outreg_reg[0]_20 ,
    \outreg_reg[0]_21 ,
    valid_reg_27,
    valid_reg_28,
    \result_data_reg[15]_25 ,
    \rv_len_reg[0]_125 ,
    \rv_len_reg[0]_126 ,
    \rv_len_reg[0]_127 ,
    \check_reg[0]_41 ,
    \result_data_reg[15]_26 ,
    \rv_len_reg[0]_128 ,
    \rv_len_reg[0]_129 ,
    \rv_len_reg[0]_130 ,
    \check_reg[0]_42 ,
    \result_data_reg[63]_4 ,
    check_0,
    \result_data_reg[0]_15 ,
    \check_reg[0]_43 ,
    \rv_len_reg[0]_131 ,
    result_data1,
    \rv_len_reg[0]_132 ,
    \outreg_reg[0]_22 ,
    \result_data_reg[31]_37 ,
    \rv_len_reg[0]_133 ,
    \rv_len_reg[0]_134 ,
    \result_data_reg[0]_16 ,
    \rv_len_reg[0]_135 ,
    result_data1_1,
    valid_reg_29,
    valid_reg_30,
    valid_reg_31,
    \rv_len_reg[0]_136 ,
    \rv_len_reg[0]_137 ,
    \check_reg[0]_44 ,
    \check_reg[0]_45 ,
    \outreg_reg[0]_23 ,
    \outreg_reg[0]_24 ,
    \outreg_reg[0]_25 ,
    valid_reg_32,
    valid_reg_33,
    wreg_mem_ctrl,
    wreg_mem_addr,
    wreg_mem_len,
    clk,
    isa_getdata,
    wreg_mem_rd_en,
    reset_0,
    wr_en0,
    reset_1,
    isa_adv,
    isa_wr,
    isa_wr_reg,
    isa_adv_reg,
    check_2,
    \rv_len_reg[2] ,
    \rv_len_reg[3] ,
    \rv_len_reg[2]_0 ,
    \rv_len_reg[2]_1 ,
    \rv_len_reg[2]_2 ,
    isa_cs,
    \rv_len_reg[0]_138 ,
    \rv_len_reg[2]_3 ,
    isa_cs_reg,
    \rv_len_reg[2]_4 ,
    Q,
    \rv_len_reg[0]_139 ,
    \rv_len_reg[7]_2 ,
    \rv_len_reg[0]_140 ,
    \rv_len_reg[2]_5 ,
    \rv_len_reg[2]_6 ,
    \rv_len_reg[2]_7 ,
    \rv_len_reg[2]_8 ,
    \rv_len_reg[2]_9 ,
    \rv_len_reg[2]_10 ,
    \rv_len_reg[0]_141 ,
    \rv_len_reg[0]_142 ,
    \rv_len_reg[0]_143 ,
    \rv_len_reg[0]_144 ,
    \rv_len_reg[0]_145 ,
    \rv_len_reg[0]_146 ,
    \rv_len_reg[1] ,
    \rv_len_reg[5] ,
    \rv_len_reg[0]_147 ,
    \rv_len_reg[0]_148 ,
    \rv_len_reg[0]_149 ,
    \rv_len_reg[0]_150 ,
    \rv_len_reg[7]_3 ,
    \rv_len_reg[0]_151 ,
    \rv_len_reg[2]_11 ,
    \rv_len_reg[0]_152 ,
    \rv_len_reg[0]_153 ,
    \check_reg[3] ,
    \check_reg[3]_0 ,
    \check_reg[3]_1 ,
    \check_reg[3]_2 ,
    \check_reg[3]_3 ,
    \check_reg[3]_4 ,
    \check_reg[3]_5 ,
    \check_reg[3]_6 ,
    \check_reg[3]_7 ,
    \check_reg[3]_8 ,
    \check_reg[3]_9 ,
    \check_reg[3]_10 ,
    \check_reg[3]_11 ,
    \check_reg[3]_12 ,
    \check_reg[3]_13 ,
    \check_reg[3]_14 ,
    \rv_len_reg[2]_12 ,
    \rv_len_reg[3]_0 ,
    \rv_len_reg[3]_1 ,
    \rv_len_reg[1]_0 ,
    \rv_len_reg[5]_0 ,
    \rv_len_reg[0]_154 ,
    \rv_len_reg[7]_4 ,
    \rv_len_reg[0]_155 ,
    \rv_len_reg[2]_13 ,
    \rv_len_reg[1]_1 ,
    \rv_len_reg[5]_1 ,
    \rv_len_reg[0]_156 ,
    \rv_len_reg[0]_157 ,
    \rv_len_reg[0]_158 ,
    \rv_len_reg[1]_2 ,
    \rv_len_reg[5]_2 ,
    \rv_len_reg[0]_159 ,
    \rv_len_reg[1]_3 ,
    \rv_len_reg[5]_3 ,
    \rv_len_reg[0]_160 ,
    \rv_len_reg[2]_14 ,
    \rv_len_reg[7]_5 ,
    \rv_len_reg[0]_161 ,
    \rv_len_reg[3]_2 ,
    \rv_len_reg[2]_15 ,
    \rv_len_reg[1]_4 ,
    \rv_len_reg[7]_6 ,
    \rv_len_reg[0]_162 ,
    \rv_len_reg[2]_16 ,
    \rv_len_reg[1]_5 ,
    \rv_len_reg[5]_4 ,
    \rv_len_reg[0]_163 ,
    \rv_len_reg[1]_6 ,
    \rv_len_reg[5]_5 ,
    \rv_len_reg[1]_7 ,
    \rv_len_reg[5]_6 ,
    \rv_len_reg[0]_164 ,
    \check_reg[3]_15 ,
    \check_reg[3]_16 ,
    \check_reg[3]_17 ,
    \check_reg[3]_18 ,
    \check_reg[3]_19 ,
    \check_reg[3]_20 ,
    \check_reg[3]_21 ,
    \check_reg[3]_22 ,
    \check_reg[3]_23 ,
    \check_reg[3]_24 ,
    \check_reg[3]_25 ,
    \check_reg[3]_26 ,
    \check_reg[3]_27 ,
    \check_reg[3]_28 ,
    \rv_len_reg[2]_17 ,
    \rv_len_reg[1]_8 ,
    \rv_len_reg[5]_7 ,
    \rv_len_reg[0]_165 ,
    \rv_len_reg[7]_7 ,
    \rv_len_reg[0]_166 ,
    \rv_len_reg[2]_18 ,
    \rv_len_reg[2]_19 ,
    \rv_len_reg[1]_9 ,
    \rv_len_reg[3]_3 ,
    \rv_len_reg[0]_167 ,
    \rv_len_reg[7]_8 ,
    \rv_len_reg[0]_168 ,
    \rv_len_reg[2]_20 ,
    \rv_len_reg[7]_9 ,
    \rv_len_reg[0]_169 ,
    \rv_len_reg[2]_21 ,
    \rv_len_reg[1]_10 ,
    \rv_len_reg[5]_8 ,
    \rv_len_reg[0]_170 ,
    \rv_len_reg[1]_11 ,
    \rv_len_reg[5]_9 ,
    \rv_len_reg[0]_171 ,
    \rv_len_reg[1]_12 ,
    \rv_len_reg[7]_10 ,
    \rv_len_reg[0]_172 ,
    \rv_len_reg[0]_173 ,
    \rv_len_reg[1]_13 ,
    \rv_len_reg[5]_10 ,
    \rv_len_reg[0]_174 ,
    \rv_len_reg[1]_14 ,
    \rv_len_reg[5]_11 ,
    \rv_len_reg[2]_22 ,
    \rv_len_reg[7]_11 ,
    \rv_len_reg[0]_175 ,
    \rv_len_reg[2]_23 ,
    \rv_len_reg[7]_12 ,
    \rv_len_reg[0]_176 ,
    \check_reg[3]_29 ,
    \check_reg[3]_30 ,
    \check_reg[3]_31 ,
    \check_reg[3]_32 ,
    \check_reg[3]_33 ,
    \check_reg[3]_34 ,
    \check_reg[3]_35 ,
    \check_reg[3]_36 ,
    \check_reg[3]_37 ,
    \check_reg[3]_38 ,
    \check_reg[3]_39 ,
    \check_reg[3]_40 ,
    \check_reg[3]_41 ,
    fifo_clr_len1__19,
    \addr_reg[5] ,
    \addr_reg[2]_0 ,
    \sendaddr_reg[7] ,
    \sendaddr_reg[7]_0 ,
    \rv_len_reg[0]_177 ,
    \rv_len_reg[0]_178 ,
    \rv_len_reg[0]_179 ,
    \rv_len_reg[0]_180 ,
    \result_data_reg[63]_5 ,
    \rv_len_reg[7]_13 ,
    \rv_len_reg[3]_4 ,
    \rv_len_reg[0]_181 ,
    \rv_len_reg[2]_24 ,
    check_3,
    \rv_len_reg[0]_182 ,
    \rv_len_reg[0]_183 ,
    reset,
    \check_reg[7] ,
    \check_reg[7]_0 ,
    \check_reg[7]_1 ,
    \check_reg[7]_2 ,
    \check_reg[7]_3 );
  output [7:0]wreg_mem_rd_data;
  output [4:0]wreg_mem_rd_len;
  output wreg_mem_ctrl_valid;
  output wreg_mem_len_valid;
  output [7:0]p_0_in;
  output [0:0]valid_reg;
  output [2:0]\addr_reg[7] ;
  output \addr_reg[6] ;
  output \addr_reg[3] ;
  output [0:0]D;
  output \addr_reg[1] ;
  output \addr_reg[2] ;
  output \addr_reg[0] ;
  output wr_up;
  output wreg_mem_addr_valid;
  output \outreg_reg[0] ;
  output \outreg_reg[1] ;
  output [0:0]E;
  output [0:0]\rv_len_reg[7] ;
  output \rv_len_reg[0] ;
  output [0:0]\result_data_reg[0] ;
  output [0:0]\result_data_reg[0]_0 ;
  output \check_reg[0] ;
  output [7:0]\result_data_reg[31] ;
  output [0:0]\result_data_reg[0]_1 ;
  output [0:0]\result_data_reg[0]_2 ;
  output [0:0]\result_data_reg[0]_3 ;
  output [0:0]\result_data_reg[0]_4 ;
  output [0:0]\result_data_reg[0]_5 ;
  output \check_reg[0]_0 ;
  output [7:0]\result_data_reg[15] ;
  output \check_reg[0]_1 ;
  output [7:0]\result_data_reg[31]_0 ;
  output \check_reg[0]_2 ;
  output \check_reg[0]_3 ;
  output \check_reg[0]_4 ;
  output [0:0]\rv_len_reg[7]_0 ;
  output \rv_len_reg[7]_1 ;
  output [0:0]\result_data_reg[0]_6 ;
  output \check_reg[0]_5 ;
  output [0:0]\result_data_reg[0]_7 ;
  output \check_reg[0]_6 ;
  output [7:0]\result_data_reg[15]_0 ;
  output \check_reg[0]_7 ;
  output [7:0]\result_data_reg[31]_1 ;
  output \check_reg[0]_8 ;
  output [7:0]\result_data_reg[15]_1 ;
  output valid_reg_0;
  output \check_reg[0]_9 ;
  output [7:0]\result_data_reg[15]_2 ;
  output \check_reg[0]_10 ;
  output [0:0]\outreg_reg[0]_0 ;
  output [7:0]\result_data_reg[15]_3 ;
  output \check_reg[0]_11 ;
  output [7:0]\result_data_reg[31]_2 ;
  output \rv_len_reg[0]_0 ;
  output [7:0]\result_data_reg[63] ;
  output \check_reg[0]_12 ;
  output \rv_len_reg[0]_1 ;
  output [7:0]\result_data_reg[31]_3 ;
  output \check_reg[0]_13 ;
  output [7:0]\result_data_reg[15]_4 ;
  output \check_reg[0]_14 ;
  output [0:0]\rv_len_reg[0]_2 ;
  output \rv_len_reg[0]_3 ;
  output [7:0]\result_data_reg[15]_5 ;
  output \check_reg[0]_15 ;
  output [0:0]\result_data_reg[63]_0 ;
  output check;
  output [0:0]\result_data_reg[0]_8 ;
  output \check_reg[0]_16 ;
  output [0:0]\result_data_reg[0]_9 ;
  output \check_reg[0]_17 ;
  output [0:0]\result_data_reg[0]_10 ;
  output \check_reg[0]_18 ;
  output [0:0]\result_data_reg[0]_11 ;
  output \check_reg[0]_19 ;
  output [0:0]\result_data_reg[0]_12 ;
  output \check_reg[0]_20 ;
  output [0:0]\result_data_reg[0]_13 ;
  output \check_reg[0]_21 ;
  output [7:0]\result_data_reg[15]_6 ;
  output \check_reg[0]_22 ;
  output [7:0]\result_data_reg[31]_4 ;
  output [7:0]\result_data_reg[63]_1 ;
  output \check_reg[0]_23 ;
  output [7:0]\result_data_reg[31]_5 ;
  output [7:0]\result_data_reg[31]_6 ;
  output [7:0]\result_data_reg[15]_7 ;
  output [7:0]\result_data_reg[15]_8 ;
  output \check_reg[0]_24 ;
  output [7:0]\result_data_reg[15]_9 ;
  output [7:0]\result_data_reg[15]_10 ;
  output \rv_len_reg[0]_4 ;
  output [7:0]\result_data_reg[15]_11 ;
  output \check_reg[0]_25 ;
  output \rv_len_reg[0]_5 ;
  output [7:0]\result_data_reg[31]_7 ;
  output \check_reg[0]_26 ;
  output \rv_len_reg[0]_6 ;
  output [7:0]\result_data_reg[31]_8 ;
  output \check_reg[0]_27 ;
  output \rv_len_reg[0]_7 ;
  output adv_down_reg;
  output [0:0]\result_data_reg[31]_9 ;
  output [0:0]\rv_len_reg[0]_8 ;
  output \rv_len_reg[0]_9 ;
  output [0:0]\result_data_reg[31]_10 ;
  output [5:0]\result_data_reg[31]_11 ;
  output [0:0]\rv_len_reg[0]_10 ;
  output \rv_len_reg[0]_11 ;
  output [0:0]\rv_len_reg[0]_12 ;
  output [5:0]\result_data_reg[31]_12 ;
  output [0:0]\rv_len_reg[0]_13 ;
  output \rv_len_reg[0]_14 ;
  output [0:0]\rv_len_reg[0]_15 ;
  output \check_reg[0]_28 ;
  output \check_reg[0]_29 ;
  output [0:0]\rv_len_reg[0]_16 ;
  output \rv_len_reg[0]_17 ;
  output [0:0]\rv_len_reg[0]_18 ;
  output [0:0]\result_data_reg[31]_13 ;
  output [0:0]\rv_len_reg[0]_19 ;
  output \rv_len_reg[0]_20 ;
  output [0:0]\rv_len_reg[0]_21 ;
  output \rv_len_reg[0]_22 ;
  output [0:0]\rv_len_reg[0]_23 ;
  output \rv_len_reg[0]_24 ;
  output [0:0]\rv_len_reg[0]_25 ;
  output \rv_len_reg[0]_26 ;
  output [0:0]\rv_len_reg[0]_27 ;
  output \rv_len_reg[0]_28 ;
  output [0:0]\result_data_reg[31]_14 ;
  output [0:0]\rv_len_reg[0]_29 ;
  output \rv_len_reg[0]_30 ;
  output [0:0]\result_data_reg[31]_15 ;
  output [0:0]\rv_len_reg[0]_31 ;
  output \rv_len_reg[0]_32 ;
  output [0:0]\result_data_reg[31]_16 ;
  output [0:0]\rv_len_reg[0]_33 ;
  output \rv_len_reg[0]_34 ;
  output [0:0]\result_data_reg[31]_17 ;
  output [0:0]\rv_len_reg[0]_35 ;
  output \rv_len_reg[0]_36 ;
  output [0:0]\result_data_reg[31]_18 ;
  output [0:0]\rv_len_reg[0]_37 ;
  output \rv_len_reg[0]_38 ;
  output [0:0]\rv_len_reg[0]_39 ;
  output \rv_len_reg[0]_40 ;
  output [0:0]valid_reg_1;
  output valid_reg_2;
  output [5:0]\result_data_reg[63]_2 ;
  output [0:0]\rv_len_reg[0]_41 ;
  output [5:0]\result_data_reg[31]_19 ;
  output [0:0]\rv_len_reg[0]_42 ;
  output [0:0]valid_reg_3;
  output valid_reg_4;
  output [5:0]\result_data_reg[31]_20 ;
  output [0:0]\rv_len_reg[0]_43 ;
  output [5:0]\result_data_reg[31]_21 ;
  output [0:0]\rv_len_reg[0]_44 ;
  output [5:0]\result_data_reg[31]_22 ;
  output [0:0]\rv_len_reg[0]_45 ;
  output [0:0]valid_reg_5;
  output valid_reg_6;
  output [5:0]\result_data_reg[31]_23 ;
  output [0:0]\rv_len_reg[0]_46 ;
  output \check_reg[0]_30 ;
  output \check_reg[0]_31 ;
  output \check_reg[0]_32 ;
  output \check_reg[0]_33 ;
  output [0:0]\rv_len_reg[0]_47 ;
  output [5:0]\result_data_reg[31]_24 ;
  output [0:0]\rv_len_reg[0]_48 ;
  output [0:0]valid_reg_7;
  output [7:0]\result_data_reg[31]_25 ;
  output [0:0]\rv_len_reg[0]_49 ;
  output \rv_len_reg[0]_50 ;
  output \check_reg[0]_34 ;
  output [5:0]\result_data_reg[31]_26 ;
  output [0:0]\rv_len_reg[0]_51 ;
  output [0:0]\rv_len_reg[0]_52 ;
  output [0:0]valid_reg_8;
  output [5:0]\result_data_reg[31]_27 ;
  output [0:0]\rv_len_reg[0]_53 ;
  output \check_reg[0]_35 ;
  output \check_reg[0]_36 ;
  output [5:0]\result_data_reg[31]_28 ;
  output [0:0]\rv_len_reg[0]_54 ;
  output \outreg_reg[31] ;
  output \outreg_reg[0]_1 ;
  output \outreg_reg[0]_2 ;
  output \outreg_reg[31]_0 ;
  output \outreg_reg[31]_1 ;
  output \outreg_reg[31]_2 ;
  output \outreg_reg[31]_3 ;
  output \outreg_reg[31]_4 ;
  output \outreg_reg[31]_5 ;
  output \outreg_reg[31]_6 ;
  output \outreg_reg[31]_7 ;
  output \outreg_reg[31]_8 ;
  output \outreg_reg[31]_9 ;
  output \outreg_reg[63] ;
  output \outreg_reg[31]_10 ;
  output \outreg_reg[0]_3 ;
  output [0:0]\result_data_reg[15]_12 ;
  output [0:0]\rv_len_reg[0]_55 ;
  output \rv_len_reg[0]_56 ;
  output [0:0]\result_data_reg[0]_14 ;
  output \check_reg[0]_37 ;
  output [0:0]\rv_len_reg[0]_57 ;
  output [0:0]\result_data_reg[31]_29 ;
  output [0:0]\result_data_reg[15]_13 ;
  output [0:0]\rv_len_reg[0]_58 ;
  output \rv_len_reg[0]_59 ;
  output [0:0]\rv_len_reg[0]_60 ;
  output \rv_len_reg[0]_61 ;
  output [0:0]\result_data_reg[15]_14 ;
  output [0:0]\rv_len_reg[0]_62 ;
  output \rv_len_reg[0]_63 ;
  output [0:0]\result_data_reg[15]_15 ;
  output [0:0]\rv_len_reg[0]_64 ;
  output \rv_len_reg[0]_65 ;
  output [0:0]\result_data_reg[31]_30 ;
  output [0:0]\rv_len_reg[0]_66 ;
  output \rv_len_reg[0]_67 ;
  output [0:0]\result_data_reg[15]_16 ;
  output [0:0]\rv_len_reg[0]_68 ;
  output \rv_len_reg[0]_69 ;
  output [0:0]\result_data_reg[15]_17 ;
  output [0:0]\rv_len_reg[0]_70 ;
  output \rv_len_reg[0]_71 ;
  output [0:0]\rv_len_reg[0]_72 ;
  output [0:0]\result_data_reg[31]_31 ;
  output [0:0]\rv_len_reg[0]_73 ;
  output \rv_len_reg[0]_74 ;
  output [0:0]\result_data_reg[63]_3 ;
  output [0:0]\rv_len_reg[0]_75 ;
  output [0:0]\result_data_reg[15]_18 ;
  output [0:0]\rv_len_reg[0]_76 ;
  output \rv_len_reg[0]_77 ;
  output [0:0]\rv_len_reg[0]_78 ;
  output [0:0]\rv_len_reg[0]_79 ;
  output [0:0]\rv_len_reg[0]_80 ;
  output [7:0]\result_data_reg[31]_32 ;
  output [6:0]\result_data_reg[15]_19 ;
  output [0:0]\rv_len_reg[0]_81 ;
  output [6:0]\result_data_reg[15]_20 ;
  output [0:0]\rv_len_reg[0]_82 ;
  output [0:0]valid_reg_9;
  output [0:0]valid_reg_10;
  output [0:0]\rv_len_reg[0]_83 ;
  output [0:0]\rv_len_reg[0]_84 ;
  output [0:0]\rv_len_reg[0]_85 ;
  output [0:0]valid_reg_11;
  output [0:0]valid_reg_12;
  output [0:0]\rv_len_reg[0]_86 ;
  output [0:0]\rv_len_reg[0]_87 ;
  output [0:0]\rv_len_reg[0]_88 ;
  output [7:0]\result_data_reg[15]_21 ;
  output [0:0]\check_reg[0]_38 ;
  output \check_reg[0]_39 ;
  output [0:0]valid_reg_13;
  output [0:0]\rv_len_reg[0]_89 ;
  output [0:0]valid_reg_14;
  output [0:0]valid_reg_15;
  output [0:0]valid_reg_16;
  output [0:0]valid_reg_17;
  output [0:0]valid_reg_18;
  output \check_reg[0]_40 ;
  output \outreg_reg[0]_4 ;
  output \outreg_reg[15] ;
  output \outreg_reg[0]_5 ;
  output \outreg_reg[0]_6 ;
  output \outreg_reg[0]_7 ;
  output \outreg_reg[0]_8 ;
  output \outreg_reg[0]_9 ;
  output \outreg_reg[0]_10 ;
  output \outreg_reg[0]_11 ;
  output \outreg_reg[0]_12 ;
  output \outreg_reg[15]_0 ;
  output \outreg_reg[0]_13 ;
  output \outreg_reg[0]_14 ;
  output \outreg_reg[15]_1 ;
  output [0:0]\rv_len_reg[0]_90 ;
  output \rv_len_reg[0]_91 ;
  output [0:0]\rv_len_reg[0]_92 ;
  output \rv_len_reg[0]_93 ;
  output [0:0]\result_data_reg[31]_33 ;
  output [0:0]\rv_len_reg[0]_94 ;
  output \rv_len_reg[0]_95 ;
  output [0:0]\rv_len_reg[0]_96 ;
  output \rv_len_reg[0]_97 ;
  output [0:0]\result_data_reg[15]_22 ;
  output [0:0]\rv_len_reg[0]_98 ;
  output \rv_len_reg[0]_99 ;
  output [0:0]\result_data_reg[31]_34 ;
  output [0:0]\rv_len_reg[0]_100 ;
  output [0:0]\rv_len_reg[0]_101 ;
  output \rv_len_reg[0]_102 ;
  output [0:0]\result_data_reg[15]_23 ;
  output [0:0]\rv_len_reg[0]_103 ;
  output [0:0]\rv_len_reg[0]_104 ;
  output \rv_len_reg[0]_105 ;
  output [0:0]\result_data_reg[15]_24 ;
  output [0:0]\rv_len_reg[0]_106 ;
  output \rv_len_reg[0]_107 ;
  output [0:0]\result_data_reg[31]_35 ;
  output [0:0]\rv_len_reg[0]_108 ;
  output [0:0]\rv_len_reg[0]_109 ;
  output \rv_len_reg[0]_110 ;
  output [0:0]\rv_len_reg[0]_111 ;
  output [0:0]\rv_len_reg[0]_112 ;
  output valid_reg_19;
  output [0:0]\rv_len_reg[0]_113 ;
  output [0:0]\rv_len_reg[0]_114 ;
  output [5:0]\result_data_reg[31]_36 ;
  output [0:0]\rv_len_reg[0]_115 ;
  output [0:0]\rv_len_reg[0]_116 ;
  output [0:0]valid_reg_20;
  output [0:0]valid_reg_21;
  output [0:0]valid_reg_22;
  output [0:0]valid_reg_23;
  output [0:0]valid_reg_24;
  output [0:0]\rv_len_reg[0]_117 ;
  output [0:0]valid_reg_25;
  output [0:0]\rv_len_reg[0]_118 ;
  output [0:0]valid_reg_26;
  output [0:0]\rv_len_reg[0]_119 ;
  output [0:0]\rv_len_reg[0]_120 ;
  output [0:0]\rv_len_reg[0]_121 ;
  output [0:0]\rv_len_reg[0]_122 ;
  output [0:0]\rv_len_reg[0]_123 ;
  output [0:0]\rv_len_reg[0]_124 ;
  output \outreg_reg[63]_0 ;
  output \outreg_reg[31]_11 ;
  output \outreg_reg[0]_15 ;
  output \outreg_reg[31]_12 ;
  output \outreg_reg[31]_13 ;
  output \outreg_reg[0]_16 ;
  output \outreg_reg[0]_17 ;
  output \outreg_reg[0]_18 ;
  output \outreg_reg[0]_19 ;
  output \outreg_reg[15]_2 ;
  output \outreg_reg[15]_3 ;
  output \outreg_reg[0]_20 ;
  output \outreg_reg[0]_21 ;
  output [0:0]valid_reg_27;
  output [0:0]valid_reg_28;
  output [0:0]\result_data_reg[15]_25 ;
  output [0:0]\rv_len_reg[0]_125 ;
  output \rv_len_reg[0]_126 ;
  output [0:0]\rv_len_reg[0]_127 ;
  output \check_reg[0]_41 ;
  output [0:0]\result_data_reg[15]_26 ;
  output [0:0]\rv_len_reg[0]_128 ;
  output \rv_len_reg[0]_129 ;
  output [0:0]\rv_len_reg[0]_130 ;
  output \check_reg[0]_42 ;
  output [63:0]\result_data_reg[63]_4 ;
  output check_0;
  output [0:0]\result_data_reg[0]_15 ;
  output \check_reg[0]_43 ;
  output [0:0]\rv_len_reg[0]_131 ;
  output result_data1;
  output [0:0]\rv_len_reg[0]_132 ;
  output \outreg_reg[0]_22 ;
  output [0:0]\result_data_reg[31]_37 ;
  output [0:0]\rv_len_reg[0]_133 ;
  output \rv_len_reg[0]_134 ;
  output [0:0]\result_data_reg[0]_16 ;
  output [0:0]\rv_len_reg[0]_135 ;
  output result_data1_1;
  output [0:0]valid_reg_29;
  output [0:0]valid_reg_30;
  output [0:0]valid_reg_31;
  output [0:0]\rv_len_reg[0]_136 ;
  output [0:0]\rv_len_reg[0]_137 ;
  output \check_reg[0]_44 ;
  output \check_reg[0]_45 ;
  output \outreg_reg[0]_23 ;
  output \outreg_reg[0]_24 ;
  output \outreg_reg[0]_25 ;
  output valid_reg_32;
  output valid_reg_33;
  output [7:0]wreg_mem_ctrl;
  output [15:0]wreg_mem_addr;
  output [7:0]wreg_mem_len;
  input clk;
  input [7:0]isa_getdata;
  input wreg_mem_rd_en;
  input reset_0;
  input wr_en0;
  input reset_1;
  input isa_adv;
  input isa_wr;
  input isa_wr_reg;
  input isa_adv_reg;
  input check_2;
  input \rv_len_reg[2] ;
  input \rv_len_reg[3] ;
  input \rv_len_reg[2]_0 ;
  input \rv_len_reg[2]_1 ;
  input \rv_len_reg[2]_2 ;
  input isa_cs;
  input [0:0]\rv_len_reg[0]_138 ;
  input \rv_len_reg[2]_3 ;
  input isa_cs_reg;
  input \rv_len_reg[2]_4 ;
  input [0:0]Q;
  input [0:0]\rv_len_reg[0]_139 ;
  input \rv_len_reg[7]_2 ;
  input \rv_len_reg[0]_140 ;
  input [1:0]\rv_len_reg[2]_5 ;
  input \rv_len_reg[2]_6 ;
  input \rv_len_reg[2]_7 ;
  input \rv_len_reg[2]_8 ;
  input \rv_len_reg[2]_9 ;
  input \rv_len_reg[2]_10 ;
  input [0:0]\rv_len_reg[0]_141 ;
  input [0:0]\rv_len_reg[0]_142 ;
  input [0:0]\rv_len_reg[0]_143 ;
  input [0:0]\rv_len_reg[0]_144 ;
  input [0:0]\rv_len_reg[0]_145 ;
  input [0:0]\rv_len_reg[0]_146 ;
  input \rv_len_reg[1] ;
  input \rv_len_reg[5] ;
  input [0:0]\rv_len_reg[0]_147 ;
  input [0:0]\rv_len_reg[0]_148 ;
  input [0:0]\rv_len_reg[0]_149 ;
  input [0:0]\rv_len_reg[0]_150 ;
  input \rv_len_reg[7]_3 ;
  input \rv_len_reg[0]_151 ;
  input [1:0]\rv_len_reg[2]_11 ;
  input [0:0]\rv_len_reg[0]_152 ;
  input [0:0]\rv_len_reg[0]_153 ;
  input [0:0]\check_reg[3] ;
  input [0:0]\check_reg[3]_0 ;
  input [0:0]\check_reg[3]_1 ;
  input [0:0]\check_reg[3]_2 ;
  input [0:0]\check_reg[3]_3 ;
  input [0:0]\check_reg[3]_4 ;
  input [0:0]\check_reg[3]_5 ;
  input [0:0]\check_reg[3]_6 ;
  input [0:0]\check_reg[3]_7 ;
  input [0:0]\check_reg[3]_8 ;
  input [0:0]\check_reg[3]_9 ;
  input [0:0]\check_reg[3]_10 ;
  input [0:0]\check_reg[3]_11 ;
  input [0:0]\check_reg[3]_12 ;
  input [0:0]\check_reg[3]_13 ;
  input [0:0]\check_reg[3]_14 ;
  input \rv_len_reg[2]_12 ;
  input \rv_len_reg[3]_0 ;
  input \rv_len_reg[3]_1 ;
  input \rv_len_reg[1]_0 ;
  input \rv_len_reg[5]_0 ;
  input [0:0]\rv_len_reg[0]_154 ;
  input \rv_len_reg[7]_4 ;
  input \rv_len_reg[0]_155 ;
  input [1:0]\rv_len_reg[2]_13 ;
  input \rv_len_reg[1]_1 ;
  input \rv_len_reg[5]_1 ;
  input [0:0]\rv_len_reg[0]_156 ;
  input [0:0]\rv_len_reg[0]_157 ;
  input [0:0]\rv_len_reg[0]_158 ;
  input \rv_len_reg[1]_2 ;
  input \rv_len_reg[5]_2 ;
  input [0:0]\rv_len_reg[0]_159 ;
  input \rv_len_reg[1]_3 ;
  input \rv_len_reg[5]_3 ;
  input [0:0]\rv_len_reg[0]_160 ;
  input [1:0]\rv_len_reg[2]_14 ;
  input \rv_len_reg[7]_5 ;
  input \rv_len_reg[0]_161 ;
  input [1:0]\rv_len_reg[3]_2 ;
  input \rv_len_reg[2]_15 ;
  input \rv_len_reg[1]_4 ;
  input \rv_len_reg[7]_6 ;
  input \rv_len_reg[0]_162 ;
  input [1:0]\rv_len_reg[2]_16 ;
  input \rv_len_reg[1]_5 ;
  input \rv_len_reg[5]_4 ;
  input [0:0]\rv_len_reg[0]_163 ;
  input \rv_len_reg[1]_6 ;
  input \rv_len_reg[5]_5 ;
  input \rv_len_reg[1]_7 ;
  input \rv_len_reg[5]_6 ;
  input [0:0]\rv_len_reg[0]_164 ;
  input [0:0]\check_reg[3]_15 ;
  input [0:0]\check_reg[3]_16 ;
  input [0:0]\check_reg[3]_17 ;
  input [0:0]\check_reg[3]_18 ;
  input [0:0]\check_reg[3]_19 ;
  input [0:0]\check_reg[3]_20 ;
  input [0:0]\check_reg[3]_21 ;
  input [0:0]\check_reg[3]_22 ;
  input [0:0]\check_reg[3]_23 ;
  input [0:0]\check_reg[3]_24 ;
  input [0:0]\check_reg[3]_25 ;
  input [0:0]\check_reg[3]_26 ;
  input [0:0]\check_reg[3]_27 ;
  input [0:0]\check_reg[3]_28 ;
  input \rv_len_reg[2]_17 ;
  input \rv_len_reg[1]_8 ;
  input \rv_len_reg[5]_7 ;
  input [0:0]\rv_len_reg[0]_165 ;
  input \rv_len_reg[7]_7 ;
  input \rv_len_reg[0]_166 ;
  input [1:0]\rv_len_reg[2]_18 ;
  input \rv_len_reg[2]_19 ;
  input \rv_len_reg[1]_9 ;
  input [1:0]\rv_len_reg[3]_3 ;
  input [0:0]\rv_len_reg[0]_167 ;
  input \rv_len_reg[7]_8 ;
  input \rv_len_reg[0]_168 ;
  input [1:0]\rv_len_reg[2]_20 ;
  input \rv_len_reg[7]_9 ;
  input \rv_len_reg[0]_169 ;
  input [1:0]\rv_len_reg[2]_21 ;
  input \rv_len_reg[1]_10 ;
  input \rv_len_reg[5]_8 ;
  input [0:0]\rv_len_reg[0]_170 ;
  input \rv_len_reg[1]_11 ;
  input \rv_len_reg[5]_9 ;
  input [0:0]\rv_len_reg[0]_171 ;
  input \rv_len_reg[1]_12 ;
  input \rv_len_reg[7]_10 ;
  input [0:0]\rv_len_reg[0]_172 ;
  input [0:0]\rv_len_reg[0]_173 ;
  input \rv_len_reg[1]_13 ;
  input \rv_len_reg[5]_10 ;
  input [0:0]\rv_len_reg[0]_174 ;
  input \rv_len_reg[1]_14 ;
  input \rv_len_reg[5]_11 ;
  input [1:0]\rv_len_reg[2]_22 ;
  input \rv_len_reg[7]_11 ;
  input \rv_len_reg[0]_175 ;
  input [1:0]\rv_len_reg[2]_23 ;
  input \rv_len_reg[7]_12 ;
  input \rv_len_reg[0]_176 ;
  input [0:0]\check_reg[3]_29 ;
  input [0:0]\check_reg[3]_30 ;
  input [0:0]\check_reg[3]_31 ;
  input [0:0]\check_reg[3]_32 ;
  input [0:0]\check_reg[3]_33 ;
  input [0:0]\check_reg[3]_34 ;
  input [0:0]\check_reg[3]_35 ;
  input [0:0]\check_reg[3]_36 ;
  input [0:0]\check_reg[3]_37 ;
  input [0:0]\check_reg[3]_38 ;
  input [0:0]\check_reg[3]_39 ;
  input [0:0]\check_reg[3]_40 ;
  input [0:0]\check_reg[3]_41 ;
  input fifo_clr_len1__19;
  input \addr_reg[5] ;
  input \addr_reg[2]_0 ;
  input \sendaddr_reg[7] ;
  input \sendaddr_reg[7]_0 ;
  input \rv_len_reg[0]_177 ;
  input [0:0]\rv_len_reg[0]_178 ;
  input \rv_len_reg[0]_179 ;
  input [0:0]\rv_len_reg[0]_180 ;
  input [55:0]\result_data_reg[63]_5 ;
  input \rv_len_reg[7]_13 ;
  input \rv_len_reg[3]_4 ;
  input [0:0]\rv_len_reg[0]_181 ;
  input \rv_len_reg[2]_24 ;
  input check_3;
  input [0:0]\rv_len_reg[0]_182 ;
  input [0:0]\rv_len_reg[0]_183 ;
  input reset;
  input [0:0]\check_reg[7] ;
  input [0:0]\check_reg[7]_0 ;
  input [0:0]\check_reg[7]_1 ;
  input [0:0]\check_reg[7]_2 ;
  input [0:0]\check_reg[7]_3 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[1] ;
  wire \addr_reg[2] ;
  wire \addr_reg[2]_0 ;
  wire \addr_reg[3] ;
  wire \addr_reg[5] ;
  wire \addr_reg[6] ;
  wire [2:0]\addr_reg[7] ;
  wire adv_down_reg;
  wire adv_up;
  wire check;
  wire check_0;
  wire check_2;
  wire check_3;
  wire \check_reg[0] ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire \check_reg[0]_10 ;
  wire \check_reg[0]_11 ;
  wire \check_reg[0]_12 ;
  wire \check_reg[0]_13 ;
  wire \check_reg[0]_14 ;
  wire \check_reg[0]_15 ;
  wire \check_reg[0]_16 ;
  wire \check_reg[0]_17 ;
  wire \check_reg[0]_18 ;
  wire \check_reg[0]_19 ;
  wire \check_reg[0]_2 ;
  wire \check_reg[0]_20 ;
  wire \check_reg[0]_21 ;
  wire \check_reg[0]_22 ;
  wire \check_reg[0]_23 ;
  wire \check_reg[0]_24 ;
  wire \check_reg[0]_25 ;
  wire \check_reg[0]_26 ;
  wire \check_reg[0]_27 ;
  wire \check_reg[0]_28 ;
  wire \check_reg[0]_29 ;
  wire \check_reg[0]_3 ;
  wire \check_reg[0]_30 ;
  wire \check_reg[0]_31 ;
  wire \check_reg[0]_32 ;
  wire \check_reg[0]_33 ;
  wire \check_reg[0]_34 ;
  wire \check_reg[0]_35 ;
  wire \check_reg[0]_36 ;
  wire \check_reg[0]_37 ;
  wire [0:0]\check_reg[0]_38 ;
  wire \check_reg[0]_39 ;
  wire \check_reg[0]_4 ;
  wire \check_reg[0]_40 ;
  wire \check_reg[0]_41 ;
  wire \check_reg[0]_42 ;
  wire \check_reg[0]_43 ;
  wire \check_reg[0]_44 ;
  wire \check_reg[0]_45 ;
  wire \check_reg[0]_5 ;
  wire \check_reg[0]_6 ;
  wire \check_reg[0]_7 ;
  wire \check_reg[0]_8 ;
  wire \check_reg[0]_9 ;
  wire [0:0]\check_reg[3] ;
  wire [0:0]\check_reg[3]_0 ;
  wire [0:0]\check_reg[3]_1 ;
  wire [0:0]\check_reg[3]_10 ;
  wire [0:0]\check_reg[3]_11 ;
  wire [0:0]\check_reg[3]_12 ;
  wire [0:0]\check_reg[3]_13 ;
  wire [0:0]\check_reg[3]_14 ;
  wire [0:0]\check_reg[3]_15 ;
  wire [0:0]\check_reg[3]_16 ;
  wire [0:0]\check_reg[3]_17 ;
  wire [0:0]\check_reg[3]_18 ;
  wire [0:0]\check_reg[3]_19 ;
  wire [0:0]\check_reg[3]_2 ;
  wire [0:0]\check_reg[3]_20 ;
  wire [0:0]\check_reg[3]_21 ;
  wire [0:0]\check_reg[3]_22 ;
  wire [0:0]\check_reg[3]_23 ;
  wire [0:0]\check_reg[3]_24 ;
  wire [0:0]\check_reg[3]_25 ;
  wire [0:0]\check_reg[3]_26 ;
  wire [0:0]\check_reg[3]_27 ;
  wire [0:0]\check_reg[3]_28 ;
  wire [0:0]\check_reg[3]_29 ;
  wire [0:0]\check_reg[3]_3 ;
  wire [0:0]\check_reg[3]_30 ;
  wire [0:0]\check_reg[3]_31 ;
  wire [0:0]\check_reg[3]_32 ;
  wire [0:0]\check_reg[3]_33 ;
  wire [0:0]\check_reg[3]_34 ;
  wire [0:0]\check_reg[3]_35 ;
  wire [0:0]\check_reg[3]_36 ;
  wire [0:0]\check_reg[3]_37 ;
  wire [0:0]\check_reg[3]_38 ;
  wire [0:0]\check_reg[3]_39 ;
  wire [0:0]\check_reg[3]_4 ;
  wire [0:0]\check_reg[3]_40 ;
  wire [0:0]\check_reg[3]_41 ;
  wire [0:0]\check_reg[3]_5 ;
  wire [0:0]\check_reg[3]_6 ;
  wire [0:0]\check_reg[3]_7 ;
  wire [0:0]\check_reg[3]_8 ;
  wire [0:0]\check_reg[3]_9 ;
  wire [0:0]\check_reg[7] ;
  wire [0:0]\check_reg[7]_0 ;
  wire [0:0]\check_reg[7]_1 ;
  wire [0:0]\check_reg[7]_2 ;
  wire [0:0]\check_reg[7]_3 ;
  wire clk;
  wire fifo_clr_len1__19;
  wire isa_adv;
  wire isa_adv_reg;
  wire isa_cs;
  wire isa_cs_reg;
  wire [7:0]isa_getdata;
  wire isa_wr;
  wire isa_wr_reg;
  wire outreg0;
  wire \outreg_reg[0] ;
  wire [0:0]\outreg_reg[0]_0 ;
  wire \outreg_reg[0]_1 ;
  wire \outreg_reg[0]_10 ;
  wire \outreg_reg[0]_11 ;
  wire \outreg_reg[0]_12 ;
  wire \outreg_reg[0]_13 ;
  wire \outreg_reg[0]_14 ;
  wire \outreg_reg[0]_15 ;
  wire \outreg_reg[0]_16 ;
  wire \outreg_reg[0]_17 ;
  wire \outreg_reg[0]_18 ;
  wire \outreg_reg[0]_19 ;
  wire \outreg_reg[0]_2 ;
  wire \outreg_reg[0]_20 ;
  wire \outreg_reg[0]_21 ;
  wire \outreg_reg[0]_22 ;
  wire \outreg_reg[0]_23 ;
  wire \outreg_reg[0]_24 ;
  wire \outreg_reg[0]_25 ;
  wire \outreg_reg[0]_3 ;
  wire \outreg_reg[0]_4 ;
  wire \outreg_reg[0]_5 ;
  wire \outreg_reg[0]_6 ;
  wire \outreg_reg[0]_7 ;
  wire \outreg_reg[0]_8 ;
  wire \outreg_reg[0]_9 ;
  wire \outreg_reg[15] ;
  wire \outreg_reg[15]_0 ;
  wire \outreg_reg[15]_1 ;
  wire \outreg_reg[15]_2 ;
  wire \outreg_reg[15]_3 ;
  wire \outreg_reg[1] ;
  wire \outreg_reg[31] ;
  wire \outreg_reg[31]_0 ;
  wire \outreg_reg[31]_1 ;
  wire \outreg_reg[31]_10 ;
  wire \outreg_reg[31]_11 ;
  wire \outreg_reg[31]_12 ;
  wire \outreg_reg[31]_13 ;
  wire \outreg_reg[31]_2 ;
  wire \outreg_reg[31]_3 ;
  wire \outreg_reg[31]_4 ;
  wire \outreg_reg[31]_5 ;
  wire \outreg_reg[31]_6 ;
  wire \outreg_reg[31]_7 ;
  wire \outreg_reg[31]_8 ;
  wire \outreg_reg[31]_9 ;
  wire \outreg_reg[63] ;
  wire \outreg_reg[63]_0 ;
  wire [7:0]p_0_in;
  wire reset;
  wire reset_0;
  wire reset_1;
  wire result_data1;
  wire result_data1_1;
  wire [0:0]\result_data_reg[0] ;
  wire [0:0]\result_data_reg[0]_0 ;
  wire [0:0]\result_data_reg[0]_1 ;
  wire [0:0]\result_data_reg[0]_10 ;
  wire [0:0]\result_data_reg[0]_11 ;
  wire [0:0]\result_data_reg[0]_12 ;
  wire [0:0]\result_data_reg[0]_13 ;
  wire [0:0]\result_data_reg[0]_14 ;
  wire [0:0]\result_data_reg[0]_15 ;
  wire [0:0]\result_data_reg[0]_16 ;
  wire [0:0]\result_data_reg[0]_2 ;
  wire [0:0]\result_data_reg[0]_3 ;
  wire [0:0]\result_data_reg[0]_4 ;
  wire [0:0]\result_data_reg[0]_5 ;
  wire [0:0]\result_data_reg[0]_6 ;
  wire [0:0]\result_data_reg[0]_7 ;
  wire [0:0]\result_data_reg[0]_8 ;
  wire [0:0]\result_data_reg[0]_9 ;
  wire [7:0]\result_data_reg[15] ;
  wire [7:0]\result_data_reg[15]_0 ;
  wire [7:0]\result_data_reg[15]_1 ;
  wire [7:0]\result_data_reg[15]_10 ;
  wire [7:0]\result_data_reg[15]_11 ;
  wire [0:0]\result_data_reg[15]_12 ;
  wire [0:0]\result_data_reg[15]_13 ;
  wire [0:0]\result_data_reg[15]_14 ;
  wire [0:0]\result_data_reg[15]_15 ;
  wire [0:0]\result_data_reg[15]_16 ;
  wire [0:0]\result_data_reg[15]_17 ;
  wire [0:0]\result_data_reg[15]_18 ;
  wire [6:0]\result_data_reg[15]_19 ;
  wire [7:0]\result_data_reg[15]_2 ;
  wire [6:0]\result_data_reg[15]_20 ;
  wire [7:0]\result_data_reg[15]_21 ;
  wire [0:0]\result_data_reg[15]_22 ;
  wire [0:0]\result_data_reg[15]_23 ;
  wire [0:0]\result_data_reg[15]_24 ;
  wire [0:0]\result_data_reg[15]_25 ;
  wire [0:0]\result_data_reg[15]_26 ;
  wire [7:0]\result_data_reg[15]_3 ;
  wire [7:0]\result_data_reg[15]_4 ;
  wire [7:0]\result_data_reg[15]_5 ;
  wire [7:0]\result_data_reg[15]_6 ;
  wire [7:0]\result_data_reg[15]_7 ;
  wire [7:0]\result_data_reg[15]_8 ;
  wire [7:0]\result_data_reg[15]_9 ;
  wire [7:0]\result_data_reg[31] ;
  wire [7:0]\result_data_reg[31]_0 ;
  wire [7:0]\result_data_reg[31]_1 ;
  wire [0:0]\result_data_reg[31]_10 ;
  wire [5:0]\result_data_reg[31]_11 ;
  wire [5:0]\result_data_reg[31]_12 ;
  wire [0:0]\result_data_reg[31]_13 ;
  wire [0:0]\result_data_reg[31]_14 ;
  wire [0:0]\result_data_reg[31]_15 ;
  wire [0:0]\result_data_reg[31]_16 ;
  wire [0:0]\result_data_reg[31]_17 ;
  wire [0:0]\result_data_reg[31]_18 ;
  wire [5:0]\result_data_reg[31]_19 ;
  wire [7:0]\result_data_reg[31]_2 ;
  wire [5:0]\result_data_reg[31]_20 ;
  wire [5:0]\result_data_reg[31]_21 ;
  wire [5:0]\result_data_reg[31]_22 ;
  wire [5:0]\result_data_reg[31]_23 ;
  wire [5:0]\result_data_reg[31]_24 ;
  wire [7:0]\result_data_reg[31]_25 ;
  wire [5:0]\result_data_reg[31]_26 ;
  wire [5:0]\result_data_reg[31]_27 ;
  wire [5:0]\result_data_reg[31]_28 ;
  wire [0:0]\result_data_reg[31]_29 ;
  wire [7:0]\result_data_reg[31]_3 ;
  wire [0:0]\result_data_reg[31]_30 ;
  wire [0:0]\result_data_reg[31]_31 ;
  wire [7:0]\result_data_reg[31]_32 ;
  wire [0:0]\result_data_reg[31]_33 ;
  wire [0:0]\result_data_reg[31]_34 ;
  wire [0:0]\result_data_reg[31]_35 ;
  wire [5:0]\result_data_reg[31]_36 ;
  wire [0:0]\result_data_reg[31]_37 ;
  wire [7:0]\result_data_reg[31]_4 ;
  wire [7:0]\result_data_reg[31]_5 ;
  wire [7:0]\result_data_reg[31]_6 ;
  wire [7:0]\result_data_reg[31]_7 ;
  wire [7:0]\result_data_reg[31]_8 ;
  wire [0:0]\result_data_reg[31]_9 ;
  wire [7:0]\result_data_reg[63] ;
  wire [0:0]\result_data_reg[63]_0 ;
  wire [7:0]\result_data_reg[63]_1 ;
  wire [5:0]\result_data_reg[63]_2 ;
  wire [0:0]\result_data_reg[63]_3 ;
  wire [63:0]\result_data_reg[63]_4 ;
  wire [55:0]\result_data_reg[63]_5 ;
  wire \rv_len_reg[0] ;
  wire \rv_len_reg[0]_0 ;
  wire \rv_len_reg[0]_1 ;
  wire [0:0]\rv_len_reg[0]_10 ;
  wire [0:0]\rv_len_reg[0]_100 ;
  wire [0:0]\rv_len_reg[0]_101 ;
  wire \rv_len_reg[0]_102 ;
  wire [0:0]\rv_len_reg[0]_103 ;
  wire [0:0]\rv_len_reg[0]_104 ;
  wire \rv_len_reg[0]_105 ;
  wire [0:0]\rv_len_reg[0]_106 ;
  wire \rv_len_reg[0]_107 ;
  wire [0:0]\rv_len_reg[0]_108 ;
  wire [0:0]\rv_len_reg[0]_109 ;
  wire \rv_len_reg[0]_11 ;
  wire \rv_len_reg[0]_110 ;
  wire [0:0]\rv_len_reg[0]_111 ;
  wire [0:0]\rv_len_reg[0]_112 ;
  wire [0:0]\rv_len_reg[0]_113 ;
  wire [0:0]\rv_len_reg[0]_114 ;
  wire [0:0]\rv_len_reg[0]_115 ;
  wire [0:0]\rv_len_reg[0]_116 ;
  wire [0:0]\rv_len_reg[0]_117 ;
  wire [0:0]\rv_len_reg[0]_118 ;
  wire [0:0]\rv_len_reg[0]_119 ;
  wire [0:0]\rv_len_reg[0]_12 ;
  wire [0:0]\rv_len_reg[0]_120 ;
  wire [0:0]\rv_len_reg[0]_121 ;
  wire [0:0]\rv_len_reg[0]_122 ;
  wire [0:0]\rv_len_reg[0]_123 ;
  wire [0:0]\rv_len_reg[0]_124 ;
  wire [0:0]\rv_len_reg[0]_125 ;
  wire \rv_len_reg[0]_126 ;
  wire [0:0]\rv_len_reg[0]_127 ;
  wire [0:0]\rv_len_reg[0]_128 ;
  wire \rv_len_reg[0]_129 ;
  wire [0:0]\rv_len_reg[0]_13 ;
  wire [0:0]\rv_len_reg[0]_130 ;
  wire [0:0]\rv_len_reg[0]_131 ;
  wire [0:0]\rv_len_reg[0]_132 ;
  wire [0:0]\rv_len_reg[0]_133 ;
  wire \rv_len_reg[0]_134 ;
  wire [0:0]\rv_len_reg[0]_135 ;
  wire [0:0]\rv_len_reg[0]_136 ;
  wire [0:0]\rv_len_reg[0]_137 ;
  wire [0:0]\rv_len_reg[0]_138 ;
  wire [0:0]\rv_len_reg[0]_139 ;
  wire \rv_len_reg[0]_14 ;
  wire \rv_len_reg[0]_140 ;
  wire [0:0]\rv_len_reg[0]_141 ;
  wire [0:0]\rv_len_reg[0]_142 ;
  wire [0:0]\rv_len_reg[0]_143 ;
  wire [0:0]\rv_len_reg[0]_144 ;
  wire [0:0]\rv_len_reg[0]_145 ;
  wire [0:0]\rv_len_reg[0]_146 ;
  wire [0:0]\rv_len_reg[0]_147 ;
  wire [0:0]\rv_len_reg[0]_148 ;
  wire [0:0]\rv_len_reg[0]_149 ;
  wire [0:0]\rv_len_reg[0]_15 ;
  wire [0:0]\rv_len_reg[0]_150 ;
  wire \rv_len_reg[0]_151 ;
  wire [0:0]\rv_len_reg[0]_152 ;
  wire [0:0]\rv_len_reg[0]_153 ;
  wire [0:0]\rv_len_reg[0]_154 ;
  wire \rv_len_reg[0]_155 ;
  wire [0:0]\rv_len_reg[0]_156 ;
  wire [0:0]\rv_len_reg[0]_157 ;
  wire [0:0]\rv_len_reg[0]_158 ;
  wire [0:0]\rv_len_reg[0]_159 ;
  wire [0:0]\rv_len_reg[0]_16 ;
  wire [0:0]\rv_len_reg[0]_160 ;
  wire \rv_len_reg[0]_161 ;
  wire \rv_len_reg[0]_162 ;
  wire [0:0]\rv_len_reg[0]_163 ;
  wire [0:0]\rv_len_reg[0]_164 ;
  wire [0:0]\rv_len_reg[0]_165 ;
  wire \rv_len_reg[0]_166 ;
  wire [0:0]\rv_len_reg[0]_167 ;
  wire \rv_len_reg[0]_168 ;
  wire \rv_len_reg[0]_169 ;
  wire \rv_len_reg[0]_17 ;
  wire [0:0]\rv_len_reg[0]_170 ;
  wire [0:0]\rv_len_reg[0]_171 ;
  wire [0:0]\rv_len_reg[0]_172 ;
  wire [0:0]\rv_len_reg[0]_173 ;
  wire [0:0]\rv_len_reg[0]_174 ;
  wire \rv_len_reg[0]_175 ;
  wire \rv_len_reg[0]_176 ;
  wire \rv_len_reg[0]_177 ;
  wire [0:0]\rv_len_reg[0]_178 ;
  wire \rv_len_reg[0]_179 ;
  wire [0:0]\rv_len_reg[0]_18 ;
  wire [0:0]\rv_len_reg[0]_180 ;
  wire [0:0]\rv_len_reg[0]_181 ;
  wire [0:0]\rv_len_reg[0]_182 ;
  wire [0:0]\rv_len_reg[0]_183 ;
  wire [0:0]\rv_len_reg[0]_19 ;
  wire [0:0]\rv_len_reg[0]_2 ;
  wire \rv_len_reg[0]_20 ;
  wire [0:0]\rv_len_reg[0]_21 ;
  wire \rv_len_reg[0]_22 ;
  wire [0:0]\rv_len_reg[0]_23 ;
  wire \rv_len_reg[0]_24 ;
  wire [0:0]\rv_len_reg[0]_25 ;
  wire \rv_len_reg[0]_26 ;
  wire [0:0]\rv_len_reg[0]_27 ;
  wire \rv_len_reg[0]_28 ;
  wire [0:0]\rv_len_reg[0]_29 ;
  wire \rv_len_reg[0]_3 ;
  wire \rv_len_reg[0]_30 ;
  wire [0:0]\rv_len_reg[0]_31 ;
  wire \rv_len_reg[0]_32 ;
  wire [0:0]\rv_len_reg[0]_33 ;
  wire \rv_len_reg[0]_34 ;
  wire [0:0]\rv_len_reg[0]_35 ;
  wire \rv_len_reg[0]_36 ;
  wire [0:0]\rv_len_reg[0]_37 ;
  wire \rv_len_reg[0]_38 ;
  wire [0:0]\rv_len_reg[0]_39 ;
  wire \rv_len_reg[0]_4 ;
  wire \rv_len_reg[0]_40 ;
  wire [0:0]\rv_len_reg[0]_41 ;
  wire [0:0]\rv_len_reg[0]_42 ;
  wire [0:0]\rv_len_reg[0]_43 ;
  wire [0:0]\rv_len_reg[0]_44 ;
  wire [0:0]\rv_len_reg[0]_45 ;
  wire [0:0]\rv_len_reg[0]_46 ;
  wire [0:0]\rv_len_reg[0]_47 ;
  wire [0:0]\rv_len_reg[0]_48 ;
  wire [0:0]\rv_len_reg[0]_49 ;
  wire \rv_len_reg[0]_5 ;
  wire \rv_len_reg[0]_50 ;
  wire [0:0]\rv_len_reg[0]_51 ;
  wire [0:0]\rv_len_reg[0]_52 ;
  wire [0:0]\rv_len_reg[0]_53 ;
  wire [0:0]\rv_len_reg[0]_54 ;
  wire [0:0]\rv_len_reg[0]_55 ;
  wire \rv_len_reg[0]_56 ;
  wire [0:0]\rv_len_reg[0]_57 ;
  wire [0:0]\rv_len_reg[0]_58 ;
  wire \rv_len_reg[0]_59 ;
  wire \rv_len_reg[0]_6 ;
  wire [0:0]\rv_len_reg[0]_60 ;
  wire \rv_len_reg[0]_61 ;
  wire [0:0]\rv_len_reg[0]_62 ;
  wire \rv_len_reg[0]_63 ;
  wire [0:0]\rv_len_reg[0]_64 ;
  wire \rv_len_reg[0]_65 ;
  wire [0:0]\rv_len_reg[0]_66 ;
  wire \rv_len_reg[0]_67 ;
  wire [0:0]\rv_len_reg[0]_68 ;
  wire \rv_len_reg[0]_69 ;
  wire \rv_len_reg[0]_7 ;
  wire [0:0]\rv_len_reg[0]_70 ;
  wire \rv_len_reg[0]_71 ;
  wire [0:0]\rv_len_reg[0]_72 ;
  wire [0:0]\rv_len_reg[0]_73 ;
  wire \rv_len_reg[0]_74 ;
  wire [0:0]\rv_len_reg[0]_75 ;
  wire [0:0]\rv_len_reg[0]_76 ;
  wire \rv_len_reg[0]_77 ;
  wire [0:0]\rv_len_reg[0]_78 ;
  wire [0:0]\rv_len_reg[0]_79 ;
  wire [0:0]\rv_len_reg[0]_8 ;
  wire [0:0]\rv_len_reg[0]_80 ;
  wire [0:0]\rv_len_reg[0]_81 ;
  wire [0:0]\rv_len_reg[0]_82 ;
  wire [0:0]\rv_len_reg[0]_83 ;
  wire [0:0]\rv_len_reg[0]_84 ;
  wire [0:0]\rv_len_reg[0]_85 ;
  wire [0:0]\rv_len_reg[0]_86 ;
  wire [0:0]\rv_len_reg[0]_87 ;
  wire [0:0]\rv_len_reg[0]_88 ;
  wire [0:0]\rv_len_reg[0]_89 ;
  wire \rv_len_reg[0]_9 ;
  wire [0:0]\rv_len_reg[0]_90 ;
  wire \rv_len_reg[0]_91 ;
  wire [0:0]\rv_len_reg[0]_92 ;
  wire \rv_len_reg[0]_93 ;
  wire [0:0]\rv_len_reg[0]_94 ;
  wire \rv_len_reg[0]_95 ;
  wire [0:0]\rv_len_reg[0]_96 ;
  wire \rv_len_reg[0]_97 ;
  wire [0:0]\rv_len_reg[0]_98 ;
  wire \rv_len_reg[0]_99 ;
  wire \rv_len_reg[1] ;
  wire \rv_len_reg[1]_0 ;
  wire \rv_len_reg[1]_1 ;
  wire \rv_len_reg[1]_10 ;
  wire \rv_len_reg[1]_11 ;
  wire \rv_len_reg[1]_12 ;
  wire \rv_len_reg[1]_13 ;
  wire \rv_len_reg[1]_14 ;
  wire \rv_len_reg[1]_2 ;
  wire \rv_len_reg[1]_3 ;
  wire \rv_len_reg[1]_4 ;
  wire \rv_len_reg[1]_5 ;
  wire \rv_len_reg[1]_6 ;
  wire \rv_len_reg[1]_7 ;
  wire \rv_len_reg[1]_8 ;
  wire \rv_len_reg[1]_9 ;
  wire \rv_len_reg[2] ;
  wire \rv_len_reg[2]_0 ;
  wire \rv_len_reg[2]_1 ;
  wire \rv_len_reg[2]_10 ;
  wire [1:0]\rv_len_reg[2]_11 ;
  wire \rv_len_reg[2]_12 ;
  wire [1:0]\rv_len_reg[2]_13 ;
  wire [1:0]\rv_len_reg[2]_14 ;
  wire \rv_len_reg[2]_15 ;
  wire [1:0]\rv_len_reg[2]_16 ;
  wire \rv_len_reg[2]_17 ;
  wire [1:0]\rv_len_reg[2]_18 ;
  wire \rv_len_reg[2]_19 ;
  wire \rv_len_reg[2]_2 ;
  wire [1:0]\rv_len_reg[2]_20 ;
  wire [1:0]\rv_len_reg[2]_21 ;
  wire [1:0]\rv_len_reg[2]_22 ;
  wire [1:0]\rv_len_reg[2]_23 ;
  wire \rv_len_reg[2]_24 ;
  wire \rv_len_reg[2]_3 ;
  wire \rv_len_reg[2]_4 ;
  wire [1:0]\rv_len_reg[2]_5 ;
  wire \rv_len_reg[2]_6 ;
  wire \rv_len_reg[2]_7 ;
  wire \rv_len_reg[2]_8 ;
  wire \rv_len_reg[2]_9 ;
  wire \rv_len_reg[3] ;
  wire \rv_len_reg[3]_0 ;
  wire \rv_len_reg[3]_1 ;
  wire [1:0]\rv_len_reg[3]_2 ;
  wire [1:0]\rv_len_reg[3]_3 ;
  wire \rv_len_reg[3]_4 ;
  wire \rv_len_reg[5] ;
  wire \rv_len_reg[5]_0 ;
  wire \rv_len_reg[5]_1 ;
  wire \rv_len_reg[5]_10 ;
  wire \rv_len_reg[5]_11 ;
  wire \rv_len_reg[5]_2 ;
  wire \rv_len_reg[5]_3 ;
  wire \rv_len_reg[5]_4 ;
  wire \rv_len_reg[5]_5 ;
  wire \rv_len_reg[5]_6 ;
  wire \rv_len_reg[5]_7 ;
  wire \rv_len_reg[5]_8 ;
  wire \rv_len_reg[5]_9 ;
  wire [0:0]\rv_len_reg[7] ;
  wire [0:0]\rv_len_reg[7]_0 ;
  wire \rv_len_reg[7]_1 ;
  wire \rv_len_reg[7]_10 ;
  wire \rv_len_reg[7]_11 ;
  wire \rv_len_reg[7]_12 ;
  wire \rv_len_reg[7]_13 ;
  wire \rv_len_reg[7]_2 ;
  wire \rv_len_reg[7]_3 ;
  wire \rv_len_reg[7]_4 ;
  wire \rv_len_reg[7]_5 ;
  wire \rv_len_reg[7]_6 ;
  wire \rv_len_reg[7]_7 ;
  wire \rv_len_reg[7]_8 ;
  wire \rv_len_reg[7]_9 ;
  wire \sendaddr_reg[7] ;
  wire \sendaddr_reg[7]_0 ;
  wire [0:0]valid_reg;
  wire valid_reg_0;
  wire [0:0]valid_reg_1;
  wire [0:0]valid_reg_10;
  wire [0:0]valid_reg_11;
  wire [0:0]valid_reg_12;
  wire [0:0]valid_reg_13;
  wire [0:0]valid_reg_14;
  wire [0:0]valid_reg_15;
  wire [0:0]valid_reg_16;
  wire [0:0]valid_reg_17;
  wire [0:0]valid_reg_18;
  wire valid_reg_19;
  wire valid_reg_2;
  wire [0:0]valid_reg_20;
  wire [0:0]valid_reg_21;
  wire [0:0]valid_reg_22;
  wire [0:0]valid_reg_23;
  wire [0:0]valid_reg_24;
  wire [0:0]valid_reg_25;
  wire [0:0]valid_reg_26;
  wire [0:0]valid_reg_27;
  wire [0:0]valid_reg_28;
  wire [0:0]valid_reg_29;
  wire [0:0]valid_reg_3;
  wire [0:0]valid_reg_30;
  wire [0:0]valid_reg_31;
  wire valid_reg_32;
  wire valid_reg_33;
  wire valid_reg_4;
  wire [0:0]valid_reg_5;
  wire valid_reg_6;
  wire [0:0]valid_reg_7;
  wire [0:0]valid_reg_8;
  wire [0:0]valid_reg_9;
  wire wr_en0;
  wire wr_up;
  wire [15:0]wreg_mem_addr;
  wire wreg_mem_addr_d15_w16_n_717;
  wire wreg_mem_addr_valid;
  wire [7:0]wreg_mem_ctrl;
  wire wreg_mem_ctrl_valid;
  wire wreg_mem_data_d17_n_14;
  wire wreg_mem_data_d17_n_15;
  wire [7:0]wreg_mem_len;
  wire wreg_mem_len_valid;
  wire [7:0]wreg_mem_rd_data;
  wire wreg_mem_rd_en;
  wire [4:0]wreg_mem_rd_len;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized30 wreg_mem_addr_d15_w16
       (.D({p_0_in[7:6],D,\addr_reg[7] [1],p_0_in[3:2],\addr_reg[1] ,\addr_reg[0] }),
        .E(E),
        .Q(Q),
        .\addr_reg[6]_0 (\addr_reg[6] ),
        .\addr_reg[7]_0 (\addr_reg[7] [2]),
        .adv_up(adv_up),
        .check_2(check_2),
        .check_3(check_3),
        .\check_reg[0]_0 (\check_reg[0] ),
        .\check_reg[0]_1 (\check_reg[0]_0 ),
        .\check_reg[0]_10 (\check_reg[0]_9 ),
        .\check_reg[0]_11 (\check_reg[0]_10 ),
        .\check_reg[0]_12 (\check_reg[0]_11 ),
        .\check_reg[0]_13 (\check_reg[0]_12 ),
        .\check_reg[0]_14 (\check_reg[0]_13 ),
        .\check_reg[0]_15 (\check_reg[0]_14 ),
        .\check_reg[0]_16 (\check_reg[0]_15 ),
        .\check_reg[0]_17 (check),
        .\check_reg[0]_18 (\check_reg[0]_16 ),
        .\check_reg[0]_19 (\check_reg[0]_17 ),
        .\check_reg[0]_2 (\check_reg[0]_1 ),
        .\check_reg[0]_20 (\check_reg[0]_18 ),
        .\check_reg[0]_21 (\check_reg[0]_19 ),
        .\check_reg[0]_22 (\check_reg[0]_20 ),
        .\check_reg[0]_23 (\check_reg[0]_21 ),
        .\check_reg[0]_24 (\check_reg[0]_22 ),
        .\check_reg[0]_25 (\check_reg[0]_23 ),
        .\check_reg[0]_26 (\check_reg[0]_24 ),
        .\check_reg[0]_27 (\check_reg[0]_25 ),
        .\check_reg[0]_28 (\check_reg[0]_26 ),
        .\check_reg[0]_29 (\check_reg[0]_27 ),
        .\check_reg[0]_3 (\check_reg[0]_2 ),
        .\check_reg[0]_30 (\check_reg[0]_28 ),
        .\check_reg[0]_31 (\check_reg[0]_29 ),
        .\check_reg[0]_32 (\check_reg[0]_30 ),
        .\check_reg[0]_33 (\check_reg[0]_31 ),
        .\check_reg[0]_34 (\check_reg[0]_32 ),
        .\check_reg[0]_35 (\check_reg[0]_33 ),
        .\check_reg[0]_36 (\check_reg[0]_34 ),
        .\check_reg[0]_37 (\check_reg[0]_35 ),
        .\check_reg[0]_38 (\check_reg[0]_36 ),
        .\check_reg[0]_39 (\check_reg[0]_37 ),
        .\check_reg[0]_4 (\check_reg[0]_3 ),
        .\check_reg[0]_40 (\check_reg[0]_38 ),
        .\check_reg[0]_41 (\check_reg[0]_39 ),
        .\check_reg[0]_42 (\check_reg[0]_40 ),
        .\check_reg[0]_43 (\check_reg[0]_41 ),
        .\check_reg[0]_44 (\check_reg[0]_42 ),
        .\check_reg[0]_45 (check_0),
        .\check_reg[0]_46 (\check_reg[0]_43 ),
        .\check_reg[0]_47 (\check_reg[0]_44 ),
        .\check_reg[0]_48 (\check_reg[0]_45 ),
        .\check_reg[0]_5 (\check_reg[0]_4 ),
        .\check_reg[0]_6 (\check_reg[0]_5 ),
        .\check_reg[0]_7 (\check_reg[0]_6 ),
        .\check_reg[0]_8 (\check_reg[0]_7 ),
        .\check_reg[0]_9 (\check_reg[0]_8 ),
        .\check_reg[3]_0 (\check_reg[3] ),
        .\check_reg[3]_1 (\check_reg[3]_0 ),
        .\check_reg[3]_10 (\check_reg[3]_9 ),
        .\check_reg[3]_11 (\check_reg[3]_10 ),
        .\check_reg[3]_12 (\check_reg[3]_11 ),
        .\check_reg[3]_13 (\check_reg[3]_12 ),
        .\check_reg[3]_14 (\check_reg[3]_13 ),
        .\check_reg[3]_15 (\check_reg[3]_14 ),
        .\check_reg[3]_16 (\check_reg[3]_15 ),
        .\check_reg[3]_17 (\check_reg[3]_16 ),
        .\check_reg[3]_18 (\check_reg[3]_17 ),
        .\check_reg[3]_19 (\check_reg[3]_18 ),
        .\check_reg[3]_2 (\check_reg[3]_1 ),
        .\check_reg[3]_20 (\check_reg[3]_19 ),
        .\check_reg[3]_21 (\check_reg[3]_20 ),
        .\check_reg[3]_22 (\check_reg[3]_21 ),
        .\check_reg[3]_23 (\check_reg[3]_22 ),
        .\check_reg[3]_24 (\check_reg[3]_23 ),
        .\check_reg[3]_25 (\check_reg[3]_24 ),
        .\check_reg[3]_26 (\check_reg[3]_25 ),
        .\check_reg[3]_27 (\check_reg[3]_26 ),
        .\check_reg[3]_28 (\check_reg[3]_27 ),
        .\check_reg[3]_29 (\check_reg[3]_28 ),
        .\check_reg[3]_3 (\check_reg[3]_2 ),
        .\check_reg[3]_30 (\check_reg[3]_29 ),
        .\check_reg[3]_31 (\check_reg[3]_30 ),
        .\check_reg[3]_32 (\check_reg[3]_31 ),
        .\check_reg[3]_33 (\check_reg[3]_32 ),
        .\check_reg[3]_34 (\check_reg[3]_33 ),
        .\check_reg[3]_35 (\check_reg[3]_34 ),
        .\check_reg[3]_36 (\check_reg[3]_35 ),
        .\check_reg[3]_37 (\check_reg[3]_36 ),
        .\check_reg[3]_38 (\check_reg[3]_37 ),
        .\check_reg[3]_39 (\check_reg[3]_38 ),
        .\check_reg[3]_4 (\check_reg[3]_3 ),
        .\check_reg[3]_40 (\check_reg[3]_39 ),
        .\check_reg[3]_41 (\check_reg[3]_40 ),
        .\check_reg[3]_42 (\check_reg[3]_41 ),
        .\check_reg[3]_5 (\check_reg[3]_4 ),
        .\check_reg[3]_6 (\check_reg[3]_5 ),
        .\check_reg[3]_7 (\check_reg[3]_6 ),
        .\check_reg[3]_8 (\check_reg[3]_7 ),
        .\check_reg[3]_9 (\check_reg[3]_8 ),
        .\check_reg[7]_0 (\check_reg[7] ),
        .\check_reg[7]_1 (\check_reg[7]_0 ),
        .\check_reg[7]_2 (\check_reg[7]_1 ),
        .\check_reg[7]_3 (\check_reg[7]_2 ),
        .\check_reg[7]_4 (\check_reg[7]_3 ),
        .clk(clk),
        .isa_cs(isa_cs),
        .isa_cs_reg(isa_cs_reg),
        .isa_getdata(isa_getdata),
        .isa_wr_reg(isa_wr_reg),
        .\outreg_reg[0]_0 (p_0_in[0]),
        .\outreg_reg[0]_1 (\outreg_reg[0] ),
        .\outreg_reg[0]_10 (\outreg_reg[0]_8 ),
        .\outreg_reg[0]_11 (\outreg_reg[0]_9 ),
        .\outreg_reg[0]_12 (\outreg_reg[0]_10 ),
        .\outreg_reg[0]_13 (\outreg_reg[0]_11 ),
        .\outreg_reg[0]_14 (\outreg_reg[0]_12 ),
        .\outreg_reg[0]_15 (\outreg_reg[0]_13 ),
        .\outreg_reg[0]_16 (\outreg_reg[0]_14 ),
        .\outreg_reg[0]_17 (\outreg_reg[0]_15 ),
        .\outreg_reg[0]_18 (\outreg_reg[0]_16 ),
        .\outreg_reg[0]_19 (\outreg_reg[0]_17 ),
        .\outreg_reg[0]_2 (\outreg_reg[0]_0 ),
        .\outreg_reg[0]_20 (\outreg_reg[0]_18 ),
        .\outreg_reg[0]_21 (\outreg_reg[0]_19 ),
        .\outreg_reg[0]_22 (\outreg_reg[0]_20 ),
        .\outreg_reg[0]_23 (\outreg_reg[0]_21 ),
        .\outreg_reg[0]_24 (\outreg_reg[0]_22 ),
        .\outreg_reg[0]_25 (wreg_mem_addr_d15_w16_n_717),
        .\outreg_reg[0]_26 (\outreg_reg[0]_23 ),
        .\outreg_reg[0]_27 (\outreg_reg[0]_24 ),
        .\outreg_reg[0]_28 (\outreg_reg[0]_25 ),
        .\outreg_reg[0]_3 (\outreg_reg[0]_1 ),
        .\outreg_reg[0]_4 (\outreg_reg[0]_2 ),
        .\outreg_reg[0]_5 (\outreg_reg[0]_3 ),
        .\outreg_reg[0]_6 (\outreg_reg[0]_4 ),
        .\outreg_reg[0]_7 (\outreg_reg[0]_5 ),
        .\outreg_reg[0]_8 (\outreg_reg[0]_6 ),
        .\outreg_reg[0]_9 (\outreg_reg[0]_7 ),
        .\outreg_reg[15]_0 (\outreg_reg[15] ),
        .\outreg_reg[15]_1 (\outreg_reg[15]_0 ),
        .\outreg_reg[15]_2 (\outreg_reg[15]_1 ),
        .\outreg_reg[15]_3 (\outreg_reg[15]_2 ),
        .\outreg_reg[15]_4 (\outreg_reg[15]_3 ),
        .\outreg_reg[1]_0 (p_0_in[1]),
        .\outreg_reg[1]_1 (\outreg_reg[1] ),
        .\outreg_reg[31] (\outreg_reg[31] ),
        .\outreg_reg[31]_0 (\outreg_reg[31]_0 ),
        .\outreg_reg[31]_1 (\outreg_reg[31]_1 ),
        .\outreg_reg[31]_10 (\outreg_reg[31]_10 ),
        .\outreg_reg[31]_11 (\outreg_reg[31]_11 ),
        .\outreg_reg[31]_12 (\outreg_reg[31]_12 ),
        .\outreg_reg[31]_13 (\outreg_reg[31]_13 ),
        .\outreg_reg[31]_2 (\outreg_reg[31]_2 ),
        .\outreg_reg[31]_3 (\outreg_reg[31]_3 ),
        .\outreg_reg[31]_4 (\outreg_reg[31]_4 ),
        .\outreg_reg[31]_5 (\outreg_reg[31]_5 ),
        .\outreg_reg[31]_6 (\outreg_reg[31]_6 ),
        .\outreg_reg[31]_7 (\outreg_reg[31]_7 ),
        .\outreg_reg[31]_8 (\outreg_reg[31]_8 ),
        .\outreg_reg[31]_9 (\outreg_reg[31]_9 ),
        .\outreg_reg[3]_0 (\addr_reg[7] [0]),
        .\outreg_reg[5]_0 ({p_0_in[5:4],\addr_reg[3] ,\addr_reg[2] }),
        .\outreg_reg[63] (\outreg_reg[63] ),
        .\outreg_reg[63]_0 (\outreg_reg[63]_0 ),
        .\outreg_reg[7]_0 (outreg0),
        .reset(reset_0),
        .result_data1(result_data1),
        .result_data1_1(result_data1_1),
        .\result_data_reg[0]_0 (\result_data_reg[0] ),
        .\result_data_reg[0]_1 (\result_data_reg[0]_0 ),
        .\result_data_reg[0]_10 (\result_data_reg[0]_9 ),
        .\result_data_reg[0]_11 (\result_data_reg[0]_10 ),
        .\result_data_reg[0]_12 (\result_data_reg[0]_11 ),
        .\result_data_reg[0]_13 (\result_data_reg[0]_12 ),
        .\result_data_reg[0]_14 (\result_data_reg[0]_13 ),
        .\result_data_reg[0]_15 (\result_data_reg[0]_14 ),
        .\result_data_reg[0]_16 (\result_data_reg[0]_15 ),
        .\result_data_reg[0]_17 (\result_data_reg[0]_16 ),
        .\result_data_reg[0]_2 (\result_data_reg[0]_1 ),
        .\result_data_reg[0]_3 (\result_data_reg[0]_2 ),
        .\result_data_reg[0]_4 (\result_data_reg[0]_3 ),
        .\result_data_reg[0]_5 (\result_data_reg[0]_4 ),
        .\result_data_reg[0]_6 (\result_data_reg[0]_5 ),
        .\result_data_reg[0]_7 (\result_data_reg[0]_6 ),
        .\result_data_reg[0]_8 (\result_data_reg[0]_7 ),
        .\result_data_reg[0]_9 (\result_data_reg[0]_8 ),
        .\result_data_reg[15]_0 (\result_data_reg[15] ),
        .\result_data_reg[15]_1 (\result_data_reg[15]_0 ),
        .\result_data_reg[15]_10 (\result_data_reg[15]_9 ),
        .\result_data_reg[15]_11 (\result_data_reg[15]_10 ),
        .\result_data_reg[15]_12 (\result_data_reg[15]_11 ),
        .\result_data_reg[15]_13 (\result_data_reg[15]_12 ),
        .\result_data_reg[15]_14 (\result_data_reg[15]_13 ),
        .\result_data_reg[15]_15 (\result_data_reg[15]_14 ),
        .\result_data_reg[15]_16 (\result_data_reg[15]_15 ),
        .\result_data_reg[15]_17 (\result_data_reg[15]_16 ),
        .\result_data_reg[15]_18 (\result_data_reg[15]_17 ),
        .\result_data_reg[15]_19 (\result_data_reg[15]_18 ),
        .\result_data_reg[15]_2 (\result_data_reg[15]_1 ),
        .\result_data_reg[15]_20 (\result_data_reg[15]_19 ),
        .\result_data_reg[15]_21 (\result_data_reg[15]_20 ),
        .\result_data_reg[15]_22 (\result_data_reg[15]_21 ),
        .\result_data_reg[15]_23 (\result_data_reg[15]_22 ),
        .\result_data_reg[15]_24 (\result_data_reg[15]_23 ),
        .\result_data_reg[15]_25 (\result_data_reg[15]_24 ),
        .\result_data_reg[15]_26 (\result_data_reg[15]_25 ),
        .\result_data_reg[15]_27 (\result_data_reg[15]_26 ),
        .\result_data_reg[15]_3 (\result_data_reg[15]_2 ),
        .\result_data_reg[15]_4 (\result_data_reg[15]_3 ),
        .\result_data_reg[15]_5 (\result_data_reg[15]_4 ),
        .\result_data_reg[15]_6 (\result_data_reg[15]_5 ),
        .\result_data_reg[15]_7 (\result_data_reg[15]_6 ),
        .\result_data_reg[15]_8 (\result_data_reg[15]_7 ),
        .\result_data_reg[15]_9 (\result_data_reg[15]_8 ),
        .\result_data_reg[31] (\result_data_reg[31] ),
        .\result_data_reg[31]_0 (\result_data_reg[31]_0 ),
        .\result_data_reg[31]_1 (\result_data_reg[31]_1 ),
        .\result_data_reg[31]_10 (\result_data_reg[31]_10 ),
        .\result_data_reg[31]_11 (\result_data_reg[31]_11 ),
        .\result_data_reg[31]_12 (\result_data_reg[31]_12 ),
        .\result_data_reg[31]_13 (\result_data_reg[31]_13 ),
        .\result_data_reg[31]_14 (\result_data_reg[31]_14 ),
        .\result_data_reg[31]_15 (\result_data_reg[31]_15 ),
        .\result_data_reg[31]_16 (\result_data_reg[31]_16 ),
        .\result_data_reg[31]_17 (\result_data_reg[31]_17 ),
        .\result_data_reg[31]_18 (\result_data_reg[31]_18 ),
        .\result_data_reg[31]_19 (\result_data_reg[31]_19 ),
        .\result_data_reg[31]_2 (\result_data_reg[31]_2 ),
        .\result_data_reg[31]_20 (\result_data_reg[31]_20 ),
        .\result_data_reg[31]_21 (\result_data_reg[31]_21 ),
        .\result_data_reg[31]_22 (\result_data_reg[31]_22 ),
        .\result_data_reg[31]_23 (\result_data_reg[31]_23 ),
        .\result_data_reg[31]_24 (\result_data_reg[31]_24 ),
        .\result_data_reg[31]_25 (\result_data_reg[31]_25 ),
        .\result_data_reg[31]_26 (\result_data_reg[31]_26 ),
        .\result_data_reg[31]_27 (\result_data_reg[31]_27 ),
        .\result_data_reg[31]_28 (\result_data_reg[31]_28 ),
        .\result_data_reg[31]_29 (\result_data_reg[31]_29 ),
        .\result_data_reg[31]_3 (\result_data_reg[31]_3 ),
        .\result_data_reg[31]_30 (\result_data_reg[31]_30 ),
        .\result_data_reg[31]_31 (\result_data_reg[31]_31 ),
        .\result_data_reg[31]_32 (\result_data_reg[31]_32 ),
        .\result_data_reg[31]_33 (\result_data_reg[31]_33 ),
        .\result_data_reg[31]_34 (\result_data_reg[31]_34 ),
        .\result_data_reg[31]_35 (\result_data_reg[31]_35 ),
        .\result_data_reg[31]_36 (\result_data_reg[31]_36 ),
        .\result_data_reg[31]_37 (\result_data_reg[31]_37 ),
        .\result_data_reg[31]_4 (\result_data_reg[31]_4 ),
        .\result_data_reg[31]_5 (\result_data_reg[31]_5 ),
        .\result_data_reg[31]_6 (\result_data_reg[31]_6 ),
        .\result_data_reg[31]_7 (\result_data_reg[31]_7 ),
        .\result_data_reg[31]_8 (\result_data_reg[31]_8 ),
        .\result_data_reg[31]_9 (\result_data_reg[31]_9 ),
        .\result_data_reg[63] (\result_data_reg[63] ),
        .\result_data_reg[63]_0 (\result_data_reg[63]_0 ),
        .\result_data_reg[63]_1 (\result_data_reg[63]_1 ),
        .\result_data_reg[63]_2 (\result_data_reg[63]_2 ),
        .\result_data_reg[63]_3 (\result_data_reg[63]_3 ),
        .\result_data_reg[63]_4 (\result_data_reg[63]_4 ),
        .\result_data_reg[63]_5 (\result_data_reg[63]_5 ),
        .\rv_len_reg[0]_0 (\rv_len_reg[0] ),
        .\rv_len_reg[0]_1 (\rv_len_reg[0]_0 ),
        .\rv_len_reg[0]_10 (\rv_len_reg[0]_9 ),
        .\rv_len_reg[0]_100 (\rv_len_reg[0]_99 ),
        .\rv_len_reg[0]_101 (\rv_len_reg[0]_100 ),
        .\rv_len_reg[0]_102 (\rv_len_reg[0]_101 ),
        .\rv_len_reg[0]_103 (\rv_len_reg[0]_102 ),
        .\rv_len_reg[0]_104 (\rv_len_reg[0]_103 ),
        .\rv_len_reg[0]_105 (\rv_len_reg[0]_104 ),
        .\rv_len_reg[0]_106 (\rv_len_reg[0]_105 ),
        .\rv_len_reg[0]_107 (\rv_len_reg[0]_106 ),
        .\rv_len_reg[0]_108 (\rv_len_reg[0]_107 ),
        .\rv_len_reg[0]_109 (\rv_len_reg[0]_108 ),
        .\rv_len_reg[0]_11 (\rv_len_reg[0]_10 ),
        .\rv_len_reg[0]_110 (\rv_len_reg[0]_109 ),
        .\rv_len_reg[0]_111 (\rv_len_reg[0]_110 ),
        .\rv_len_reg[0]_112 (\rv_len_reg[0]_111 ),
        .\rv_len_reg[0]_113 (\rv_len_reg[0]_112 ),
        .\rv_len_reg[0]_114 (\rv_len_reg[0]_113 ),
        .\rv_len_reg[0]_115 (\rv_len_reg[0]_114 ),
        .\rv_len_reg[0]_116 (\rv_len_reg[0]_115 ),
        .\rv_len_reg[0]_117 (\rv_len_reg[0]_116 ),
        .\rv_len_reg[0]_118 (\rv_len_reg[0]_117 ),
        .\rv_len_reg[0]_119 (\rv_len_reg[0]_118 ),
        .\rv_len_reg[0]_12 (\rv_len_reg[0]_11 ),
        .\rv_len_reg[0]_120 (\rv_len_reg[0]_119 ),
        .\rv_len_reg[0]_121 (\rv_len_reg[0]_120 ),
        .\rv_len_reg[0]_122 (\rv_len_reg[0]_121 ),
        .\rv_len_reg[0]_123 (\rv_len_reg[0]_122 ),
        .\rv_len_reg[0]_124 (\rv_len_reg[0]_123 ),
        .\rv_len_reg[0]_125 (\rv_len_reg[0]_124 ),
        .\rv_len_reg[0]_126 (\rv_len_reg[0]_125 ),
        .\rv_len_reg[0]_127 (\rv_len_reg[0]_126 ),
        .\rv_len_reg[0]_128 (\rv_len_reg[0]_127 ),
        .\rv_len_reg[0]_129 (\rv_len_reg[0]_128 ),
        .\rv_len_reg[0]_13 (\rv_len_reg[0]_12 ),
        .\rv_len_reg[0]_130 (\rv_len_reg[0]_129 ),
        .\rv_len_reg[0]_131 (\rv_len_reg[0]_130 ),
        .\rv_len_reg[0]_132 (\rv_len_reg[0]_131 ),
        .\rv_len_reg[0]_133 (\rv_len_reg[0]_132 ),
        .\rv_len_reg[0]_134 (\rv_len_reg[0]_133 ),
        .\rv_len_reg[0]_135 (\rv_len_reg[0]_134 ),
        .\rv_len_reg[0]_136 (\rv_len_reg[0]_135 ),
        .\rv_len_reg[0]_137 (\rv_len_reg[0]_136 ),
        .\rv_len_reg[0]_138 (\rv_len_reg[0]_137 ),
        .\rv_len_reg[0]_139 (\rv_len_reg[0]_138 ),
        .\rv_len_reg[0]_14 (\rv_len_reg[0]_13 ),
        .\rv_len_reg[0]_140 (\rv_len_reg[0]_139 ),
        .\rv_len_reg[0]_141 (\rv_len_reg[0]_140 ),
        .\rv_len_reg[0]_142 (\rv_len_reg[0]_141 ),
        .\rv_len_reg[0]_143 (\rv_len_reg[0]_142 ),
        .\rv_len_reg[0]_144 (\rv_len_reg[0]_143 ),
        .\rv_len_reg[0]_145 (\rv_len_reg[0]_144 ),
        .\rv_len_reg[0]_146 (\rv_len_reg[0]_145 ),
        .\rv_len_reg[0]_147 (\rv_len_reg[0]_146 ),
        .\rv_len_reg[0]_148 (\rv_len_reg[0]_147 ),
        .\rv_len_reg[0]_149 (\rv_len_reg[0]_148 ),
        .\rv_len_reg[0]_15 (\rv_len_reg[0]_14 ),
        .\rv_len_reg[0]_150 (\rv_len_reg[0]_149 ),
        .\rv_len_reg[0]_151 (\rv_len_reg[0]_150 ),
        .\rv_len_reg[0]_152 (\rv_len_reg[0]_151 ),
        .\rv_len_reg[0]_153 (\rv_len_reg[0]_152 ),
        .\rv_len_reg[0]_154 (\rv_len_reg[0]_153 ),
        .\rv_len_reg[0]_155 (\rv_len_reg[0]_154 ),
        .\rv_len_reg[0]_156 (\rv_len_reg[0]_155 ),
        .\rv_len_reg[0]_157 (\rv_len_reg[0]_156 ),
        .\rv_len_reg[0]_158 (\rv_len_reg[0]_157 ),
        .\rv_len_reg[0]_159 (\rv_len_reg[0]_158 ),
        .\rv_len_reg[0]_16 (\rv_len_reg[0]_15 ),
        .\rv_len_reg[0]_160 (\rv_len_reg[0]_159 ),
        .\rv_len_reg[0]_161 (\rv_len_reg[0]_160 ),
        .\rv_len_reg[0]_162 (\rv_len_reg[0]_161 ),
        .\rv_len_reg[0]_163 (\rv_len_reg[0]_162 ),
        .\rv_len_reg[0]_164 (\rv_len_reg[0]_163 ),
        .\rv_len_reg[0]_165 (\rv_len_reg[0]_164 ),
        .\rv_len_reg[0]_166 (\rv_len_reg[0]_165 ),
        .\rv_len_reg[0]_167 (\rv_len_reg[0]_166 ),
        .\rv_len_reg[0]_168 (\rv_len_reg[0]_167 ),
        .\rv_len_reg[0]_169 (\rv_len_reg[0]_168 ),
        .\rv_len_reg[0]_17 (\rv_len_reg[0]_16 ),
        .\rv_len_reg[0]_170 (\rv_len_reg[0]_169 ),
        .\rv_len_reg[0]_171 (\rv_len_reg[0]_170 ),
        .\rv_len_reg[0]_172 (\rv_len_reg[0]_171 ),
        .\rv_len_reg[0]_173 (\rv_len_reg[0]_172 ),
        .\rv_len_reg[0]_174 (\rv_len_reg[0]_173 ),
        .\rv_len_reg[0]_175 (\rv_len_reg[0]_174 ),
        .\rv_len_reg[0]_176 (\rv_len_reg[0]_175 ),
        .\rv_len_reg[0]_177 (\rv_len_reg[0]_176 ),
        .\rv_len_reg[0]_178 (\rv_len_reg[0]_177 ),
        .\rv_len_reg[0]_179 (\rv_len_reg[0]_178 ),
        .\rv_len_reg[0]_18 (\rv_len_reg[0]_17 ),
        .\rv_len_reg[0]_180 (\rv_len_reg[0]_179 ),
        .\rv_len_reg[0]_181 (\rv_len_reg[0]_180 ),
        .\rv_len_reg[0]_182 (\rv_len_reg[0]_181 ),
        .\rv_len_reg[0]_183 (\rv_len_reg[0]_182 ),
        .\rv_len_reg[0]_184 (\rv_len_reg[0]_183 ),
        .\rv_len_reg[0]_19 (\rv_len_reg[0]_18 ),
        .\rv_len_reg[0]_2 (\rv_len_reg[0]_1 ),
        .\rv_len_reg[0]_20 (\rv_len_reg[0]_19 ),
        .\rv_len_reg[0]_21 (\rv_len_reg[0]_20 ),
        .\rv_len_reg[0]_22 (\rv_len_reg[0]_21 ),
        .\rv_len_reg[0]_23 (\rv_len_reg[0]_22 ),
        .\rv_len_reg[0]_24 (\rv_len_reg[0]_23 ),
        .\rv_len_reg[0]_25 (\rv_len_reg[0]_24 ),
        .\rv_len_reg[0]_26 (\rv_len_reg[0]_25 ),
        .\rv_len_reg[0]_27 (\rv_len_reg[0]_26 ),
        .\rv_len_reg[0]_28 (\rv_len_reg[0]_27 ),
        .\rv_len_reg[0]_29 (\rv_len_reg[0]_28 ),
        .\rv_len_reg[0]_3 (\rv_len_reg[0]_2 ),
        .\rv_len_reg[0]_30 (\rv_len_reg[0]_29 ),
        .\rv_len_reg[0]_31 (\rv_len_reg[0]_30 ),
        .\rv_len_reg[0]_32 (\rv_len_reg[0]_31 ),
        .\rv_len_reg[0]_33 (\rv_len_reg[0]_32 ),
        .\rv_len_reg[0]_34 (\rv_len_reg[0]_33 ),
        .\rv_len_reg[0]_35 (\rv_len_reg[0]_34 ),
        .\rv_len_reg[0]_36 (\rv_len_reg[0]_35 ),
        .\rv_len_reg[0]_37 (\rv_len_reg[0]_36 ),
        .\rv_len_reg[0]_38 (\rv_len_reg[0]_37 ),
        .\rv_len_reg[0]_39 (\rv_len_reg[0]_38 ),
        .\rv_len_reg[0]_4 (\rv_len_reg[0]_3 ),
        .\rv_len_reg[0]_40 (\rv_len_reg[0]_39 ),
        .\rv_len_reg[0]_41 (\rv_len_reg[0]_40 ),
        .\rv_len_reg[0]_42 (\rv_len_reg[0]_41 ),
        .\rv_len_reg[0]_43 (\rv_len_reg[0]_42 ),
        .\rv_len_reg[0]_44 (\rv_len_reg[0]_43 ),
        .\rv_len_reg[0]_45 (\rv_len_reg[0]_44 ),
        .\rv_len_reg[0]_46 (\rv_len_reg[0]_45 ),
        .\rv_len_reg[0]_47 (\rv_len_reg[0]_46 ),
        .\rv_len_reg[0]_48 (\rv_len_reg[0]_47 ),
        .\rv_len_reg[0]_49 (\rv_len_reg[0]_48 ),
        .\rv_len_reg[0]_5 (\rv_len_reg[0]_4 ),
        .\rv_len_reg[0]_50 (\rv_len_reg[0]_49 ),
        .\rv_len_reg[0]_51 (\rv_len_reg[0]_50 ),
        .\rv_len_reg[0]_52 (\rv_len_reg[0]_51 ),
        .\rv_len_reg[0]_53 (\rv_len_reg[0]_52 ),
        .\rv_len_reg[0]_54 (\rv_len_reg[0]_53 ),
        .\rv_len_reg[0]_55 (\rv_len_reg[0]_54 ),
        .\rv_len_reg[0]_56 (\rv_len_reg[0]_55 ),
        .\rv_len_reg[0]_57 (\rv_len_reg[0]_56 ),
        .\rv_len_reg[0]_58 (\rv_len_reg[0]_57 ),
        .\rv_len_reg[0]_59 (\rv_len_reg[0]_58 ),
        .\rv_len_reg[0]_6 (\rv_len_reg[0]_5 ),
        .\rv_len_reg[0]_60 (\rv_len_reg[0]_59 ),
        .\rv_len_reg[0]_61 (\rv_len_reg[0]_60 ),
        .\rv_len_reg[0]_62 (\rv_len_reg[0]_61 ),
        .\rv_len_reg[0]_63 (\rv_len_reg[0]_62 ),
        .\rv_len_reg[0]_64 (\rv_len_reg[0]_63 ),
        .\rv_len_reg[0]_65 (\rv_len_reg[0]_64 ),
        .\rv_len_reg[0]_66 (\rv_len_reg[0]_65 ),
        .\rv_len_reg[0]_67 (\rv_len_reg[0]_66 ),
        .\rv_len_reg[0]_68 (\rv_len_reg[0]_67 ),
        .\rv_len_reg[0]_69 (\rv_len_reg[0]_68 ),
        .\rv_len_reg[0]_7 (\rv_len_reg[0]_6 ),
        .\rv_len_reg[0]_70 (\rv_len_reg[0]_69 ),
        .\rv_len_reg[0]_71 (\rv_len_reg[0]_70 ),
        .\rv_len_reg[0]_72 (\rv_len_reg[0]_71 ),
        .\rv_len_reg[0]_73 (\rv_len_reg[0]_72 ),
        .\rv_len_reg[0]_74 (\rv_len_reg[0]_73 ),
        .\rv_len_reg[0]_75 (\rv_len_reg[0]_74 ),
        .\rv_len_reg[0]_76 (\rv_len_reg[0]_75 ),
        .\rv_len_reg[0]_77 (\rv_len_reg[0]_76 ),
        .\rv_len_reg[0]_78 (\rv_len_reg[0]_77 ),
        .\rv_len_reg[0]_79 (\rv_len_reg[0]_78 ),
        .\rv_len_reg[0]_8 (\rv_len_reg[0]_7 ),
        .\rv_len_reg[0]_80 (\rv_len_reg[0]_79 ),
        .\rv_len_reg[0]_81 (\rv_len_reg[0]_80 ),
        .\rv_len_reg[0]_82 (\rv_len_reg[0]_81 ),
        .\rv_len_reg[0]_83 (\rv_len_reg[0]_82 ),
        .\rv_len_reg[0]_84 (\rv_len_reg[0]_83 ),
        .\rv_len_reg[0]_85 (\rv_len_reg[0]_84 ),
        .\rv_len_reg[0]_86 (\rv_len_reg[0]_85 ),
        .\rv_len_reg[0]_87 (\rv_len_reg[0]_86 ),
        .\rv_len_reg[0]_88 (\rv_len_reg[0]_87 ),
        .\rv_len_reg[0]_89 (\rv_len_reg[0]_88 ),
        .\rv_len_reg[0]_9 (\rv_len_reg[0]_8 ),
        .\rv_len_reg[0]_90 (\rv_len_reg[0]_89 ),
        .\rv_len_reg[0]_91 (\rv_len_reg[0]_90 ),
        .\rv_len_reg[0]_92 (\rv_len_reg[0]_91 ),
        .\rv_len_reg[0]_93 (\rv_len_reg[0]_92 ),
        .\rv_len_reg[0]_94 (\rv_len_reg[0]_93 ),
        .\rv_len_reg[0]_95 (\rv_len_reg[0]_94 ),
        .\rv_len_reg[0]_96 (\rv_len_reg[0]_95 ),
        .\rv_len_reg[0]_97 (\rv_len_reg[0]_96 ),
        .\rv_len_reg[0]_98 (\rv_len_reg[0]_97 ),
        .\rv_len_reg[0]_99 (\rv_len_reg[0]_98 ),
        .\rv_len_reg[1]_0 (\rv_len_reg[1] ),
        .\rv_len_reg[1]_1 (\rv_len_reg[1]_0 ),
        .\rv_len_reg[1]_10 (\rv_len_reg[1]_9 ),
        .\rv_len_reg[1]_11 (\rv_len_reg[1]_10 ),
        .\rv_len_reg[1]_12 (\rv_len_reg[1]_11 ),
        .\rv_len_reg[1]_13 (\rv_len_reg[1]_12 ),
        .\rv_len_reg[1]_14 (\rv_len_reg[1]_13 ),
        .\rv_len_reg[1]_15 (\rv_len_reg[1]_14 ),
        .\rv_len_reg[1]_2 (\rv_len_reg[1]_1 ),
        .\rv_len_reg[1]_3 (\rv_len_reg[1]_2 ),
        .\rv_len_reg[1]_4 (\rv_len_reg[1]_3 ),
        .\rv_len_reg[1]_5 (\rv_len_reg[1]_4 ),
        .\rv_len_reg[1]_6 (\rv_len_reg[1]_5 ),
        .\rv_len_reg[1]_7 (\rv_len_reg[1]_6 ),
        .\rv_len_reg[1]_8 (\rv_len_reg[1]_7 ),
        .\rv_len_reg[1]_9 (\rv_len_reg[1]_8 ),
        .\rv_len_reg[2]_0 (\rv_len_reg[2] ),
        .\rv_len_reg[2]_1 (\rv_len_reg[2]_0 ),
        .\rv_len_reg[2]_10 (\rv_len_reg[2]_9 ),
        .\rv_len_reg[2]_11 (\rv_len_reg[2]_10 ),
        .\rv_len_reg[2]_12 (\rv_len_reg[2]_11 ),
        .\rv_len_reg[2]_13 (\rv_len_reg[2]_12 ),
        .\rv_len_reg[2]_14 (\rv_len_reg[2]_13 ),
        .\rv_len_reg[2]_15 (\rv_len_reg[2]_14 ),
        .\rv_len_reg[2]_16 (\rv_len_reg[2]_15 ),
        .\rv_len_reg[2]_17 (\rv_len_reg[2]_16 ),
        .\rv_len_reg[2]_18 (\rv_len_reg[2]_17 ),
        .\rv_len_reg[2]_19 (\rv_len_reg[2]_18 ),
        .\rv_len_reg[2]_2 (\rv_len_reg[2]_1 ),
        .\rv_len_reg[2]_20 (\rv_len_reg[2]_19 ),
        .\rv_len_reg[2]_21 (\rv_len_reg[2]_20 ),
        .\rv_len_reg[2]_22 (\rv_len_reg[2]_21 ),
        .\rv_len_reg[2]_23 (\rv_len_reg[2]_22 ),
        .\rv_len_reg[2]_24 (\rv_len_reg[2]_23 ),
        .\rv_len_reg[2]_25 (\rv_len_reg[2]_24 ),
        .\rv_len_reg[2]_3 (\rv_len_reg[2]_2 ),
        .\rv_len_reg[2]_4 (\rv_len_reg[2]_3 ),
        .\rv_len_reg[2]_5 (\rv_len_reg[2]_4 ),
        .\rv_len_reg[2]_6 (\rv_len_reg[2]_5 ),
        .\rv_len_reg[2]_7 (\rv_len_reg[2]_6 ),
        .\rv_len_reg[2]_8 (\rv_len_reg[2]_7 ),
        .\rv_len_reg[2]_9 (\rv_len_reg[2]_8 ),
        .\rv_len_reg[3]_0 (\rv_len_reg[3] ),
        .\rv_len_reg[3]_1 (\rv_len_reg[3]_0 ),
        .\rv_len_reg[3]_2 (\rv_len_reg[3]_1 ),
        .\rv_len_reg[3]_3 (\rv_len_reg[3]_2 ),
        .\rv_len_reg[3]_4 (\rv_len_reg[3]_3 ),
        .\rv_len_reg[3]_5 (\rv_len_reg[3]_4 ),
        .\rv_len_reg[5]_0 (\rv_len_reg[5] ),
        .\rv_len_reg[5]_1 (\rv_len_reg[5]_0 ),
        .\rv_len_reg[5]_10 (\rv_len_reg[5]_9 ),
        .\rv_len_reg[5]_11 (\rv_len_reg[5]_10 ),
        .\rv_len_reg[5]_12 (\rv_len_reg[5]_11 ),
        .\rv_len_reg[5]_2 (\rv_len_reg[5]_1 ),
        .\rv_len_reg[5]_3 (\rv_len_reg[5]_2 ),
        .\rv_len_reg[5]_4 (\rv_len_reg[5]_3 ),
        .\rv_len_reg[5]_5 (\rv_len_reg[5]_4 ),
        .\rv_len_reg[5]_6 (\rv_len_reg[5]_5 ),
        .\rv_len_reg[5]_7 (\rv_len_reg[5]_6 ),
        .\rv_len_reg[5]_8 (\rv_len_reg[5]_7 ),
        .\rv_len_reg[5]_9 (\rv_len_reg[5]_8 ),
        .\rv_len_reg[7]_0 (\rv_len_reg[7] ),
        .\rv_len_reg[7]_1 (\rv_len_reg[7]_0 ),
        .\rv_len_reg[7]_10 (\rv_len_reg[7]_9 ),
        .\rv_len_reg[7]_11 (\rv_len_reg[7]_10 ),
        .\rv_len_reg[7]_12 (\rv_len_reg[7]_11 ),
        .\rv_len_reg[7]_13 (\rv_len_reg[7]_12 ),
        .\rv_len_reg[7]_14 (\rv_len_reg[7]_13 ),
        .\rv_len_reg[7]_2 (\rv_len_reg[7]_1 ),
        .\rv_len_reg[7]_3 (\rv_len_reg[7]_2 ),
        .\rv_len_reg[7]_4 (\rv_len_reg[7]_3 ),
        .\rv_len_reg[7]_5 (\rv_len_reg[7]_4 ),
        .\rv_len_reg[7]_6 (\rv_len_reg[7]_5 ),
        .\rv_len_reg[7]_7 (\rv_len_reg[7]_6 ),
        .\rv_len_reg[7]_8 (\rv_len_reg[7]_7 ),
        .\rv_len_reg[7]_9 (\rv_len_reg[7]_8 ),
        .valid_reg_0(valid_reg),
        .valid_reg_1(wr_up),
        .valid_reg_10(valid_reg_8),
        .valid_reg_11(valid_reg_9),
        .valid_reg_12(valid_reg_10),
        .valid_reg_13(valid_reg_11),
        .valid_reg_14(valid_reg_12),
        .valid_reg_15(valid_reg_13),
        .valid_reg_16(valid_reg_14),
        .valid_reg_17(valid_reg_15),
        .valid_reg_18(valid_reg_16),
        .valid_reg_19(valid_reg_17),
        .valid_reg_2(valid_reg_0),
        .valid_reg_20(valid_reg_18),
        .valid_reg_21(valid_reg_19),
        .valid_reg_22(valid_reg_20),
        .valid_reg_23(valid_reg_21),
        .valid_reg_24(valid_reg_22),
        .valid_reg_25(valid_reg_23),
        .valid_reg_26(valid_reg_24),
        .valid_reg_27(valid_reg_25),
        .valid_reg_28(valid_reg_26),
        .valid_reg_29(valid_reg_27),
        .valid_reg_3(valid_reg_1),
        .valid_reg_30(valid_reg_28),
        .valid_reg_31(valid_reg_29),
        .valid_reg_32(valid_reg_30),
        .valid_reg_33(valid_reg_31),
        .valid_reg_34(valid_reg_32),
        .valid_reg_35(valid_reg_33),
        .valid_reg_4(valid_reg_2),
        .valid_reg_5(valid_reg_3),
        .valid_reg_6(valid_reg_4),
        .valid_reg_7(valid_reg_5),
        .valid_reg_8(valid_reg_6),
        .valid_reg_9(valid_reg_7),
        .wr_t_reg(wreg_mem_data_d17_n_15),
        .wreg_mem_addr(wreg_mem_addr),
        .wreg_mem_addr_valid(wreg_mem_addr_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized29 wreg_mem_ctrl_d14_w8
       (.D({p_0_in[7:4],\addr_reg[3] ,\addr_reg[2] ,\addr_reg[1] ,\addr_reg[0] }),
        .E(outreg0),
        .adv_t_reg(wreg_mem_data_d17_n_14),
        .adv_up(adv_up),
        .clk(clk),
        .isa_adv_reg(isa_adv_reg),
        .reset(reset_1),
        .wreg_mem_ctrl(wreg_mem_ctrl),
        .wreg_mem_ctrl_valid(wreg_mem_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized0 wreg_mem_data_d17
       (.\addr_reg[2] (\addr_reg[2]_0 ),
        .\addr_reg[5] (\addr_reg[5] ),
        .adv_down_reg(adv_down_reg),
        .adv_up_reg(wreg_mem_data_d17_n_14),
        .clk(clk),
        .fifo_clr_len1__19(fifo_clr_len1__19),
        .isa_adv(isa_adv),
        .isa_getdata(isa_getdata),
        .isa_wr(isa_wr),
        .reset(reset),
        .reset_0(reset_0),
        .\sendaddr_reg[7] (\sendaddr_reg[7] ),
        .\sendaddr_reg[7]_0 (\sendaddr_reg[7]_0 ),
        .wr_en0(wr_en0),
        .wr_up_reg(wreg_mem_data_d17_n_15),
        .wreg_mem_rd_data(wreg_mem_rd_data),
        .wreg_mem_rd_en(wreg_mem_rd_en),
        .wreg_mem_rd_len(wreg_mem_rd_len));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized31 wreg_mem_len_d16_w8
       (.D({p_0_in[7:6],D,\addr_reg[7] [1],p_0_in[3:2],\addr_reg[1] ,\addr_reg[0] }),
        .E(wreg_mem_addr_d15_w16_n_717),
        .clk(clk),
        .reset(reset_1),
        .wreg_mem_len(wreg_mem_len),
        .wreg_mem_len_valid(wreg_mem_len_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_out
   (wreg_out_time_rd_data,
    wreg_out_time_rd_len,
    wreg_out_ctrl_valid,
    wreg_out_sel_valid,
    wreg_out_level_valid,
    wreg_out_startmode_valid,
    wreg_out_start_subcycle_valid,
    wreg_out_trig_riseratio_valid,
    wreg_out_trig_dropratio_valid,
    \check_reg[0] ,
    \outreg_reg[7] ,
    Q,
    \rv_len_reg[4] ,
    \rv_len_reg[4]_0 ,
    \rv_len_reg[4]_1 ,
    \rv_len_reg[4]_2 ,
    \rv_len_reg[4]_3 ,
    \rv_len_reg[4]_4 ,
    \rv_len_reg[4]_5 ,
    \rv_len_reg[4]_6 ,
    \rv_len_reg[1] ,
    \rv_len_reg[1]_0 ,
    \rv_len_reg[2] ,
    \rv_len_reg[2]_0 ,
    \check_reg[3] ,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[3]_1 ,
    \check_reg[0]_2 ,
    \check_reg[0]_3 ,
    \check_reg[3]_2 ,
    \check_reg[0]_4 ,
    \check_reg[0]_5 ,
    \check_reg[3]_3 ,
    \check_reg[0]_6 ,
    \check_reg[0]_7 ,
    \check_reg[3]_4 ,
    \check_reg[0]_8 ,
    \check_reg[0]_9 ,
    \check_reg[3]_5 ,
    \check_reg[0]_10 ,
    \check_reg[0]_11 ,
    \check_reg[3]_6 ,
    \check_reg[0]_12 ,
    \check_reg[0]_13 ,
    \check_reg[3]_7 ,
    \check_reg[0]_14 ,
    \check_reg[0]_15 ,
    \check_reg[0]_16 ,
    \check_reg[0]_17 ,
    \check_reg[3]_8 ,
    \check_reg[0]_18 ,
    \check_reg[0]_19 ,
    \check_reg[3]_9 ,
    \check_reg[0]_20 ,
    \check_reg[0]_21 ,
    \check_reg[3]_10 ,
    \check_reg[0]_22 ,
    \check_reg[0]_23 ,
    \check_reg[3]_11 ,
    wreg_out_ctrl,
    wreg_out_sel,
    wreg_out_level,
    wreg_out_startmode,
    wreg_out_start_targettime,
    wreg_out_start_targettime_valid,
    wreg_out_start_subtime,
    wreg_out_start_subtime_valid,
    wreg_out_start_subnum,
    wreg_out_start_subnum_valid,
    wreg_out_start_subcycle,
    wreg_out_start_trigmode1,
    wreg_out_start_trigmode1_valid,
    wreg_out_start_trigmode2,
    wreg_out_start_trigmode2_valid,
    wreg_out_start_trigmode3,
    wreg_out_start_trigmode3_valid,
    wreg_out_start_trigmode4,
    wreg_out_start_trigmode4_valid,
    wreg_out_trig_threshold_p,
    wreg_out_trig_threshold_p_valid,
    wreg_out_trig_threshold_n,
    wreg_out_trig_threshold_n_valid,
    wreg_out_trig_risetime,
    wreg_out_trig_risetime_valid,
    wreg_out_trig_droptime,
    wreg_out_trig_droptime_valid,
    wreg_out_trig_pulsewidth,
    wreg_out_trig_pulsewidth_valid,
    wreg_out_trig_riseratio,
    wreg_out_trig_dropratio,
    wreg_out_trig_rmsvalue,
    wreg_out_trig_rmsvalue_valid,
    clk,
    isa_getdata,
    wreg_out_time_rd_en,
    reset_0,
    wr_en0,
    E,
    reset_1,
    \addr_reg[0] ,
    \addr_reg[2] ,
    \addr_reg[3] ,
    \addr_reg[0]_0 ,
    \addr_reg[5] ,
    \addr_reg[2]_0 ,
    \addr_reg[3]_0 ,
    isa_cs_reg,
    \addr_reg[4] ,
    wr_up_reg,
    \addr_reg[1] ,
    D,
    \addr_reg[1]_0 ,
    \addr_reg[1]_1 ,
    \addr_reg[3]_1 ,
    reset,
    \rv_len_reg[0] ,
    \addr_reg[0]_1 ,
    \rv_len_reg[0]_0 ,
    \addr_reg[4]_0 ,
    \rv_len_reg[0]_1 ,
    \rv_len_reg[2]_1 ,
    \rv_len_reg[0]_2 ,
    check,
    \addr_reg[2]_1 ,
    \addr_reg[1]_2 ,
    \addr_reg[3]_2 ,
    \rv_len_reg[0]_3 ,
    \rv_len_reg[0]_4 ,
    \rv_len_reg[2]_2 ,
    \rv_len_reg[0]_5 ,
    \rv_len_reg[2]_3 ,
    \rv_len_reg[0]_6 ,
    \addr_reg[1]_3 ,
    \addr_reg[0]_2 ,
    wr_up_reg_0,
    \rv_len_reg[0]_7 ,
    \addr_reg[5]_0 ,
    \rv_len_reg[0]_8 ,
    \addr_reg[5]_1 ,
    \addr_reg[0]_3 ,
    \rv_len_reg[0]_9 ,
    \addr_reg[0]_4 ,
    \addr_reg[5]_2 ,
    \rv_len_reg[0]_10 ,
    \addr_reg[5]_3 ,
    \rv_len_reg[2]_4 ,
    \rv_len_reg[0]_11 ,
    \addr_reg[0]_5 ,
    \rv_len_reg[2]_5 ,
    \getdata_reg[0]_rep ,
    \getdata_reg[1]_rep ,
    \getdata_reg[2]_rep ,
    \getdata_reg[3]_rep ,
    p_0_in,
    \getdata_reg[3]_rep__0 ,
    \getdata_reg[3]_rep__0_0 ,
    \getdata_reg[3]_rep__0_1 ,
    \getdata_reg[3]_rep_0 ,
    \getdata_reg[3]_rep_1 ,
    \getdata_reg[3]_rep_2 ,
    \getdata_reg[3]_rep_3 ,
    \getdata_reg[3]_rep_4 ,
    \getdata_reg[3]_rep_5 ,
    \getdata_reg[3]_rep_6 ,
    \getdata_reg[3]_rep_7 ,
    \getdata_reg[3]_rep_8 ,
    \getdata_reg[3]_rep_9 ,
    \getdata_reg[3]_rep__0_2 ,
    \getdata_reg[7]_rep ,
    \getdata_reg[0]_rep_0 ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[0]_rep_1 ,
    \getdata_reg[7]_rep_1 ,
    \getdata_reg[5]_rep ,
    \getdata_reg[7]_rep_2 ,
    \getdata_reg[1]_rep__0 ,
    \getdata_reg[7]_rep_3 ,
    \getdata_reg[5]_rep_0 ,
    \getdata_reg[7]_rep_4 ,
    \getdata_reg[1]_rep__0_0 ,
    \getdata_reg[7]_rep_5 ,
    \getdata_reg[2]_rep_0 ,
    \getdata_reg[7]_rep_6 ,
    \getdata_reg[5]_rep_1 ,
    \getdata_reg[7]_rep_7 ,
    \getdata_reg[2]_rep_1 ,
    \getdata_reg[7]_rep_8 ,
    \getdata_reg[5]_rep_2 ,
    \getdata_reg[7]_rep_9 ,
    \getdata_reg[3]_rep_10 ,
    \getdata_reg[7]_rep_10 ,
    \getdata_reg[3]_rep_11 ,
    \getdata_reg[7]_rep_11 ,
    \getdata_reg[3]_rep__0_3 ,
    \getdata_reg[0]_rep_2 ,
    \getdata_reg[0]_rep_3 ,
    \getdata_reg[5]_rep_3 ,
    \getdata_reg[1]_rep_0 ,
    \getdata_reg[5]_rep_4 ,
    \getdata_reg[1]_rep_1 ,
    \getdata_reg[2]_rep_2 ,
    \getdata_reg[5]_rep_5 ,
    \getdata_reg[2]_rep_3 ,
    \getdata_reg[5]_rep_6 ,
    \getdata_reg[3]_rep_12 ,
    \getdata_reg[3]_rep_13 );
  output [7:0]wreg_out_time_rd_data;
  output [4:0]wreg_out_time_rd_len;
  output wreg_out_ctrl_valid;
  output wreg_out_sel_valid;
  output wreg_out_level_valid;
  output wreg_out_startmode_valid;
  output wreg_out_start_subcycle_valid;
  output wreg_out_trig_riseratio_valid;
  output wreg_out_trig_dropratio_valid;
  output \check_reg[0] ;
  output \outreg_reg[7] ;
  output [0:0]Q;
  output [1:0]\rv_len_reg[4] ;
  output [1:0]\rv_len_reg[4]_0 ;
  output [0:0]\rv_len_reg[4]_1 ;
  output [1:0]\rv_len_reg[4]_2 ;
  output [1:0]\rv_len_reg[4]_3 ;
  output [0:0]\rv_len_reg[4]_4 ;
  output [0:0]\rv_len_reg[4]_5 ;
  output [0:0]\rv_len_reg[4]_6 ;
  output [0:0]\rv_len_reg[1] ;
  output [0:0]\rv_len_reg[1]_0 ;
  output [1:0]\rv_len_reg[2] ;
  output [1:0]\rv_len_reg[2]_0 ;
  output [0:0]\check_reg[3] ;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [0:0]\check_reg[3]_1 ;
  output \check_reg[0]_2 ;
  output \check_reg[0]_3 ;
  output [0:0]\check_reg[3]_2 ;
  output \check_reg[0]_4 ;
  output \check_reg[0]_5 ;
  output [0:0]\check_reg[3]_3 ;
  output \check_reg[0]_6 ;
  output \check_reg[0]_7 ;
  output [0:0]\check_reg[3]_4 ;
  output \check_reg[0]_8 ;
  output \check_reg[0]_9 ;
  output [0:0]\check_reg[3]_5 ;
  output \check_reg[0]_10 ;
  output \check_reg[0]_11 ;
  output [0:0]\check_reg[3]_6 ;
  output \check_reg[0]_12 ;
  output \check_reg[0]_13 ;
  output [0:0]\check_reg[3]_7 ;
  output \check_reg[0]_14 ;
  output \check_reg[0]_15 ;
  output \check_reg[0]_16 ;
  output \check_reg[0]_17 ;
  output [0:0]\check_reg[3]_8 ;
  output \check_reg[0]_18 ;
  output \check_reg[0]_19 ;
  output [0:0]\check_reg[3]_9 ;
  output \check_reg[0]_20 ;
  output \check_reg[0]_21 ;
  output [0:0]\check_reg[3]_10 ;
  output \check_reg[0]_22 ;
  output \check_reg[0]_23 ;
  output [0:0]\check_reg[3]_11 ;
  output [7:0]wreg_out_ctrl;
  output [7:0]wreg_out_sel;
  output [7:0]wreg_out_level;
  output [7:0]wreg_out_startmode;
  output [63:0]wreg_out_start_targettime;
  output wreg_out_start_targettime_valid;
  output [31:0]wreg_out_start_subtime;
  output wreg_out_start_subtime_valid;
  output [31:0]wreg_out_start_subnum;
  output wreg_out_start_subnum_valid;
  output [7:0]wreg_out_start_subcycle;
  output [31:0]wreg_out_start_trigmode1;
  output wreg_out_start_trigmode1_valid;
  output [31:0]wreg_out_start_trigmode2;
  output wreg_out_start_trigmode2_valid;
  output [31:0]wreg_out_start_trigmode3;
  output wreg_out_start_trigmode3_valid;
  output [31:0]wreg_out_start_trigmode4;
  output wreg_out_start_trigmode4_valid;
  output [15:0]wreg_out_trig_threshold_p;
  output wreg_out_trig_threshold_p_valid;
  output [15:0]wreg_out_trig_threshold_n;
  output wreg_out_trig_threshold_n_valid;
  output [15:0]wreg_out_trig_risetime;
  output wreg_out_trig_risetime_valid;
  output [15:0]wreg_out_trig_droptime;
  output wreg_out_trig_droptime_valid;
  output [15:0]wreg_out_trig_pulsewidth;
  output wreg_out_trig_pulsewidth_valid;
  output [7:0]wreg_out_trig_riseratio;
  output [7:0]wreg_out_trig_dropratio;
  output [15:0]wreg_out_trig_rmsvalue;
  output wreg_out_trig_rmsvalue_valid;
  input clk;
  input [7:0]isa_getdata;
  input wreg_out_time_rd_en;
  input reset_0;
  input wr_en0;
  input [0:0]E;
  input reset_1;
  input [0:0]\addr_reg[0] ;
  input [0:0]\addr_reg[2] ;
  input [0:0]\addr_reg[3] ;
  input [0:0]\addr_reg[0]_0 ;
  input [0:0]\addr_reg[5] ;
  input [0:0]\addr_reg[2]_0 ;
  input \addr_reg[3]_0 ;
  input isa_cs_reg;
  input \addr_reg[4] ;
  input wr_up_reg;
  input \addr_reg[1] ;
  input [6:0]D;
  input \addr_reg[1]_0 ;
  input \addr_reg[1]_1 ;
  input \addr_reg[3]_1 ;
  input reset;
  input [0:0]\rv_len_reg[0] ;
  input \addr_reg[0]_1 ;
  input [0:0]\rv_len_reg[0]_0 ;
  input \addr_reg[4]_0 ;
  input [0:0]\rv_len_reg[0]_1 ;
  input \rv_len_reg[2]_1 ;
  input [0:0]\rv_len_reg[0]_2 ;
  input check;
  input \addr_reg[2]_1 ;
  input \addr_reg[1]_2 ;
  input \addr_reg[3]_2 ;
  input [0:0]\rv_len_reg[0]_3 ;
  input [0:0]\rv_len_reg[0]_4 ;
  input \rv_len_reg[2]_2 ;
  input [0:0]\rv_len_reg[0]_5 ;
  input \rv_len_reg[2]_3 ;
  input [0:0]\rv_len_reg[0]_6 ;
  input \addr_reg[1]_3 ;
  input \addr_reg[0]_2 ;
  input wr_up_reg_0;
  input [0:0]\rv_len_reg[0]_7 ;
  input \addr_reg[5]_0 ;
  input [0:0]\rv_len_reg[0]_8 ;
  input \addr_reg[5]_1 ;
  input \addr_reg[0]_3 ;
  input [0:0]\rv_len_reg[0]_9 ;
  input \addr_reg[0]_4 ;
  input \addr_reg[5]_2 ;
  input [0:0]\rv_len_reg[0]_10 ;
  input \addr_reg[5]_3 ;
  input \rv_len_reg[2]_4 ;
  input [0:0]\rv_len_reg[0]_11 ;
  input \addr_reg[0]_5 ;
  input \rv_len_reg[2]_5 ;
  input \getdata_reg[0]_rep ;
  input \getdata_reg[1]_rep ;
  input \getdata_reg[2]_rep ;
  input \getdata_reg[3]_rep ;
  input [4:0]p_0_in;
  input \getdata_reg[3]_rep__0 ;
  input \getdata_reg[3]_rep__0_0 ;
  input \getdata_reg[3]_rep__0_1 ;
  input \getdata_reg[3]_rep_0 ;
  input \getdata_reg[3]_rep_1 ;
  input \getdata_reg[3]_rep_2 ;
  input \getdata_reg[3]_rep_3 ;
  input \getdata_reg[3]_rep_4 ;
  input \getdata_reg[3]_rep_5 ;
  input \getdata_reg[3]_rep_6 ;
  input \getdata_reg[3]_rep_7 ;
  input \getdata_reg[3]_rep_8 ;
  input \getdata_reg[3]_rep_9 ;
  input [0:0]\getdata_reg[3]_rep__0_2 ;
  input [7:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[0]_rep_0 ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[0]_rep_1 ;
  input [5:0]\getdata_reg[7]_rep_1 ;
  input [0:0]\getdata_reg[5]_rep ;
  input [7:0]\getdata_reg[7]_rep_2 ;
  input [0:0]\getdata_reg[1]_rep__0 ;
  input [7:0]\getdata_reg[7]_rep_3 ;
  input [0:0]\getdata_reg[5]_rep_0 ;
  input [7:0]\getdata_reg[7]_rep_4 ;
  input [0:0]\getdata_reg[1]_rep__0_0 ;
  input [7:0]\getdata_reg[7]_rep_5 ;
  input [0:0]\getdata_reg[2]_rep_0 ;
  input [7:0]\getdata_reg[7]_rep_6 ;
  input [0:0]\getdata_reg[5]_rep_1 ;
  input [7:0]\getdata_reg[7]_rep_7 ;
  input [0:0]\getdata_reg[2]_rep_1 ;
  input [7:0]\getdata_reg[7]_rep_8 ;
  input [0:0]\getdata_reg[5]_rep_2 ;
  input [7:0]\getdata_reg[7]_rep_9 ;
  input [0:0]\getdata_reg[3]_rep_10 ;
  input [7:0]\getdata_reg[7]_rep_10 ;
  input [0:0]\getdata_reg[3]_rep_11 ;
  input [7:0]\getdata_reg[7]_rep_11 ;
  input [0:0]\getdata_reg[3]_rep__0_3 ;
  input [0:0]\getdata_reg[0]_rep_2 ;
  input [0:0]\getdata_reg[0]_rep_3 ;
  input [0:0]\getdata_reg[5]_rep_3 ;
  input [0:0]\getdata_reg[1]_rep_0 ;
  input [0:0]\getdata_reg[5]_rep_4 ;
  input [0:0]\getdata_reg[1]_rep_1 ;
  input [0:0]\getdata_reg[2]_rep_2 ;
  input [0:0]\getdata_reg[5]_rep_5 ;
  input [0:0]\getdata_reg[2]_rep_3 ;
  input [0:0]\getdata_reg[5]_rep_6 ;
  input [0:0]\getdata_reg[3]_rep_12 ;
  input [0:0]\getdata_reg[3]_rep_13 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\addr_reg[0] ;
  wire [0:0]\addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire \addr_reg[0]_2 ;
  wire \addr_reg[0]_3 ;
  wire \addr_reg[0]_4 ;
  wire \addr_reg[0]_5 ;
  wire \addr_reg[1] ;
  wire \addr_reg[1]_0 ;
  wire \addr_reg[1]_1 ;
  wire \addr_reg[1]_2 ;
  wire \addr_reg[1]_3 ;
  wire [0:0]\addr_reg[2] ;
  wire [0:0]\addr_reg[2]_0 ;
  wire \addr_reg[2]_1 ;
  wire [0:0]\addr_reg[3] ;
  wire \addr_reg[3]_0 ;
  wire \addr_reg[3]_1 ;
  wire \addr_reg[3]_2 ;
  wire \addr_reg[4] ;
  wire \addr_reg[4]_0 ;
  wire [0:0]\addr_reg[5] ;
  wire \addr_reg[5]_0 ;
  wire \addr_reg[5]_1 ;
  wire \addr_reg[5]_2 ;
  wire \addr_reg[5]_3 ;
  wire check;
  wire \check_reg[0] ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire \check_reg[0]_10 ;
  wire \check_reg[0]_11 ;
  wire \check_reg[0]_12 ;
  wire \check_reg[0]_13 ;
  wire \check_reg[0]_14 ;
  wire \check_reg[0]_15 ;
  wire \check_reg[0]_16 ;
  wire \check_reg[0]_17 ;
  wire \check_reg[0]_18 ;
  wire \check_reg[0]_19 ;
  wire \check_reg[0]_2 ;
  wire \check_reg[0]_20 ;
  wire \check_reg[0]_21 ;
  wire \check_reg[0]_22 ;
  wire \check_reg[0]_23 ;
  wire \check_reg[0]_3 ;
  wire \check_reg[0]_4 ;
  wire \check_reg[0]_5 ;
  wire \check_reg[0]_6 ;
  wire \check_reg[0]_7 ;
  wire \check_reg[0]_8 ;
  wire \check_reg[0]_9 ;
  wire [0:0]\check_reg[3] ;
  wire [0:0]\check_reg[3]_0 ;
  wire [0:0]\check_reg[3]_1 ;
  wire [0:0]\check_reg[3]_10 ;
  wire [0:0]\check_reg[3]_11 ;
  wire [0:0]\check_reg[3]_2 ;
  wire [0:0]\check_reg[3]_3 ;
  wire [0:0]\check_reg[3]_4 ;
  wire [0:0]\check_reg[3]_5 ;
  wire [0:0]\check_reg[3]_6 ;
  wire [0:0]\check_reg[3]_7 ;
  wire [0:0]\check_reg[3]_8 ;
  wire [0:0]\check_reg[3]_9 ;
  wire clk;
  wire \getdata_reg[0]_rep ;
  wire [0:0]\getdata_reg[0]_rep_0 ;
  wire [0:0]\getdata_reg[0]_rep_1 ;
  wire [0:0]\getdata_reg[0]_rep_2 ;
  wire [0:0]\getdata_reg[0]_rep_3 ;
  wire \getdata_reg[1]_rep ;
  wire [0:0]\getdata_reg[1]_rep_0 ;
  wire [0:0]\getdata_reg[1]_rep_1 ;
  wire [0:0]\getdata_reg[1]_rep__0 ;
  wire [0:0]\getdata_reg[1]_rep__0_0 ;
  wire \getdata_reg[2]_rep ;
  wire [0:0]\getdata_reg[2]_rep_0 ;
  wire [0:0]\getdata_reg[2]_rep_1 ;
  wire [0:0]\getdata_reg[2]_rep_2 ;
  wire [0:0]\getdata_reg[2]_rep_3 ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire \getdata_reg[3]_rep_1 ;
  wire [0:0]\getdata_reg[3]_rep_10 ;
  wire [0:0]\getdata_reg[3]_rep_11 ;
  wire [0:0]\getdata_reg[3]_rep_12 ;
  wire [0:0]\getdata_reg[3]_rep_13 ;
  wire \getdata_reg[3]_rep_2 ;
  wire \getdata_reg[3]_rep_3 ;
  wire \getdata_reg[3]_rep_4 ;
  wire \getdata_reg[3]_rep_5 ;
  wire \getdata_reg[3]_rep_6 ;
  wire \getdata_reg[3]_rep_7 ;
  wire \getdata_reg[3]_rep_8 ;
  wire \getdata_reg[3]_rep_9 ;
  wire \getdata_reg[3]_rep__0 ;
  wire \getdata_reg[3]_rep__0_0 ;
  wire \getdata_reg[3]_rep__0_1 ;
  wire [0:0]\getdata_reg[3]_rep__0_2 ;
  wire [0:0]\getdata_reg[3]_rep__0_3 ;
  wire [0:0]\getdata_reg[5]_rep ;
  wire [0:0]\getdata_reg[5]_rep_0 ;
  wire [0:0]\getdata_reg[5]_rep_1 ;
  wire [0:0]\getdata_reg[5]_rep_2 ;
  wire [0:0]\getdata_reg[5]_rep_3 ;
  wire [0:0]\getdata_reg[5]_rep_4 ;
  wire [0:0]\getdata_reg[5]_rep_5 ;
  wire [0:0]\getdata_reg[5]_rep_6 ;
  wire [7:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire [5:0]\getdata_reg[7]_rep_1 ;
  wire [7:0]\getdata_reg[7]_rep_10 ;
  wire [7:0]\getdata_reg[7]_rep_11 ;
  wire [7:0]\getdata_reg[7]_rep_2 ;
  wire [7:0]\getdata_reg[7]_rep_3 ;
  wire [7:0]\getdata_reg[7]_rep_4 ;
  wire [7:0]\getdata_reg[7]_rep_5 ;
  wire [7:0]\getdata_reg[7]_rep_6 ;
  wire [7:0]\getdata_reg[7]_rep_7 ;
  wire [7:0]\getdata_reg[7]_rep_8 ;
  wire [7:0]\getdata_reg[7]_rep_9 ;
  wire isa_cs_reg;
  wire [7:0]isa_getdata;
  wire \outreg_reg[7] ;
  wire [4:0]p_0_in;
  wire reset;
  wire reset_0;
  wire reset_1;
  wire [0:0]\rv_len_reg[0] ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [0:0]\rv_len_reg[0]_1 ;
  wire [0:0]\rv_len_reg[0]_10 ;
  wire [0:0]\rv_len_reg[0]_11 ;
  wire [0:0]\rv_len_reg[0]_2 ;
  wire [0:0]\rv_len_reg[0]_3 ;
  wire [0:0]\rv_len_reg[0]_4 ;
  wire [0:0]\rv_len_reg[0]_5 ;
  wire [0:0]\rv_len_reg[0]_6 ;
  wire [0:0]\rv_len_reg[0]_7 ;
  wire [0:0]\rv_len_reg[0]_8 ;
  wire [0:0]\rv_len_reg[0]_9 ;
  wire [0:0]\rv_len_reg[1] ;
  wire [0:0]\rv_len_reg[1]_0 ;
  wire [1:0]\rv_len_reg[2] ;
  wire [1:0]\rv_len_reg[2]_0 ;
  wire \rv_len_reg[2]_1 ;
  wire \rv_len_reg[2]_2 ;
  wire \rv_len_reg[2]_3 ;
  wire \rv_len_reg[2]_4 ;
  wire \rv_len_reg[2]_5 ;
  wire [1:0]\rv_len_reg[4] ;
  wire [1:0]\rv_len_reg[4]_0 ;
  wire [0:0]\rv_len_reg[4]_1 ;
  wire [1:0]\rv_len_reg[4]_2 ;
  wire [1:0]\rv_len_reg[4]_3 ;
  wire [0:0]\rv_len_reg[4]_4 ;
  wire [0:0]\rv_len_reg[4]_5 ;
  wire [0:0]\rv_len_reg[4]_6 ;
  wire wr_en0;
  wire wr_up_reg;
  wire wr_up_reg_0;
  wire [7:0]wreg_out_ctrl;
  wire wreg_out_ctrl_valid;
  wire [7:0]wreg_out_level;
  wire wreg_out_level_valid;
  wire [7:0]wreg_out_sel;
  wire wreg_out_sel_valid;
  wire [7:0]wreg_out_start_subcycle;
  wire wreg_out_start_subcycle_valid;
  wire [31:0]wreg_out_start_subnum;
  wire wreg_out_start_subnum_valid;
  wire [31:0]wreg_out_start_subtime;
  wire wreg_out_start_subtime_valid;
  wire [63:0]wreg_out_start_targettime;
  wire wreg_out_start_targettime_valid;
  wire [31:0]wreg_out_start_trigmode1;
  wire wreg_out_start_trigmode1_valid;
  wire [31:0]wreg_out_start_trigmode2;
  wire wreg_out_start_trigmode2_valid;
  wire [31:0]wreg_out_start_trigmode3;
  wire wreg_out_start_trigmode3_valid;
  wire [31:0]wreg_out_start_trigmode4;
  wire wreg_out_start_trigmode4_valid;
  wire [7:0]wreg_out_startmode;
  wire wreg_out_startmode_valid;
  wire [7:0]wreg_out_time_rd_data;
  wire wreg_out_time_rd_en;
  wire [4:0]wreg_out_time_rd_len;
  wire [7:0]wreg_out_trig_dropratio;
  wire wreg_out_trig_dropratio_valid;
  wire [15:0]wreg_out_trig_droptime;
  wire wreg_out_trig_droptime_valid;
  wire [15:0]wreg_out_trig_pulsewidth;
  wire wreg_out_trig_pulsewidth_valid;
  wire [7:0]wreg_out_trig_riseratio;
  wire wreg_out_trig_riseratio_valid;
  wire [15:0]wreg_out_trig_risetime;
  wire wreg_out_trig_risetime_d38_w16_n_0;
  wire wreg_out_trig_risetime_valid;
  wire [15:0]wreg_out_trig_rmsvalue;
  wire wreg_out_trig_rmsvalue_valid;
  wire [15:0]wreg_out_trig_threshold_n;
  wire wreg_out_trig_threshold_n_valid;
  wire [15:0]wreg_out_trig_threshold_p;
  wire wreg_out_trig_threshold_p_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized9 wreg_out_ctrl_d23_w8
       (.D({p_0_in[4:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .E(E),
        .clk(clk),
        .\getdata_reg[3]_rep__0 (D[2]),
        .reset(reset_1),
        .wreg_out_ctrl(wreg_out_ctrl),
        .wreg_out_ctrl_valid(wreg_out_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized11 wreg_out_level_d26_w8
       (.D({p_0_in[4:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\addr_reg[2] (\addr_reg[2] ),
        .clk(clk),
        .\getdata_reg[3]_rep__0 (D[2]),
        .reset(reset_1),
        .wreg_out_level(wreg_out_level),
        .wreg_out_level_valid(wreg_out_level_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized10 wreg_out_sel_d24_w8
       (.D({p_0_in[4:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\addr_reg[0] (\addr_reg[0] ),
        .clk(clk),
        .\getdata_reg[3]_rep__0 (D[2]),
        .reset(reset_1),
        .wreg_out_sel(wreg_out_sel),
        .wreg_out_sel_valid(wreg_out_sel_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized16 wreg_out_start_subcycle_d31_w8
       (.D({p_0_in[4:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\addr_reg[0] (\addr_reg[0]_0 ),
        .clk(clk),
        .p_0_in(p_0_in[0]),
        .reset(reset_1),
        .wreg_out_start_subcycle(wreg_out_start_subcycle),
        .wreg_out_start_subcycle_valid(wreg_out_start_subcycle_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized15 wreg_out_start_subnum_d30_w32
       (.D(D[6:2]),
        .E(\check_reg[0] ),
        .Q(\rv_len_reg[4]_1 ),
        .\addr_reg[1] (\addr_reg[1]_2 ),
        .\addr_reg[2] (\addr_reg[2]_1 ),
        .\addr_reg[3] (\addr_reg[3]_2 ),
        .\check_reg[3]_0 (\check_reg[3] ),
        .clk(clk),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep_1 ),
        .\getdata_reg[0]_rep_0 (\getdata_reg[0]_rep_3 ),
        .\getdata_reg[2]_rep ({\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_1 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_1 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_3 ),
        .wreg_out_start_subnum(wreg_out_start_subnum),
        .wreg_out_start_subnum_valid(wreg_out_start_subnum_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized14 wreg_out_start_subtime_d29_w32
       (.D(D[6:2]),
        .Q(\rv_len_reg[4] ),
        .\check_reg[0]_0 (\check_reg[0]_6 ),
        .\check_reg[0]_1 (\check_reg[0]_7 ),
        .\check_reg[3]_0 (\check_reg[3]_3 ),
        .clk(clk),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep_0 ),
        .\getdata_reg[0]_rep_0 (\getdata_reg[0]_rep_2 ),
        .\getdata_reg[2]_rep ({\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_0 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_0 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_1 ),
        .\rv_len_reg[2]_0 (\rv_len_reg[2]_1 ),
        .wr_up_reg(wr_up_reg),
        .wreg_out_start_subtime(wreg_out_start_subtime),
        .wreg_out_start_subtime_valid(wreg_out_start_subtime_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized13 wreg_out_start_targettime_d28_w64
       (.D({p_0_in[1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .Q(\rv_len_reg[4]_0 ),
        .\addr_reg[1] (\addr_reg[1] ),
        .check(check),
        .\check_reg[0]_0 (\check_reg[0]_4 ),
        .\check_reg[0]_1 (\check_reg[0]_5 ),
        .\check_reg[3]_0 (\check_reg[3]_2 ),
        .clk(clk),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0 ),
        .\getdata_reg[3]_rep__0_0 (\getdata_reg[3]_rep__0_2 ),
        .\getdata_reg[3]_rep__0_1 (\getdata_reg[3]_rep__0_3 ),
        .\getdata_reg[7]_rep ({D[6:4],D[2]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_2 ),
        .wreg_out_start_targettime(wreg_out_start_targettime),
        .wreg_out_start_targettime_valid(wreg_out_start_targettime_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized17 wreg_out_start_trigmode1_d32_w32
       (.D({p_0_in[1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .Q(\rv_len_reg[4]_2 ),
        .\addr_reg[1] (\addr_reg[1]_0 ),
        .\check_reg[0]_0 (\check_reg[0]_8 ),
        .\check_reg[0]_1 (\check_reg[0]_9 ),
        .\check_reg[3]_0 (\check_reg[3]_4 ),
        .clk(clk),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_0 ),
        .\getdata_reg[5]_rep (\getdata_reg[5]_rep ),
        .\getdata_reg[5]_rep_0 (\getdata_reg[5]_rep_3 ),
        .\getdata_reg[7]_rep (D[6:4]),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_2 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_4 ),
        .\rv_len_reg[2]_0 (\rv_len_reg[2]_2 ),
        .wreg_out_start_trigmode1(wreg_out_start_trigmode1),
        .wreg_out_start_trigmode1_valid(wreg_out_start_trigmode1_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized18 wreg_out_start_trigmode2_d33_w32
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .Q(\rv_len_reg[4]_3 ),
        .\addr_reg[1] (\addr_reg[1]_1 ),
        .\check_reg[0]_0 (\check_reg[0]_10 ),
        .\check_reg[0]_1 (\check_reg[0]_11 ),
        .\check_reg[3]_0 (\check_reg[3]_5 ),
        .clk(clk),
        .\getdata_reg[1]_rep (\getdata_reg[1]_rep_0 ),
        .\getdata_reg[1]_rep__0 (\getdata_reg[1]_rep__0 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_1 ),
        .\getdata_reg[7]_rep (D[6:3]),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_3 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_5 ),
        .\rv_len_reg[2]_0 (\rv_len_reg[2]_3 ),
        .wreg_out_start_trigmode2(wreg_out_start_trigmode2),
        .wreg_out_start_trigmode2_valid(wreg_out_start_trigmode2_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized19 wreg_out_start_trigmode3_d34_w32
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .Q(\rv_len_reg[2]_0 ),
        .\addr_reg[0] (\addr_reg[0]_5 ),
        .\check_reg[0]_0 (\check_reg[0]_12 ),
        .\check_reg[0]_1 (\check_reg[0]_13 ),
        .\check_reg[3]_0 (\check_reg[3]_6 ),
        .clk(clk),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_2 ),
        .\getdata_reg[5]_rep (\getdata_reg[5]_rep_0 ),
        .\getdata_reg[5]_rep_0 (\getdata_reg[5]_rep_4 ),
        .\getdata_reg[7]_rep (D[6:3]),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_4 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_11 ),
        .\rv_len_reg[2]_0 (\rv_len_reg[2]_5 ),
        .wreg_out_start_trigmode3(wreg_out_start_trigmode3),
        .wreg_out_start_trigmode3_valid(wreg_out_start_trigmode3_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized20 wreg_out_start_trigmode4_d35_w32
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .Q(\rv_len_reg[2] ),
        .\addr_reg[5] (\addr_reg[5]_3 ),
        .\check_reg[0]_0 (\check_reg[0]_14 ),
        .\check_reg[0]_1 (\check_reg[0]_15 ),
        .\check_reg[3]_0 (\check_reg[3]_7 ),
        .clk(clk),
        .\getdata_reg[1]_rep (\getdata_reg[1]_rep_1 ),
        .\getdata_reg[1]_rep__0 (\getdata_reg[1]_rep__0_0 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_3 ),
        .\getdata_reg[7]_rep (D[6:3]),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_5 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_10 ),
        .\rv_len_reg[2]_0 (\rv_len_reg[2]_4 ),
        .wreg_out_start_trigmode4(wreg_out_start_trigmode4),
        .wreg_out_start_trigmode4_valid(wreg_out_start_trigmode4_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized12 wreg_out_startmode_d27_w8
       (.D({p_0_in[4:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\addr_reg[3] (\addr_reg[3] ),
        .clk(clk),
        .\getdata_reg[3]_rep__0 (D[2]),
        .reset(reset_1),
        .wreg_out_startmode(wreg_out_startmode),
        .wreg_out_startmode_valid(wreg_out_startmode_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo wreg_out_time_d25
       (.\addr_reg[3] (\addr_reg[3]_0 ),
        .clk(clk),
        .isa_cs_reg(isa_cs_reg),
        .isa_getdata(isa_getdata),
        .reset(reset),
        .reset_0(reset_0),
        .wr_en0(wr_en0),
        .wreg_out_time_rd_data(wreg_out_time_rd_data),
        .wreg_out_time_rd_en(wreg_out_time_rd_en),
        .wreg_out_time_rd_len(wreg_out_time_rd_len));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized27 wreg_out_trig_dropratio_d42_w8
       (.D({p_0_in[4:3],p_0_in[1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\addr_reg[2] (\addr_reg[2]_0 ),
        .clk(clk),
        .\getdata_reg[5]_rep (D[4]),
        .p_0_in(p_0_in[0]),
        .reset(reset_1),
        .wreg_out_trig_dropratio(wreg_out_trig_dropratio),
        .wreg_out_trig_dropratio_valid(wreg_out_trig_dropratio_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized24 wreg_out_trig_droptime_d39_w16
       (.D({D[6:3],D[1:0]}),
        .Q(\rv_len_reg[4]_6 ),
        .\addr_reg[3] (\addr_reg[3]_1 ),
        .\addr_reg[5] (\addr_reg[5]_0 ),
        .\check_reg[0]_0 (\check_reg[0]_20 ),
        .\check_reg[0]_1 (\check_reg[0]_21 ),
        .\check_reg[3]_0 (\check_reg[3]_10 ),
        .clk(clk),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_7 ),
        .\getdata_reg[5]_rep (\getdata_reg[5]_rep_2 ),
        .\getdata_reg[5]_rep_0 (\getdata_reg[5]_rep_6 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_9 ),
        .\outreg_reg[7]_0 (\outreg_reg[7] ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_7 ),
        .wreg_out_trig_droptime(wreg_out_trig_droptime),
        .wreg_out_trig_droptime_valid(wreg_out_trig_droptime_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized25 wreg_out_trig_pulsewidth_d40_w16
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .Q(\rv_len_reg[4]_5 ),
        .\addr_reg[0] (\addr_reg[0]_1 ),
        .\check_reg[0]_0 (\check_reg[0]_2 ),
        .\check_reg[0]_1 (\check_reg[0]_3 ),
        .\check_reg[3]_0 (\check_reg[3]_1 ),
        .clk(clk),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_8 ),
        .\getdata_reg[3]_rep_1 (\getdata_reg[3]_rep_10 ),
        .\getdata_reg[3]_rep_2 (\getdata_reg[3]_rep_12 ),
        .\getdata_reg[7]_rep (D[6:3]),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_10 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0] ),
        .wr_up_reg(wr_up_reg_0),
        .wreg_out_trig_pulsewidth(wreg_out_trig_pulsewidth),
        .wreg_out_trig_pulsewidth_valid(wreg_out_trig_pulsewidth_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized26 wreg_out_trig_riseratio_d41_w8
       (.D({p_0_in[4:3],p_0_in[1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\addr_reg[5] (\addr_reg[5] ),
        .clk(clk),
        .\getdata_reg[5]_rep (D[4]),
        .p_0_in(p_0_in[0]),
        .reset(reset_1),
        .wreg_out_trig_riseratio(wreg_out_trig_riseratio),
        .wreg_out_trig_riseratio_valid(wreg_out_trig_riseratio_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized23 wreg_out_trig_risetime_d38_w16
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .Q(Q),
        .\addr_reg[4] (\addr_reg[4] ),
        .\addr_reg[4]_0 (\addr_reg[4]_0 ),
        .\check_reg[0]_0 (\check_reg[0]_18 ),
        .\check_reg[0]_1 (\check_reg[0]_19 ),
        .\check_reg[3]_0 (\check_reg[3]_9 ),
        .clk(clk),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep_1 ),
        .\getdata_reg[2]_rep_0 (\getdata_reg[2]_rep_3 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_6 ),
        .\getdata_reg[7]_rep ({D[6:5],D[3]}),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_8 ),
        .p_0_in(p_0_in[2]),
        .reset(reset),
        .\rv_len_reg[0]_0 (wreg_out_trig_risetime_d38_w16_n_0),
        .\rv_len_reg[0]_1 (\rv_len_reg[0]_0 ),
        .wreg_out_trig_risetime(wreg_out_trig_risetime),
        .wreg_out_trig_risetime_valid(wreg_out_trig_risetime_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized28 wreg_out_trig_rmsvalue_d43_w16
       (.D({p_0_in[4:3],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .Q(\rv_len_reg[4]_4 ),
        .\addr_reg[0] (\addr_reg[0]_2 ),
        .\addr_reg[1] (\addr_reg[1]_3 ),
        .\check_reg[0]_0 (\check_reg[0]_22 ),
        .\check_reg[0]_1 (\check_reg[0]_23 ),
        .\check_reg[3]_0 (\check_reg[3]_11 ),
        .clk(clk),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_9 ),
        .\getdata_reg[3]_rep_1 (\getdata_reg[3]_rep_11 ),
        .\getdata_reg[3]_rep_2 (\getdata_reg[3]_rep_13 ),
        .\getdata_reg[5]_rep (D[4:3]),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_11 ),
        .reset(\outreg_reg[7] ),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_6 ),
        .wreg_out_trig_rmsvalue(wreg_out_trig_rmsvalue),
        .wreg_out_trig_rmsvalue_valid(wreg_out_trig_rmsvalue_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized22 wreg_out_trig_threshold_n_d37_w16
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .Q(\rv_len_reg[1] ),
        .\addr_reg[0] (\addr_reg[0]_3 ),
        .\addr_reg[5] (\addr_reg[5]_1 ),
        .\check_reg[0]_0 (\check_reg[0]_0 ),
        .\check_reg[0]_1 (\check_reg[0]_1 ),
        .\check_reg[3]_0 (\check_reg[3]_0 ),
        .clk(clk),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_5 ),
        .\getdata_reg[5]_rep (\getdata_reg[5]_rep_1 ),
        .\getdata_reg[5]_rep_0 (\getdata_reg[5]_rep_5 ),
        .\getdata_reg[7]_rep (D[6:3]),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_7 ),
        .reset(wreg_out_trig_risetime_d38_w16_n_0),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_8 ),
        .wreg_out_trig_threshold_n(wreg_out_trig_threshold_n),
        .wreg_out_trig_threshold_n_valid(wreg_out_trig_threshold_n_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized21 wreg_out_trig_threshold_p_d36_w16
       (.D({\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .Q(\rv_len_reg[1]_0 ),
        .\addr_reg[0] (\addr_reg[0]_4 ),
        .\addr_reg[5] (\addr_reg[5]_2 ),
        .\check_reg[0]_0 (\check_reg[0]_16 ),
        .\check_reg[0]_1 (\check_reg[0]_17 ),
        .\check_reg[3]_0 (\check_reg[3]_8 ),
        .clk(clk),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep_0 ),
        .\getdata_reg[2]_rep_0 (\getdata_reg[2]_rep_2 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[3]_rep_0 (\getdata_reg[3]_rep_4 ),
        .\getdata_reg[7]_rep (D[6:3]),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_6 ),
        .reset(wreg_out_trig_risetime_d38_w16_n_0),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_9 ),
        .wreg_out_trig_threshold_p(wreg_out_trig_threshold_p),
        .wreg_out_trig_threshold_p_valid(wreg_out_trig_threshold_p_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_series
   (wreg_series_ctrl_valid,
    wreg_series_data_type_valid,
    wreg_series_sample_cycle_valid,
    wreg_series_startmode_valid,
    wreg_series_stopmode_valid,
    \check_reg[0] ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[0]_2 ,
    \check_reg[0]_3 ,
    \check_reg[0]_4 ,
    \check_reg[0]_5 ,
    check,
    \check_reg[0]_6 ,
    \check_reg[0]_7 ,
    Q,
    \check_reg[0]_8 ,
    \check_reg[0]_9 ,
    \rv_len_reg[4] ,
    \rv_len_reg[4]_0 ,
    \rv_len_reg[4]_1 ,
    \rv_len_reg[4]_2 ,
    \rv_len_reg[4]_3 ,
    \rv_len_reg[4]_4 ,
    \rv_len_reg[4]_5 ,
    \rv_len_reg[4]_6 ,
    \rv_len_reg[4]_7 ,
    \rv_len_reg[4]_8 ,
    \rv_len_reg[4]_9 ,
    \rv_len_reg[4]_10 ,
    \check_reg[0]_10 ,
    \rv_len_reg[4]_11 ,
    \rv_len_reg[4]_12 ,
    \rv_len_reg[4]_13 ,
    \check_reg[3] ,
    \check_reg[0]_11 ,
    \check_reg[0]_12 ,
    \check_reg[3]_0 ,
    \check_reg[3]_1 ,
    \check_reg[0]_13 ,
    \check_reg[3]_2 ,
    \check_reg[3]_3 ,
    \check_reg[3]_4 ,
    \check_reg[3]_5 ,
    \check_reg[3]_6 ,
    \check_reg[3]_7 ,
    \check_reg[3]_8 ,
    \check_reg[0]_14 ,
    \check_reg[3]_9 ,
    \check_reg[3]_10 ,
    \check_reg[0]_15 ,
    \check_reg[0]_16 ,
    \check_reg[3]_11 ,
    \check_reg[3]_12 ,
    \check_reg[3]_13 ,
    \check_reg[3]_14 ,
    wreg_series_ctrl,
    wreg_series_data_type,
    wreg_series_sample_cycle,
    wreg_series_comp_ratio,
    wreg_series_comp_ratio_valid,
    wreg_series_comp_num,
    wreg_series_comp_num_valid,
    wreg_series_validmode_data,
    wreg_series_validmode_data_valid,
    wreg_series_start_ddraddr,
    wreg_series_start_ddraddr_valid,
    wreg_series_stop_ddraddr,
    wreg_series_stop_ddraddr_valid,
    wreg_series_startmode,
    wreg_series_star_trigmode1,
    wreg_series_star_trigmode1_valid,
    wreg_series_star_trigmode2,
    wreg_series_star_trigmode2_valid,
    wreg_series_star_trigmode3,
    wreg_series_star_trigmode3_valid,
    wreg_series_star_trigmode4,
    wreg_series_star_trigmode4_valid,
    wreg_series_stopmode,
    wreg_series_stop_trigmode1,
    wreg_series_stop_trigmode1_valid,
    wreg_series_stop_trigmode2,
    wreg_series_stop_trigmode2_valid,
    wreg_series_stop_trigmode3,
    wreg_series_stop_trigmode3_valid,
    wreg_series_stop_trigmode4,
    wreg_series_stop_trigmode4_valid,
    wreg_series_seek_startime,
    wreg_series_seek_startime_valid,
    wreg_series_seek_zoom,
    wreg_series_seek_zoom_valid,
    wreg_series_seek_datalen,
    wreg_series_seek_datalen_valid,
    E,
    clk,
    reset_0,
    \addr_reg[3] ,
    \addr_reg[3]_0 ,
    \addr_reg[6] ,
    \addr_reg[2] ,
    isa_cs_reg,
    p_0_in,
    D,
    isa_cs_reg_0,
    \getdata_reg[0]_rep__0 ,
    \addr_reg[7] ,
    \addr_reg[3]_1 ,
    \addr_reg[2]_0 ,
    \addr_reg[3]_2 ,
    \addr_reg[2]_1 ,
    \addr_reg[7]_0 ,
    \addr_reg[3]_3 ,
    \addr_reg[2]_2 ,
    \addr_reg[2]_3 ,
    \addr_reg[2]_4 ,
    \addr_reg[6]_0 ,
    reset,
    \rv_len_reg[0] ,
    \addr_reg[3]_4 ,
    \addr_reg[0] ,
    \rv_len_reg[0]_0 ,
    \addr_reg[5] ,
    \rv_len_reg[0]_1 ,
    \rv_len_reg[2] ,
    \rv_len_reg[0]_2 ,
    \addr_reg[4] ,
    \addr_reg[1] ,
    \rv_len_reg[0]_3 ,
    \addr_reg[4]_0 ,
    \rv_len_reg[0]_4 ,
    \addr_reg[0]_0 ,
    \rv_len_reg[0]_5 ,
    \rv_len_reg[0]_6 ,
    isa_cs_reg_1,
    \addr_reg[3]_5 ,
    \rv_len_reg[0]_7 ,
    \addr_reg[4]_1 ,
    wr_up_reg,
    \addr_reg[1]_0 ,
    \addr_reg[0]_1 ,
    \rv_len_reg[0]_8 ,
    \rv_len_reg[0]_9 ,
    \addr_reg[5]_0 ,
    \addr_reg[4]_2 ,
    \addr_reg[0]_2 ,
    \rv_len_reg[0]_10 ,
    \rv_len_reg[0]_11 ,
    \rv_len_reg[2]_0 ,
    \rv_len_reg[0]_12 ,
    \addr_reg[0]_3 ,
    \addr_reg[3]_6 ,
    \addr_reg[2]_5 ,
    \rv_len_reg[0]_13 ,
    \rv_len_reg[0]_14 ,
    \addr_reg[2]_6 ,
    \getdata_reg[1]_rep__0 ,
    \getdata_reg[2]_rep ,
    \getdata_reg[0]_rep ,
    \getdata_reg[1]_rep ,
    \getdata_reg[3]_rep__0 ,
    \getdata_reg[3]_rep__0_0 ,
    \getdata_reg[3]_rep__0_1 ,
    \getdata_reg[3]_rep__0_2 ,
    \getdata_reg[3]_rep__0_3 ,
    \getdata_reg[3]_rep__0_4 ,
    \getdata_reg[3]_rep__0_5 ,
    \getdata_reg[3]_rep__0_6 ,
    \getdata_reg[3]_rep__0_7 ,
    \getdata_reg[3]_rep__0_8 ,
    \getdata_reg[3]_rep__0_9 ,
    \getdata_reg[3]_rep__0_10 ,
    \getdata_reg[3]_rep__0_11 ,
    \getdata_reg[3]_rep__0_12 ,
    \getdata_reg[3]_rep__0_13 ,
    \getdata_reg[3]_rep__0_14 ,
    \getdata_reg[7]_rep ,
    \getdata_reg[7]_rep_0 ,
    reset_1,
    \getdata_reg[0]_rep__0_0 ,
    \getdata_reg[7] ,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep_1 ,
    \getdata_reg[2]_0 ,
    \getdata_reg[7]_0 ,
    \getdata_reg[2]_1 ,
    \getdata_reg[7]_rep_2 ,
    \getdata_reg[2]_2 ,
    \getdata_reg[7]_rep_3 ,
    \getdata_reg[1] ,
    \getdata_reg[7]_rep_4 ,
    \getdata_reg[3]_rep__0_15 ,
    \getdata_reg[7]_1 ,
    \getdata_reg[0] ,
    \getdata_reg[7]_2 ,
    \getdata_reg[2]_3 ,
    \getdata_reg[7]_3 ,
    \getdata_reg[2]_4 ,
    \getdata_reg[7]_rep_5 ,
    \getdata_reg[1]_0 ,
    \getdata_reg[7]_rep_6 ,
    \getdata_reg[2]_5 ,
    \getdata_reg[7]_rep_7 ,
    \getdata_reg[1]_1 ,
    \getdata_reg[7]_rep_8 ,
    \getdata_reg[1]_2 ,
    \getdata_reg[7]_4 ,
    \getdata_reg[3]_rep__0_16 ,
    \getdata_reg[7]_rep_9 ,
    \getdata_reg[7]_rep_10 ,
    \getdata_reg[0]_rep__0_1 ,
    \getdata_reg[2]_rep_0 ,
    \getdata_reg[2]_rep_1 ,
    \getdata_reg[2]_rep_2 ,
    \getdata_reg[2]_rep_3 ,
    \getdata_reg[1]_rep__0_0 ,
    \getdata_reg[3]_rep__0_17 ,
    \getdata_reg[0]_rep_0 ,
    \getdata_reg[2]_rep_4 ,
    \getdata_reg[2]_rep_5 ,
    \getdata_reg[1]_rep_0 ,
    \getdata_reg[2]_rep_6 ,
    \getdata_reg[1]_rep__0_1 ,
    \getdata_reg[1]_rep__0_2 ,
    \getdata_reg[3]_rep__0_18 );
  output wreg_series_ctrl_valid;
  output wreg_series_data_type_valid;
  output wreg_series_sample_cycle_valid;
  output wreg_series_startmode_valid;
  output wreg_series_stopmode_valid;
  output \check_reg[0] ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output \check_reg[0]_2 ;
  output \check_reg[0]_3 ;
  output \check_reg[0]_4 ;
  output \check_reg[0]_5 ;
  output check;
  output \check_reg[0]_6 ;
  output \check_reg[0]_7 ;
  output [1:0]Q;
  output \check_reg[0]_8 ;
  output \check_reg[0]_9 ;
  output [0:0]\rv_len_reg[4] ;
  output [0:0]\rv_len_reg[4]_0 ;
  output [1:0]\rv_len_reg[4]_1 ;
  output [0:0]\rv_len_reg[4]_2 ;
  output [0:0]\rv_len_reg[4]_3 ;
  output [0:0]\rv_len_reg[4]_4 ;
  output [0:0]\rv_len_reg[4]_5 ;
  output [0:0]\rv_len_reg[4]_6 ;
  output [0:0]\rv_len_reg[4]_7 ;
  output [0:0]\rv_len_reg[4]_8 ;
  output [0:0]\rv_len_reg[4]_9 ;
  output [0:0]\rv_len_reg[4]_10 ;
  output \check_reg[0]_10 ;
  output [0:0]\rv_len_reg[4]_11 ;
  output [0:0]\rv_len_reg[4]_12 ;
  output [0:0]\rv_len_reg[4]_13 ;
  output [0:0]\check_reg[3] ;
  output \check_reg[0]_11 ;
  output \check_reg[0]_12 ;
  output [0:0]\check_reg[3]_0 ;
  output [0:0]\check_reg[3]_1 ;
  output \check_reg[0]_13 ;
  output [0:0]\check_reg[3]_2 ;
  output [0:0]\check_reg[3]_3 ;
  output [0:0]\check_reg[3]_4 ;
  output [0:0]\check_reg[3]_5 ;
  output [0:0]\check_reg[3]_6 ;
  output [0:0]\check_reg[3]_7 ;
  output [0:0]\check_reg[3]_8 ;
  output \check_reg[0]_14 ;
  output [0:0]\check_reg[3]_9 ;
  output [0:0]\check_reg[3]_10 ;
  output \check_reg[0]_15 ;
  output \check_reg[0]_16 ;
  output [0:0]\check_reg[3]_11 ;
  output [0:0]\check_reg[3]_12 ;
  output [0:0]\check_reg[3]_13 ;
  output [0:0]\check_reg[3]_14 ;
  output [7:0]wreg_series_ctrl;
  output [7:0]wreg_series_data_type;
  output [7:0]wreg_series_sample_cycle;
  output [31:0]wreg_series_comp_ratio;
  output wreg_series_comp_ratio_valid;
  output [15:0]wreg_series_comp_num;
  output wreg_series_comp_num_valid;
  output [31:0]wreg_series_validmode_data;
  output wreg_series_validmode_data_valid;
  output [31:0]wreg_series_start_ddraddr;
  output wreg_series_start_ddraddr_valid;
  output [31:0]wreg_series_stop_ddraddr;
  output wreg_series_stop_ddraddr_valid;
  output [7:0]wreg_series_startmode;
  output [31:0]wreg_series_star_trigmode1;
  output wreg_series_star_trigmode1_valid;
  output [31:0]wreg_series_star_trigmode2;
  output wreg_series_star_trigmode2_valid;
  output [31:0]wreg_series_star_trigmode3;
  output wreg_series_star_trigmode3_valid;
  output [31:0]wreg_series_star_trigmode4;
  output wreg_series_star_trigmode4_valid;
  output [7:0]wreg_series_stopmode;
  output [31:0]wreg_series_stop_trigmode1;
  output wreg_series_stop_trigmode1_valid;
  output [31:0]wreg_series_stop_trigmode2;
  output wreg_series_stop_trigmode2_valid;
  output [31:0]wreg_series_stop_trigmode3;
  output wreg_series_stop_trigmode3_valid;
  output [31:0]wreg_series_stop_trigmode4;
  output wreg_series_stop_trigmode4_valid;
  output [63:0]wreg_series_seek_startime;
  output wreg_series_seek_startime_valid;
  output [31:0]wreg_series_seek_zoom;
  output wreg_series_seek_zoom_valid;
  output [31:0]wreg_series_seek_datalen;
  output wreg_series_seek_datalen_valid;
  input [0:0]E;
  input clk;
  input reset_0;
  input [0:0]\addr_reg[3] ;
  input [0:0]\addr_reg[3]_0 ;
  input [0:0]\addr_reg[6] ;
  input [0:0]\addr_reg[2] ;
  input isa_cs_reg;
  input [7:0]p_0_in;
  input [4:0]D;
  input isa_cs_reg_0;
  input \getdata_reg[0]_rep__0 ;
  input \addr_reg[7] ;
  input \addr_reg[3]_1 ;
  input \addr_reg[2]_0 ;
  input \addr_reg[3]_2 ;
  input \addr_reg[2]_1 ;
  input \addr_reg[7]_0 ;
  input \addr_reg[3]_3 ;
  input \addr_reg[2]_2 ;
  input \addr_reg[2]_3 ;
  input \addr_reg[2]_4 ;
  input \addr_reg[6]_0 ;
  input reset;
  input [0:0]\rv_len_reg[0] ;
  input \addr_reg[3]_4 ;
  input \addr_reg[0] ;
  input [0:0]\rv_len_reg[0]_0 ;
  input \addr_reg[5] ;
  input [0:0]\rv_len_reg[0]_1 ;
  input \rv_len_reg[2] ;
  input [0:0]\rv_len_reg[0]_2 ;
  input \addr_reg[4] ;
  input \addr_reg[1] ;
  input [0:0]\rv_len_reg[0]_3 ;
  input \addr_reg[4]_0 ;
  input [0:0]\rv_len_reg[0]_4 ;
  input \addr_reg[0]_0 ;
  input [0:0]\rv_len_reg[0]_5 ;
  input [0:0]\rv_len_reg[0]_6 ;
  input isa_cs_reg_1;
  input \addr_reg[3]_5 ;
  input [0:0]\rv_len_reg[0]_7 ;
  input \addr_reg[4]_1 ;
  input wr_up_reg;
  input \addr_reg[1]_0 ;
  input \addr_reg[0]_1 ;
  input [0:0]\rv_len_reg[0]_8 ;
  input [0:0]\rv_len_reg[0]_9 ;
  input \addr_reg[5]_0 ;
  input \addr_reg[4]_2 ;
  input \addr_reg[0]_2 ;
  input [0:0]\rv_len_reg[0]_10 ;
  input [0:0]\rv_len_reg[0]_11 ;
  input \rv_len_reg[2]_0 ;
  input [0:0]\rv_len_reg[0]_12 ;
  input \addr_reg[0]_3 ;
  input \addr_reg[3]_6 ;
  input \addr_reg[2]_5 ;
  input [0:0]\rv_len_reg[0]_13 ;
  input [0:0]\rv_len_reg[0]_14 ;
  input \addr_reg[2]_6 ;
  input \getdata_reg[1]_rep__0 ;
  input \getdata_reg[2]_rep ;
  input \getdata_reg[0]_rep ;
  input \getdata_reg[1]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input \getdata_reg[3]_rep__0_0 ;
  input \getdata_reg[3]_rep__0_1 ;
  input \getdata_reg[3]_rep__0_2 ;
  input \getdata_reg[3]_rep__0_3 ;
  input \getdata_reg[3]_rep__0_4 ;
  input \getdata_reg[3]_rep__0_5 ;
  input \getdata_reg[3]_rep__0_6 ;
  input \getdata_reg[3]_rep__0_7 ;
  input \getdata_reg[3]_rep__0_8 ;
  input \getdata_reg[3]_rep__0_9 ;
  input \getdata_reg[3]_rep__0_10 ;
  input \getdata_reg[3]_rep__0_11 ;
  input \getdata_reg[3]_rep__0_12 ;
  input \getdata_reg[3]_rep__0_13 ;
  input \getdata_reg[3]_rep__0_14 ;
  input [0:0]\getdata_reg[7]_rep ;
  input [5:0]\getdata_reg[7]_rep_0 ;
  input reset_1;
  input [0:0]\getdata_reg[0]_rep__0_0 ;
  input [7:0]\getdata_reg[7] ;
  input [0:0]\getdata_reg[2] ;
  input [7:0]\getdata_reg[7]_rep_1 ;
  input [0:0]\getdata_reg[2]_0 ;
  input [5:0]\getdata_reg[7]_0 ;
  input [0:0]\getdata_reg[2]_1 ;
  input [5:0]\getdata_reg[7]_rep_2 ;
  input [0:0]\getdata_reg[2]_2 ;
  input [5:0]\getdata_reg[7]_rep_3 ;
  input [0:0]\getdata_reg[1] ;
  input [5:0]\getdata_reg[7]_rep_4 ;
  input [0:0]\getdata_reg[3]_rep__0_15 ;
  input [5:0]\getdata_reg[7]_1 ;
  input [0:0]\getdata_reg[0] ;
  input [7:0]\getdata_reg[7]_2 ;
  input [0:0]\getdata_reg[2]_3 ;
  input [5:0]\getdata_reg[7]_3 ;
  input [0:0]\getdata_reg[2]_4 ;
  input [7:0]\getdata_reg[7]_rep_5 ;
  input [0:0]\getdata_reg[1]_0 ;
  input [5:0]\getdata_reg[7]_rep_6 ;
  input [0:0]\getdata_reg[2]_5 ;
  input [5:0]\getdata_reg[7]_rep_7 ;
  input [0:0]\getdata_reg[1]_1 ;
  input [5:0]\getdata_reg[7]_rep_8 ;
  input [0:0]\getdata_reg[1]_2 ;
  input [5:0]\getdata_reg[7]_4 ;
  input [0:0]\getdata_reg[3]_rep__0_16 ;
  input [5:0]\getdata_reg[7]_rep_9 ;
  input [0:0]\getdata_reg[7]_rep_10 ;
  input [0:0]\getdata_reg[0]_rep__0_1 ;
  input [0:0]\getdata_reg[2]_rep_0 ;
  input [0:0]\getdata_reg[2]_rep_1 ;
  input [0:0]\getdata_reg[2]_rep_2 ;
  input [0:0]\getdata_reg[2]_rep_3 ;
  input [0:0]\getdata_reg[1]_rep__0_0 ;
  input [0:0]\getdata_reg[3]_rep__0_17 ;
  input [0:0]\getdata_reg[0]_rep_0 ;
  input [0:0]\getdata_reg[2]_rep_4 ;
  input [0:0]\getdata_reg[2]_rep_5 ;
  input [0:0]\getdata_reg[1]_rep_0 ;
  input [0:0]\getdata_reg[2]_rep_6 ;
  input [0:0]\getdata_reg[1]_rep__0_1 ;
  input [0:0]\getdata_reg[1]_rep__0_2 ;
  input [0:0]\getdata_reg[3]_rep__0_18 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire \addr_reg[0]_2 ;
  wire \addr_reg[0]_3 ;
  wire \addr_reg[1] ;
  wire \addr_reg[1]_0 ;
  wire [0:0]\addr_reg[2] ;
  wire \addr_reg[2]_0 ;
  wire \addr_reg[2]_1 ;
  wire \addr_reg[2]_2 ;
  wire \addr_reg[2]_3 ;
  wire \addr_reg[2]_4 ;
  wire \addr_reg[2]_5 ;
  wire \addr_reg[2]_6 ;
  wire [0:0]\addr_reg[3] ;
  wire [0:0]\addr_reg[3]_0 ;
  wire \addr_reg[3]_1 ;
  wire \addr_reg[3]_2 ;
  wire \addr_reg[3]_3 ;
  wire \addr_reg[3]_4 ;
  wire \addr_reg[3]_5 ;
  wire \addr_reg[3]_6 ;
  wire \addr_reg[4] ;
  wire \addr_reg[4]_0 ;
  wire \addr_reg[4]_1 ;
  wire \addr_reg[4]_2 ;
  wire \addr_reg[5] ;
  wire \addr_reg[5]_0 ;
  wire [0:0]\addr_reg[6] ;
  wire \addr_reg[6]_0 ;
  wire \addr_reg[7] ;
  wire \addr_reg[7]_0 ;
  wire check;
  wire \check_reg[0] ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire \check_reg[0]_10 ;
  wire \check_reg[0]_11 ;
  wire \check_reg[0]_12 ;
  wire \check_reg[0]_13 ;
  wire \check_reg[0]_14 ;
  wire \check_reg[0]_15 ;
  wire \check_reg[0]_16 ;
  wire \check_reg[0]_2 ;
  wire \check_reg[0]_3 ;
  wire \check_reg[0]_4 ;
  wire \check_reg[0]_5 ;
  wire \check_reg[0]_6 ;
  wire \check_reg[0]_7 ;
  wire \check_reg[0]_8 ;
  wire \check_reg[0]_9 ;
  wire [0:0]\check_reg[3] ;
  wire [0:0]\check_reg[3]_0 ;
  wire [0:0]\check_reg[3]_1 ;
  wire [0:0]\check_reg[3]_10 ;
  wire [0:0]\check_reg[3]_11 ;
  wire [0:0]\check_reg[3]_12 ;
  wire [0:0]\check_reg[3]_13 ;
  wire [0:0]\check_reg[3]_14 ;
  wire [0:0]\check_reg[3]_2 ;
  wire [0:0]\check_reg[3]_3 ;
  wire [0:0]\check_reg[3]_4 ;
  wire [0:0]\check_reg[3]_5 ;
  wire [0:0]\check_reg[3]_6 ;
  wire [0:0]\check_reg[3]_7 ;
  wire [0:0]\check_reg[3]_8 ;
  wire [0:0]\check_reg[3]_9 ;
  wire clk;
  wire [0:0]\getdata_reg[0] ;
  wire \getdata_reg[0]_rep ;
  wire [0:0]\getdata_reg[0]_rep_0 ;
  wire \getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[0]_rep__0_0 ;
  wire [0:0]\getdata_reg[0]_rep__0_1 ;
  wire [0:0]\getdata_reg[1] ;
  wire [0:0]\getdata_reg[1]_0 ;
  wire [0:0]\getdata_reg[1]_1 ;
  wire [0:0]\getdata_reg[1]_2 ;
  wire \getdata_reg[1]_rep ;
  wire [0:0]\getdata_reg[1]_rep_0 ;
  wire \getdata_reg[1]_rep__0 ;
  wire [0:0]\getdata_reg[1]_rep__0_0 ;
  wire [0:0]\getdata_reg[1]_rep__0_1 ;
  wire [0:0]\getdata_reg[1]_rep__0_2 ;
  wire [0:0]\getdata_reg[2] ;
  wire [0:0]\getdata_reg[2]_0 ;
  wire [0:0]\getdata_reg[2]_1 ;
  wire [0:0]\getdata_reg[2]_2 ;
  wire [0:0]\getdata_reg[2]_3 ;
  wire [0:0]\getdata_reg[2]_4 ;
  wire [0:0]\getdata_reg[2]_5 ;
  wire \getdata_reg[2]_rep ;
  wire [0:0]\getdata_reg[2]_rep_0 ;
  wire [0:0]\getdata_reg[2]_rep_1 ;
  wire [0:0]\getdata_reg[2]_rep_2 ;
  wire [0:0]\getdata_reg[2]_rep_3 ;
  wire [0:0]\getdata_reg[2]_rep_4 ;
  wire [0:0]\getdata_reg[2]_rep_5 ;
  wire [0:0]\getdata_reg[2]_rep_6 ;
  wire \getdata_reg[3]_rep__0 ;
  wire \getdata_reg[3]_rep__0_0 ;
  wire \getdata_reg[3]_rep__0_1 ;
  wire \getdata_reg[3]_rep__0_10 ;
  wire \getdata_reg[3]_rep__0_11 ;
  wire \getdata_reg[3]_rep__0_12 ;
  wire \getdata_reg[3]_rep__0_13 ;
  wire \getdata_reg[3]_rep__0_14 ;
  wire [0:0]\getdata_reg[3]_rep__0_15 ;
  wire [0:0]\getdata_reg[3]_rep__0_16 ;
  wire [0:0]\getdata_reg[3]_rep__0_17 ;
  wire [0:0]\getdata_reg[3]_rep__0_18 ;
  wire \getdata_reg[3]_rep__0_2 ;
  wire \getdata_reg[3]_rep__0_3 ;
  wire \getdata_reg[3]_rep__0_4 ;
  wire \getdata_reg[3]_rep__0_5 ;
  wire \getdata_reg[3]_rep__0_6 ;
  wire \getdata_reg[3]_rep__0_7 ;
  wire \getdata_reg[3]_rep__0_8 ;
  wire \getdata_reg[3]_rep__0_9 ;
  wire [7:0]\getdata_reg[7] ;
  wire [5:0]\getdata_reg[7]_0 ;
  wire [5:0]\getdata_reg[7]_1 ;
  wire [7:0]\getdata_reg[7]_2 ;
  wire [5:0]\getdata_reg[7]_3 ;
  wire [5:0]\getdata_reg[7]_4 ;
  wire [0:0]\getdata_reg[7]_rep ;
  wire [5:0]\getdata_reg[7]_rep_0 ;
  wire [7:0]\getdata_reg[7]_rep_1 ;
  wire [0:0]\getdata_reg[7]_rep_10 ;
  wire [5:0]\getdata_reg[7]_rep_2 ;
  wire [5:0]\getdata_reg[7]_rep_3 ;
  wire [5:0]\getdata_reg[7]_rep_4 ;
  wire [7:0]\getdata_reg[7]_rep_5 ;
  wire [5:0]\getdata_reg[7]_rep_6 ;
  wire [5:0]\getdata_reg[7]_rep_7 ;
  wire [5:0]\getdata_reg[7]_rep_8 ;
  wire [5:0]\getdata_reg[7]_rep_9 ;
  wire isa_cs_reg;
  wire isa_cs_reg_0;
  wire isa_cs_reg_1;
  wire [7:0]p_0_in;
  wire reset;
  wire reset_0;
  wire reset_1;
  wire [0:0]\rv_len_reg[0] ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [0:0]\rv_len_reg[0]_1 ;
  wire [0:0]\rv_len_reg[0]_10 ;
  wire [0:0]\rv_len_reg[0]_11 ;
  wire [0:0]\rv_len_reg[0]_12 ;
  wire [0:0]\rv_len_reg[0]_13 ;
  wire [0:0]\rv_len_reg[0]_14 ;
  wire [0:0]\rv_len_reg[0]_2 ;
  wire [0:0]\rv_len_reg[0]_3 ;
  wire [0:0]\rv_len_reg[0]_4 ;
  wire [0:0]\rv_len_reg[0]_5 ;
  wire [0:0]\rv_len_reg[0]_6 ;
  wire [0:0]\rv_len_reg[0]_7 ;
  wire [0:0]\rv_len_reg[0]_8 ;
  wire [0:0]\rv_len_reg[0]_9 ;
  wire \rv_len_reg[2] ;
  wire \rv_len_reg[2]_0 ;
  wire [0:0]\rv_len_reg[4] ;
  wire [0:0]\rv_len_reg[4]_0 ;
  wire [1:0]\rv_len_reg[4]_1 ;
  wire [0:0]\rv_len_reg[4]_10 ;
  wire [0:0]\rv_len_reg[4]_11 ;
  wire [0:0]\rv_len_reg[4]_12 ;
  wire [0:0]\rv_len_reg[4]_13 ;
  wire [0:0]\rv_len_reg[4]_2 ;
  wire [0:0]\rv_len_reg[4]_3 ;
  wire [0:0]\rv_len_reg[4]_4 ;
  wire [0:0]\rv_len_reg[4]_5 ;
  wire [0:0]\rv_len_reg[4]_6 ;
  wire [0:0]\rv_len_reg[4]_7 ;
  wire [0:0]\rv_len_reg[4]_8 ;
  wire [0:0]\rv_len_reg[4]_9 ;
  wire wr_up_reg;
  wire [15:0]wreg_series_comp_num;
  wire wreg_series_comp_num_valid;
  wire [31:0]wreg_series_comp_ratio;
  wire wreg_series_comp_ratio_valid;
  wire [7:0]wreg_series_ctrl;
  wire wreg_series_ctrl_valid;
  wire [7:0]wreg_series_data_type;
  wire wreg_series_data_type_valid;
  wire [7:0]wreg_series_sample_cycle;
  wire wreg_series_sample_cycle_valid;
  wire [31:0]wreg_series_seek_datalen;
  wire wreg_series_seek_datalen_valid;
  wire [63:0]wreg_series_seek_startime;
  wire wreg_series_seek_startime_valid;
  wire [31:0]wreg_series_seek_zoom;
  wire wreg_series_seek_zoom_valid;
  wire [31:0]wreg_series_star_trigmode1;
  wire wreg_series_star_trigmode1_valid;
  wire [31:0]wreg_series_star_trigmode2;
  wire wreg_series_star_trigmode2_valid;
  wire [31:0]wreg_series_star_trigmode3;
  wire wreg_series_star_trigmode3_valid;
  wire [31:0]wreg_series_star_trigmode4;
  wire wreg_series_star_trigmode4_valid;
  wire [31:0]wreg_series_start_ddraddr;
  wire wreg_series_start_ddraddr_valid;
  wire [7:0]wreg_series_startmode;
  wire wreg_series_startmode_valid;
  wire [31:0]wreg_series_stop_ddraddr;
  wire wreg_series_stop_ddraddr_valid;
  wire [31:0]wreg_series_stop_trigmode1;
  wire wreg_series_stop_trigmode1_valid;
  wire [31:0]wreg_series_stop_trigmode2;
  wire wreg_series_stop_trigmode2_valid;
  wire [31:0]wreg_series_stop_trigmode3;
  wire wreg_series_stop_trigmode3_valid;
  wire [31:0]wreg_series_stop_trigmode4;
  wire wreg_series_stop_trigmode4_valid;
  wire [7:0]wreg_series_stopmode;
  wire wreg_series_stopmode_valid;
  wire [31:0]wreg_series_validmode_data;
  wire wreg_series_validmode_data_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized61 wreg_series_comp_num_d104_w16
       (.D({p_0_in[7],D[3],p_0_in[4],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 }),
        .Q(\rv_len_reg[4]_8 ),
        .\addr_reg[0] (\addr_reg[0]_1 ),
        .\addr_reg[1] (\addr_reg[1]_0 ),
        .\check_reg[0]_0 (\check_reg[0]_11 ),
        .\check_reg[0]_1 (\check_reg[0]_12 ),
        .\check_reg[3]_0 (\check_reg[3] ),
        .clk(clk),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0 ),
        .\getdata_reg[0]_rep__0_0 (\getdata_reg[0]_rep__0_0 ),
        .\getdata_reg[0]_rep__0_1 (\getdata_reg[0]_rep__0_1 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_0 ),
        .\getdata_reg[5]_rep ({D[2],D[0]}),
        .\getdata_reg[7] (\getdata_reg[7] ),
        .reset(reset_1),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_8 ),
        .wreg_series_comp_num(wreg_series_comp_num),
        .wreg_series_comp_num_valid(wreg_series_comp_num_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized60 wreg_series_comp_ratio_d103_w32
       (.D({D,p_0_in[2:0]}),
        .E(check),
        .Q(\rv_len_reg[4]_7 ),
        .\addr_reg[3] (\addr_reg[3]_3 ),
        .\addr_reg[4] (\addr_reg[4]_1 ),
        .\check_reg[3]_0 (\check_reg[3]_3 ),
        .clk(clk),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep ),
        .\getdata_reg[7]_rep_0 (\getdata_reg[7]_rep_0 ),
        .\getdata_reg[7]_rep_1 (\getdata_reg[7]_rep_10 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_7 ),
        .wr_up_reg(wr_up_reg),
        .wreg_series_comp_ratio(wreg_series_comp_ratio),
        .wreg_series_comp_ratio_valid(wreg_series_comp_ratio_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized57 wreg_series_ctrl_d100_w8
       (.D({D,p_0_in[2:0]}),
        .E(E),
        .clk(clk),
        .reset(reset_0),
        .wreg_series_ctrl(wreg_series_ctrl),
        .wreg_series_ctrl_valid(wreg_series_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized58 wreg_series_data_type_d101_w8
       (.D({D[4],D[1:0],p_0_in[1:0]}),
        .\addr_reg[3] (\addr_reg[3] ),
        .clk(clk),
        .\getdata_reg[6] ({p_0_in[6:5],\getdata_reg[2]_rep }),
        .reset(reset_0),
        .wreg_series_data_type(wreg_series_data_type),
        .wreg_series_data_type_valid(wreg_series_data_type_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized59 wreg_series_sample_cycle_d102_w8
       (.D({D[4],D[1:0],p_0_in[1:0]}),
        .\addr_reg[3] (\addr_reg[3]_0 ),
        .clk(clk),
        .\getdata_reg[6] ({p_0_in[6:5],\getdata_reg[2]_rep }),
        .reset(reset_0),
        .wreg_series_sample_cycle(wreg_series_sample_cycle),
        .wreg_series_sample_cycle_valid(wreg_series_sample_cycle_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized77 wreg_series_seek_datalen_d120_w32
       (.D({D,p_0_in[2:1]}),
        .E(\check_reg[0]_8 ),
        .Q(\rv_len_reg[4]_12 ),
        .\addr_reg[0] (\addr_reg[0]_3 ),
        .\addr_reg[2] (\addr_reg[2]_5 ),
        .\addr_reg[3] (\addr_reg[3]_6 ),
        .\check_reg[3]_0 (\check_reg[3]_2 ),
        .clk(clk),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_14 ),
        .\getdata_reg[3]_rep__0_0 (\getdata_reg[3]_rep__0_16 ),
        .\getdata_reg[3]_rep__0_1 (\getdata_reg[3]_rep__0_18 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_9 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_13 ),
        .wreg_series_seek_datalen(wreg_series_seek_datalen),
        .wreg_series_seek_datalen_valid(wreg_series_seek_datalen_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized75 wreg_series_seek_startime_d118_w64
       (.D({D,p_0_in[1:0]}),
        .E(\check_reg[0]_1 ),
        .Q(\rv_len_reg[4]_2 ),
        .\addr_reg[1] (\addr_reg[1] ),
        .\addr_reg[3] (\addr_reg[3]_1 ),
        .\addr_reg[4] (\addr_reg[4] ),
        .\check_reg[3]_0 (\check_reg[3]_13 ),
        .clk(clk),
        .\getdata_reg[1] (\getdata_reg[1]_1 ),
        .\getdata_reg[1]_rep__0 (\getdata_reg[1]_rep__0_1 ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_12 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_8 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_2 ),
        .wreg_series_seek_startime(wreg_series_seek_startime),
        .wreg_series_seek_startime_valid(wreg_series_seek_startime_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized76 wreg_series_seek_zoom_d119_w32
       (.D({D[3:2],D[0],p_0_in[0]}),
        .E(\check_reg[0]_7 ),
        .Q(\rv_len_reg[4]_11 ),
        .\addr_reg[2] (\addr_reg[2]_3 ),
        .\addr_reg[3] (\addr_reg[3]_4 ),
        .\check_reg[3]_0 (\check_reg[3]_14 ),
        .clk(clk),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0 ),
        .\getdata_reg[1] (\getdata_reg[1]_2 ),
        .\getdata_reg[1]_rep__0 (\getdata_reg[1]_rep__0_2 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_13 ),
        .\getdata_reg[7] ({p_0_in[7],p_0_in[4],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 }),
        .\getdata_reg[7]_0 (\getdata_reg[7]_4 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_11 ),
        .wr_up_reg(wr_up_reg),
        .wreg_series_seek_zoom(wreg_series_seek_zoom),
        .wreg_series_seek_zoom_valid(wreg_series_seek_zoom_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized66 wreg_series_star_trigmode1_d109_w32
       (.D({D,p_0_in[1]}),
        .E(\check_reg[0]_4 ),
        .Q(\rv_len_reg[4]_5 ),
        .\addr_reg[0] (\addr_reg[0]_0 ),
        .\addr_reg[2] (\addr_reg[2]_1 ),
        .\addr_reg[4] (\addr_reg[4]_0 ),
        .\check_reg[3]_0 (\check_reg[3]_6 ),
        .clk(clk),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep ),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0 ),
        .\getdata_reg[2] (\getdata_reg[2]_2 ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep ),
        .\getdata_reg[2]_rep_0 (\getdata_reg[2]_rep_3 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_4 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_3 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_5 ),
        .wreg_series_star_trigmode1(wreg_series_star_trigmode1),
        .wreg_series_star_trigmode1_valid(wreg_series_star_trigmode1_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized68 wreg_series_star_trigmode1_d111_w32
       (.D({D[3:0],p_0_in[0]}),
        .E(\check_reg[0]_6 ),
        .Q(\rv_len_reg[4]_9 ),
        .\addr_reg[2] (\addr_reg[2]_2 ),
        .\addr_reg[5] (\addr_reg[5] ),
        .\check_reg[3]_0 (\check_reg[3]_8 ),
        .clk(clk),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_6 ),
        .\getdata_reg[3]_rep__0_0 (\getdata_reg[3]_rep__0_15 ),
        .\getdata_reg[3]_rep__0_1 (\getdata_reg[3]_rep__0_17 ),
        .\getdata_reg[7] ({p_0_in[7],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 }),
        .\getdata_reg[7]_0 (\getdata_reg[7]_1 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_9 ),
        .wr_up_reg(wr_up_reg),
        .wreg_series_star_trigmode3(wreg_series_star_trigmode3),
        .wreg_series_star_trigmode3_valid(wreg_series_star_trigmode3_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized69 wreg_series_star_trigmode1_d112_w32
       (.D({D[3:2],D[0]}),
        .Q(Q),
        .\addr_reg[2] (\addr_reg[2]_4 ),
        .\check_reg[0]_0 (\check_reg[0]_13 ),
        .\check_reg[0]_1 (\check_reg[0]_14 ),
        .\check_reg[3]_0 (\check_reg[3]_1 ),
        .clk(clk),
        .\getdata_reg[0] (\getdata_reg[0] ),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep ),
        .\getdata_reg[0]_rep_0 (\getdata_reg[0]_rep_0 ),
        .\getdata_reg[1]_rep (\getdata_reg[1]_rep ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_7 ),
        .\getdata_reg[7] ({p_0_in[7],p_0_in[4],\getdata_reg[2]_rep }),
        .\getdata_reg[7]_0 (\getdata_reg[7]_2 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_12 ),
        .\rv_len_reg[2]_0 (\rv_len_reg[2]_0 ),
        .wreg_series_star_trigmode4(wreg_series_star_trigmode4),
        .wreg_series_star_trigmode4_valid(wreg_series_star_trigmode4_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized67 wreg_series_star_trigmode2_d110_w32
       (.D({D,p_0_in[1]}),
        .E(\check_reg[0]_2 ),
        .Q(\rv_len_reg[4]_3 ),
        .\addr_reg[1] (\addr_reg[1] ),
        .\addr_reg[2] (\addr_reg[2]_0 ),
        .\addr_reg[4] (\addr_reg[4]_0 ),
        .\check_reg[3]_0 (\check_reg[3]_7 ),
        .clk(clk),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep ),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0 ),
        .\getdata_reg[1] (\getdata_reg[1] ),
        .\getdata_reg[1]_rep__0 (\getdata_reg[1]_rep__0_0 ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_5 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_4 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_3 ),
        .wreg_series_star_trigmode2(wreg_series_star_trigmode2),
        .wreg_series_star_trigmode2_valid(wreg_series_star_trigmode2_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized63 wreg_series_start_ddraddr_d106_w32
       (.D(D[0]),
        .E(\check_reg[0]_0 ),
        .Q(\rv_len_reg[4]_0 ),
        .\addr_reg[0] (\addr_reg[0] ),
        .\addr_reg[5] (\addr_reg[5] ),
        .\check_reg[3]_0 (\check_reg[3]_4 ),
        .clk(clk),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0 ),
        .\getdata_reg[2] (\getdata_reg[2]_0 ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep_1 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_2 ),
        .\getdata_reg[7] ({p_0_in[7],p_0_in[4],\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 }),
        .\getdata_reg[7]_0 (\getdata_reg[7]_0 ),
        .isa_cs_reg(isa_cs_reg_0),
        .p_0_in(p_0_in[6:5]),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_0 ),
        .wreg_series_start_ddraddr(wreg_series_start_ddraddr),
        .wreg_series_start_ddraddr_valid(wreg_series_start_ddraddr_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized65 wreg_series_startmode_d108_w8
       (.D({D,p_0_in[1:0]}),
        .\addr_reg[6] (\addr_reg[6] ),
        .clk(clk),
        .p_0_in(p_0_in[2]),
        .reset(reset_0),
        .wreg_series_startmode(wreg_series_startmode),
        .wreg_series_startmode_valid(wreg_series_startmode_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized64 wreg_series_stop_ddraddr_d107_w32
       (.D(D),
        .E(\check_reg[0]_5 ),
        .Q(\rv_len_reg[4]_6 ),
        .\addr_reg[3] (\addr_reg[3]_5 ),
        .\addr_reg[7] (\addr_reg[7]_0 ),
        .\check_reg[3]_0 (\check_reg[3]_5 ),
        .clk(clk),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep ),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0 ),
        .\getdata_reg[1]_rep__0 (\getdata_reg[1]_rep__0 ),
        .\getdata_reg[2] (\getdata_reg[2]_1 ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep_2 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_3 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_2 ),
        .isa_cs_reg(isa_cs_reg_1),
        .p_0_in(p_0_in[2]),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_6 ),
        .wreg_series_stop_ddraddr(wreg_series_stop_ddraddr),
        .wreg_series_stop_ddraddr_valid(wreg_series_stop_ddraddr_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized71 wreg_series_stop_trigmode1_d114_w32
       (.D(D[0]),
        .E(\check_reg[0] ),
        .Q(\rv_len_reg[4] ),
        .\addr_reg[0] (\addr_reg[0] ),
        .\addr_reg[3] (\addr_reg[3]_4 ),
        .\check_reg[3]_0 (\check_reg[3]_9 ),
        .clk(clk),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0 ),
        .\getdata_reg[2] (\getdata_reg[2]_3 ),
        .\getdata_reg[2]_rep ({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 }),
        .\getdata_reg[2]_rep_0 (\getdata_reg[2]_rep_4 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_8 ),
        .\getdata_reg[7] (\getdata_reg[7]_3 ),
        .isa_cs_reg(isa_cs_reg),
        .p_0_in({p_0_in[7:4],p_0_in[1:0]}),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0] ),
        .wreg_series_stop_trigmode1(wreg_series_stop_trigmode1),
        .wreg_series_stop_trigmode1_valid(wreg_series_stop_trigmode1_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized72 wreg_series_stop_trigmode2_d115_w32
       (.D({D[4],D[1:0]}),
        .Q(\rv_len_reg[4]_1 ),
        .\addr_reg[7] (\addr_reg[7] ),
        .\check_reg[0]_0 (\check_reg[0]_15 ),
        .\check_reg[0]_1 (\check_reg[0]_16 ),
        .\check_reg[3]_0 (\check_reg[3]_10 ),
        .clk(clk),
        .\getdata_reg[1]_rep__0 (\getdata_reg[1]_rep__0 ),
        .\getdata_reg[2] (\getdata_reg[2]_4 ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep_5 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_9 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_5 ),
        .p_0_in({p_0_in[6:5],p_0_in[2],p_0_in[0]}),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_1 ),
        .\rv_len_reg[2]_0 (\rv_len_reg[2] ),
        .wreg_series_stop_trigmode2(wreg_series_stop_trigmode2),
        .wreg_series_stop_trigmode2_valid(wreg_series_stop_trigmode2_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized73 wreg_series_stop_trigmode3_d116_w32
       (.D({D,p_0_in[1:0]}),
        .E(\check_reg[0]_9 ),
        .Q(\rv_len_reg[4]_13 ),
        .\addr_reg[2] (\addr_reg[2]_6 ),
        .\addr_reg[3] (\addr_reg[3]_4 ),
        .\addr_reg[6] (\addr_reg[6]_0 ),
        .\check_reg[3]_0 (\check_reg[3]_11 ),
        .clk(clk),
        .\getdata_reg[1] (\getdata_reg[1]_0 ),
        .\getdata_reg[1]_rep (\getdata_reg[1]_rep_0 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_10 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_6 ),
        .p_0_in(p_0_in[2]),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_14 ),
        .wreg_series_stop_trigmode3(wreg_series_stop_trigmode3),
        .wreg_series_stop_trigmode3_valid(wreg_series_stop_trigmode3_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized74 wreg_series_stop_trigmode4_d117_w32
       (.D({D,p_0_in[1:0]}),
        .E(\check_reg[0]_3 ),
        .Q(\rv_len_reg[4]_4 ),
        .\addr_reg[0] (\addr_reg[0]_0 ),
        .\addr_reg[3] (\addr_reg[3]_2 ),
        .\addr_reg[4] (\addr_reg[4] ),
        .\check_reg[3]_0 (\check_reg[3]_12 ),
        .clk(clk),
        .\getdata_reg[2] (\getdata_reg[2]_5 ),
        .\getdata_reg[2]_rep (\getdata_reg[2]_rep ),
        .\getdata_reg[2]_rep_0 (\getdata_reg[2]_rep_6 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_11 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_7 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_4 ),
        .wreg_series_stop_trigmode4(wreg_series_stop_trigmode4),
        .wreg_series_stop_trigmode4_valid(wreg_series_stop_trigmode4_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized70 wreg_series_stopmode_d113_w8
       (.D(D[3]),
        .\addr_reg[2] (\addr_reg[2] ),
        .clk(clk),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0 ),
        .\getdata_reg[2]_rep ({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 }),
        .p_0_in({p_0_in[7],p_0_in[5:3]}),
        .reset(reset_0),
        .wreg_series_stopmode(wreg_series_stopmode),
        .wreg_series_stopmode_valid(wreg_series_stopmode_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized62 wreg_series_validmode_data_d105_w32
       (.D(D),
        .Q(\rv_len_reg[4]_10 ),
        .\addr_reg[0] (\addr_reg[0]_2 ),
        .\addr_reg[4] (\addr_reg[4]_2 ),
        .\addr_reg[5] (\addr_reg[5]_0 ),
        .\check_reg[0]_0 (\check_reg[0]_10 ),
        .\check_reg[3]_0 (\check_reg[3]_0 ),
        .clk(clk),
        .\getdata_reg[0]_rep__0 (\getdata_reg[0]_rep__0 ),
        .\getdata_reg[2] (\getdata_reg[2] ),
        .\getdata_reg[2]_rep ({\getdata_reg[2]_rep ,\getdata_reg[1]_rep__0 }),
        .\getdata_reg[2]_rep_0 (\getdata_reg[2]_rep_0 ),
        .\getdata_reg[3]_rep__0 (\getdata_reg[3]_rep__0_1 ),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_1 ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_10 ),
        .wreg_series_validmode_data(wreg_series_validmode_data),
        .wreg_series_validmode_data_valid(wreg_series_validmode_data_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_sysytem
   (wreg_system_ctrl_valid,
    wreg_system_sel_rtc_valid,
    wreg_system_sync_sel_valid,
    wreg_system_ch_sel_valid,
    wreg_system_set_rtctime_valid,
    wreg_system_sync_minfrq_valid,
    \outreg_reg[7] ,
    wreg_system_sync_max_valid,
    Q,
    valid_reg,
    \rv_len_reg[4] ,
    \check_reg[7] ,
    \check_reg[7]_0 ,
    \check_reg[7]_1 ,
    \check_reg[0] ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[0]_2 ,
    wreg_system_ctrl,
    wreg_system_sel_rtc,
    \outreg_reg[63] ,
    wreg_system_set_rtctime,
    wreg_system_sync_minfrq,
    wreg_system_sync_max,
    wreg_system_sync_sel,
    wreg_system_ch_sel,
    E,
    clk,
    reset_0,
    \addr_reg[2] ,
    \addr_reg[1] ,
    \addr_reg[0] ,
    \addr_reg[3] ,
    \addr_reg[3]_0 ,
    p_0_in,
    \getdata_reg[3]_rep ,
    \getdata_reg[2]_rep ,
    \getdata_reg[1]_rep ,
    \getdata_reg[0]_rep ,
    D,
    reset,
    \addr_reg[3]_1 ,
    isa_cs_reg,
    \addr_reg[2]_0 ,
    \rv_len_reg[0] ,
    \addr_reg[2]_1 ,
    \rv_len_reg[0]_0 ,
    result_data1,
    \rv_len_reg[0]_1 ,
    \getdata_reg[7] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[7]_rep_0 ,
    \addr_reg[2]_2 ,
    \getdata_reg[0]_rep_0 ,
    \getdata_reg[7]_0 ,
    \getdata_reg[0]_rep_1 ,
    \getdata_reg[0]_rep_2 ,
    \getdata_reg[0]_rep_3 ,
    \getdata_reg[0]_rep_4 ,
    \getdata_reg[0]_rep_5 );
  output wreg_system_ctrl_valid;
  output wreg_system_sel_rtc_valid;
  output wreg_system_sync_sel_valid;
  output wreg_system_ch_sel_valid;
  output wreg_system_set_rtctime_valid;
  output wreg_system_sync_minfrq_valid;
  output \outreg_reg[7] ;
  output wreg_system_sync_max_valid;
  output [0:0]Q;
  output [0:0]valid_reg;
  output [0:0]\rv_len_reg[4] ;
  output [0:0]\check_reg[7] ;
  output [0:0]\check_reg[7]_0 ;
  output [0:0]\check_reg[7]_1 ;
  output \check_reg[0] ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output \check_reg[0]_2 ;
  output [7:0]wreg_system_ctrl;
  output [7:0]wreg_system_sel_rtc;
  output [55:0]\outreg_reg[63] ;
  output [63:0]wreg_system_set_rtctime;
  output [15:0]wreg_system_sync_minfrq;
  output [15:0]wreg_system_sync_max;
  output [7:0]wreg_system_sync_sel;
  output [7:0]wreg_system_ch_sel;
  input [0:0]E;
  input clk;
  input reset_0;
  input [0:0]\addr_reg[2] ;
  input [0:0]\addr_reg[1] ;
  input [0:0]\addr_reg[0] ;
  input \addr_reg[3] ;
  input \addr_reg[3]_0 ;
  input [5:0]p_0_in;
  input \getdata_reg[3]_rep ;
  input \getdata_reg[2]_rep ;
  input \getdata_reg[1]_rep ;
  input \getdata_reg[0]_rep ;
  input [3:0]D;
  input reset;
  input \addr_reg[3]_1 ;
  input isa_cs_reg;
  input \addr_reg[2]_0 ;
  input [0:0]\rv_len_reg[0] ;
  input \addr_reg[2]_1 ;
  input [0:0]\rv_len_reg[0]_0 ;
  input result_data1;
  input [0:0]\rv_len_reg[0]_1 ;
  input \getdata_reg[7] ;
  input \getdata_reg[7]_rep ;
  input \getdata_reg[7]_rep_0 ;
  input [0:0]\addr_reg[2]_2 ;
  input [0:0]\getdata_reg[0]_rep_0 ;
  input [63:0]\getdata_reg[7]_0 ;
  input [0:0]\getdata_reg[0]_rep_1 ;
  input [0:0]\getdata_reg[0]_rep_2 ;
  input [0:0]\getdata_reg[0]_rep_3 ;
  input [0:0]\getdata_reg[0]_rep_4 ;
  input [0:0]\getdata_reg[0]_rep_5 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\addr_reg[0] ;
  wire [0:0]\addr_reg[1] ;
  wire [0:0]\addr_reg[2] ;
  wire \addr_reg[2]_0 ;
  wire \addr_reg[2]_1 ;
  wire [0:0]\addr_reg[2]_2 ;
  wire \addr_reg[3] ;
  wire \addr_reg[3]_0 ;
  wire \addr_reg[3]_1 ;
  wire \check_reg[0] ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire \check_reg[0]_2 ;
  wire [0:0]\check_reg[7] ;
  wire [0:0]\check_reg[7]_0 ;
  wire [0:0]\check_reg[7]_1 ;
  wire clk;
  wire \getdata_reg[0]_rep ;
  wire [0:0]\getdata_reg[0]_rep_0 ;
  wire [0:0]\getdata_reg[0]_rep_1 ;
  wire [0:0]\getdata_reg[0]_rep_2 ;
  wire [0:0]\getdata_reg[0]_rep_3 ;
  wire [0:0]\getdata_reg[0]_rep_4 ;
  wire [0:0]\getdata_reg[0]_rep_5 ;
  wire \getdata_reg[1]_rep ;
  wire \getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[7] ;
  wire [63:0]\getdata_reg[7]_0 ;
  wire \getdata_reg[7]_rep ;
  wire \getdata_reg[7]_rep_0 ;
  wire isa_cs_reg;
  wire [55:0]\outreg_reg[63] ;
  wire \outreg_reg[7] ;
  wire [5:0]p_0_in;
  wire reset;
  wire reset_0;
  wire result_data1;
  wire [0:0]\rv_len_reg[0] ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [0:0]\rv_len_reg[0]_1 ;
  wire [0:0]\rv_len_reg[4] ;
  wire [0:0]valid_reg;
  wire [7:0]wreg_system_ch_sel;
  wire wreg_system_ch_sel_valid;
  wire [7:0]wreg_system_ctrl;
  wire wreg_system_ctrl_valid;
  wire [7:0]wreg_system_sel_rtc;
  wire wreg_system_sel_rtc_valid;
  wire [63:0]wreg_system_set_rtctime;
  wire wreg_system_set_rtctime_valid;
  wire [15:0]wreg_system_sync_max;
  wire wreg_system_sync_max_valid;
  wire [15:0]wreg_system_sync_minfrq;
  wire wreg_system_sync_minfrq_valid;
  wire [7:0]wreg_system_sync_sel;
  wire wreg_system_sync_sel_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized5 wreg_system_ch_sel_d09_w8
       (.D({p_0_in[5:4],D[1:0],\getdata_reg[3]_rep ,p_0_in[0],\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\addr_reg[0] (\addr_reg[0] ),
        .clk(clk),
        .reset(reset_0),
        .wreg_system_ch_sel(wreg_system_ch_sel),
        .wreg_system_ch_sel_valid(wreg_system_ch_sel_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg wreg_system_ctrl_d01_w8
       (.D({p_0_in[5:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .E(E),
        .clk(clk),
        .reset(reset_0),
        .wreg_system_ctrl(wreg_system_ctrl),
        .wreg_system_ctrl_valid(wreg_system_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized0 wreg_system_sel_rtc_d04_w8
       (.D({p_0_in[5:1],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\addr_reg[2] (\addr_reg[2] ),
        .clk(clk),
        .reset(reset_0),
        .wreg_system_sel_rtc(wreg_system_sel_rtc),
        .wreg_system_sel_rtc_valid(wreg_system_sel_rtc_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized1 wreg_system_set_rtctime_d05_w64
       (.D({p_0_in[5:2],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .Q(\rv_len_reg[4] ),
        .\addr_reg[2] (\addr_reg[2]_2 ),
        .\check_reg[0]_0 (\check_reg[0]_1 ),
        .\check_reg[0]_1 (\check_reg[0]_2 ),
        .\check_reg[7]_0 (\check_reg[7] ),
        .clk(clk),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep_0 ),
        .\getdata_reg[0]_rep_0 (\getdata_reg[0]_rep_3 ),
        .\getdata_reg[3]_rep (\getdata_reg[3]_rep ),
        .\getdata_reg[7] (\getdata_reg[7] ),
        .\getdata_reg[7]_0 (\getdata_reg[7]_0 ),
        .\outreg_reg[63]_0 (\outreg_reg[63] ),
        .reset(reset),
        .result_data1(result_data1),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_1 ),
        .wreg_system_set_rtctime(wreg_system_set_rtctime),
        .wreg_system_set_rtctime_valid(wreg_system_set_rtctime_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized3 wreg_system_sync_max_d07_w16
       (.D(D[3:2]),
        .E(\check_reg[0] ),
        .Q(valid_reg),
        .\addr_reg[2] (\addr_reg[2]_0 ),
        .\addr_reg[3] (\addr_reg[3]_0 ),
        .\addr_reg[3]_0 (\addr_reg[3]_1 ),
        .\check_reg[7]_0 (\check_reg[7]_1 ),
        .clk(clk),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep_2 ),
        .\getdata_reg[0]_rep_0 (\getdata_reg[0]_rep_5 ),
        .\getdata_reg[3]_rep ({\getdata_reg[3]_rep ,p_0_in[0]}),
        .\getdata_reg[7] ({p_0_in[5:2],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep_0 ),
        .isa_cs_reg(isa_cs_reg),
        .\outreg_reg[7]_0 (\outreg_reg[7] ),
        .reset(reset),
        .\rv_len_reg[0]_0 (\rv_len_reg[0] ),
        .wreg_system_sync_max(wreg_system_sync_max),
        .wreg_system_sync_max_valid(wreg_system_sync_max_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized2 wreg_system_sync_minfrq_d06_w16
       (.D(D[3:2]),
        .E(\check_reg[0]_0 ),
        .Q(Q),
        .\addr_reg[2] (\addr_reg[2]_1 ),
        .\addr_reg[3] (\addr_reg[3] ),
        .\addr_reg[3]_0 (\addr_reg[3]_1 ),
        .\check_reg[7]_0 (\check_reg[7]_0 ),
        .clk(clk),
        .\getdata_reg[0]_rep (\getdata_reg[0]_rep_1 ),
        .\getdata_reg[0]_rep_0 (\getdata_reg[0]_rep_4 ),
        .\getdata_reg[3]_rep ({\getdata_reg[3]_rep ,p_0_in[0]}),
        .\getdata_reg[7] ({p_0_in[5:2],\getdata_reg[2]_rep ,\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .\getdata_reg[7]_rep (\getdata_reg[7]_rep ),
        .isa_cs_reg(isa_cs_reg),
        .reset(\outreg_reg[7] ),
        .\rv_len_reg[0]_0 (\rv_len_reg[0]_0 ),
        .wreg_system_sync_minfrq(wreg_system_sync_minfrq),
        .wreg_system_sync_minfrq_valid(wreg_system_sync_minfrq_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized4 wreg_system_sync_sel_d08_w8
       (.D({D[1:0],\getdata_reg[3]_rep ,p_0_in[0]}),
        .\addr_reg[1] (\addr_reg[1] ),
        .clk(clk),
        .\getdata_reg[7] ({p_0_in[5:4],\getdata_reg[1]_rep ,\getdata_reg[0]_rep }),
        .reset(reset_0),
        .wreg_system_sync_sel(wreg_system_sync_sel),
        .wreg_system_sync_sel_valid(wreg_system_sync_sel_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo
   (wreg_out_time_rd_data,
    wreg_out_time_rd_len,
    clk,
    isa_getdata,
    wreg_out_time_rd_en,
    reset_0,
    wr_en0,
    \addr_reg[3] ,
    isa_cs_reg,
    reset);
  output [7:0]wreg_out_time_rd_data;
  output [4:0]wreg_out_time_rd_len;
  input clk;
  input [7:0]isa_getdata;
  input wreg_out_time_rd_en;
  input reset_0;
  input wr_en0;
  input \addr_reg[3] ;
  input isa_cs_reg;
  input reset;

  wire \addr_reg[3] ;
  wire clk;
  wire fifo_clr;
  wire fifo_clr_i_1__0_n_0;
  wire [2:0]fifo_clr_len;
  wire \fifo_clr_len[0]_i_1__1_n_0 ;
  wire \fifo_clr_len[2]_i_1__1_n_0 ;
  wire generator_isa_get_fifo_i_1__0_n_0;
  wire isa_cs_reg;
  wire [7:0]isa_getdata;
  wire [1:1]p_0_in;
  wire reset;
  wire reset_0;
  wire wr_en;
  wire wr_en0;
  wire [7:0]wreg_out_time_rd_data;
  wire wreg_out_time_rd_en;
  wire [4:0]wreg_out_time_rd_len;
  wire NLW_generator_isa_get_fifo_empty_UNCONNECTED;
  wire NLW_generator_isa_get_fifo_full_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    fifo_clr_i_1__0
       (.I0(fifo_clr_len[1]),
        .I1(fifo_clr_len[0]),
        .I2(fifo_clr_len[2]),
        .O(fifo_clr_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT5 #(
    .INIT(32'h323232FF)) 
    \fifo_clr_len[0]_i_1__1 
       (.I0(fifo_clr_len[2]),
        .I1(fifo_clr_len[0]),
        .I2(fifo_clr_len[1]),
        .I3(\addr_reg[3] ),
        .I4(isa_cs_reg),
        .O(\fifo_clr_len[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT5 #(
    .INIT(32'hE00EE000)) 
    \fifo_clr_len[1]_i_1__0 
       (.I0(\addr_reg[3] ),
        .I1(isa_cs_reg),
        .I2(fifo_clr_len[0]),
        .I3(fifo_clr_len[1]),
        .I4(fifo_clr_len[2]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT5 #(
    .INIT(32'hA8A8A8FF)) 
    \fifo_clr_len[2]_i_1__1 
       (.I0(fifo_clr_len[2]),
        .I1(fifo_clr_len[0]),
        .I2(fifo_clr_len[1]),
        .I3(\addr_reg[3] ),
        .I4(isa_cs_reg),
        .O(\fifo_clr_len[2]_i_1__1_n_0 ));
  FDCE \fifo_clr_len_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[0]_i_1__1_n_0 ),
        .Q(fifo_clr_len[0]));
  FDCE \fifo_clr_len_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(p_0_in),
        .Q(fifo_clr_len[1]));
  FDCE \fifo_clr_len_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[2]_i_1__1_n_0 ),
        .Q(fifo_clr_len[2]));
  FDCE fifo_clr_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(fifo_clr_i_1__0_n_0),
        .Q(fifo_clr));
  (* CHECK_LICENSE_TYPE = "isa_get_fifo_generator,fifo_generator_v13_1_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_1_4,Vivado 2017.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator generator_isa_get_fifo
       (.clk(clk),
        .data_count(wreg_out_time_rd_len),
        .din(isa_getdata),
        .dout(wreg_out_time_rd_data),
        .empty(NLW_generator_isa_get_fifo_empty_UNCONNECTED),
        .full(NLW_generator_isa_get_fifo_full_UNCONNECTED),
        .rd_en(wreg_out_time_rd_en),
        .srst(generator_isa_get_fifo_i_1__0_n_0),
        .wr_en(wr_en));
  LUT2 #(
    .INIT(4'hB)) 
    generator_isa_get_fifo_i_1__0
       (.I0(fifo_clr),
        .I1(reset),
        .O(generator_isa_get_fifo_i_1__0_n_0));
  FDCE wr_en_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(wr_en0),
        .Q(wr_en));
endmodule

(* ORIG_REF_NAME = "isa_get_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized0
   (wreg_mem_rd_data,
    wreg_mem_rd_len,
    adv_down_reg,
    adv_up_reg,
    wr_up_reg,
    clk,
    isa_getdata,
    wreg_mem_rd_en,
    reset_0,
    wr_en0,
    isa_adv,
    isa_wr,
    fifo_clr_len1__19,
    \addr_reg[5] ,
    \addr_reg[2] ,
    \sendaddr_reg[7] ,
    \sendaddr_reg[7]_0 ,
    reset);
  output [7:0]wreg_mem_rd_data;
  output [4:0]wreg_mem_rd_len;
  output adv_down_reg;
  output adv_up_reg;
  output wr_up_reg;
  input clk;
  input [7:0]isa_getdata;
  input wreg_mem_rd_en;
  input reset_0;
  input wr_en0;
  input isa_adv;
  input isa_wr;
  input fifo_clr_len1__19;
  input \addr_reg[5] ;
  input \addr_reg[2] ;
  input \sendaddr_reg[7] ;
  input \sendaddr_reg[7]_0 ;
  input reset;

  wire \addr_reg[2] ;
  wire \addr_reg[5] ;
  wire adv_down_reg;
  wire adv_t;
  wire adv_up_reg;
  wire clk;
  wire fifo_clr;
  wire fifo_clr_i_1__1_n_0;
  wire fifo_clr_i_2_n_0;
  wire [7:0]fifo_clr_len;
  wire fifo_clr_len1__19;
  wire \fifo_clr_len[0]_i_1_n_0 ;
  wire \fifo_clr_len[1]_i_1__1_n_0 ;
  wire \fifo_clr_len[2]_i_1_n_0 ;
  wire \fifo_clr_len[3]_i_1_n_0 ;
  wire \fifo_clr_len[4]_i_1_n_0 ;
  wire \fifo_clr_len[5]_i_1_n_0 ;
  wire \fifo_clr_len[6]_i_1_n_0 ;
  wire \fifo_clr_len[7]_i_1_n_0 ;
  wire \fifo_clr_len[7]_i_2_n_0 ;
  wire \fifo_clr_len[7]_i_3_n_0 ;
  wire \fifo_clr_len[7]_i_4_n_0 ;
  wire \fifo_clr_len[7]_i_5_n_0 ;
  wire fifo_srst;
  wire isa_adv;
  wire [7:0]isa_getdata;
  wire isa_wr;
  wire reset;
  wire reset_0;
  wire \sendaddr_reg[7] ;
  wire \sendaddr_reg[7]_0 ;
  wire wr_en;
  wire wr_en0;
  wire wr_t;
  wire wr_up_reg;
  wire [7:0]wreg_mem_rd_data;
  wire wreg_mem_rd_en;
  wire [4:0]wreg_mem_rd_len;
  wire NLW_generator_isa_get_fifo_empty_UNCONNECTED;
  wire NLW_generator_isa_get_fifo_full_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h2)) 
    adv_down_i_1
       (.I0(adv_t),
        .I1(isa_adv),
        .O(adv_down_reg));
  FDRE adv_t_reg
       (.C(clk),
        .CE(1'b1),
        .D(isa_adv),
        .Q(adv_t),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT1 #(
    .INIT(2'h1)) 
    adv_up_i_2
       (.I0(adv_t),
        .O(adv_up_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    fifo_clr_i_1__1
       (.I0(fifo_clr_len[6]),
        .I1(fifo_clr_len[3]),
        .I2(fifo_clr_len[4]),
        .I3(fifo_clr_len[5]),
        .I4(fifo_clr_i_2_n_0),
        .I5(fifo_clr_len[7]),
        .O(fifo_clr_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    fifo_clr_i_2
       (.I0(fifo_clr_len[1]),
        .I1(fifo_clr_len[0]),
        .I2(fifo_clr_len[2]),
        .O(fifo_clr_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \fifo_clr_len[0]_i_1 
       (.I0(fifo_clr_len[0]),
        .I1(fifo_clr_i_1__1_n_0),
        .I2(fifo_clr_len1__19),
        .O(\fifo_clr_len[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \fifo_clr_len[1]_i_1__1 
       (.I0(fifo_clr_len[0]),
        .I1(fifo_clr_len[1]),
        .I2(\fifo_clr_len[7]_i_3_n_0 ),
        .O(\fifo_clr_len[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT5 #(
    .INIT(32'hEEEAAAAE)) 
    \fifo_clr_len[2]_i_1 
       (.I0(fifo_clr_len1__19),
        .I1(fifo_clr_i_1__1_n_0),
        .I2(fifo_clr_len[1]),
        .I3(fifo_clr_len[0]),
        .I4(fifo_clr_len[2]),
        .O(\fifo_clr_len[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    \fifo_clr_len[3]_i_1 
       (.I0(fifo_clr_len[2]),
        .I1(fifo_clr_len[0]),
        .I2(fifo_clr_len[1]),
        .I3(fifo_clr_len[3]),
        .I4(\fifo_clr_len[7]_i_3_n_0 ),
        .O(\fifo_clr_len[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000010000)) 
    \fifo_clr_len[4]_i_1 
       (.I0(fifo_clr_len[2]),
        .I1(fifo_clr_len[0]),
        .I2(fifo_clr_len[1]),
        .I3(fifo_clr_len[3]),
        .I4(\fifo_clr_len[7]_i_3_n_0 ),
        .I5(fifo_clr_len[4]),
        .O(\fifo_clr_len[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \fifo_clr_len[5]_i_1 
       (.I0(fifo_clr_len[4]),
        .I1(\fifo_clr_len[7]_i_2_n_0 ),
        .I2(fifo_clr_len[5]),
        .I3(\fifo_clr_len[7]_i_3_n_0 ),
        .O(\fifo_clr_len[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    \fifo_clr_len[6]_i_1 
       (.I0(fifo_clr_len[5]),
        .I1(\fifo_clr_len[7]_i_2_n_0 ),
        .I2(fifo_clr_len[4]),
        .I3(fifo_clr_len[6]),
        .I4(\fifo_clr_len[7]_i_3_n_0 ),
        .O(\fifo_clr_len[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000010000)) 
    \fifo_clr_len[7]_i_1 
       (.I0(fifo_clr_len[5]),
        .I1(\fifo_clr_len[7]_i_2_n_0 ),
        .I2(fifo_clr_len[4]),
        .I3(fifo_clr_len[6]),
        .I4(\fifo_clr_len[7]_i_3_n_0 ),
        .I5(fifo_clr_len[7]),
        .O(\fifo_clr_len[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_clr_len[7]_i_2 
       (.I0(fifo_clr_len[2]),
        .I1(fifo_clr_len[0]),
        .I2(fifo_clr_len[1]),
        .I3(fifo_clr_len[3]),
        .O(\fifo_clr_len[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0EEEEEEEEEEEEEEE)) 
    \fifo_clr_len[7]_i_3 
       (.I0(\fifo_clr_len[7]_i_4_n_0 ),
        .I1(\fifo_clr_len[7]_i_5_n_0 ),
        .I2(\addr_reg[5] ),
        .I3(\addr_reg[2] ),
        .I4(\sendaddr_reg[7] ),
        .I5(\sendaddr_reg[7]_0 ),
        .O(\fifo_clr_len[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_clr_len[7]_i_4 
       (.I0(fifo_clr_len[7]),
        .I1(fifo_clr_len[2]),
        .I2(fifo_clr_len[0]),
        .I3(fifo_clr_len[1]),
        .O(\fifo_clr_len[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_clr_len[7]_i_5 
       (.I0(fifo_clr_len[5]),
        .I1(fifo_clr_len[4]),
        .I2(fifo_clr_len[3]),
        .I3(fifo_clr_len[6]),
        .O(\fifo_clr_len[7]_i_5_n_0 ));
  FDCE \fifo_clr_len_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[0]_i_1_n_0 ),
        .Q(fifo_clr_len[0]));
  FDCE \fifo_clr_len_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[1]_i_1__1_n_0 ),
        .Q(fifo_clr_len[1]));
  FDCE \fifo_clr_len_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[2]_i_1_n_0 ),
        .Q(fifo_clr_len[2]));
  FDCE \fifo_clr_len_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[3]_i_1_n_0 ),
        .Q(fifo_clr_len[3]));
  FDCE \fifo_clr_len_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[4]_i_1_n_0 ),
        .Q(fifo_clr_len[4]));
  FDCE \fifo_clr_len_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[5]_i_1_n_0 ),
        .Q(fifo_clr_len[5]));
  FDCE \fifo_clr_len_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[6]_i_1_n_0 ),
        .Q(fifo_clr_len[6]));
  FDCE \fifo_clr_len_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[7]_i_1_n_0 ),
        .Q(fifo_clr_len[7]));
  FDCE fifo_clr_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(fifo_clr_i_1__1_n_0),
        .Q(fifo_clr));
  (* CHECK_LICENSE_TYPE = "isa_get_fifo_generator,fifo_generator_v13_1_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_1_4,Vivado 2017.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__2 generator_isa_get_fifo
       (.clk(clk),
        .data_count(wreg_mem_rd_len),
        .din(isa_getdata),
        .dout(wreg_mem_rd_data),
        .empty(NLW_generator_isa_get_fifo_empty_UNCONNECTED),
        .full(NLW_generator_isa_get_fifo_full_UNCONNECTED),
        .rd_en(wreg_mem_rd_en),
        .srst(fifo_srst),
        .wr_en(wr_en));
  LUT2 #(
    .INIT(4'hB)) 
    generator_isa_get_fifo_i_1
       (.I0(fifo_clr),
        .I1(reset),
        .O(fifo_srst));
  FDCE wr_en_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(wr_en0),
        .Q(wr_en));
  FDRE wr_t_reg
       (.C(clk),
        .CE(1'b1),
        .D(isa_wr),
        .Q(wr_t),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    wr_up_i_2
       (.I0(wr_t),
        .O(wr_up_reg));
endmodule

(* ORIG_REF_NAME = "isa_get_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo__parameterized1
   (wreg_ch_filter_rd_data,
    wreg_ch_filter_rd_len,
    clk,
    isa_getdata,
    wreg_ch_filter_rd_en,
    reset_0,
    wr_en0,
    \addr_reg[5] ,
    isa_cs_reg,
    reset);
  output [7:0]wreg_ch_filter_rd_data;
  output [3:0]wreg_ch_filter_rd_len;
  input clk;
  input [7:0]isa_getdata;
  input wreg_ch_filter_rd_en;
  input reset_0;
  input wr_en0;
  input \addr_reg[5] ;
  input isa_cs_reg;
  input reset;

  wire \addr_reg[5] ;
  wire clk;
  wire fifo_clr;
  wire fifo_clr_i_1_n_0;
  wire [2:0]fifo_clr_len;
  wire \fifo_clr_len[0]_i_1__0_n_0 ;
  wire \fifo_clr_len[2]_i_1__0_n_0 ;
  wire generator_isa_get_fifo_i_1__1_n_0;
  wire generator_isa_get_fifo_n_10;
  wire isa_cs_reg;
  wire [7:0]isa_getdata;
  wire [1:1]p_0_in;
  wire reset;
  wire reset_0;
  wire wr_en;
  wire wr_en0;
  wire [7:0]wreg_ch_filter_rd_data;
  wire wreg_ch_filter_rd_en;
  wire [3:0]wreg_ch_filter_rd_len;
  wire NLW_generator_isa_get_fifo_empty_UNCONNECTED;
  wire NLW_generator_isa_get_fifo_full_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    fifo_clr_i_1
       (.I0(fifo_clr_len[1]),
        .I1(fifo_clr_len[0]),
        .I2(fifo_clr_len[2]),
        .O(fifo_clr_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h323232FF)) 
    \fifo_clr_len[0]_i_1__0 
       (.I0(fifo_clr_len[2]),
        .I1(fifo_clr_len[0]),
        .I2(fifo_clr_len[1]),
        .I3(\addr_reg[5] ),
        .I4(isa_cs_reg),
        .O(\fifo_clr_len[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hE00EE000)) 
    \fifo_clr_len[1]_i_1 
       (.I0(\addr_reg[5] ),
        .I1(isa_cs_reg),
        .I2(fifo_clr_len[0]),
        .I3(fifo_clr_len[1]),
        .I4(fifo_clr_len[2]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hA8A8A8FF)) 
    \fifo_clr_len[2]_i_1__0 
       (.I0(fifo_clr_len[2]),
        .I1(fifo_clr_len[0]),
        .I2(fifo_clr_len[1]),
        .I3(\addr_reg[5] ),
        .I4(isa_cs_reg),
        .O(\fifo_clr_len[2]_i_1__0_n_0 ));
  FDCE \fifo_clr_len_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[0]_i_1__0_n_0 ),
        .Q(fifo_clr_len[0]));
  FDCE \fifo_clr_len_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(p_0_in),
        .Q(fifo_clr_len[1]));
  FDCE \fifo_clr_len_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(\fifo_clr_len[2]_i_1__0_n_0 ),
        .Q(fifo_clr_len[2]));
  FDCE fifo_clr_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(fifo_clr_i_1_n_0),
        .Q(fifo_clr));
  (* CHECK_LICENSE_TYPE = "isa_get_fifo_generator,fifo_generator_v13_1_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_1_4,Vivado 2017.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__1 generator_isa_get_fifo
       (.clk(clk),
        .data_count({generator_isa_get_fifo_n_10,wreg_ch_filter_rd_len}),
        .din(isa_getdata),
        .dout(wreg_ch_filter_rd_data),
        .empty(NLW_generator_isa_get_fifo_empty_UNCONNECTED),
        .full(NLW_generator_isa_get_fifo_full_UNCONNECTED),
        .rd_en(wreg_ch_filter_rd_en),
        .srst(generator_isa_get_fifo_i_1__1_n_0),
        .wr_en(wr_en));
  LUT2 #(
    .INIT(4'hB)) 
    generator_isa_get_fifo_i_1__1
       (.I0(fifo_clr),
        .I1(reset),
        .O(generator_isa_get_fifo_i_1__1_n_0));
  FDCE wr_en_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(wr_en0),
        .Q(wr_en));
endmodule

(* CHECK_LICENSE_TYPE = "isa_get_fifo_generator,fifo_generator_v13_1_4,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_1_4,Vivado 2017.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    data_count);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [7:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [7:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output [4:0]data_count;

  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [4:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [4:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "5" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "8" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "8" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "1" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "16" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "4" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "16" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "4" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(data_count),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "isa_get_fifo_generator,fifo_generator_v13_1_4,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "isa_get_fifo_generator" *) 
(* X_CORE_INFO = "fifo_generator_v13_1_4,Vivado 2017.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__1
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    data_count);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [7:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [7:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output [4:0]data_count;

  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [4:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [4:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "5" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "8" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "8" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "1" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "16" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "4" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "16" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "4" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(data_count),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "isa_get_fifo_generator,fifo_generator_v13_1_4,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "isa_get_fifo_generator" *) 
(* X_CORE_INFO = "fifo_generator_v13_1_4,Vivado 2017.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_fifo_generator__xdcDup__2
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    data_count);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [7:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [7:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output [4:0]data_count;

  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [4:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [4:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "5" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "8" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "8" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "1" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "16" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "4" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "16" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "4" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(data_count),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg
   (wreg_system_ctrl_valid,
    wreg_system_ctrl,
    E,
    clk,
    reset,
    D);
  output wreg_system_ctrl_valid;
  output [7:0]wreg_system_ctrl;
  input [0:0]E;
  input clk;
  input reset;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire clk;
  wire reset;
  wire [7:0]wreg_system_ctrl;
  wire wreg_system_ctrl_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_system_ctrl[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_system_ctrl[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_system_ctrl[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_system_ctrl[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_system_ctrl[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_system_ctrl[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_system_ctrl[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[7]),
        .Q(wreg_system_ctrl[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(E),
        .Q(wreg_system_ctrl_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized0
   (wreg_system_sel_rtc_valid,
    wreg_system_sel_rtc,
    \addr_reg[2] ,
    clk,
    reset,
    D);
  output wreg_system_sel_rtc_valid;
  output [7:0]wreg_system_sel_rtc;
  input [0:0]\addr_reg[2] ;
  input clk;
  input reset;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]\addr_reg[2] ;
  wire clk;
  wire reset;
  wire [7:0]wreg_system_sel_rtc;
  wire wreg_system_sel_rtc_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_system_sel_rtc[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_system_sel_rtc[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_system_sel_rtc[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_system_sel_rtc[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_system_sel_rtc[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_system_sel_rtc[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_system_sel_rtc[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[7]),
        .Q(wreg_system_sel_rtc[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[2] ),
        .Q(wreg_system_sel_rtc_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized1
   (wreg_system_set_rtctime_valid,
    \check_reg[7]_0 ,
    Q,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \outreg_reg[63]_0 ,
    wreg_system_set_rtctime,
    clk,
    D,
    \getdata_reg[3]_rep ,
    reset,
    result_data1,
    \getdata_reg[7] ,
    \addr_reg[2] ,
    \getdata_reg[0]_rep ,
    \getdata_reg[7]_0 ,
    \getdata_reg[0]_rep_0 ,
    \rv_len_reg[0]_0 );
  output wreg_system_set_rtctime_valid;
  output [0:0]\check_reg[7]_0 ;
  output [0:0]Q;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [55:0]\outreg_reg[63]_0 ;
  output [63:0]wreg_system_set_rtctime;
  input clk;
  input [6:0]D;
  input \getdata_reg[3]_rep ;
  input reset;
  input result_data1;
  input \getdata_reg[7] ;
  input [0:0]\addr_reg[2] ;
  input [0:0]\getdata_reg[0]_rep ;
  input [63:0]\getdata_reg[7]_0 ;
  input [0:0]\getdata_reg[0]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [6:0]D;
  wire [0:0]Q;
  wire [0:0]\addr_reg[2] ;
  wire [7:0]check;
  wire \check[7]_i_7__19_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[7]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire clk;
  wire [0:0]\getdata_reg[0]_rep ;
  wire [0:0]\getdata_reg[0]_rep_0 ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[7] ;
  wire [63:0]\getdata_reg[7]_0 ;
  wire outreg;
  wire \outreg[63]_i_10_n_0 ;
  wire \outreg[63]_i_2_n_0 ;
  wire \outreg[63]_i_3__1_n_0 ;
  wire \outreg[63]_i_5__2_n_0 ;
  wire \outreg[63]_i_7__2_n_0 ;
  wire \outreg[63]_i_9__2_n_0 ;
  wire [55:0]\outreg_reg[63]_0 ;
  wire [7:1]p_0_in__2__0;
  wire reset;
  wire result_data1;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__44_n_0 ;
  wire \rv_len[7]_i_3__45_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [7:4]rv_len_reg__0;
  wire [3:1]rv_len_reg__1;
  wire valid_i_1__1_n_0;
  wire [63:0]wreg_system_set_rtctime;
  wire wreg_system_set_rtctime_valid;

  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[0]_i_1__54 
       (.I0(\check[7]_i_7__19_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[0] ),
        .I5(D[0]),
        .O(check[0]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[1]_i_1__54 
       (.I0(\check[7]_i_7__19_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[1] ),
        .I5(D[1]),
        .O(check[1]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[2]_i_1__54 
       (.I0(\check[7]_i_7__19_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[2] ),
        .I5(D[2]),
        .O(check[2]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[3]_i_1__54 
       (.I0(\check[7]_i_7__19_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[3] ),
        .I5(\getdata_reg[3]_rep ),
        .O(check[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[4]_i_1__54 
       (.I0(\check[7]_i_7__19_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[4] ),
        .I5(D[3]),
        .O(check[4]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[5]_i_1__54 
       (.I0(\check[7]_i_7__19_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[5] ),
        .I5(D[4]),
        .O(check[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[6]_i_1__54 
       (.I0(\check[7]_i_7__19_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[6] ),
        .I5(D[5]),
        .O(check[6]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[7]_i_2__45 
       (.I0(\check[7]_i_7__19_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg[7]_0 ),
        .I5(D[6]),
        .O(check[7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_3__35 
       (.I0(rv_len_reg__0[7]),
        .I1(rv_len_reg__0[6]),
        .I2(rv_len_reg__0[5]),
        .I3(rv_len_reg__0[4]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1189" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_4__42 
       (.I0(rv_len_reg__1[3]),
        .I1(Q),
        .I2(rv_len_reg__1[1]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \check[7]_i_7__19 
       (.I0(rv_len_reg__1[1]),
        .I1(Q),
        .I2(rv_len_reg__1[2]),
        .I3(rv_len_reg__0[6]),
        .I4(rv_len_reg__0[7]),
        .O(\check[7]_i_7__19_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(check[3]),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(check[7]),
        .Q(\check_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[63]_i_10 
       (.I0(\check_reg_n_0_[3] ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[3]),
        .O(\outreg[63]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[63]_i_1__0 
       (.I0(\outreg[63]_i_3__1_n_0 ),
        .I1(result_data1),
        .I2(\outreg[63]_i_5__2_n_0 ),
        .O(outreg));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[63]_i_2 
       (.I0(reset),
        .O(\outreg[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1189" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \outreg[63]_i_3__1 
       (.I0(rv_len_reg__1[2]),
        .I1(rv_len_reg__1[1]),
        .I2(Q),
        .I3(rv_len_reg__1[3]),
        .I4(\check_reg[0]_0 ),
        .O(\outreg[63]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8200000000000000)) 
    \outreg[63]_i_5__2 
       (.I0(\outreg[63]_i_7__2_n_0 ),
        .I1(\check_reg_n_0_[6] ),
        .I2(D[5]),
        .I3(\getdata_reg[7] ),
        .I4(\outreg[63]_i_9__2_n_0 ),
        .I5(\outreg[63]_i_10_n_0 ),
        .O(\outreg[63]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[63]_i_7__2 
       (.I0(\check_reg_n_0_[1] ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[2] ),
        .I3(D[2]),
        .O(\outreg[63]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[63]_i_9__2 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[0] ),
        .I3(D[0]),
        .O(\outreg[63]_i_9__2_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_system_set_rtctime[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [2]),
        .Q(wreg_system_set_rtctime[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [3]),
        .Q(wreg_system_set_rtctime[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [4]),
        .Q(wreg_system_set_rtctime[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [5]),
        .Q(wreg_system_set_rtctime[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [6]),
        .Q(wreg_system_set_rtctime[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [7]),
        .Q(wreg_system_set_rtctime[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [8]),
        .Q(wreg_system_set_rtctime[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [9]),
        .Q(wreg_system_set_rtctime[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [10]),
        .Q(wreg_system_set_rtctime[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [11]),
        .Q(wreg_system_set_rtctime[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_system_set_rtctime[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [12]),
        .Q(wreg_system_set_rtctime[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [13]),
        .Q(wreg_system_set_rtctime[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [14]),
        .Q(wreg_system_set_rtctime[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [15]),
        .Q(wreg_system_set_rtctime[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [16]),
        .Q(wreg_system_set_rtctime[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [17]),
        .Q(wreg_system_set_rtctime[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [18]),
        .Q(wreg_system_set_rtctime[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [19]),
        .Q(wreg_system_set_rtctime[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [20]),
        .Q(wreg_system_set_rtctime[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [21]),
        .Q(wreg_system_set_rtctime[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_system_set_rtctime[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [22]),
        .Q(wreg_system_set_rtctime[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [23]),
        .Q(wreg_system_set_rtctime[31]));
  FDCE \outreg_reg[32] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [24]),
        .Q(wreg_system_set_rtctime[32]));
  FDCE \outreg_reg[33] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [25]),
        .Q(wreg_system_set_rtctime[33]));
  FDCE \outreg_reg[34] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [26]),
        .Q(wreg_system_set_rtctime[34]));
  FDCE \outreg_reg[35] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [27]),
        .Q(wreg_system_set_rtctime[35]));
  FDCE \outreg_reg[36] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [28]),
        .Q(wreg_system_set_rtctime[36]));
  FDCE \outreg_reg[37] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [29]),
        .Q(wreg_system_set_rtctime[37]));
  FDCE \outreg_reg[38] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [30]),
        .Q(wreg_system_set_rtctime[38]));
  FDCE \outreg_reg[39] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [31]),
        .Q(wreg_system_set_rtctime[39]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_system_set_rtctime[3]));
  FDCE \outreg_reg[40] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [32]),
        .Q(wreg_system_set_rtctime[40]));
  FDCE \outreg_reg[41] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [33]),
        .Q(wreg_system_set_rtctime[41]));
  FDCE \outreg_reg[42] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [34]),
        .Q(wreg_system_set_rtctime[42]));
  FDCE \outreg_reg[43] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [35]),
        .Q(wreg_system_set_rtctime[43]));
  FDCE \outreg_reg[44] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [36]),
        .Q(wreg_system_set_rtctime[44]));
  FDCE \outreg_reg[45] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [37]),
        .Q(wreg_system_set_rtctime[45]));
  FDCE \outreg_reg[46] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [38]),
        .Q(wreg_system_set_rtctime[46]));
  FDCE \outreg_reg[47] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [39]),
        .Q(wreg_system_set_rtctime[47]));
  FDCE \outreg_reg[48] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [40]),
        .Q(wreg_system_set_rtctime[48]));
  FDCE \outreg_reg[49] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [41]),
        .Q(wreg_system_set_rtctime[49]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_system_set_rtctime[4]));
  FDCE \outreg_reg[50] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [42]),
        .Q(wreg_system_set_rtctime[50]));
  FDCE \outreg_reg[51] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [43]),
        .Q(wreg_system_set_rtctime[51]));
  FDCE \outreg_reg[52] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [44]),
        .Q(wreg_system_set_rtctime[52]));
  FDCE \outreg_reg[53] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [45]),
        .Q(wreg_system_set_rtctime[53]));
  FDCE \outreg_reg[54] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [46]),
        .Q(wreg_system_set_rtctime[54]));
  FDCE \outreg_reg[55] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [47]),
        .Q(wreg_system_set_rtctime[55]));
  FDCE \outreg_reg[56] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [48]),
        .Q(wreg_system_set_rtctime[56]));
  FDCE \outreg_reg[57] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [49]),
        .Q(wreg_system_set_rtctime[57]));
  FDCE \outreg_reg[58] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [50]),
        .Q(wreg_system_set_rtctime[58]));
  FDCE \outreg_reg[59] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [51]),
        .Q(wreg_system_set_rtctime[59]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_system_set_rtctime[5]));
  FDCE \outreg_reg[60] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [52]),
        .Q(wreg_system_set_rtctime[60]));
  FDCE \outreg_reg[61] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [53]),
        .Q(wreg_system_set_rtctime[61]));
  FDCE \outreg_reg[62] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [54]),
        .Q(wreg_system_set_rtctime[62]));
  FDCE \outreg_reg[63] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [55]),
        .Q(wreg_system_set_rtctime[63]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_system_set_rtctime[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_system_set_rtctime[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [0]),
        .Q(wreg_system_set_rtctime[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\outreg_reg[63]_0 [1]),
        .Q(wreg_system_set_rtctime[9]));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [0]),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [10]),
        .Q(\outreg_reg[63]_0 [2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [11]),
        .Q(\outreg_reg[63]_0 [3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [12]),
        .Q(\outreg_reg[63]_0 [4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [13]),
        .Q(\outreg_reg[63]_0 [5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [14]),
        .Q(\outreg_reg[63]_0 [6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [15]),
        .Q(\outreg_reg[63]_0 [7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [16]),
        .Q(\outreg_reg[63]_0 [8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [17]),
        .Q(\outreg_reg[63]_0 [9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [18]),
        .Q(\outreg_reg[63]_0 [10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [19]),
        .Q(\outreg_reg[63]_0 [11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [1]),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [20]),
        .Q(\outreg_reg[63]_0 [12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [21]),
        .Q(\outreg_reg[63]_0 [13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [22]),
        .Q(\outreg_reg[63]_0 [14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [23]),
        .Q(\outreg_reg[63]_0 [15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [24]),
        .Q(\outreg_reg[63]_0 [16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [25]),
        .Q(\outreg_reg[63]_0 [17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [26]),
        .Q(\outreg_reg[63]_0 [18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [27]),
        .Q(\outreg_reg[63]_0 [19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [28]),
        .Q(\outreg_reg[63]_0 [20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [29]),
        .Q(\outreg_reg[63]_0 [21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [2]),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [30]),
        .Q(\outreg_reg[63]_0 [22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [31]),
        .Q(\outreg_reg[63]_0 [23]));
  FDCE \result_data_reg[32] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [32]),
        .Q(\outreg_reg[63]_0 [24]));
  FDCE \result_data_reg[33] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [33]),
        .Q(\outreg_reg[63]_0 [25]));
  FDCE \result_data_reg[34] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [34]),
        .Q(\outreg_reg[63]_0 [26]));
  FDCE \result_data_reg[35] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [35]),
        .Q(\outreg_reg[63]_0 [27]));
  FDCE \result_data_reg[36] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [36]),
        .Q(\outreg_reg[63]_0 [28]));
  FDCE \result_data_reg[37] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [37]),
        .Q(\outreg_reg[63]_0 [29]));
  FDCE \result_data_reg[38] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [38]),
        .Q(\outreg_reg[63]_0 [30]));
  FDCE \result_data_reg[39] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [39]),
        .Q(\outreg_reg[63]_0 [31]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [3]),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[40] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [40]),
        .Q(\outreg_reg[63]_0 [32]));
  FDCE \result_data_reg[41] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [41]),
        .Q(\outreg_reg[63]_0 [33]));
  FDCE \result_data_reg[42] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [42]),
        .Q(\outreg_reg[63]_0 [34]));
  FDCE \result_data_reg[43] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [43]),
        .Q(\outreg_reg[63]_0 [35]));
  FDCE \result_data_reg[44] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [44]),
        .Q(\outreg_reg[63]_0 [36]));
  FDCE \result_data_reg[45] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [45]),
        .Q(\outreg_reg[63]_0 [37]));
  FDCE \result_data_reg[46] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [46]),
        .Q(\outreg_reg[63]_0 [38]));
  FDCE \result_data_reg[47] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [47]),
        .Q(\outreg_reg[63]_0 [39]));
  FDCE \result_data_reg[48] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [48]),
        .Q(\outreg_reg[63]_0 [40]));
  FDCE \result_data_reg[49] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [49]),
        .Q(\outreg_reg[63]_0 [41]));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [4]),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[50] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [50]),
        .Q(\outreg_reg[63]_0 [42]));
  FDCE \result_data_reg[51] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [51]),
        .Q(\outreg_reg[63]_0 [43]));
  FDCE \result_data_reg[52] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [52]),
        .Q(\outreg_reg[63]_0 [44]));
  FDCE \result_data_reg[53] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [53]),
        .Q(\outreg_reg[63]_0 [45]));
  FDCE \result_data_reg[54] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [54]),
        .Q(\outreg_reg[63]_0 [46]));
  FDCE \result_data_reg[55] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [55]),
        .Q(\outreg_reg[63]_0 [47]));
  FDCE \result_data_reg[56] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [56]),
        .Q(\outreg_reg[63]_0 [48]));
  FDCE \result_data_reg[57] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [57]),
        .Q(\outreg_reg[63]_0 [49]));
  FDCE \result_data_reg[58] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [58]),
        .Q(\outreg_reg[63]_0 [50]));
  FDCE \result_data_reg[59] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [59]),
        .Q(\outreg_reg[63]_0 [51]));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [5]),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[60] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [60]),
        .Q(\outreg_reg[63]_0 [52]));
  FDCE \result_data_reg[61] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [61]),
        .Q(\outreg_reg[63]_0 [53]));
  FDCE \result_data_reg[62] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [62]),
        .Q(\outreg_reg[63]_0 [54]));
  FDCE \result_data_reg[63] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [63]),
        .Q(\outreg_reg[63]_0 [55]));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [6]),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [7]),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [8]),
        .Q(\outreg_reg[63]_0 [0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\getdata_reg[7]_0 [9]),
        .Q(\outreg_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair1191" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__43 
       (.I0(result_data1),
        .I1(Q),
        .I2(rv_len_reg__1[1]),
        .O(p_0_in__2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1188" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__43 
       (.I0(result_data1),
        .I1(Q),
        .I2(rv_len_reg__1[1]),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1188" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__43 
       (.I0(result_data1),
        .I1(rv_len_reg__1[1]),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__2__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__43 
       (.I0(result_data1),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__1[1]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__0[4]),
        .O(p_0_in__2__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1191" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \rv_len[5]_i_1__43 
       (.I0(\rv_len[5]_i_2__44_n_0 ),
        .I1(result_data1),
        .I2(rv_len_reg__0[5]),
        .O(p_0_in__2__0[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rv_len[5]_i_2__44 
       (.I0(rv_len_reg__0[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__1[1]),
        .I4(rv_len_reg__1[3]),
        .O(\rv_len[5]_i_2__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1190" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \rv_len[6]_i_1__44 
       (.I0(\rv_len[7]_i_3__45_n_0 ),
        .I1(result_data1),
        .I2(rv_len_reg__0[6]),
        .O(p_0_in__2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1190" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rv_len[7]_i_2__40 
       (.I0(\rv_len[7]_i_3__45_n_0 ),
        .I1(rv_len_reg__0[6]),
        .I2(result_data1),
        .I3(rv_len_reg__0[7]),
        .O(p_0_in__2__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__45 
       (.I0(rv_len_reg__0[5]),
        .I1(rv_len_reg__1[3]),
        .I2(rv_len_reg__1[1]),
        .I3(Q),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__0[4]),
        .O(\rv_len[7]_i_3__45_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(p_0_in__2__0[1]),
        .Q(rv_len_reg__1[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(p_0_in__2__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(p_0_in__2__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(p_0_in__2__0[4]),
        .Q(rv_len_reg__0[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(p_0_in__2__0[5]),
        .Q(rv_len_reg__0[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(p_0_in__2__0[6]),
        .Q(rv_len_reg__0[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(p_0_in__2__0[7]),
        .Q(rv_len_reg__0[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1__1
       (.I0(\outreg[63]_i_3__1_n_0 ),
        .I1(\outreg[63]_i_5__2_n_0 ),
        .I2(result_data1),
        .I3(wreg_system_set_rtctime_valid),
        .O(valid_i_1__1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[63]_i_2_n_0 ),
        .D(valid_i_1__1_n_0),
        .Q(wreg_system_set_rtctime_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized10
   (wreg_out_sel_valid,
    wreg_out_sel,
    \addr_reg[0] ,
    clk,
    reset,
    D,
    \getdata_reg[3]_rep__0 );
  output wreg_out_sel_valid;
  output [7:0]wreg_out_sel;
  input [0:0]\addr_reg[0] ;
  input clk;
  input reset;
  input [6:0]D;
  input [0:0]\getdata_reg[3]_rep__0 ;

  wire [6:0]D;
  wire [0:0]\addr_reg[0] ;
  wire clk;
  wire [0:0]\getdata_reg[3]_rep__0 ;
  wire reset;
  wire [7:0]wreg_out_sel;
  wire wreg_out_sel_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_out_sel[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_out_sel[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_out_sel[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(\getdata_reg[3]_rep__0 ),
        .Q(wreg_out_sel[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_out_sel[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_out_sel[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_out_sel[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_out_sel[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[0] ),
        .Q(wreg_out_sel_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized11
   (wreg_out_level_valid,
    wreg_out_level,
    \addr_reg[2] ,
    clk,
    reset,
    D,
    \getdata_reg[3]_rep__0 );
  output wreg_out_level_valid;
  output [7:0]wreg_out_level;
  input [0:0]\addr_reg[2] ;
  input clk;
  input reset;
  input [6:0]D;
  input [0:0]\getdata_reg[3]_rep__0 ;

  wire [6:0]D;
  wire [0:0]\addr_reg[2] ;
  wire clk;
  wire [0:0]\getdata_reg[3]_rep__0 ;
  wire reset;
  wire [7:0]wreg_out_level;
  wire wreg_out_level_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_out_level[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_out_level[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_out_level[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[3]_rep__0 ),
        .Q(wreg_out_level[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_out_level[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_out_level[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_out_level[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_out_level[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[2] ),
        .Q(wreg_out_level_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized12
   (wreg_out_startmode_valid,
    wreg_out_startmode,
    \addr_reg[3] ,
    clk,
    reset,
    D,
    \getdata_reg[3]_rep__0 );
  output wreg_out_startmode_valid;
  output [7:0]wreg_out_startmode;
  input [0:0]\addr_reg[3] ;
  input clk;
  input reset;
  input [6:0]D;
  input [0:0]\getdata_reg[3]_rep__0 ;

  wire [6:0]D;
  wire [0:0]\addr_reg[3] ;
  wire clk;
  wire [0:0]\getdata_reg[3]_rep__0 ;
  wire reset;
  wire [7:0]wreg_out_startmode;
  wire wreg_out_startmode_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_out_startmode[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_out_startmode[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_out_startmode[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(\getdata_reg[3]_rep__0 ),
        .Q(wreg_out_startmode[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_out_startmode[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_out_startmode[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_out_startmode[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_out_startmode[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[3] ),
        .Q(wreg_out_startmode_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized13
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_out_start_targettime,
    wreg_out_start_targettime_valid,
    \addr_reg[1] ,
    reset,
    check,
    D,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[3]_rep__0_0 ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[3]_rep__0_1 ,
    \rv_len_reg[0]_0 );
  output [1:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [63:0]wreg_out_start_targettime;
  output wreg_out_start_targettime_valid;
  input \addr_reg[1] ;
  input reset;
  input check;
  input [3:0]D;
  input [3:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[3]_rep__0_0 ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[3]_rep__0_1 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [3:0]D;
  wire [1:0]Q;
  wire \addr_reg[1] ;
  wire check;
  wire \check[7]_i_7__12_n_0 ;
  wire [7:0]check_0;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[3]_rep__0 ;
  wire [0:0]\getdata_reg[3]_rep__0_0 ;
  wire [0:0]\getdata_reg[3]_rep__0_1 ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[63]_i_1__2_n_0 ;
  wire \outreg[63]_i_2__2_n_0 ;
  wire \outreg[63]_i_3__0_n_0 ;
  wire \outreg[63]_i_4__0_n_0 ;
  wire \outreg[63]_i_6__1_n_0 ;
  wire \outreg[63]_i_8__1_n_0 ;
  wire \outreg[63]_i_9__1_n_0 ;
  wire [7:1]p_0_in_0;
  wire [55:0]p_0_in__0;
  wire reset;
  wire \result_data[0]_i_1__31_n_0 ;
  wire \result_data[10]_i_1__31_n_0 ;
  wire \result_data[11]_i_1__29_n_0 ;
  wire \result_data[12]_i_1__31_n_0 ;
  wire \result_data[13]_i_1__30_n_0 ;
  wire \result_data[14]_i_1__23_n_0 ;
  wire \result_data[15]_i_1__31_n_0 ;
  wire \result_data[16]_i_1__20_n_0 ;
  wire \result_data[17]_i_1__20_n_0 ;
  wire \result_data[18]_i_1__20_n_0 ;
  wire \result_data[19]_i_1__20_n_0 ;
  wire \result_data[1]_i_1__31_n_0 ;
  wire \result_data[20]_i_1__20_n_0 ;
  wire \result_data[21]_i_1__20_n_0 ;
  wire \result_data[22]_i_1__20_n_0 ;
  wire \result_data[23]_i_1__20_n_0 ;
  wire \result_data[24]_i_1__7_n_0 ;
  wire \result_data[25]_i_1__20_n_0 ;
  wire \result_data[26]_i_1__20_n_0 ;
  wire \result_data[27]_i_1__6_n_0 ;
  wire \result_data[28]_i_1__20_n_0 ;
  wire \result_data[29]_i_1__19_n_0 ;
  wire \result_data[2]_i_1__31_n_0 ;
  wire \result_data[30]_i_1__17_n_0 ;
  wire \result_data[31]_i_1__15_n_0 ;
  wire \result_data[32]_i_1__1_n_0 ;
  wire \result_data[33]_i_1__1_n_0 ;
  wire \result_data[34]_i_1__1_n_0 ;
  wire \result_data[35]_i_1__1_n_0 ;
  wire \result_data[36]_i_1__1_n_0 ;
  wire \result_data[37]_i_1__1_n_0 ;
  wire \result_data[38]_i_1__1_n_0 ;
  wire \result_data[39]_i_1__1_n_0 ;
  wire \result_data[3]_i_1__31_n_0 ;
  wire \result_data[40]_i_1__1_n_0 ;
  wire \result_data[41]_i_1__1_n_0 ;
  wire \result_data[42]_i_1__1_n_0 ;
  wire \result_data[43]_i_1__1_n_0 ;
  wire \result_data[44]_i_1__1_n_0 ;
  wire \result_data[45]_i_1__1_n_0 ;
  wire \result_data[46]_i_1__1_n_0 ;
  wire \result_data[47]_i_1__1_n_0 ;
  wire \result_data[48]_i_1__1_n_0 ;
  wire \result_data[49]_i_1__1_n_0 ;
  wire \result_data[4]_i_1__31_n_0 ;
  wire \result_data[50]_i_1__1_n_0 ;
  wire \result_data[51]_i_1__1_n_0 ;
  wire \result_data[52]_i_1__1_n_0 ;
  wire \result_data[53]_i_1__1_n_0 ;
  wire \result_data[54]_i_1__1_n_0 ;
  wire \result_data[55]_i_1__1_n_0 ;
  wire \result_data[5]_i_1__31_n_0 ;
  wire \result_data[6]_i_1__31_n_0 ;
  wire \result_data[7]_i_1__31_n_0 ;
  wire \result_data[8]_i_1__30_n_0 ;
  wire \result_data[9]_i_1__31_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__28_n_0 ;
  wire \rv_len[7]_i_3__29_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:4]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [63:0]wreg_out_start_targettime;
  wire wreg_out_start_targettime_valid;

  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__41 
       (.I0(\check[7]_i_7__12_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__41 
       (.I0(\check[7]_i_7__12_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__41 
       (.I0(\check[7]_i_7__12_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__41 
       (.I0(\check[7]_i_7__12_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg[3]_0 ),
        .O(check_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__41 
       (.I0(\check[7]_i_7__12_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[4] ),
        .O(check_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__41 
       (.I0(\check[7]_i_7__12_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__41 
       (.I0(\check[7]_i_7__12_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .O(check_0[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__32 
       (.I0(\check[7]_i_7__12_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check_0[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_5__31 
       (.I0(rv_len_reg__0[2]),
        .I1(rv_len_reg__1[6]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_6__23 
       (.I0(rv_len_reg__0[1]),
        .I1(Q[0]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_7__12 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[4]),
        .I4(Q[1]),
        .O(\check[7]_i_7__12_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(check),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(check_0[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(check),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(check_0[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(check),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(check_0[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(check),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(check_0[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(check),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(check_0[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(check),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(check_0[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(check),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(check_0[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(check),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(check_0[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[63]_i_1__2 
       (.I0(\outreg[63]_i_3__0_n_0 ),
        .I1(\outreg[63]_i_4__0_n_0 ),
        .I2(\addr_reg[1] ),
        .O(\outreg[63]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[63]_i_2__2 
       (.I0(reset),
        .O(\outreg[63]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[63]_i_3__0 
       (.I0(\outreg[63]_i_6__1_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[63]_i_8__1_n_0 ),
        .I5(\outreg[63]_i_9__1_n_0 ),
        .O(\outreg[63]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[63]_i_4__0 
       (.I0(Q[1]),
        .I1(\check_reg[0]_0 ),
        .I2(rv_len_reg__0[2]),
        .I3(rv_len_reg__1[6]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[63]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[63]_i_6__1 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [2]),
        .O(\outreg[63]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[63]_i_8__1 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[3]),
        .O(\outreg[63]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[63]_i_9__1 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[63]_i_9__1_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_start_targettime[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(wreg_out_start_targettime[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(wreg_out_start_targettime[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[4]),
        .Q(wreg_out_start_targettime[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[5]),
        .Q(wreg_out_start_targettime[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[6]),
        .Q(wreg_out_start_targettime[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[7]),
        .Q(wreg_out_start_targettime[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[8]),
        .Q(wreg_out_start_targettime[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[9]),
        .Q(wreg_out_start_targettime[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[10]),
        .Q(wreg_out_start_targettime[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[11]),
        .Q(wreg_out_start_targettime[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_start_targettime[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[12]),
        .Q(wreg_out_start_targettime[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[13]),
        .Q(wreg_out_start_targettime[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[14]),
        .Q(wreg_out_start_targettime[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[15]),
        .Q(wreg_out_start_targettime[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[16]),
        .Q(wreg_out_start_targettime[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[17]),
        .Q(wreg_out_start_targettime[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[18]),
        .Q(wreg_out_start_targettime[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[19]),
        .Q(wreg_out_start_targettime[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[20]),
        .Q(wreg_out_start_targettime[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[21]),
        .Q(wreg_out_start_targettime[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_start_targettime[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[22]),
        .Q(wreg_out_start_targettime[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[23]),
        .Q(wreg_out_start_targettime[31]));
  FDCE \outreg_reg[32] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[24]),
        .Q(wreg_out_start_targettime[32]));
  FDCE \outreg_reg[33] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[25]),
        .Q(wreg_out_start_targettime[33]));
  FDCE \outreg_reg[34] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[26]),
        .Q(wreg_out_start_targettime[34]));
  FDCE \outreg_reg[35] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[27]),
        .Q(wreg_out_start_targettime[35]));
  FDCE \outreg_reg[36] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[28]),
        .Q(wreg_out_start_targettime[36]));
  FDCE \outreg_reg[37] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[29]),
        .Q(wreg_out_start_targettime[37]));
  FDCE \outreg_reg[38] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[30]),
        .Q(wreg_out_start_targettime[38]));
  FDCE \outreg_reg[39] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[31]),
        .Q(wreg_out_start_targettime[39]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_start_targettime[3]));
  FDCE \outreg_reg[40] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[32]),
        .Q(wreg_out_start_targettime[40]));
  FDCE \outreg_reg[41] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[33]),
        .Q(wreg_out_start_targettime[41]));
  FDCE \outreg_reg[42] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[34]),
        .Q(wreg_out_start_targettime[42]));
  FDCE \outreg_reg[43] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[35]),
        .Q(wreg_out_start_targettime[43]));
  FDCE \outreg_reg[44] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[36]),
        .Q(wreg_out_start_targettime[44]));
  FDCE \outreg_reg[45] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[37]),
        .Q(wreg_out_start_targettime[45]));
  FDCE \outreg_reg[46] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[38]),
        .Q(wreg_out_start_targettime[46]));
  FDCE \outreg_reg[47] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[39]),
        .Q(wreg_out_start_targettime[47]));
  FDCE \outreg_reg[48] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[40]),
        .Q(wreg_out_start_targettime[48]));
  FDCE \outreg_reg[49] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[41]),
        .Q(wreg_out_start_targettime[49]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_start_targettime[4]));
  FDCE \outreg_reg[50] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[42]),
        .Q(wreg_out_start_targettime[50]));
  FDCE \outreg_reg[51] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[43]),
        .Q(wreg_out_start_targettime[51]));
  FDCE \outreg_reg[52] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[44]),
        .Q(wreg_out_start_targettime[52]));
  FDCE \outreg_reg[53] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[45]),
        .Q(wreg_out_start_targettime[53]));
  FDCE \outreg_reg[54] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[46]),
        .Q(wreg_out_start_targettime[54]));
  FDCE \outreg_reg[55] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[47]),
        .Q(wreg_out_start_targettime[55]));
  FDCE \outreg_reg[56] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[48]),
        .Q(wreg_out_start_targettime[56]));
  FDCE \outreg_reg[57] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[49]),
        .Q(wreg_out_start_targettime[57]));
  FDCE \outreg_reg[58] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[50]),
        .Q(wreg_out_start_targettime[58]));
  FDCE \outreg_reg[59] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[51]),
        .Q(wreg_out_start_targettime[59]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_start_targettime[5]));
  FDCE \outreg_reg[60] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[52]),
        .Q(wreg_out_start_targettime[60]));
  FDCE \outreg_reg[61] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[53]),
        .Q(wreg_out_start_targettime[61]));
  FDCE \outreg_reg[62] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[54]),
        .Q(wreg_out_start_targettime[62]));
  FDCE \outreg_reg[63] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[55]),
        .Q(wreg_out_start_targettime[63]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_start_targettime[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_start_targettime[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(wreg_out_start_targettime[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[63]_i_1__2_n_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(wreg_out_start_targettime[9]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__31 
       (.I0(p_0_in__0[0]),
        .I1(check),
        .O(\result_data[0]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__31 
       (.I0(p_0_in__0[10]),
        .I1(check),
        .O(\result_data[10]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__29 
       (.I0(p_0_in__0[11]),
        .I1(check),
        .O(\result_data[11]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__31 
       (.I0(p_0_in__0[12]),
        .I1(check),
        .O(\result_data[12]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__30 
       (.I0(p_0_in__0[13]),
        .I1(check),
        .O(\result_data[13]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__23 
       (.I0(p_0_in__0[14]),
        .I1(check),
        .O(\result_data[14]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__31 
       (.I0(p_0_in__0[15]),
        .I1(check),
        .O(\result_data[15]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__20 
       (.I0(p_0_in__0[16]),
        .I1(check),
        .O(\result_data[16]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__20 
       (.I0(p_0_in__0[17]),
        .I1(check),
        .O(\result_data[17]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__20 
       (.I0(p_0_in__0[18]),
        .I1(check),
        .O(\result_data[18]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__20 
       (.I0(p_0_in__0[19]),
        .I1(check),
        .O(\result_data[19]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__31 
       (.I0(p_0_in__0[1]),
        .I1(check),
        .O(\result_data[1]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__20 
       (.I0(p_0_in__0[20]),
        .I1(check),
        .O(\result_data[20]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__20 
       (.I0(p_0_in__0[21]),
        .I1(check),
        .O(\result_data[21]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__20 
       (.I0(p_0_in__0[22]),
        .I1(check),
        .O(\result_data[22]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__20 
       (.I0(p_0_in__0[23]),
        .I1(check),
        .O(\result_data[23]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__7 
       (.I0(p_0_in__0[24]),
        .I1(check),
        .O(\result_data[24]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__20 
       (.I0(p_0_in__0[25]),
        .I1(check),
        .O(\result_data[25]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__20 
       (.I0(p_0_in__0[26]),
        .I1(check),
        .O(\result_data[26]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__6 
       (.I0(p_0_in__0[27]),
        .I1(check),
        .O(\result_data[27]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__20 
       (.I0(p_0_in__0[28]),
        .I1(check),
        .O(\result_data[28]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__19 
       (.I0(p_0_in__0[29]),
        .I1(check),
        .O(\result_data[29]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__31 
       (.I0(p_0_in__0[2]),
        .I1(check),
        .O(\result_data[2]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__17 
       (.I0(p_0_in__0[30]),
        .I1(check),
        .O(\result_data[30]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_1__15 
       (.I0(p_0_in__0[31]),
        .I1(check),
        .O(\result_data[31]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[32]_i_1__1 
       (.I0(p_0_in__0[32]),
        .I1(check),
        .O(\result_data[32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[33]_i_1__1 
       (.I0(p_0_in__0[33]),
        .I1(check),
        .O(\result_data[33]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[34]_i_1__1 
       (.I0(p_0_in__0[34]),
        .I1(check),
        .O(\result_data[34]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[35]_i_1__1 
       (.I0(p_0_in__0[35]),
        .I1(check),
        .O(\result_data[35]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[36]_i_1__1 
       (.I0(p_0_in__0[36]),
        .I1(check),
        .O(\result_data[36]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[37]_i_1__1 
       (.I0(p_0_in__0[37]),
        .I1(check),
        .O(\result_data[37]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[38]_i_1__1 
       (.I0(p_0_in__0[38]),
        .I1(check),
        .O(\result_data[38]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[39]_i_1__1 
       (.I0(p_0_in__0[39]),
        .I1(check),
        .O(\result_data[39]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__31 
       (.I0(p_0_in__0[3]),
        .I1(check),
        .O(\result_data[3]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[40]_i_1__1 
       (.I0(p_0_in__0[40]),
        .I1(check),
        .O(\result_data[40]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[41]_i_1__1 
       (.I0(p_0_in__0[41]),
        .I1(check),
        .O(\result_data[41]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[42]_i_1__1 
       (.I0(p_0_in__0[42]),
        .I1(check),
        .O(\result_data[42]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[43]_i_1__1 
       (.I0(p_0_in__0[43]),
        .I1(check),
        .O(\result_data[43]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[44]_i_1__1 
       (.I0(p_0_in__0[44]),
        .I1(check),
        .O(\result_data[44]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[45]_i_1__1 
       (.I0(p_0_in__0[45]),
        .I1(check),
        .O(\result_data[45]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[46]_i_1__1 
       (.I0(p_0_in__0[46]),
        .I1(check),
        .O(\result_data[46]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[47]_i_1__1 
       (.I0(p_0_in__0[47]),
        .I1(check),
        .O(\result_data[47]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[48]_i_1__1 
       (.I0(p_0_in__0[48]),
        .I1(check),
        .O(\result_data[48]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[49]_i_1__1 
       (.I0(p_0_in__0[49]),
        .I1(check),
        .O(\result_data[49]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__31 
       (.I0(p_0_in__0[4]),
        .I1(check),
        .O(\result_data[4]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[50]_i_1__1 
       (.I0(p_0_in__0[50]),
        .I1(check),
        .O(\result_data[50]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[51]_i_1__1 
       (.I0(p_0_in__0[51]),
        .I1(check),
        .O(\result_data[51]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[52]_i_1__1 
       (.I0(p_0_in__0[52]),
        .I1(check),
        .O(\result_data[52]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[53]_i_1__1 
       (.I0(p_0_in__0[53]),
        .I1(check),
        .O(\result_data[53]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[54]_i_1__1 
       (.I0(p_0_in__0[54]),
        .I1(check),
        .O(\result_data[54]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[55]_i_1__1 
       (.I0(p_0_in__0[55]),
        .I1(check),
        .O(\result_data[55]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__31 
       (.I0(p_0_in__0[5]),
        .I1(check),
        .O(\result_data[5]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__31 
       (.I0(p_0_in__0[6]),
        .I1(check),
        .O(\result_data[6]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__31 
       (.I0(p_0_in__0[7]),
        .I1(check),
        .O(\result_data[7]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__30 
       (.I0(p_0_in__0[8]),
        .I1(check),
        .O(\result_data[8]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__31 
       (.I0(p_0_in__0[9]),
        .I1(check),
        .O(\result_data[9]_i_1__31_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[0]_i_1__31_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[10]_i_1__31_n_0 ),
        .Q(p_0_in__0[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[11]_i_1__29_n_0 ),
        .Q(p_0_in__0[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[12]_i_1__31_n_0 ),
        .Q(p_0_in__0[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[13]_i_1__30_n_0 ),
        .Q(p_0_in__0[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[14]_i_1__23_n_0 ),
        .Q(p_0_in__0[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[15]_i_1__31_n_0 ),
        .Q(p_0_in__0[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[16]_i_1__20_n_0 ),
        .Q(p_0_in__0[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[17]_i_1__20_n_0 ),
        .Q(p_0_in__0[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[18]_i_1__20_n_0 ),
        .Q(p_0_in__0[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[19]_i_1__20_n_0 ),
        .Q(p_0_in__0[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[1]_i_1__31_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[20]_i_1__20_n_0 ),
        .Q(p_0_in__0[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[21]_i_1__20_n_0 ),
        .Q(p_0_in__0[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[22]_i_1__20_n_0 ),
        .Q(p_0_in__0[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[23]_i_1__20_n_0 ),
        .Q(p_0_in__0[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[24]_i_1__7_n_0 ),
        .Q(p_0_in__0[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[25]_i_1__20_n_0 ),
        .Q(p_0_in__0[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[26]_i_1__20_n_0 ),
        .Q(p_0_in__0[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[27]_i_1__6_n_0 ),
        .Q(p_0_in__0[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[28]_i_1__20_n_0 ),
        .Q(p_0_in__0[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[29]_i_1__19_n_0 ),
        .Q(p_0_in__0[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[2]_i_1__31_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[30]_i_1__17_n_0 ),
        .Q(p_0_in__0[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[31]_i_1__15_n_0 ),
        .Q(p_0_in__0[23]));
  FDCE \result_data_reg[32] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[32]_i_1__1_n_0 ),
        .Q(p_0_in__0[24]));
  FDCE \result_data_reg[33] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[33]_i_1__1_n_0 ),
        .Q(p_0_in__0[25]));
  FDCE \result_data_reg[34] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[34]_i_1__1_n_0 ),
        .Q(p_0_in__0[26]));
  FDCE \result_data_reg[35] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[35]_i_1__1_n_0 ),
        .Q(p_0_in__0[27]));
  FDCE \result_data_reg[36] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[36]_i_1__1_n_0 ),
        .Q(p_0_in__0[28]));
  FDCE \result_data_reg[37] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[37]_i_1__1_n_0 ),
        .Q(p_0_in__0[29]));
  FDCE \result_data_reg[38] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[38]_i_1__1_n_0 ),
        .Q(p_0_in__0[30]));
  FDCE \result_data_reg[39] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[39]_i_1__1_n_0 ),
        .Q(p_0_in__0[31]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[3]_i_1__31_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[40] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[40]_i_1__1_n_0 ),
        .Q(p_0_in__0[32]));
  FDCE \result_data_reg[41] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[41]_i_1__1_n_0 ),
        .Q(p_0_in__0[33]));
  FDCE \result_data_reg[42] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[42]_i_1__1_n_0 ),
        .Q(p_0_in__0[34]));
  FDCE \result_data_reg[43] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[43]_i_1__1_n_0 ),
        .Q(p_0_in__0[35]));
  FDCE \result_data_reg[44] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[44]_i_1__1_n_0 ),
        .Q(p_0_in__0[36]));
  FDCE \result_data_reg[45] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[45]_i_1__1_n_0 ),
        .Q(p_0_in__0[37]));
  FDCE \result_data_reg[46] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[46]_i_1__1_n_0 ),
        .Q(p_0_in__0[38]));
  FDCE \result_data_reg[47] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[47]_i_1__1_n_0 ),
        .Q(p_0_in__0[39]));
  FDCE \result_data_reg[48] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[48]_i_1__1_n_0 ),
        .Q(p_0_in__0[40]));
  FDCE \result_data_reg[49] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[49]_i_1__1_n_0 ),
        .Q(p_0_in__0[41]));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[4]_i_1__31_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[50] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[50]_i_1__1_n_0 ),
        .Q(p_0_in__0[42]));
  FDCE \result_data_reg[51] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[51]_i_1__1_n_0 ),
        .Q(p_0_in__0[43]));
  FDCE \result_data_reg[52] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[52]_i_1__1_n_0 ),
        .Q(p_0_in__0[44]));
  FDCE \result_data_reg[53] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[53]_i_1__1_n_0 ),
        .Q(p_0_in__0[45]));
  FDCE \result_data_reg[54] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[54]_i_1__1_n_0 ),
        .Q(p_0_in__0[46]));
  FDCE \result_data_reg[55] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[55]_i_1__1_n_0 ),
        .Q(p_0_in__0[47]));
  FDCE \result_data_reg[56] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__0[48]));
  FDCE \result_data_reg[57] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__0[49]));
  FDCE \result_data_reg[58] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__0[50]));
  FDCE \result_data_reg[59] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__0[51]));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[5]_i_1__31_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[60] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__0[52]));
  FDCE \result_data_reg[61] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__0[53]));
  FDCE \result_data_reg[62] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__0[54]));
  FDCE \result_data_reg[63] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__0[55]));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[6]_i_1__31_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[7]_i_1__31_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[8]_i_1__30_n_0 ),
        .Q(p_0_in__0[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\result_data[9]_i_1__31_n_0 ),
        .Q(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__30 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q[0]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__30 
       (.I0(\addr_reg[1] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__30 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q[0]),
        .I3(rv_len_reg__0[2]),
        .I4(Q[1]),
        .O(p_0_in_0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__30 
       (.I0(rv_len_reg__1[4]),
        .I1(Q[1]),
        .I2(rv_len_reg__0[1]),
        .I3(Q[0]),
        .I4(rv_len_reg__0[2]),
        .I5(\addr_reg[1] ),
        .O(p_0_in_0[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__30 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[5]_i_2__28_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in_0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__28 
       (.I0(Q[1]),
        .I1(rv_len_reg__0[1]),
        .I2(Q[0]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__31 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__29_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__28 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__29_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in_0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__29 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(Q[0]),
        .I3(rv_len_reg__0[1]),
        .I4(Q[1]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__29_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in_0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in_0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in_0[3]),
        .Q(Q[1]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in_0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in_0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in_0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(p_0_in_0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[63]_i_3__0_n_0 ),
        .I1(\outreg[63]_i_4__0_n_0 ),
        .I2(\addr_reg[1] ),
        .I3(wreg_out_start_targettime_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[63]_i_2__2_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_out_start_targettime_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized14
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_out_start_subtime,
    wreg_out_start_subtime_valid,
    wr_up_reg,
    reset,
    \rv_len_reg[2]_0 ,
    \getdata_reg[2]_rep ,
    D,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[0]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[0]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [1:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [31:0]wreg_out_start_subtime;
  output wreg_out_start_subtime_valid;
  input wr_up_reg;
  input reset;
  input \rv_len_reg[2]_0 ;
  input [2:0]\getdata_reg[2]_rep ;
  input [4:0]D;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[0]_rep ;
  input [7:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[0]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [4:0]D;
  wire [1:0]Q;
  wire [7:0]check;
  wire \check[7]_i_6__24_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[0]_rep ;
  wire [0:0]\getdata_reg[0]_rep_0 ;
  wire [2:0]\getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [7:0]\getdata_reg[7]_rep ;
  wire \outreg[31]_i_1__22_n_0 ;
  wire \outreg[31]_i_2__22_n_0 ;
  wire \outreg[31]_i_3__17_n_0 ;
  wire \outreg[31]_i_4__17_n_0 ;
  wire \outreg[31]_i_6__17_n_0 ;
  wire \outreg[31]_i_8__17_n_0 ;
  wire \outreg[31]_i_9__17_n_0 ;
  wire [7:1]p_0_in__0__0;
  wire [23:0]p_0_in__1;
  wire reset;
  wire \result_data[0]_i_1__30_n_0 ;
  wire \result_data[10]_i_1__30_n_0 ;
  wire \result_data[11]_i_1__28_n_0 ;
  wire \result_data[12]_i_1__30_n_0 ;
  wire \result_data[13]_i_1__29_n_0 ;
  wire \result_data[14]_i_1__22_n_0 ;
  wire \result_data[15]_i_1__30_n_0 ;
  wire \result_data[16]_i_1__19_n_0 ;
  wire \result_data[17]_i_1__19_n_0 ;
  wire \result_data[18]_i_1__19_n_0 ;
  wire \result_data[19]_i_1__19_n_0 ;
  wire \result_data[1]_i_1__30_n_0 ;
  wire \result_data[20]_i_1__19_n_0 ;
  wire \result_data[21]_i_1__19_n_0 ;
  wire \result_data[22]_i_1__19_n_0 ;
  wire \result_data[23]_i_1__19_n_0 ;
  wire \result_data[2]_i_1__30_n_0 ;
  wire \result_data[3]_i_1__30_n_0 ;
  wire \result_data[4]_i_1__30_n_0 ;
  wire \result_data[5]_i_1__30_n_0 ;
  wire \result_data[6]_i_1__30_n_0 ;
  wire \result_data[7]_i_1__30_n_0 ;
  wire \result_data[8]_i_1__29_n_0 ;
  wire \result_data[9]_i_1__30_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__29_n_0 ;
  wire \rv_len[7]_i_3__30_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire \rv_len_reg[2]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire wr_up_reg;
  wire [31:0]wreg_out_start_subtime;
  wire wreg_out_start_subtime_valid;

  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__42 
       (.I0(\check[7]_i_6__24_n_0 ),
        .I1(\getdata_reg[2]_rep [0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__42 
       (.I0(\check[7]_i_6__24_n_0 ),
        .I1(\getdata_reg[2]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__42 
       (.I0(\check[7]_i_6__24_n_0 ),
        .I1(\getdata_reg[2]_rep [2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__42 
       (.I0(\check[7]_i_6__24_n_0 ),
        .I1(D[0]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__42 
       (.I0(\check[7]_i_6__24_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__42 
       (.I0(\check[7]_i_6__24_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__42 
       (.I0(\check[7]_i_6__24_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__33 
       (.I0(\check[7]_i_6__24_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_4__30 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_5__32 
       (.I0(Q[0]),
        .I1(rv_len_reg__0),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__24 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(Q[1]),
        .O(\check[7]_i_6__24_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__22 
       (.I0(\outreg[31]_i_3__17_n_0 ),
        .I1(\outreg[31]_i_4__17_n_0 ),
        .I2(wr_up_reg),
        .O(\outreg[31]_i_1__22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__22 
       (.I0(reset),
        .O(\outreg[31]_i_2__22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__17 
       (.I0(\outreg[31]_i_6__17_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[4]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__17_n_0 ),
        .I5(\outreg[31]_i_9__17_n_0 ),
        .O(\outreg[31]_i_3__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__17 
       (.I0(Q[1]),
        .I1(\check_reg[0]_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__17 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[2]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[3]),
        .O(\outreg[31]_i_6__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__17 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[2]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[1]),
        .O(\outreg[31]_i_8__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__17 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[2]_rep [1]),
        .O(\outreg[31]_i_9__17_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_start_subtime[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[2]),
        .Q(wreg_out_start_subtime[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[3]),
        .Q(wreg_out_start_subtime[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[4]),
        .Q(wreg_out_start_subtime[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[5]),
        .Q(wreg_out_start_subtime[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[6]),
        .Q(wreg_out_start_subtime[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[7]),
        .Q(wreg_out_start_subtime[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[8]),
        .Q(wreg_out_start_subtime[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[9]),
        .Q(wreg_out_start_subtime[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[10]),
        .Q(wreg_out_start_subtime[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[11]),
        .Q(wreg_out_start_subtime[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_start_subtime[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[12]),
        .Q(wreg_out_start_subtime[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[13]),
        .Q(wreg_out_start_subtime[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[14]),
        .Q(wreg_out_start_subtime[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[15]),
        .Q(wreg_out_start_subtime[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[16]),
        .Q(wreg_out_start_subtime[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[17]),
        .Q(wreg_out_start_subtime[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[18]),
        .Q(wreg_out_start_subtime[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[19]),
        .Q(wreg_out_start_subtime[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[20]),
        .Q(wreg_out_start_subtime[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[21]),
        .Q(wreg_out_start_subtime[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_start_subtime[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[22]),
        .Q(wreg_out_start_subtime[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[23]),
        .Q(wreg_out_start_subtime[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_start_subtime[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_start_subtime[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_start_subtime[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_start_subtime[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_start_subtime[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[0]),
        .Q(wreg_out_start_subtime[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__22_n_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__1[1]),
        .Q(wreg_out_start_subtime[9]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__30 
       (.I0(p_0_in__1[0]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[0]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__30 
       (.I0(p_0_in__1[10]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[10]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__28 
       (.I0(p_0_in__1[11]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[11]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__30 
       (.I0(p_0_in__1[12]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[12]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__29 
       (.I0(p_0_in__1[13]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[13]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__22 
       (.I0(p_0_in__1[14]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[14]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__30 
       (.I0(p_0_in__1[15]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[15]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__19 
       (.I0(p_0_in__1[16]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[16]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__19 
       (.I0(p_0_in__1[17]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[17]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__19 
       (.I0(p_0_in__1[18]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[18]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__19 
       (.I0(p_0_in__1[19]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[19]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__30 
       (.I0(p_0_in__1[1]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[1]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__19 
       (.I0(p_0_in__1[20]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[20]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__19 
       (.I0(p_0_in__1[21]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[21]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__19 
       (.I0(p_0_in__1[22]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[22]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__19 
       (.I0(p_0_in__1[23]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[23]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__30 
       (.I0(p_0_in__1[2]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[2]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__30 
       (.I0(p_0_in__1[3]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[3]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__30 
       (.I0(p_0_in__1[4]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[4]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__30 
       (.I0(p_0_in__1[5]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[5]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__30 
       (.I0(p_0_in__1[6]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[6]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__30 
       (.I0(p_0_in__1[7]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[7]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__29 
       (.I0(p_0_in__1[8]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[8]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__30 
       (.I0(p_0_in__1[9]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[9]_i_1__30_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[0]_i_1__30_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[10]_i_1__30_n_0 ),
        .Q(p_0_in__1[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[11]_i_1__28_n_0 ),
        .Q(p_0_in__1[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[12]_i_1__30_n_0 ),
        .Q(p_0_in__1[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[13]_i_1__29_n_0 ),
        .Q(p_0_in__1[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[14]_i_1__22_n_0 ),
        .Q(p_0_in__1[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[15]_i_1__30_n_0 ),
        .Q(p_0_in__1[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[16]_i_1__19_n_0 ),
        .Q(p_0_in__1[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[17]_i_1__19_n_0 ),
        .Q(p_0_in__1[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[18]_i_1__19_n_0 ),
        .Q(p_0_in__1[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[19]_i_1__19_n_0 ),
        .Q(p_0_in__1[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[1]_i_1__30_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[20]_i_1__19_n_0 ),
        .Q(p_0_in__1[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[21]_i_1__19_n_0 ),
        .Q(p_0_in__1[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[22]_i_1__19_n_0 ),
        .Q(p_0_in__1[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[23]_i_1__19_n_0 ),
        .Q(p_0_in__1[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__1[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__1[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__1[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__1[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__1[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__1[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[2]_i_1__30_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\getdata_reg[7]_rep [6]),
        .Q(p_0_in__1[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\getdata_reg[7]_rep [7]),
        .Q(p_0_in__1[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[3]_i_1__30_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[4]_i_1__30_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[5]_i_1__30_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[6]_i_1__30_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[7]_i_1__30_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[8]_i_1__29_n_0 ),
        .Q(p_0_in__1[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\result_data[9]_i_1__30_n_0 ),
        .Q(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__29 
       (.I0(wr_up_reg),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__29 
       (.I0(wr_up_reg),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__29 
       (.I0(wr_up_reg),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__0__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__29 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(Q[0]),
        .I3(rv_len_reg__0),
        .I4(Q[1]),
        .I5(wr_up_reg),
        .O(p_0_in__0__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__29 
       (.I0(wr_up_reg),
        .I1(\rv_len[5]_i_2__29_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__0__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__29 
       (.I0(rv_len_reg__1[3]),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__30 
       (.I0(wr_up_reg),
        .I1(\rv_len[7]_i_3__30_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__27 
       (.I0(wr_up_reg),
        .I1(\rv_len[7]_i_3__30_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__0__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__30 
       (.I0(rv_len_reg__1[4]),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__30_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__0__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__0__0[2]),
        .Q(Q[1]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__0__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__0__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__0__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__0__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(p_0_in__0__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__17_n_0 ),
        .I1(\outreg[31]_i_4__17_n_0 ),
        .I2(wr_up_reg),
        .I3(wreg_out_start_subtime_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__22_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_out_start_subtime_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized15
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_out_start_subnum,
    wreg_out_start_subnum_valid,
    D,
    reset,
    \addr_reg[2] ,
    \addr_reg[1] ,
    \addr_reg[3] ,
    \getdata_reg[2]_rep ,
    \getdata_reg[3]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[0]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[0]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_out_start_subnum;
  output wreg_out_start_subnum_valid;
  input [4:0]D;
  input reset;
  input \addr_reg[2] ;
  input \addr_reg[1] ;
  input \addr_reg[3] ;
  input [2:0]\getdata_reg[2]_rep ;
  input \getdata_reg[3]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[0]_rep ;
  input [5:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[0]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[1] ;
  wire \addr_reg[2] ;
  wire \addr_reg[3] ;
  wire [7:0]check;
  wire \check[7]_i_4__31_n_0 ;
  wire \check[7]_i_5__28_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[0]_rep ;
  wire [0:0]\getdata_reg[0]_rep_0 ;
  wire [2:0]\getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [5:0]\getdata_reg[7]_rep ;
  wire \outreg[31]_i_10__5_n_0 ;
  wire \outreg[31]_i_1__5_n_0 ;
  wire \outreg[31]_i_2__21_n_0 ;
  wire \outreg[31]_i_4__18_n_0 ;
  wire \outreg[31]_i_5__20_n_0 ;
  wire \outreg[31]_i_6__18_n_0 ;
  wire \outreg[31]_i_8__18_n_0 ;
  wire \outreg[31]_i_9__18_n_0 ;
  wire [7:1]p_0_in__1__0;
  wire [23:0]p_0_in__2;
  wire reset;
  wire \result_data[0]_i_1__32_n_0 ;
  wire \result_data[10]_i_1__32_n_0 ;
  wire \result_data[11]_i_1__30_n_0 ;
  wire \result_data[12]_i_1__32_n_0 ;
  wire \result_data[13]_i_1__31_n_0 ;
  wire \result_data[14]_i_1__24_n_0 ;
  wire \result_data[15]_i_1__32_n_0 ;
  wire \result_data[16]_i_1__21_n_0 ;
  wire \result_data[17]_i_1__21_n_0 ;
  wire \result_data[18]_i_1__21_n_0 ;
  wire \result_data[19]_i_1__21_n_0 ;
  wire \result_data[1]_i_1__32_n_0 ;
  wire \result_data[20]_i_1__21_n_0 ;
  wire \result_data[21]_i_1__21_n_0 ;
  wire \result_data[22]_i_1__21_n_0 ;
  wire \result_data[23]_i_1__21_n_0 ;
  wire \result_data[27]_i_1__24_n_0 ;
  wire \result_data[29]_i_1__24_n_0 ;
  wire \result_data[2]_i_1__32_n_0 ;
  wire \result_data[3]_i_1__32_n_0 ;
  wire \result_data[4]_i_1__32_n_0 ;
  wire \result_data[5]_i_1__32_n_0 ;
  wire \result_data[6]_i_1__32_n_0 ;
  wire \result_data[7]_i_1__32_n_0 ;
  wire \result_data[8]_i_1__31_n_0 ;
  wire \result_data[9]_i_1__32_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__30_n_0 ;
  wire \rv_len[7]_i_3__31_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_out_start_subnum;
  wire wreg_out_start_subnum_valid;

  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[0]_i_1__38 
       (.I0(\outreg[31]_i_5__20_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(\getdata_reg[2]_rep [0]),
        .I4(\check_reg_n_0_[0] ),
        .O(check[0]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[1]_i_1__38 
       (.I0(\outreg[31]_i_5__20_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(\getdata_reg[2]_rep [1]),
        .I4(\check_reg_n_0_[1] ),
        .O(check[1]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[2]_i_1__38 
       (.I0(\outreg[31]_i_5__20_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(\getdata_reg[2]_rep [2]),
        .I4(\check_reg_n_0_[2] ),
        .O(check[2]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[3]_i_1__38 
       (.I0(\outreg[31]_i_5__20_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(\getdata_reg[3]_rep ),
        .I4(\check_reg[3]_0 ),
        .O(check[3]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[4]_i_1__38 
       (.I0(\outreg[31]_i_5__20_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[1]),
        .I4(\check_reg_n_0_[4] ),
        .O(check[4]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[5]_i_1__38 
       (.I0(\outreg[31]_i_5__20_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[2]),
        .I4(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[6]_i_1__38 
       (.I0(\outreg[31]_i_5__20_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[3]),
        .I4(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h44404444)) 
    \check[7]_i_1__41 
       (.I0(\addr_reg[1] ),
        .I1(\addr_reg[3] ),
        .I2(\check[7]_i_4__31_n_0 ),
        .I3(\check[7]_i_5__28_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[7]_i_2__29 
       (.I0(\outreg[31]_i_5__20_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[4]),
        .I4(\check_reg_n_0_[7] ),
        .O(check[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_4__31 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_4__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_5__28 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_5__28_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \outreg[31]_i_10__5 
       (.I0(rv_len_reg__0[1]),
        .I1(Q),
        .O(\outreg[31]_i_10__5_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \outreg[31]_i_1__5 
       (.I0(\addr_reg[2] ),
        .I1(\outreg[31]_i_4__18_n_0 ),
        .I2(rv_len_reg__0[2]),
        .I3(\outreg[31]_i_5__20_n_0 ),
        .O(\outreg[31]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__21 
       (.I0(reset),
        .O(\outreg[31]_i_2__21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_4__18 
       (.I0(\outreg[31]_i_6__18_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[4]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__18_n_0 ),
        .I5(\outreg[31]_i_9__18_n_0 ),
        .O(\outreg[31]_i_4__18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outreg[31]_i_5__20 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[3]),
        .I4(rv_len_reg__1[6]),
        .I5(\outreg[31]_i_10__5_n_0 ),
        .O(\outreg[31]_i_5__20_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__18 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[2]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[3]),
        .O(\outreg[31]_i_6__18_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__18 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[2]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[1]),
        .O(\outreg[31]_i_8__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__18 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[2]_rep [1]),
        .O(\outreg[31]_i_9__18_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_start_subnum[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[2]),
        .Q(wreg_out_start_subnum[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[3]),
        .Q(wreg_out_start_subnum[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[4]),
        .Q(wreg_out_start_subnum[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[5]),
        .Q(wreg_out_start_subnum[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[6]),
        .Q(wreg_out_start_subnum[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[7]),
        .Q(wreg_out_start_subnum[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[8]),
        .Q(wreg_out_start_subnum[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[9]),
        .Q(wreg_out_start_subnum[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[10]),
        .Q(wreg_out_start_subnum[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[11]),
        .Q(wreg_out_start_subnum[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_start_subnum[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[12]),
        .Q(wreg_out_start_subnum[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[13]),
        .Q(wreg_out_start_subnum[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[14]),
        .Q(wreg_out_start_subnum[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[15]),
        .Q(wreg_out_start_subnum[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[16]),
        .Q(wreg_out_start_subnum[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[17]),
        .Q(wreg_out_start_subnum[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[18]),
        .Q(wreg_out_start_subnum[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[19]),
        .Q(wreg_out_start_subnum[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[20]),
        .Q(wreg_out_start_subnum[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[21]),
        .Q(wreg_out_start_subnum[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_start_subnum[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[22]),
        .Q(wreg_out_start_subnum[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[23]),
        .Q(wreg_out_start_subnum[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_start_subnum[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_start_subnum[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_start_subnum[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_start_subnum[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_start_subnum[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[0]),
        .Q(wreg_out_start_subnum[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__5_n_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__2[1]),
        .Q(wreg_out_start_subnum[9]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__32 
       (.I0(p_0_in__2[0]),
        .I1(E),
        .O(\result_data[0]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__32 
       (.I0(p_0_in__2[10]),
        .I1(E),
        .O(\result_data[10]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__30 
       (.I0(p_0_in__2[11]),
        .I1(E),
        .O(\result_data[11]_i_1__30_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__32 
       (.I0(p_0_in__2[12]),
        .I1(E),
        .O(\result_data[12]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__31 
       (.I0(p_0_in__2[13]),
        .I1(E),
        .O(\result_data[13]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__24 
       (.I0(p_0_in__2[14]),
        .I1(E),
        .O(\result_data[14]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__32 
       (.I0(p_0_in__2[15]),
        .I1(E),
        .O(\result_data[15]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__21 
       (.I0(p_0_in__2[16]),
        .I1(E),
        .O(\result_data[16]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__21 
       (.I0(p_0_in__2[17]),
        .I1(E),
        .O(\result_data[17]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__21 
       (.I0(p_0_in__2[18]),
        .I1(E),
        .O(\result_data[18]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__21 
       (.I0(p_0_in__2[19]),
        .I1(E),
        .O(\result_data[19]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__32 
       (.I0(p_0_in__2[1]),
        .I1(E),
        .O(\result_data[1]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__21 
       (.I0(p_0_in__2[20]),
        .I1(E),
        .O(\result_data[20]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__21 
       (.I0(p_0_in__2[21]),
        .I1(E),
        .O(\result_data[21]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__21 
       (.I0(p_0_in__2[22]),
        .I1(E),
        .O(\result_data[22]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__21 
       (.I0(p_0_in__2[23]),
        .I1(E),
        .O(\result_data[23]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__24 
       (.I0(E),
        .I1(D[0]),
        .O(\result_data[27]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__24 
       (.I0(E),
        .I1(D[2]),
        .O(\result_data[29]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__32 
       (.I0(p_0_in__2[2]),
        .I1(E),
        .O(\result_data[2]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__32 
       (.I0(p_0_in__2[3]),
        .I1(E),
        .O(\result_data[3]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__32 
       (.I0(p_0_in__2[4]),
        .I1(E),
        .O(\result_data[4]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__32 
       (.I0(p_0_in__2[5]),
        .I1(E),
        .O(\result_data[5]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__32 
       (.I0(p_0_in__2[6]),
        .I1(E),
        .O(\result_data[6]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__32 
       (.I0(p_0_in__2[7]),
        .I1(E),
        .O(\result_data[7]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__31 
       (.I0(p_0_in__2[8]),
        .I1(E),
        .O(\result_data[8]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__32 
       (.I0(p_0_in__2[9]),
        .I1(E),
        .O(\result_data[9]_i_1__32_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[0]_i_1__32_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[10]_i_1__32_n_0 ),
        .Q(p_0_in__2[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[11]_i_1__30_n_0 ),
        .Q(p_0_in__2[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[12]_i_1__32_n_0 ),
        .Q(p_0_in__2[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[13]_i_1__31_n_0 ),
        .Q(p_0_in__2[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[14]_i_1__24_n_0 ),
        .Q(p_0_in__2[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[15]_i_1__32_n_0 ),
        .Q(p_0_in__2[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[16]_i_1__21_n_0 ),
        .Q(p_0_in__2[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[17]_i_1__21_n_0 ),
        .Q(p_0_in__2[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[18]_i_1__21_n_0 ),
        .Q(p_0_in__2[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[19]_i_1__21_n_0 ),
        .Q(p_0_in__2[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[1]_i_1__32_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[20]_i_1__21_n_0 ),
        .Q(p_0_in__2[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[21]_i_1__21_n_0 ),
        .Q(p_0_in__2[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[22]_i_1__21_n_0 ),
        .Q(p_0_in__2[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[23]_i_1__21_n_0 ),
        .Q(p_0_in__2[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__2[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__2[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__2[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[27]_i_1__24_n_0 ),
        .Q(p_0_in__2[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__2[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[29]_i_1__24_n_0 ),
        .Q(p_0_in__2[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[2]_i_1__32_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__2[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__2[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[3]_i_1__32_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[4]_i_1__32_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[5]_i_1__32_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[6]_i_1__32_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[7]_i_1__32_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[8]_i_1__31_n_0 ),
        .Q(p_0_in__2[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\result_data[9]_i_1__32_n_0 ),
        .Q(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__31 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .O(p_0_in__1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__31 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__31 
       (.I0(\addr_reg[2] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__1__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__31 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__1__0[4]));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \rv_len[5]_i_1__31 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__0[2]),
        .I3(\rv_len[5]_i_2__30_n_0 ),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(p_0_in__1__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rv_len[5]_i_2__30 
       (.I0(rv_len_reg__0[1]),
        .I1(Q),
        .O(\rv_len[5]_i_2__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__32 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[7]_i_3__31_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__1__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__29 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[7]_i_3__31_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__1__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__31 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__31_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__1__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__1__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__1__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__1__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__1__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__1__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(p_0_in__1__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT5 #(
    .INIT(32'hFF000400)) 
    valid_i_1
       (.I0(\outreg[31]_i_4__18_n_0 ),
        .I1(rv_len_reg__0[2]),
        .I2(\outreg[31]_i_5__20_n_0 ),
        .I3(\addr_reg[2] ),
        .I4(wreg_out_start_subnum_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__21_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_out_start_subnum_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized16
   (wreg_out_start_subcycle_valid,
    wreg_out_start_subcycle,
    \addr_reg[0] ,
    clk,
    reset,
    D,
    p_0_in);
  output wreg_out_start_subcycle_valid;
  output [7:0]wreg_out_start_subcycle;
  input [0:0]\addr_reg[0] ;
  input clk;
  input reset;
  input [6:0]D;
  input [0:0]p_0_in;

  wire [6:0]D;
  wire [0:0]\addr_reg[0] ;
  wire clk;
  wire [0:0]p_0_in;
  wire reset;
  wire [7:0]wreg_out_start_subcycle;
  wire wreg_out_start_subcycle_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_out_start_subcycle[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_out_start_subcycle[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_out_start_subcycle[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(p_0_in),
        .Q(wreg_out_start_subcycle[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_out_start_subcycle[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_out_start_subcycle[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_out_start_subcycle[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_out_start_subcycle[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[0] ),
        .Q(wreg_out_start_subcycle_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized17
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_out_start_trigmode1,
    wreg_out_start_trigmode1_valid,
    \addr_reg[1] ,
    reset,
    \rv_len_reg[2]_0 ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    \getdata_reg[5]_rep ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[5]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [1:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [31:0]wreg_out_start_trigmode1;
  output wreg_out_start_trigmode1_valid;
  input \addr_reg[1] ;
  input reset;
  input \rv_len_reg[2]_0 ;
  input [3:0]D;
  input \getdata_reg[3]_rep ;
  input [2:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input [0:0]\getdata_reg[5]_rep ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[5]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [3:0]D;
  wire [1:0]Q;
  wire \addr_reg[1] ;
  wire [7:0]check;
  wire \check[7]_i_7__13_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [0:0]\getdata_reg[5]_rep ;
  wire [0:0]\getdata_reg[5]_rep_0 ;
  wire [2:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[31]_i_1__23_n_0 ;
  wire \outreg[31]_i_2__23_n_0 ;
  wire \outreg[31]_i_3__18_n_0 ;
  wire \outreg[31]_i_4__19_n_0 ;
  wire \outreg[31]_i_6__19_n_0 ;
  wire \outreg[31]_i_8__19_n_0 ;
  wire \outreg[31]_i_9__19_n_0 ;
  wire [7:1]p_0_in__2__0;
  wire [23:0]p_0_in__3;
  wire reset;
  wire \result_data[0]_i_1__33_n_0 ;
  wire \result_data[10]_i_1__33_n_0 ;
  wire \result_data[11]_i_1__31_n_0 ;
  wire \result_data[12]_i_1__33_n_0 ;
  wire \result_data[13]_i_1__32_n_0 ;
  wire \result_data[14]_i_1__25_n_0 ;
  wire \result_data[15]_i_1__33_n_0 ;
  wire \result_data[16]_i_1__22_n_0 ;
  wire \result_data[17]_i_1__22_n_0 ;
  wire \result_data[18]_i_1__22_n_0 ;
  wire \result_data[19]_i_1__22_n_0 ;
  wire \result_data[1]_i_1__33_n_0 ;
  wire \result_data[20]_i_1__22_n_0 ;
  wire \result_data[21]_i_1__22_n_0 ;
  wire \result_data[22]_i_1__22_n_0 ;
  wire \result_data[23]_i_1__22_n_0 ;
  wire \result_data[2]_i_1__33_n_0 ;
  wire \result_data[3]_i_1__33_n_0 ;
  wire \result_data[4]_i_1__33_n_0 ;
  wire \result_data[5]_i_1__33_n_0 ;
  wire \result_data[6]_i_1__33_n_0 ;
  wire \result_data[7]_i_1__33_n_0 ;
  wire \result_data[8]_i_1__32_n_0 ;
  wire \result_data[9]_i_1__33_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__31_n_0 ;
  wire \rv_len[7]_i_3__32_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire \rv_len_reg[2]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_out_start_trigmode1;
  wire wreg_out_start_trigmode1_valid;

  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__43 
       (.I0(\check[7]_i_7__13_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__43 
       (.I0(\check[7]_i_7__13_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__43 
       (.I0(\check[7]_i_7__13_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__43 
       (.I0(\check[7]_i_7__13_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__43 
       (.I0(\check[7]_i_7__13_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__43 
       (.I0(\check[7]_i_7__13_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__43 
       (.I0(\check[7]_i_7__13_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__34 
       (.I0(\check[7]_i_7__13_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_5__33 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_6__25 
       (.I0(Q[0]),
        .I1(rv_len_reg__0),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_7__13 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(Q[1]),
        .O(\check[7]_i_7__13_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__23 
       (.I0(\outreg[31]_i_3__18_n_0 ),
        .I1(\outreg[31]_i_4__19_n_0 ),
        .I2(\addr_reg[1] ),
        .O(\outreg[31]_i_1__23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__23 
       (.I0(reset),
        .O(\outreg[31]_i_2__23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__18 
       (.I0(\outreg[31]_i_6__19_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [2]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[31]_i_8__19_n_0 ),
        .I5(\outreg[31]_i_9__19_n_0 ),
        .O(\outreg[31]_i_3__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__19 
       (.I0(Q[1]),
        .I1(\check_reg[0]_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__19 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [1]),
        .O(\outreg[31]_i_6__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__19 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[3]),
        .O(\outreg[31]_i_8__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__19 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[31]_i_9__19_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_start_trigmode1[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[2]),
        .Q(wreg_out_start_trigmode1[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[3]),
        .Q(wreg_out_start_trigmode1[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[4]),
        .Q(wreg_out_start_trigmode1[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[5]),
        .Q(wreg_out_start_trigmode1[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[6]),
        .Q(wreg_out_start_trigmode1[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[7]),
        .Q(wreg_out_start_trigmode1[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[8]),
        .Q(wreg_out_start_trigmode1[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[9]),
        .Q(wreg_out_start_trigmode1[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[10]),
        .Q(wreg_out_start_trigmode1[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[11]),
        .Q(wreg_out_start_trigmode1[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_start_trigmode1[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[12]),
        .Q(wreg_out_start_trigmode1[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[13]),
        .Q(wreg_out_start_trigmode1[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[14]),
        .Q(wreg_out_start_trigmode1[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[15]),
        .Q(wreg_out_start_trigmode1[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[16]),
        .Q(wreg_out_start_trigmode1[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[17]),
        .Q(wreg_out_start_trigmode1[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[18]),
        .Q(wreg_out_start_trigmode1[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[19]),
        .Q(wreg_out_start_trigmode1[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[20]),
        .Q(wreg_out_start_trigmode1[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[21]),
        .Q(wreg_out_start_trigmode1[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_start_trigmode1[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[22]),
        .Q(wreg_out_start_trigmode1[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[23]),
        .Q(wreg_out_start_trigmode1[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_start_trigmode1[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_start_trigmode1[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_start_trigmode1[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_start_trigmode1[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_start_trigmode1[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[0]),
        .Q(wreg_out_start_trigmode1[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__23_n_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__3[1]),
        .Q(wreg_out_start_trigmode1[9]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__33 
       (.I0(p_0_in__3[0]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[0]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__33 
       (.I0(p_0_in__3[10]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[10]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__31 
       (.I0(p_0_in__3[11]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[11]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__33 
       (.I0(p_0_in__3[12]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[12]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__32 
       (.I0(p_0_in__3[13]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[13]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__25 
       (.I0(p_0_in__3[14]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[14]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__33 
       (.I0(p_0_in__3[15]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[15]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__22 
       (.I0(p_0_in__3[16]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[16]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__22 
       (.I0(p_0_in__3[17]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[17]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__22 
       (.I0(p_0_in__3[18]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[18]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__22 
       (.I0(p_0_in__3[19]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[19]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__33 
       (.I0(p_0_in__3[1]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[1]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__22 
       (.I0(p_0_in__3[20]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[20]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__22 
       (.I0(p_0_in__3[21]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[21]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__22 
       (.I0(p_0_in__3[22]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[22]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__22 
       (.I0(p_0_in__3[23]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[23]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__33 
       (.I0(p_0_in__3[2]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[2]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__33 
       (.I0(p_0_in__3[3]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[3]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__33 
       (.I0(p_0_in__3[4]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[4]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__33 
       (.I0(p_0_in__3[5]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[5]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__33 
       (.I0(p_0_in__3[6]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[6]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__33 
       (.I0(p_0_in__3[7]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[7]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__32 
       (.I0(p_0_in__3[8]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[8]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__33 
       (.I0(p_0_in__3[9]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[9]_i_1__33_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[0]_i_1__33_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[10]_i_1__33_n_0 ),
        .Q(p_0_in__3[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[11]_i_1__31_n_0 ),
        .Q(p_0_in__3[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[12]_i_1__33_n_0 ),
        .Q(p_0_in__3[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[13]_i_1__32_n_0 ),
        .Q(p_0_in__3[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[14]_i_1__25_n_0 ),
        .Q(p_0_in__3[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[15]_i_1__33_n_0 ),
        .Q(p_0_in__3[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[16]_i_1__22_n_0 ),
        .Q(p_0_in__3[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[17]_i_1__22_n_0 ),
        .Q(p_0_in__3[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[18]_i_1__22_n_0 ),
        .Q(p_0_in__3[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[19]_i_1__22_n_0 ),
        .Q(p_0_in__3[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[1]_i_1__33_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[20]_i_1__22_n_0 ),
        .Q(p_0_in__3[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[21]_i_1__22_n_0 ),
        .Q(p_0_in__3[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[22]_i_1__22_n_0 ),
        .Q(p_0_in__3[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[23]_i_1__22_n_0 ),
        .Q(p_0_in__3[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__3[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__3[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__3[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__3[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__3[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__3[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[2]_i_1__33_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__3[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__3[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[3]_i_1__33_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[4]_i_1__33_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[5]_i_1__33_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[6]_i_1__33_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[7]_i_1__33_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[8]_i_1__32_n_0 ),
        .Q(p_0_in__3[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\result_data[9]_i_1__33_n_0 ),
        .Q(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__32 
       (.I0(\addr_reg[1] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .O(p_0_in__2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__32 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in__2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__32 
       (.I0(\addr_reg[1] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__2__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__32 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(Q[0]),
        .I3(rv_len_reg__0),
        .I4(Q[1]),
        .I5(\addr_reg[1] ),
        .O(p_0_in__2__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__32 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[5]_i_2__31_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__2__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__31 
       (.I0(rv_len_reg__1[3]),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__33 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__32_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__30 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__32_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__2__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__32 
       (.I0(rv_len_reg__1[4]),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__32_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__2__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__2__0[2]),
        .Q(Q[1]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__2__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__2__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__2__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__2__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(p_0_in__2__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__18_n_0 ),
        .I1(\outreg[31]_i_4__19_n_0 ),
        .I2(\addr_reg[1] ),
        .I3(wreg_out_start_trigmode1_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__23_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_out_start_trigmode1_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized18
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_out_start_trigmode2,
    wreg_out_start_trigmode2_valid,
    \addr_reg[1] ,
    reset,
    \rv_len_reg[2]_0 ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    \getdata_reg[1]_rep__0 ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[1]_rep ,
    \rv_len_reg[0]_0 );
  output [1:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [31:0]wreg_out_start_trigmode2;
  output wreg_out_start_trigmode2_valid;
  input \addr_reg[1] ;
  input reset;
  input \rv_len_reg[2]_0 ;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [3:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input [0:0]\getdata_reg[1]_rep__0 ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[1]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [1:0]Q;
  wire \addr_reg[1] ;
  wire [7:0]check;
  wire \check[7]_i_5__34_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[1]_rep ;
  wire [0:0]\getdata_reg[1]_rep__0 ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[31]_i_1__24_n_0 ;
  wire \outreg[31]_i_2__20_n_0 ;
  wire \outreg[31]_i_3__19_n_0 ;
  wire \outreg[31]_i_4__20_n_0 ;
  wire \outreg[31]_i_6__20_n_0 ;
  wire \outreg[31]_i_8__20_n_0 ;
  wire \outreg[31]_i_9__20_n_0 ;
  wire [7:1]p_0_in__3__0;
  wire [23:0]p_0_in__4;
  wire reset;
  wire \result_data[0]_i_1__34_n_0 ;
  wire \result_data[10]_i_1__34_n_0 ;
  wire \result_data[11]_i_1__32_n_0 ;
  wire \result_data[12]_i_1__34_n_0 ;
  wire \result_data[13]_i_1__33_n_0 ;
  wire \result_data[14]_i_1__26_n_0 ;
  wire \result_data[15]_i_1__34_n_0 ;
  wire \result_data[16]_i_1__23_n_0 ;
  wire \result_data[17]_i_1__23_n_0 ;
  wire \result_data[18]_i_1__23_n_0 ;
  wire \result_data[19]_i_1__23_n_0 ;
  wire \result_data[1]_i_1__34_n_0 ;
  wire \result_data[20]_i_1__23_n_0 ;
  wire \result_data[21]_i_1__23_n_0 ;
  wire \result_data[22]_i_1__23_n_0 ;
  wire \result_data[23]_i_1__23_n_0 ;
  wire \result_data[2]_i_1__34_n_0 ;
  wire \result_data[3]_i_1__34_n_0 ;
  wire \result_data[4]_i_1__34_n_0 ;
  wire \result_data[5]_i_1__34_n_0 ;
  wire \result_data[6]_i_1__34_n_0 ;
  wire \result_data[7]_i_1__34_n_0 ;
  wire \result_data[8]_i_1__33_n_0 ;
  wire \result_data[9]_i_1__34_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__32_n_0 ;
  wire \rv_len[7]_i_3__33_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire \rv_len_reg[2]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_out_start_trigmode2;
  wire wreg_out_start_trigmode2_valid;

  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__44 
       (.I0(\check[7]_i_5__34_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__44 
       (.I0(\check[7]_i_5__34_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__44 
       (.I0(\check[7]_i_5__34_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__44 
       (.I0(\check[7]_i_5__34_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__44 
       (.I0(\check[7]_i_5__34_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__44 
       (.I0(\check[7]_i_5__34_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__44 
       (.I0(\check[7]_i_5__34_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__35 
       (.I0(\check[7]_i_5__34_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_3__29 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_4__32 
       (.I0(Q[0]),
        .I1(rv_len_reg__0),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_5__34 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(Q[1]),
        .O(\check[7]_i_5__34_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__24 
       (.I0(\outreg[31]_i_3__19_n_0 ),
        .I1(\outreg[31]_i_4__20_n_0 ),
        .I2(\addr_reg[1] ),
        .O(\outreg[31]_i_1__24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__20 
       (.I0(reset),
        .O(\outreg[31]_i_2__20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__19 
       (.I0(\outreg[31]_i_6__20_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[31]_i_8__20_n_0 ),
        .I5(\outreg[31]_i_9__20_n_0 ),
        .O(\outreg[31]_i_3__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__20 
       (.I0(Q[1]),
        .I1(\check_reg[0]_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__20 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [2]),
        .O(\outreg[31]_i_6__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__20 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[31]_i_8__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__20 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[31]_i_9__20_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_start_trigmode2[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[2]),
        .Q(wreg_out_start_trigmode2[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[3]),
        .Q(wreg_out_start_trigmode2[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[4]),
        .Q(wreg_out_start_trigmode2[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[5]),
        .Q(wreg_out_start_trigmode2[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[6]),
        .Q(wreg_out_start_trigmode2[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[7]),
        .Q(wreg_out_start_trigmode2[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[8]),
        .Q(wreg_out_start_trigmode2[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[9]),
        .Q(wreg_out_start_trigmode2[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[10]),
        .Q(wreg_out_start_trigmode2[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[11]),
        .Q(wreg_out_start_trigmode2[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_start_trigmode2[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[12]),
        .Q(wreg_out_start_trigmode2[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[13]),
        .Q(wreg_out_start_trigmode2[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[14]),
        .Q(wreg_out_start_trigmode2[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[15]),
        .Q(wreg_out_start_trigmode2[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[16]),
        .Q(wreg_out_start_trigmode2[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[17]),
        .Q(wreg_out_start_trigmode2[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[18]),
        .Q(wreg_out_start_trigmode2[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[19]),
        .Q(wreg_out_start_trigmode2[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[20]),
        .Q(wreg_out_start_trigmode2[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[21]),
        .Q(wreg_out_start_trigmode2[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_start_trigmode2[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[22]),
        .Q(wreg_out_start_trigmode2[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[23]),
        .Q(wreg_out_start_trigmode2[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_start_trigmode2[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_start_trigmode2[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_start_trigmode2[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_start_trigmode2[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_start_trigmode2[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[0]),
        .Q(wreg_out_start_trigmode2[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__24_n_0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__4[1]),
        .Q(wreg_out_start_trigmode2[9]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__34 
       (.I0(p_0_in__4[0]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[0]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__34 
       (.I0(p_0_in__4[10]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[10]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__32 
       (.I0(p_0_in__4[11]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[11]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__34 
       (.I0(p_0_in__4[12]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[12]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__33 
       (.I0(p_0_in__4[13]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[13]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__26 
       (.I0(p_0_in__4[14]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[14]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__34 
       (.I0(p_0_in__4[15]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[15]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__23 
       (.I0(p_0_in__4[16]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[16]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__23 
       (.I0(p_0_in__4[17]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[17]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__23 
       (.I0(p_0_in__4[18]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[18]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__23 
       (.I0(p_0_in__4[19]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[19]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__34 
       (.I0(p_0_in__4[1]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[1]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__23 
       (.I0(p_0_in__4[20]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[20]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__23 
       (.I0(p_0_in__4[21]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[21]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__23 
       (.I0(p_0_in__4[22]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[22]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__23 
       (.I0(p_0_in__4[23]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[23]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__34 
       (.I0(p_0_in__4[2]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[2]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__34 
       (.I0(p_0_in__4[3]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[3]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__34 
       (.I0(p_0_in__4[4]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[4]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__34 
       (.I0(p_0_in__4[5]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[5]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__34 
       (.I0(p_0_in__4[6]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[6]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__34 
       (.I0(p_0_in__4[7]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[7]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__33 
       (.I0(p_0_in__4[8]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[8]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__34 
       (.I0(p_0_in__4[9]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[9]_i_1__34_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[0]_i_1__34_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[10]_i_1__34_n_0 ),
        .Q(p_0_in__4[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[11]_i_1__32_n_0 ),
        .Q(p_0_in__4[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[12]_i_1__34_n_0 ),
        .Q(p_0_in__4[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[13]_i_1__33_n_0 ),
        .Q(p_0_in__4[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[14]_i_1__26_n_0 ),
        .Q(p_0_in__4[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[15]_i_1__34_n_0 ),
        .Q(p_0_in__4[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[16]_i_1__23_n_0 ),
        .Q(p_0_in__4[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[17]_i_1__23_n_0 ),
        .Q(p_0_in__4[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[18]_i_1__23_n_0 ),
        .Q(p_0_in__4[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[19]_i_1__23_n_0 ),
        .Q(p_0_in__4[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[1]_i_1__34_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[20]_i_1__23_n_0 ),
        .Q(p_0_in__4[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[21]_i_1__23_n_0 ),
        .Q(p_0_in__4[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[22]_i_1__23_n_0 ),
        .Q(p_0_in__4[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[23]_i_1__23_n_0 ),
        .Q(p_0_in__4[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__4[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__4[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__4[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__4[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__4[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__4[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[2]_i_1__34_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__4[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__4[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[3]_i_1__34_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[4]_i_1__34_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[5]_i_1__34_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[6]_i_1__34_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[7]_i_1__34_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[8]_i_1__33_n_0 ),
        .Q(p_0_in__4[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\result_data[9]_i_1__34_n_0 ),
        .Q(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__33 
       (.I0(\addr_reg[1] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .O(p_0_in__3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__33 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in__3__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__33 
       (.I0(\addr_reg[1] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__3__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__33 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(Q[0]),
        .I3(rv_len_reg__0),
        .I4(Q[1]),
        .I5(\addr_reg[1] ),
        .O(p_0_in__3__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__33 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[5]_i_2__32_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__3__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__32 
       (.I0(rv_len_reg__1[3]),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__34 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__33_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__3__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__31 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__33_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__3__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__33 
       (.I0(rv_len_reg__1[4]),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__33_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__3__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__3__0[2]),
        .Q(Q[1]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__3__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__3__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__3__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__3__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(p_0_in__3__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__19_n_0 ),
        .I1(\outreg[31]_i_4__20_n_0 ),
        .I2(\addr_reg[1] ),
        .I3(wreg_out_start_trigmode2_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__20_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_out_start_trigmode2_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized19
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_out_start_trigmode3,
    wreg_out_start_trigmode3_valid,
    reset,
    \addr_reg[0] ,
    \rv_len_reg[2]_0 ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    \getdata_reg[5]_rep ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[5]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [1:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [31:0]wreg_out_start_trigmode3;
  output wreg_out_start_trigmode3_valid;
  input reset;
  input \addr_reg[0] ;
  input \rv_len_reg[2]_0 ;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [3:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input [0:0]\getdata_reg[5]_rep ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[5]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [1:0]Q;
  wire \addr_reg[0] ;
  wire [7:0]check;
  wire \check[7]_i_7__14_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [0:0]\getdata_reg[5]_rep ;
  wire [0:0]\getdata_reg[5]_rep_0 ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[31]_i_1__7_n_0 ;
  wire \outreg[31]_i_2__24_n_0 ;
  wire \outreg[31]_i_4__21_n_0 ;
  wire \outreg[31]_i_5__21_n_0 ;
  wire \outreg[31]_i_6__21_n_0 ;
  wire \outreg[31]_i_8__21_n_0 ;
  wire \outreg[31]_i_9__21_n_0 ;
  wire [7:1]p_0_in__4__0;
  wire [23:0]p_0_in__5;
  wire reset;
  wire \result_data[0]_i_1__41_n_0 ;
  wire \result_data[10]_i_1__41_n_0 ;
  wire \result_data[11]_i_1__34_n_0 ;
  wire \result_data[12]_i_1__41_n_0 ;
  wire \result_data[13]_i_1__35_n_0 ;
  wire \result_data[14]_i_1__33_n_0 ;
  wire \result_data[15]_i_1__36_n_0 ;
  wire \result_data[16]_i_1__25_n_0 ;
  wire \result_data[17]_i_1__25_n_0 ;
  wire \result_data[18]_i_1__25_n_0 ;
  wire \result_data[19]_i_1__25_n_0 ;
  wire \result_data[1]_i_1__41_n_0 ;
  wire \result_data[20]_i_1__25_n_0 ;
  wire \result_data[21]_i_1__25_n_0 ;
  wire \result_data[22]_i_1__25_n_0 ;
  wire \result_data[23]_i_1__25_n_0 ;
  wire \result_data[2]_i_1__41_n_0 ;
  wire \result_data[3]_i_1__41_n_0 ;
  wire \result_data[4]_i_1__41_n_0 ;
  wire \result_data[5]_i_1__41_n_0 ;
  wire \result_data[6]_i_1__41_n_0 ;
  wire \result_data[7]_i_1__41_n_0 ;
  wire \result_data[8]_i_1__40_n_0 ;
  wire \result_data[9]_i_1__41_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__33_n_0 ;
  wire \rv_len[7]_i_3__34_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire \rv_len_reg[2]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_out_start_trigmode3;
  wire wreg_out_start_trigmode3_valid;

  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__45 
       (.I0(\check[7]_i_7__14_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__45 
       (.I0(\check[7]_i_7__14_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__45 
       (.I0(\check[7]_i_7__14_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__45 
       (.I0(\check[7]_i_7__14_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__45 
       (.I0(\check[7]_i_7__14_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__45 
       (.I0(\check[7]_i_7__14_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__45 
       (.I0(\check[7]_i_7__14_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__36 
       (.I0(\check[7]_i_7__14_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_5__35 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_6__26 
       (.I0(Q[0]),
        .I1(rv_len_reg__0),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_7__14 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(Q[1]),
        .O(\check[7]_i_7__14_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h20)) 
    \outreg[31]_i_1__7 
       (.I0(\addr_reg[0] ),
        .I1(\outreg[31]_i_4__21_n_0 ),
        .I2(\outreg[31]_i_5__21_n_0 ),
        .O(\outreg[31]_i_1__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__24 
       (.I0(reset),
        .O(\outreg[31]_i_2__24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_4__21 
       (.I0(\outreg[31]_i_6__21_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[31]_i_8__21_n_0 ),
        .I5(\outreg[31]_i_9__21_n_0 ),
        .O(\outreg[31]_i_4__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_5__21 
       (.I0(Q[1]),
        .I1(\check_reg[0]_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_5__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__21 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [2]),
        .O(\outreg[31]_i_6__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__21 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[31]_i_8__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__21 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[31]_i_9__21_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_start_trigmode3[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[2]),
        .Q(wreg_out_start_trigmode3[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[3]),
        .Q(wreg_out_start_trigmode3[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[4]),
        .Q(wreg_out_start_trigmode3[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[5]),
        .Q(wreg_out_start_trigmode3[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[6]),
        .Q(wreg_out_start_trigmode3[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[7]),
        .Q(wreg_out_start_trigmode3[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[8]),
        .Q(wreg_out_start_trigmode3[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[9]),
        .Q(wreg_out_start_trigmode3[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[10]),
        .Q(wreg_out_start_trigmode3[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[11]),
        .Q(wreg_out_start_trigmode3[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_start_trigmode3[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[12]),
        .Q(wreg_out_start_trigmode3[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[13]),
        .Q(wreg_out_start_trigmode3[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[14]),
        .Q(wreg_out_start_trigmode3[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[15]),
        .Q(wreg_out_start_trigmode3[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[16]),
        .Q(wreg_out_start_trigmode3[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[17]),
        .Q(wreg_out_start_trigmode3[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[18]),
        .Q(wreg_out_start_trigmode3[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[19]),
        .Q(wreg_out_start_trigmode3[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[20]),
        .Q(wreg_out_start_trigmode3[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[21]),
        .Q(wreg_out_start_trigmode3[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_start_trigmode3[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[22]),
        .Q(wreg_out_start_trigmode3[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[23]),
        .Q(wreg_out_start_trigmode3[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_start_trigmode3[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_start_trigmode3[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_start_trigmode3[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_start_trigmode3[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_start_trigmode3[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[0]),
        .Q(wreg_out_start_trigmode3[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__7_n_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__5[1]),
        .Q(wreg_out_start_trigmode3[9]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__41 
       (.I0(p_0_in__5[0]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[0]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__41 
       (.I0(p_0_in__5[10]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[10]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__34 
       (.I0(p_0_in__5[11]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[11]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__41 
       (.I0(p_0_in__5[12]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[12]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__35 
       (.I0(p_0_in__5[13]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[13]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__33 
       (.I0(p_0_in__5[14]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[14]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__36 
       (.I0(p_0_in__5[15]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[15]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__25 
       (.I0(p_0_in__5[16]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[16]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__25 
       (.I0(p_0_in__5[17]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[17]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__25 
       (.I0(p_0_in__5[18]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[18]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__25 
       (.I0(p_0_in__5[19]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[19]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__41 
       (.I0(p_0_in__5[1]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[1]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__25 
       (.I0(p_0_in__5[20]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[20]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__25 
       (.I0(p_0_in__5[21]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[21]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__25 
       (.I0(p_0_in__5[22]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[22]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__25 
       (.I0(p_0_in__5[23]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[23]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__41 
       (.I0(p_0_in__5[2]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[2]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__41 
       (.I0(p_0_in__5[3]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[3]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__41 
       (.I0(p_0_in__5[4]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[4]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__41 
       (.I0(p_0_in__5[5]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[5]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__41 
       (.I0(p_0_in__5[6]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[6]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__41 
       (.I0(p_0_in__5[7]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[7]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__40 
       (.I0(p_0_in__5[8]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[8]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__41 
       (.I0(p_0_in__5[9]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[9]_i_1__41_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[0]_i_1__41_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[10]_i_1__41_n_0 ),
        .Q(p_0_in__5[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[11]_i_1__34_n_0 ),
        .Q(p_0_in__5[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[12]_i_1__41_n_0 ),
        .Q(p_0_in__5[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[13]_i_1__35_n_0 ),
        .Q(p_0_in__5[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[14]_i_1__33_n_0 ),
        .Q(p_0_in__5[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[15]_i_1__36_n_0 ),
        .Q(p_0_in__5[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[16]_i_1__25_n_0 ),
        .Q(p_0_in__5[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[17]_i_1__25_n_0 ),
        .Q(p_0_in__5[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[18]_i_1__25_n_0 ),
        .Q(p_0_in__5[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[19]_i_1__25_n_0 ),
        .Q(p_0_in__5[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[1]_i_1__41_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[20]_i_1__25_n_0 ),
        .Q(p_0_in__5[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[21]_i_1__25_n_0 ),
        .Q(p_0_in__5[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[22]_i_1__25_n_0 ),
        .Q(p_0_in__5[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[23]_i_1__25_n_0 ),
        .Q(p_0_in__5[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__5[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__5[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__5[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__5[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__5[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__5[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[2]_i_1__41_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__5[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__5[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[3]_i_1__41_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[4]_i_1__41_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[5]_i_1__41_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[6]_i_1__41_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[7]_i_1__41_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[8]_i_1__40_n_0 ),
        .Q(p_0_in__5[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\result_data[9]_i_1__41_n_0 ),
        .Q(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__40 
       (.I0(\addr_reg[0] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .O(p_0_in__4__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__40 
       (.I0(\addr_reg[0] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in__4__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__40 
       (.I0(\addr_reg[0] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__4__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__40 
       (.I0(\addr_reg[0] ),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__4__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \rv_len[5]_i_1__40 
       (.I0(rv_len_reg__1[5]),
        .I1(\rv_len[5]_i_2__33_n_0 ),
        .I2(\addr_reg[0] ),
        .O(p_0_in__4__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__33 
       (.I0(rv_len_reg__1[3]),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__41 
       (.I0(\addr_reg[0] ),
        .I1(\rv_len[7]_i_3__34_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__4__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__37 
       (.I0(\addr_reg[0] ),
        .I1(\rv_len[7]_i_3__34_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__4__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__34 
       (.I0(rv_len_reg__1[4]),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__34_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__4__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__4__0[2]),
        .Q(Q[1]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__4__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__4__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__4__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__4__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(p_0_in__4__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_4__21_n_0 ),
        .I1(\outreg[31]_i_5__21_n_0 ),
        .I2(\addr_reg[0] ),
        .I3(wreg_out_start_trigmode3_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__24_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_out_start_trigmode3_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized2
   (wreg_system_sync_minfrq_valid,
    Q,
    \check_reg[7]_0 ,
    E,
    wreg_system_sync_minfrq,
    clk,
    reset,
    \addr_reg[3] ,
    D,
    \getdata_reg[7] ,
    \getdata_reg[3]_rep ,
    \addr_reg[3]_0 ,
    isa_cs_reg,
    \addr_reg[2] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[0]_rep ,
    \getdata_reg[0]_rep_0 ,
    \rv_len_reg[0]_0 );
  output wreg_system_sync_minfrq_valid;
  output [0:0]Q;
  output [0:0]\check_reg[7]_0 ;
  output [0:0]E;
  output [15:0]wreg_system_sync_minfrq;
  input clk;
  input reset;
  input \addr_reg[3] ;
  input [1:0]D;
  input [6:0]\getdata_reg[7] ;
  input [1:0]\getdata_reg[3]_rep ;
  input \addr_reg[3]_0 ;
  input isa_cs_reg;
  input \addr_reg[2] ;
  input \getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[0]_rep ;
  input [0:0]\getdata_reg[0]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[2] ;
  wire \addr_reg[3] ;
  wire \addr_reg[3]_0 ;
  wire [7:0]check;
  wire \check[7]_i_4__43_n_0 ;
  wire [0:0]\check_reg[7]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire clk;
  wire [0:0]\getdata_reg[0]_rep ;
  wire [0:0]\getdata_reg[0]_rep_0 ;
  wire [1:0]\getdata_reg[3]_rep ;
  wire [6:0]\getdata_reg[7] ;
  wire \getdata_reg[7]_rep ;
  wire isa_cs_reg;
  wire \outreg[15]_i_1__16_n_0 ;
  wire \outreg[15]_i_3__16_n_0 ;
  wire \outreg[15]_i_5__16_n_0 ;
  wire \outreg[15]_i_6__16_n_0 ;
  wire \outreg[15]_i_8__16_n_0 ;
  wire \outreg[15]_i_9__6_n_0 ;
  wire [7:0]p_0_in__0;
  wire [7:1]p_0_in__3__0;
  wire reset;
  wire \result_data[0]_i_1__43_n_0 ;
  wire \result_data[10]_i_1__43_n_0 ;
  wire \result_data[11]_i_1__36_n_0 ;
  wire \result_data[12]_i_1__43_n_0 ;
  wire \result_data[13]_i_1__37_n_0 ;
  wire \result_data[14]_i_1__35_n_0 ;
  wire \result_data[15]_i_2__16_n_0 ;
  wire \result_data[1]_i_1__43_n_0 ;
  wire \result_data[2]_i_1__43_n_0 ;
  wire \result_data[3]_i_1__43_n_0 ;
  wire \result_data[4]_i_1__43_n_0 ;
  wire \result_data[5]_i_1__43_n_0 ;
  wire \result_data[6]_i_1__43_n_0 ;
  wire \result_data[7]_i_1__43_n_0 ;
  wire \result_data[8]_i_1__42_n_0 ;
  wire \result_data[9]_i_1__43_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__45_n_0 ;
  wire \rv_len[7]_i_3__46_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__0__0;
  wire valid_i_1__3_n_0;
  wire [15:0]wreg_system_sync_minfrq;
  wire wreg_system_sync_minfrq_valid;

  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[0]_i_1__55 
       (.I0(\check[7]_i_4__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[0] ),
        .I5(\getdata_reg[7] [0]),
        .O(check[0]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[1]_i_1__55 
       (.I0(\check[7]_i_4__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[1] ),
        .I5(\getdata_reg[7] [1]),
        .O(check[1]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[2]_i_1__55 
       (.I0(\check[7]_i_4__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[2] ),
        .I5(\getdata_reg[3]_rep [0]),
        .O(check[2]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[3]_i_1__55 
       (.I0(\check[7]_i_4__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[3] ),
        .I5(\getdata_reg[3]_rep [1]),
        .O(check[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[4]_i_1__55 
       (.I0(\check[7]_i_4__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[4] ),
        .I5(\getdata_reg[7] [3]),
        .O(check[4]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[5]_i_1__55 
       (.I0(\check[7]_i_4__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[5] ),
        .I5(\getdata_reg[7] [4]),
        .O(check[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[6]_i_1__55 
       (.I0(\check[7]_i_4__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[6] ),
        .I5(D[0]),
        .O(check[6]));
  LUT6 #(
    .INIT(64'h0000EF0000000000)) 
    \check[7]_i_1__52 
       (.I0(\outreg[15]_i_3__16_n_0 ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(\addr_reg[3]_0 ),
        .I4(isa_cs_reg),
        .I5(\addr_reg[2] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[7]_i_2__46 
       (.I0(\check[7]_i_4__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg[7]_0 ),
        .I5(D[1]),
        .O(check[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \check[7]_i_4__43 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__0__0[2]),
        .I3(rv_len_reg__0__0[6]),
        .I4(rv_len_reg__0__0[7]),
        .O(\check[7]_i_4__43_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \outreg[15]_i_1__16 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(\outreg[15]_i_3__16_n_0 ),
        .I3(\addr_reg[3] ),
        .I4(\outreg[15]_i_5__16_n_0 ),
        .O(\outreg[15]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outreg[15]_i_3__16 
       (.I0(rv_len_reg__0__0[3]),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[2]),
        .I3(rv_len_reg__0__0[7]),
        .I4(rv_len_reg__0__0[6]),
        .I5(rv_len_reg__0__0[5]),
        .O(\outreg[15]_i_3__16_n_0 ));
  LUT6 #(
    .INIT(64'h8200000000000000)) 
    \outreg[15]_i_5__16 
       (.I0(\outreg[15]_i_6__16_n_0 ),
        .I1(\check_reg_n_0_[6] ),
        .I2(D[0]),
        .I3(\getdata_reg[7]_rep ),
        .I4(\outreg[15]_i_8__16_n_0 ),
        .I5(\outreg[15]_i_9__6_n_0 ),
        .O(\outreg[15]_i_5__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1205" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[15]_i_6__16 
       (.I0(\check_reg_n_0_[1] ),
        .I1(\getdata_reg[7] [1]),
        .I2(\check_reg_n_0_[2] ),
        .I3(\getdata_reg[3]_rep [0]),
        .O(\outreg[15]_i_6__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1206" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[15]_i_8__16 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7] [4]),
        .I2(\check_reg_n_0_[0] ),
        .I3(\getdata_reg[7] [0]),
        .O(\outreg[15]_i_8__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1207" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[15]_i_9__6 
       (.I0(\check_reg_n_0_[3] ),
        .I1(\getdata_reg[3]_rep [1]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7] [3]),
        .O(\outreg[15]_i_9__6_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_system_sync_minfrq[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[2]),
        .Q(wreg_system_sync_minfrq[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[3]),
        .Q(wreg_system_sync_minfrq[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[4]),
        .Q(wreg_system_sync_minfrq[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[5]),
        .Q(wreg_system_sync_minfrq[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[6]),
        .Q(wreg_system_sync_minfrq[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[7]),
        .Q(wreg_system_sync_minfrq[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_system_sync_minfrq[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_system_sync_minfrq[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_system_sync_minfrq[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_system_sync_minfrq[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_system_sync_minfrq[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_system_sync_minfrq[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_system_sync_minfrq[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[0]),
        .Q(wreg_system_sync_minfrq[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__16_n_0 ),
        .CLR(reset),
        .D(p_0_in__0[1]),
        .Q(wreg_system_sync_minfrq[9]));
  (* SOFT_HLUTNM = "soft_lutpair1215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__43 
       (.I0(E),
        .I1(p_0_in__0[0]),
        .O(\result_data[0]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__43 
       (.I0(E),
        .I1(\getdata_reg[7] [2]),
        .O(\result_data[10]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__36 
       (.I0(E),
        .I1(\getdata_reg[3]_rep [1]),
        .O(\result_data[11]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__43 
       (.I0(E),
        .I1(\getdata_reg[7] [3]),
        .O(\result_data[12]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__37 
       (.I0(E),
        .I1(\getdata_reg[7] [4]),
        .O(\result_data[13]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__35 
       (.I0(E),
        .I1(\getdata_reg[7] [5]),
        .O(\result_data[14]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__16 
       (.I0(E),
        .I1(\getdata_reg[7] [6]),
        .O(\result_data[15]_i_2__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__43 
       (.I0(E),
        .I1(p_0_in__0[1]),
        .O(\result_data[1]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__43 
       (.I0(E),
        .I1(p_0_in__0[2]),
        .O(\result_data[2]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__43 
       (.I0(E),
        .I1(p_0_in__0[3]),
        .O(\result_data[3]_i_1__43_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__43 
       (.I0(E),
        .I1(p_0_in__0[4]),
        .O(\result_data[4]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__43 
       (.I0(E),
        .I1(p_0_in__0[5]),
        .O(\result_data[5]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__43 
       (.I0(E),
        .I1(p_0_in__0[6]),
        .O(\result_data[6]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__43 
       (.I0(E),
        .I1(p_0_in__0[7]),
        .O(\result_data[7]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__42 
       (.I0(E),
        .I1(\getdata_reg[7] [0]),
        .O(\result_data[8]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__43 
       (.I0(E),
        .I1(\getdata_reg[7] [1]),
        .O(\result_data[9]_i_1__43_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[0]_i_1__43_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[10]_i_1__43_n_0 ),
        .Q(p_0_in__0[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[11]_i_1__36_n_0 ),
        .Q(p_0_in__0[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[12]_i_1__43_n_0 ),
        .Q(p_0_in__0[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[13]_i_1__37_n_0 ),
        .Q(p_0_in__0[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[14]_i_1__35_n_0 ),
        .Q(p_0_in__0[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[15]_i_2__16_n_0 ),
        .Q(p_0_in__0[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[1]_i_1__43_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[2]_i_1__43_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[3]_i_1__43_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[4]_i_1__43_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[5]_i_1__43_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[6]_i_1__43_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[7]_i_1__43_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[8]_i_1__42_n_0 ),
        .Q(p_0_in__0[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(reset),
        .D(\result_data[9]_i_1__43_n_0 ),
        .Q(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1209" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__42 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .O(p_0_in__3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1204" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__42 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__0__0[2]),
        .O(p_0_in__3__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1204" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__42 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__0__0[2]),
        .I4(rv_len_reg__0__0[3]),
        .O(p_0_in__3__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__42 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0__0[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__0__0[3]),
        .I5(rv_len_reg__0__0[4]),
        .O(p_0_in__3__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1209" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \rv_len[5]_i_1__42 
       (.I0(\rv_len[5]_i_2__45_n_0 ),
        .I1(\addr_reg[3] ),
        .I2(rv_len_reg__0__0[5]),
        .O(p_0_in__3__0[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rv_len[5]_i_2__45 
       (.I0(rv_len_reg__0__0[4]),
        .I1(rv_len_reg__0__0[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__0__0[3]),
        .O(\rv_len[5]_i_2__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1208" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \rv_len[6]_i_1__43 
       (.I0(\rv_len[7]_i_3__46_n_0 ),
        .I1(\addr_reg[3] ),
        .I2(rv_len_reg__0__0[6]),
        .O(p_0_in__3__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1208" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rv_len[7]_i_2__39 
       (.I0(\rv_len[7]_i_3__46_n_0 ),
        .I1(rv_len_reg__0__0[6]),
        .I2(\addr_reg[3] ),
        .I3(rv_len_reg__0__0[7]),
        .O(p_0_in__3__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__46 
       (.I0(rv_len_reg__0__0[5]),
        .I1(rv_len_reg__0__0[3]),
        .I2(rv_len_reg__0),
        .I3(Q),
        .I4(rv_len_reg__0__0[2]),
        .I5(rv_len_reg__0__0[4]),
        .O(\rv_len[7]_i_3__46_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(reset),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__3__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__3__0[2]),
        .Q(rv_len_reg__0__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__3__0[3]),
        .Q(rv_len_reg__0__0[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__3__0[4]),
        .Q(rv_len_reg__0__0[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__3__0[5]),
        .Q(rv_len_reg__0__0[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__3__0[6]),
        .Q(rv_len_reg__0__0[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__3__0[7]),
        .Q(rv_len_reg__0__0[7]));
  LUT6 #(
    .INIT(64'hFFFF000002000000)) 
    valid_i_1__3
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(\outreg[15]_i_3__16_n_0 ),
        .I3(\outreg[15]_i_5__16_n_0 ),
        .I4(\addr_reg[3] ),
        .I5(wreg_system_sync_minfrq_valid),
        .O(valid_i_1__3_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1__3_n_0),
        .Q(wreg_system_sync_minfrq_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized20
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_out_start_trigmode4,
    wreg_out_start_trigmode4_valid,
    reset,
    \addr_reg[5] ,
    \rv_len_reg[2]_0 ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    \getdata_reg[1]_rep__0 ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[1]_rep ,
    \rv_len_reg[0]_0 );
  output [1:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [31:0]wreg_out_start_trigmode4;
  output wreg_out_start_trigmode4_valid;
  input reset;
  input \addr_reg[5] ;
  input \rv_len_reg[2]_0 ;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [3:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input [0:0]\getdata_reg[1]_rep__0 ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[1]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [1:0]Q;
  wire \addr_reg[5] ;
  wire [7:0]check;
  wire \check[7]_i_6__27_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[1]_rep ;
  wire [0:0]\getdata_reg[1]_rep__0 ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[31]_i_1__6_n_0 ;
  wire \outreg[31]_i_2__19_n_0 ;
  wire \outreg[31]_i_4__22_n_0 ;
  wire \outreg[31]_i_5__22_n_0 ;
  wire \outreg[31]_i_6__22_n_0 ;
  wire \outreg[31]_i_8__22_n_0 ;
  wire \outreg[31]_i_9__22_n_0 ;
  wire [7:1]p_0_in__5__0;
  wire [23:0]p_0_in__6;
  wire reset;
  wire \result_data[0]_i_1__40_n_0 ;
  wire \result_data[10]_i_1__40_n_0 ;
  wire \result_data[11]_i_1__33_n_0 ;
  wire \result_data[12]_i_1__40_n_0 ;
  wire \result_data[13]_i_1__34_n_0 ;
  wire \result_data[14]_i_1__32_n_0 ;
  wire \result_data[15]_i_1__35_n_0 ;
  wire \result_data[16]_i_1__24_n_0 ;
  wire \result_data[17]_i_1__24_n_0 ;
  wire \result_data[18]_i_1__24_n_0 ;
  wire \result_data[19]_i_1__24_n_0 ;
  wire \result_data[1]_i_1__40_n_0 ;
  wire \result_data[20]_i_1__24_n_0 ;
  wire \result_data[21]_i_1__24_n_0 ;
  wire \result_data[22]_i_1__24_n_0 ;
  wire \result_data[23]_i_1__24_n_0 ;
  wire \result_data[2]_i_1__40_n_0 ;
  wire \result_data[3]_i_1__40_n_0 ;
  wire \result_data[4]_i_1__40_n_0 ;
  wire \result_data[5]_i_1__40_n_0 ;
  wire \result_data[6]_i_1__40_n_0 ;
  wire \result_data[7]_i_1__40_n_0 ;
  wire \result_data[8]_i_1__39_n_0 ;
  wire \result_data[9]_i_1__40_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__34_n_0 ;
  wire \rv_len[7]_i_3__35_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire \rv_len_reg[2]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_out_start_trigmode4;
  wire wreg_out_start_trigmode4_valid;

  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__46 
       (.I0(\check[7]_i_6__27_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__46 
       (.I0(\check[7]_i_6__27_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__46 
       (.I0(\check[7]_i_6__27_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__46 
       (.I0(\check[7]_i_6__27_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__46 
       (.I0(\check[7]_i_6__27_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__46 
       (.I0(\check[7]_i_6__27_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__46 
       (.I0(\check[7]_i_6__27_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__37 
       (.I0(\check[7]_i_6__27_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_4__33 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_5__36 
       (.I0(Q[0]),
        .I1(rv_len_reg__0),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__27 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(Q[1]),
        .O(\check[7]_i_6__27_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h20)) 
    \outreg[31]_i_1__6 
       (.I0(\addr_reg[5] ),
        .I1(\outreg[31]_i_4__22_n_0 ),
        .I2(\outreg[31]_i_5__22_n_0 ),
        .O(\outreg[31]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__19 
       (.I0(reset),
        .O(\outreg[31]_i_2__19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_4__22 
       (.I0(\outreg[31]_i_6__22_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[31]_i_8__22_n_0 ),
        .I5(\outreg[31]_i_9__22_n_0 ),
        .O(\outreg[31]_i_4__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_5__22 
       (.I0(Q[1]),
        .I1(\check_reg[0]_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_5__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__22 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [2]),
        .O(\outreg[31]_i_6__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__22 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[31]_i_8__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__22 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[31]_i_9__22_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_start_trigmode4[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[2]),
        .Q(wreg_out_start_trigmode4[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[3]),
        .Q(wreg_out_start_trigmode4[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[4]),
        .Q(wreg_out_start_trigmode4[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[5]),
        .Q(wreg_out_start_trigmode4[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[6]),
        .Q(wreg_out_start_trigmode4[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[7]),
        .Q(wreg_out_start_trigmode4[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[8]),
        .Q(wreg_out_start_trigmode4[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[9]),
        .Q(wreg_out_start_trigmode4[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[10]),
        .Q(wreg_out_start_trigmode4[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[11]),
        .Q(wreg_out_start_trigmode4[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_start_trigmode4[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[12]),
        .Q(wreg_out_start_trigmode4[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[13]),
        .Q(wreg_out_start_trigmode4[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[14]),
        .Q(wreg_out_start_trigmode4[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[15]),
        .Q(wreg_out_start_trigmode4[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[16]),
        .Q(wreg_out_start_trigmode4[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[17]),
        .Q(wreg_out_start_trigmode4[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[18]),
        .Q(wreg_out_start_trigmode4[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[19]),
        .Q(wreg_out_start_trigmode4[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[20]),
        .Q(wreg_out_start_trigmode4[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[21]),
        .Q(wreg_out_start_trigmode4[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_start_trigmode4[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[22]),
        .Q(wreg_out_start_trigmode4[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[23]),
        .Q(wreg_out_start_trigmode4[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_start_trigmode4[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_start_trigmode4[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_start_trigmode4[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_start_trigmode4[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_start_trigmode4[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[0]),
        .Q(wreg_out_start_trigmode4[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__6_n_0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__6[1]),
        .Q(wreg_out_start_trigmode4[9]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__40 
       (.I0(p_0_in__6[0]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[0]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__40 
       (.I0(p_0_in__6[10]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[10]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__33 
       (.I0(p_0_in__6[11]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[11]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__40 
       (.I0(p_0_in__6[12]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[12]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__34 
       (.I0(p_0_in__6[13]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[13]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__32 
       (.I0(p_0_in__6[14]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[14]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__35 
       (.I0(p_0_in__6[15]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[15]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__24 
       (.I0(p_0_in__6[16]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[16]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__24 
       (.I0(p_0_in__6[17]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[17]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__24 
       (.I0(p_0_in__6[18]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[18]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__24 
       (.I0(p_0_in__6[19]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[19]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__40 
       (.I0(p_0_in__6[1]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[1]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__24 
       (.I0(p_0_in__6[20]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[20]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__24 
       (.I0(p_0_in__6[21]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[21]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__24 
       (.I0(p_0_in__6[22]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[22]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__24 
       (.I0(p_0_in__6[23]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[23]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__40 
       (.I0(p_0_in__6[2]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[2]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__40 
       (.I0(p_0_in__6[3]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[3]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__40 
       (.I0(p_0_in__6[4]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[4]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__40 
       (.I0(p_0_in__6[5]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[5]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__40 
       (.I0(p_0_in__6[6]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[6]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__40 
       (.I0(p_0_in__6[7]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[7]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__39 
       (.I0(p_0_in__6[8]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[8]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__40 
       (.I0(p_0_in__6[9]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[9]_i_1__40_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[0]_i_1__40_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[10]_i_1__40_n_0 ),
        .Q(p_0_in__6[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[11]_i_1__33_n_0 ),
        .Q(p_0_in__6[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[12]_i_1__40_n_0 ),
        .Q(p_0_in__6[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[13]_i_1__34_n_0 ),
        .Q(p_0_in__6[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[14]_i_1__32_n_0 ),
        .Q(p_0_in__6[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[15]_i_1__35_n_0 ),
        .Q(p_0_in__6[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[16]_i_1__24_n_0 ),
        .Q(p_0_in__6[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[17]_i_1__24_n_0 ),
        .Q(p_0_in__6[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[18]_i_1__24_n_0 ),
        .Q(p_0_in__6[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[19]_i_1__24_n_0 ),
        .Q(p_0_in__6[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[1]_i_1__40_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[20]_i_1__24_n_0 ),
        .Q(p_0_in__6[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[21]_i_1__24_n_0 ),
        .Q(p_0_in__6[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[22]_i_1__24_n_0 ),
        .Q(p_0_in__6[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[23]_i_1__24_n_0 ),
        .Q(p_0_in__6[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__6[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__6[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__6[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__6[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__6[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__6[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[2]_i_1__40_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__6[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__6[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[3]_i_1__40_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[4]_i_1__40_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[5]_i_1__40_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[6]_i_1__40_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[7]_i_1__40_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[8]_i_1__39_n_0 ),
        .Q(p_0_in__6[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\result_data[9]_i_1__40_n_0 ),
        .Q(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__39 
       (.I0(\addr_reg[5] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .O(p_0_in__5__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__39 
       (.I0(\addr_reg[5] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in__5__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__39 
       (.I0(\addr_reg[5] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__5__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__39 
       (.I0(\addr_reg[5] ),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__5__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \rv_len[5]_i_1__39 
       (.I0(rv_len_reg__1[5]),
        .I1(\rv_len[5]_i_2__34_n_0 ),
        .I2(\addr_reg[5] ),
        .O(p_0_in__5__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__34 
       (.I0(rv_len_reg__1[3]),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__40 
       (.I0(\addr_reg[5] ),
        .I1(\rv_len[7]_i_3__35_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__5__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__36 
       (.I0(\addr_reg[5] ),
        .I1(\rv_len[7]_i_3__35_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__5__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__35 
       (.I0(rv_len_reg__1[4]),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__35_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__5__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__5__0[2]),
        .Q(Q[1]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__5__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__5__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__5__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__5__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(p_0_in__5__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_4__22_n_0 ),
        .I1(\outreg[31]_i_5__22_n_0 ),
        .I2(\addr_reg[5] ),
        .I3(wreg_out_start_trigmode4_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__19_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_out_start_trigmode4_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized21
   (Q,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[3]_0 ,
    wreg_out_trig_threshold_p,
    wreg_out_trig_threshold_p_valid,
    \addr_reg[0] ,
    \addr_reg[5] ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    reset,
    \getdata_reg[2]_rep ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[2]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [0:0]Q;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_out_trig_threshold_p;
  output wreg_out_trig_threshold_p_valid;
  input \addr_reg[0] ;
  input \addr_reg[5] ;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [3:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input reset;
  input [0:0]\getdata_reg[2]_rep ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[2]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[5] ;
  wire [7:0]check;
  wire \check[7]_i_6__28_n_0 ;
  wire \check[7]_i_7__16_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[2]_rep ;
  wire [0:0]\getdata_reg[2]_rep_0 ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[15]_i_1__9_n_0 ;
  wire \outreg[15]_i_4__10_n_0 ;
  wire \outreg[15]_i_5__11_n_0 ;
  wire \outreg[15]_i_6__9_n_0 ;
  wire \outreg[15]_i_8__9_n_0 ;
  wire \outreg[15]_i_9__3_n_0 ;
  wire [7:1]p_0_in__6__0;
  wire [7:0]p_0_in__7;
  wire reset;
  wire \result_data[0]_i_1__39_n_0 ;
  wire \result_data[1]_i_1__39_n_0 ;
  wire \result_data[2]_i_1__39_n_0 ;
  wire \result_data[3]_i_1__39_n_0 ;
  wire \result_data[4]_i_1__39_n_0 ;
  wire \result_data[5]_i_1__39_n_0 ;
  wire \result_data[6]_i_1__39_n_0 ;
  wire \result_data[7]_i_1__39_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__35_n_0 ;
  wire \rv_len[7]_i_3__36_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_out_trig_threshold_p;
  wire wreg_out_trig_threshold_p_valid;

  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__47 
       (.I0(\check[7]_i_6__28_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__47 
       (.I0(\check[7]_i_6__28_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__47 
       (.I0(\check[7]_i_6__28_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__47 
       (.I0(\check[7]_i_6__28_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__47 
       (.I0(\check[7]_i_6__28_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__47 
       (.I0(\check[7]_i_6__28_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__47 
       (.I0(\check[7]_i_6__28_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__38 
       (.I0(\check[7]_i_6__28_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_4__34 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_5__37 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__28 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_7__16_n_0 ),
        .O(\check[7]_i_6__28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_7__16 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_7__16_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \outreg[15]_i_1__9 
       (.I0(\addr_reg[0] ),
        .I1(\outreg[15]_i_4__10_n_0 ),
        .I2(\outreg[15]_i_5__11_n_0 ),
        .O(\outreg[15]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_4__10 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_4__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_5__11 
       (.I0(\outreg[15]_i_6__9_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[15]_i_8__9_n_0 ),
        .I5(\outreg[15]_i_9__3_n_0 ),
        .O(\outreg[15]_i_5__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_6__9 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [2]),
        .O(\outreg[15]_i_6__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__9 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[15]_i_8__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_9__3 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_9__3_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_trig_threshold_p[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[2]),
        .Q(wreg_out_trig_threshold_p[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[3]),
        .Q(wreg_out_trig_threshold_p[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[4]),
        .Q(wreg_out_trig_threshold_p[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[5]),
        .Q(wreg_out_trig_threshold_p[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[6]),
        .Q(wreg_out_trig_threshold_p[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[7]),
        .Q(wreg_out_trig_threshold_p[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_trig_threshold_p[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_trig_threshold_p[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_trig_threshold_p[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_trig_threshold_p[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_trig_threshold_p[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_trig_threshold_p[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_trig_threshold_p[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[0]),
        .Q(wreg_out_trig_threshold_p[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__9_n_0 ),
        .CLR(reset),
        .D(p_0_in__7[1]),
        .Q(wreg_out_trig_threshold_p[9]));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__39 
       (.I0(p_0_in__7[0]),
        .I1(\addr_reg[5] ),
        .O(\result_data[0]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__39 
       (.I0(p_0_in__7[1]),
        .I1(\addr_reg[5] ),
        .O(\result_data[1]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__39 
       (.I0(p_0_in__7[2]),
        .I1(\addr_reg[5] ),
        .O(\result_data[2]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__39 
       (.I0(p_0_in__7[3]),
        .I1(\addr_reg[5] ),
        .O(\result_data[3]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__39 
       (.I0(p_0_in__7[4]),
        .I1(\addr_reg[5] ),
        .O(\result_data[4]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__39 
       (.I0(p_0_in__7[5]),
        .I1(\addr_reg[5] ),
        .O(\result_data[5]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__39 
       (.I0(p_0_in__7[6]),
        .I1(\addr_reg[5] ),
        .O(\result_data[6]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__39 
       (.I0(p_0_in__7[7]),
        .I1(\addr_reg[5] ),
        .O(\result_data[7]_i_1__39_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[0]_i_1__39_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__7[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__7[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__7[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__7[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__7[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__7[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[1]_i_1__39_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[2]_i_1__39_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[3]_i_1__39_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[4]_i_1__39_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[5]_i_1__39_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[6]_i_1__39_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[7]_i_1__39_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__7[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__38 
       (.I0(\addr_reg[0] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .O(p_0_in__6__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__38 
       (.I0(\addr_reg[0] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__6__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__38 
       (.I0(\addr_reg[0] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__6__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__38 
       (.I0(\addr_reg[0] ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__6__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \rv_len[5]_i_1__38 
       (.I0(rv_len_reg__1[5]),
        .I1(\rv_len[5]_i_2__35_n_0 ),
        .I2(\addr_reg[0] ),
        .O(p_0_in__6__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__35 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__39 
       (.I0(\addr_reg[0] ),
        .I1(\rv_len[7]_i_3__36_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__6__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__35 
       (.I0(\addr_reg[0] ),
        .I1(\rv_len[7]_i_3__36_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__6__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__36 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__36_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__6__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__6__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__6__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__6__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__6__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__6__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__6__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hAA08)) 
    valid_i_1
       (.I0(\addr_reg[0] ),
        .I1(\outreg[15]_i_4__10_n_0 ),
        .I2(\outreg[15]_i_5__11_n_0 ),
        .I3(wreg_out_trig_threshold_p_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1_n_0),
        .Q(wreg_out_trig_threshold_p_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized22
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_out_trig_threshold_n,
    wreg_out_trig_threshold_n_valid,
    \addr_reg[5] ,
    \addr_reg[0] ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    reset,
    \getdata_reg[5]_rep ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[5]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [15:0]wreg_out_trig_threshold_n;
  output wreg_out_trig_threshold_n_valid;
  input \addr_reg[5] ;
  input \addr_reg[0] ;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [3:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input reset;
  input [0:0]\getdata_reg[5]_rep ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[5]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[5] ;
  wire [7:0]check;
  wire \check[7]_i_5__29_n_0 ;
  wire \check[7]_i_6__21_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [0:0]\getdata_reg[5]_rep ;
  wire [0:0]\getdata_reg[5]_rep_0 ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[15]_i_1__8_n_0 ;
  wire \outreg[15]_i_3__10_n_0 ;
  wire \outreg[15]_i_4__11_n_0 ;
  wire \outreg[15]_i_5__12_n_0 ;
  wire \outreg[15]_i_7__10_n_0 ;
  wire \outreg[15]_i_8__10_n_0 ;
  wire [7:1]p_0_in__7__0;
  wire [7:0]p_0_in__8;
  wire reset;
  wire \result_data[0]_i_1__38_n_0 ;
  wire \result_data[1]_i_1__38_n_0 ;
  wire \result_data[2]_i_1__38_n_0 ;
  wire \result_data[3]_i_1__38_n_0 ;
  wire \result_data[4]_i_1__38_n_0 ;
  wire \result_data[5]_i_1__38_n_0 ;
  wire \result_data[6]_i_1__38_n_0 ;
  wire \result_data[7]_i_1__38_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__36_n_0 ;
  wire \rv_len[7]_i_3__37_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_out_trig_threshold_n;
  wire wreg_out_trig_threshold_n_valid;

  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__39 
       (.I0(\check[7]_i_5__29_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__39 
       (.I0(\check[7]_i_5__29_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__39 
       (.I0(\check[7]_i_5__29_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__39 
       (.I0(\check[7]_i_5__29_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__39 
       (.I0(\check[7]_i_5__29_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__39 
       (.I0(\check[7]_i_5__29_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__39 
       (.I0(\check[7]_i_5__29_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__30 
       (.I0(\check[7]_i_5__29_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_3__27 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_4__35 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_5__29 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_6__21_n_0 ),
        .O(\check[7]_i_5__29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_6__21 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_6__21_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \outreg[15]_i_1__8 
       (.I0(\addr_reg[5] ),
        .I1(\outreg[15]_i_3__10_n_0 ),
        .I2(\outreg[15]_i_4__11_n_0 ),
        .O(\outreg[15]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_3__10 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_4__11 
       (.I0(\outreg[15]_i_5__12_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[15]_i_7__10_n_0 ),
        .I5(\outreg[15]_i_8__10_n_0 ),
        .O(\outreg[15]_i_4__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_5__12 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [2]),
        .O(\outreg[15]_i_5__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_7__10 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[15]_i_7__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__10 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_8__10_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_trig_threshold_n[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[2]),
        .Q(wreg_out_trig_threshold_n[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[3]),
        .Q(wreg_out_trig_threshold_n[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[4]),
        .Q(wreg_out_trig_threshold_n[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[5]),
        .Q(wreg_out_trig_threshold_n[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[6]),
        .Q(wreg_out_trig_threshold_n[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[7]),
        .Q(wreg_out_trig_threshold_n[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_trig_threshold_n[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_trig_threshold_n[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_trig_threshold_n[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_trig_threshold_n[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_trig_threshold_n[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_trig_threshold_n[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_trig_threshold_n[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[0]),
        .Q(wreg_out_trig_threshold_n[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__8_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[1]),
        .Q(wreg_out_trig_threshold_n[9]));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__38 
       (.I0(p_0_in__8[0]),
        .I1(\addr_reg[0] ),
        .O(\result_data[0]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__38 
       (.I0(p_0_in__8[1]),
        .I1(\addr_reg[0] ),
        .O(\result_data[1]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__38 
       (.I0(p_0_in__8[2]),
        .I1(\addr_reg[0] ),
        .O(\result_data[2]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__38 
       (.I0(p_0_in__8[3]),
        .I1(\addr_reg[0] ),
        .O(\result_data[3]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__38 
       (.I0(p_0_in__8[4]),
        .I1(\addr_reg[0] ),
        .O(\result_data[4]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__38 
       (.I0(p_0_in__8[5]),
        .I1(\addr_reg[0] ),
        .O(\result_data[5]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__38 
       (.I0(p_0_in__8[6]),
        .I1(\addr_reg[0] ),
        .O(\result_data[6]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__38 
       (.I0(p_0_in__8[7]),
        .I1(\addr_reg[0] ),
        .O(\result_data[7]_i_1__38_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\result_data[0]_i_1__38_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__8[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__8[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__8[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__8[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__8[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__8[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\result_data[1]_i_1__38_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\result_data[2]_i_1__38_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\result_data[3]_i_1__38_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\result_data[4]_i_1__38_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\result_data[5]_i_1__38_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\result_data[6]_i_1__38_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\result_data[7]_i_1__38_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__8[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__37 
       (.I0(\addr_reg[5] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .O(p_0_in__7__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__37 
       (.I0(\addr_reg[5] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__7__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__37 
       (.I0(\addr_reg[5] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__7__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__37 
       (.I0(\addr_reg[5] ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__7__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__37 
       (.I0(\addr_reg[5] ),
        .I1(\rv_len[5]_i_2__36_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__7__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__36 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__38 
       (.I0(\addr_reg[5] ),
        .I1(\rv_len[7]_i_3__37_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__7__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__34 
       (.I0(\addr_reg[5] ),
        .I1(\rv_len[7]_i_3__37_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__7__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__37 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__37_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(reset),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hAA08)) 
    valid_i_1
       (.I0(\addr_reg[5] ),
        .I1(\outreg[15]_i_3__10_n_0 ),
        .I2(\outreg[15]_i_4__11_n_0 ),
        .I3(wreg_out_trig_threshold_n_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1_n_0),
        .Q(wreg_out_trig_threshold_n_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized23
   (\rv_len_reg[0]_0 ,
    Q,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[3]_0 ,
    wreg_out_trig_risetime,
    wreg_out_trig_risetime_valid,
    \addr_reg[4] ,
    reset,
    \addr_reg[4]_0 ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    p_0_in,
    \getdata_reg[3]_rep_0 ,
    clk,
    \getdata_reg[2]_rep ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[2]_rep_0 ,
    \rv_len_reg[0]_1 );
  output \rv_len_reg[0]_0 ;
  output [0:0]Q;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_out_trig_risetime;
  output wreg_out_trig_risetime_valid;
  input \addr_reg[4] ;
  input reset;
  input \addr_reg[4]_0 ;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [2:0]\getdata_reg[7]_rep ;
  input [0:0]p_0_in;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input [0:0]\getdata_reg[2]_rep ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[2]_rep_0 ;
  input [0:0]\rv_len_reg[0]_1 ;

  wire [2:0]D;
  wire [0:0]Q;
  wire \addr_reg[4] ;
  wire \addr_reg[4]_0 ;
  wire [7:0]check;
  wire \check[7]_i_8__0_n_0 ;
  wire \check[7]_i_9_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[2]_rep ;
  wire [0:0]\getdata_reg[2]_rep_0 ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [2:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[15]_i_1__13_n_0 ;
  wire \outreg[15]_i_2__14_n_0 ;
  wire \outreg[15]_i_3__11_n_0 ;
  wire \outreg[15]_i_5__13_n_0 ;
  wire \outreg[15]_i_7__11_n_0 ;
  wire \outreg[15]_i_8__11_n_0 ;
  wire [0:0]p_0_in;
  wire [7:1]p_0_in__8__0;
  wire [7:0]p_0_in__9;
  wire reset;
  wire \result_data[0]_i_1__29_n_0 ;
  wire \result_data[1]_i_1__29_n_0 ;
  wire \result_data[2]_i_1__29_n_0 ;
  wire \result_data[3]_i_1__29_n_0 ;
  wire \result_data[4]_i_1__29_n_0 ;
  wire \result_data[5]_i_1__29_n_0 ;
  wire \result_data[6]_i_1__29_n_0 ;
  wire \result_data[7]_i_1__29_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__37_n_0 ;
  wire \rv_len[7]_i_3__38_n_0 ;
  wire \rv_len_reg[0]_0 ;
  wire [0:0]\rv_len_reg[0]_1 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_out_trig_risetime;
  wire wreg_out_trig_risetime_valid;

  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__48 
       (.I0(\check[7]_i_8__0_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__48 
       (.I0(\check[7]_i_8__0_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__48 
       (.I0(\check[7]_i_8__0_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__48 
       (.I0(\check[7]_i_8__0_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__48 
       (.I0(\check[7]_i_8__0_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__48 
       (.I0(\check[7]_i_8__0_n_0 ),
        .I1(p_0_in),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__48 
       (.I0(\check[7]_i_8__0_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__39 
       (.I0(\check[7]_i_8__0_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_6__29 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_7__15 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_8__0 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_9_n_0 ),
        .O(\check[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_9 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_9_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[4]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[4]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[4]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[4]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[4]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[4]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[4]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[4]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[15]_i_1__13 
       (.I0(\outreg[15]_i_2__14_n_0 ),
        .I1(\outreg[15]_i_3__11_n_0 ),
        .I2(\addr_reg[4] ),
        .O(\outreg[15]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_2__14 
       (.I0(\outreg[15]_i_5__13_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [2]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[15]_i_7__11_n_0 ),
        .I5(\outreg[15]_i_8__11_n_0 ),
        .O(\outreg[15]_i_2__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[15]_i_2__4 
       (.I0(reset),
        .O(\rv_len_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_3__11 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_3__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_5__13 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [1]),
        .O(\outreg[15]_i_5__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_7__11 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[15]_i_7__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__11 
       (.I0(\check_reg_n_0_[5] ),
        .I1(p_0_in),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_8__11_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_trig_risetime[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__9[2]),
        .Q(wreg_out_trig_risetime[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__9[3]),
        .Q(wreg_out_trig_risetime[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__9[4]),
        .Q(wreg_out_trig_risetime[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__9[5]),
        .Q(wreg_out_trig_risetime[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__9[6]),
        .Q(wreg_out_trig_risetime[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__9[7]),
        .Q(wreg_out_trig_risetime[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_trig_risetime[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_trig_risetime[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_trig_risetime[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_trig_risetime[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_trig_risetime[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_trig_risetime[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_trig_risetime[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__9[0]),
        .Q(wreg_out_trig_risetime[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__13_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__9[1]),
        .Q(wreg_out_trig_risetime[9]));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__29 
       (.I0(p_0_in__9[0]),
        .I1(\addr_reg[4]_0 ),
        .O(\result_data[0]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__29 
       (.I0(p_0_in__9[1]),
        .I1(\addr_reg[4]_0 ),
        .O(\result_data[1]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__29 
       (.I0(p_0_in__9[2]),
        .I1(\addr_reg[4]_0 ),
        .O(\result_data[2]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__29 
       (.I0(p_0_in__9[3]),
        .I1(\addr_reg[4]_0 ),
        .O(\result_data[3]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__29 
       (.I0(p_0_in__9[4]),
        .I1(\addr_reg[4]_0 ),
        .O(\result_data[4]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__29 
       (.I0(p_0_in__9[5]),
        .I1(\addr_reg[4]_0 ),
        .O(\result_data[5]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__29 
       (.I0(p_0_in__9[6]),
        .I1(\addr_reg[4]_0 ),
        .O(\result_data[6]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__29 
       (.I0(p_0_in__9[7]),
        .I1(\addr_reg[4]_0 ),
        .O(\result_data[7]_i_1__29_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[0]_i_1__29_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__9[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__9[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__9[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__9[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__9[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__9[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[1]_i_1__29_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[2]_i_1__29_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[3]_i_1__29_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[4]_i_1__29_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[5]_i_1__29_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[6]_i_1__29_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[7]_i_1__29_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__9[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__28 
       (.I0(\addr_reg[4] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .O(p_0_in__8__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__28 
       (.I0(\addr_reg[4] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__8__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__28 
       (.I0(\addr_reg[4] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__8__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__28 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(rv_len_reg__0),
        .I3(Q),
        .I4(rv_len_reg__1[2]),
        .I5(\addr_reg[4] ),
        .O(p_0_in__8__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__28 
       (.I0(\addr_reg[4] ),
        .I1(\rv_len[5]_i_2__37_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__8__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__37 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__29 
       (.I0(\addr_reg[4] ),
        .I1(\rv_len[7]_i_3__38_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__8__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__26 
       (.I0(\addr_reg[4] ),
        .I1(\rv_len[7]_i_3__38_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__8__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__38 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__38_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\rv_len_reg[0]_1 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__8__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__8__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__8__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__8__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__8__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__8__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__8__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[15]_i_2__14_n_0 ),
        .I1(\outreg[15]_i_3__11_n_0 ),
        .I2(\addr_reg[4] ),
        .I3(wreg_out_trig_risetime_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\rv_len_reg[0]_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_out_trig_risetime_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized24
   (\outreg_reg[7]_0 ,
    Q,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[3]_0 ,
    wreg_out_trig_droptime,
    wreg_out_trig_droptime_valid,
    \addr_reg[3] ,
    reset,
    \addr_reg[5] ,
    D,
    \getdata_reg[2]_rep ,
    \getdata_reg[3]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    \getdata_reg[5]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[5]_rep_0 ,
    \rv_len_reg[0]_0 );
  output \outreg_reg[7]_0 ;
  output [0:0]Q;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_out_trig_droptime;
  output wreg_out_trig_droptime_valid;
  input \addr_reg[3] ;
  input reset;
  input \addr_reg[5] ;
  input [5:0]D;
  input \getdata_reg[2]_rep ;
  input \getdata_reg[3]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input [0:0]\getdata_reg[5]_rep ;
  input [7:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[5]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [5:0]D;
  wire [0:0]Q;
  wire \addr_reg[3] ;
  wire \addr_reg[5] ;
  wire [7:0]check;
  wire \check[7]_i_6__30_n_0 ;
  wire \check[7]_i_7__17_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [0:0]\getdata_reg[5]_rep ;
  wire [0:0]\getdata_reg[5]_rep_0 ;
  wire [7:0]\getdata_reg[7]_rep ;
  wire \outreg[15]_i_1__14_n_0 ;
  wire \outreg[15]_i_3__12_n_0 ;
  wire \outreg[15]_i_4__12_n_0 ;
  wire \outreg[15]_i_6__12_n_0 ;
  wire \outreg[15]_i_8__12_n_0 ;
  wire \outreg[15]_i_9__4_n_0 ;
  wire \outreg_reg[7]_0 ;
  wire [7:0]p_0_in__10__0;
  wire [7:1]p_0_in__9__0;
  wire reset;
  wire \result_data[0]_i_1__37_n_0 ;
  wire \result_data[1]_i_1__37_n_0 ;
  wire \result_data[2]_i_1__37_n_0 ;
  wire \result_data[3]_i_1__37_n_0 ;
  wire \result_data[4]_i_1__37_n_0 ;
  wire \result_data[5]_i_1__37_n_0 ;
  wire \result_data[6]_i_1__37_n_0 ;
  wire \result_data[7]_i_1__37_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__38_n_0 ;
  wire \rv_len[7]_i_3__39_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_out_trig_droptime;
  wire wreg_out_trig_droptime_valid;

  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__49 
       (.I0(\check[7]_i_6__30_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__49 
       (.I0(\check[7]_i_6__30_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__49 
       (.I0(\check[7]_i_6__30_n_0 ),
        .I1(\getdata_reg[2]_rep ),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__49 
       (.I0(\check[7]_i_6__30_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__49 
       (.I0(\check[7]_i_6__30_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__49 
       (.I0(\check[7]_i_6__30_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__49 
       (.I0(\check[7]_i_6__30_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__40 
       (.I0(\check[7]_i_6__30_n_0 ),
        .I1(D[5]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_4__36 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_5__38 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[6]),
        .I2(rv_len_reg__1[5]),
        .I3(rv_len_reg__1[4]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__30 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .I4(\check[7]_i_7__17_n_0 ),
        .O(\check[7]_i_6__30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_7__17 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_7__17_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[15]_i_1__14 
       (.I0(\outreg[15]_i_3__12_n_0 ),
        .I1(\outreg[15]_i_4__12_n_0 ),
        .I2(\addr_reg[3] ),
        .O(\outreg[15]_i_1__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[15]_i_2__3 
       (.I0(reset),
        .O(\outreg_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_3__12 
       (.I0(\outreg[15]_i_6__12_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[5]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[15]_i_8__12_n_0 ),
        .I5(\outreg[15]_i_9__4_n_0 ),
        .O(\outreg[15]_i_3__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_4__12 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_4__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_6__12 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[2]_rep ),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[4]),
        .O(\outreg[15]_i_6__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__12 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[2]),
        .O(\outreg[15]_i_8__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_9__4 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_9__4_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_trig_droptime[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[2]),
        .Q(wreg_out_trig_droptime[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[3]),
        .Q(wreg_out_trig_droptime[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[4]),
        .Q(wreg_out_trig_droptime[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[5]),
        .Q(wreg_out_trig_droptime[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[6]),
        .Q(wreg_out_trig_droptime[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[7]),
        .Q(wreg_out_trig_droptime[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_trig_droptime[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_trig_droptime[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_trig_droptime[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_trig_droptime[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_trig_droptime[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_trig_droptime[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_trig_droptime[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[0]),
        .Q(wreg_out_trig_droptime[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__14_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[1]),
        .Q(wreg_out_trig_droptime[9]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__37 
       (.I0(p_0_in__10__0[0]),
        .I1(\addr_reg[5] ),
        .O(\result_data[0]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__37 
       (.I0(p_0_in__10__0[1]),
        .I1(\addr_reg[5] ),
        .O(\result_data[1]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__37 
       (.I0(p_0_in__10__0[2]),
        .I1(\addr_reg[5] ),
        .O(\result_data[2]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__37 
       (.I0(p_0_in__10__0[3]),
        .I1(\addr_reg[5] ),
        .O(\result_data[3]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__37 
       (.I0(p_0_in__10__0[4]),
        .I1(\addr_reg[5] ),
        .O(\result_data[4]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__37 
       (.I0(p_0_in__10__0[5]),
        .I1(\addr_reg[5] ),
        .O(\result_data[5]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__37 
       (.I0(p_0_in__10__0[6]),
        .I1(\addr_reg[5] ),
        .O(\result_data[6]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__37 
       (.I0(p_0_in__10__0[7]),
        .I1(\addr_reg[5] ),
        .O(\result_data[7]_i_1__37_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[0]_i_1__37_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__10__0[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__10__0[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__10__0[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__10__0[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep [6]),
        .Q(p_0_in__10__0[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep [7]),
        .Q(p_0_in__10__0[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[1]_i_1__37_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[2]_i_1__37_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[3]_i_1__37_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[4]_i_1__37_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[5]_i_1__37_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[6]_i_1__37_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[7]_i_1__37_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__10__0[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__10__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__36 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .O(p_0_in__9__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__36 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__9__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__36 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__9__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__36 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(rv_len_reg__0),
        .I3(Q),
        .I4(rv_len_reg__1[2]),
        .I5(\addr_reg[3] ),
        .O(p_0_in__9__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__36 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[5]_i_2__38_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__9__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__38 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__37 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3__39_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__9__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__33 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3__39_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__9__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__39 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__39_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__9__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__9__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__9__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__9__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__9__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__9__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[5]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__9__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[15]_i_3__12_n_0 ),
        .I1(\outreg[15]_i_4__12_n_0 ),
        .I2(\addr_reg[3] ),
        .I3(wreg_out_trig_droptime_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg_reg[7]_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_out_trig_droptime_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized25
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_out_trig_pulsewidth,
    wreg_out_trig_pulsewidth_valid,
    \addr_reg[0] ,
    reset,
    wr_up_reg,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    \getdata_reg[3]_rep_1 ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[3]_rep_2 ,
    \rv_len_reg[0]_0 );
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [15:0]wreg_out_trig_pulsewidth;
  output wreg_out_trig_pulsewidth_valid;
  input \addr_reg[0] ;
  input reset;
  input wr_up_reg;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [3:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input [0:0]\getdata_reg[3]_rep_1 ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[3]_rep_2 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire [7:0]check;
  wire \check[7]_i_5__30_n_0 ;
  wire \check[7]_i_6__22_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [0:0]\getdata_reg[3]_rep_1 ;
  wire [0:0]\getdata_reg[3]_rep_2 ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[15]_i_1__7_n_0 ;
  wire \outreg[15]_i_2__5_n_0 ;
  wire \outreg[15]_i_4__13_n_0 ;
  wire \outreg[15]_i_5__10_n_0 ;
  wire \outreg[15]_i_6__13_n_0 ;
  wire \outreg[15]_i_8__13_n_0 ;
  wire \outreg[15]_i_9__5_n_0 ;
  wire [7:1]p_0_in__10;
  wire [7:0]p_0_in__11;
  wire reset;
  wire \result_data[0]_i_1__36_n_0 ;
  wire \result_data[1]_i_1__36_n_0 ;
  wire \result_data[2]_i_1__36_n_0 ;
  wire \result_data[3]_i_1__36_n_0 ;
  wire \result_data[4]_i_1__36_n_0 ;
  wire \result_data[5]_i_1__36_n_0 ;
  wire \result_data[6]_i_1__36_n_0 ;
  wire \result_data[7]_i_1__36_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__39_n_0 ;
  wire \rv_len[7]_i_3__40_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire wr_up_reg;
  wire [15:0]wreg_out_trig_pulsewidth;
  wire wreg_out_trig_pulsewidth_valid;

  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__40 
       (.I0(\check[7]_i_5__30_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__40 
       (.I0(\check[7]_i_5__30_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__40 
       (.I0(\check[7]_i_5__30_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__40 
       (.I0(\check[7]_i_5__30_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__40 
       (.I0(\check[7]_i_5__30_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__40 
       (.I0(\check[7]_i_5__30_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__40 
       (.I0(\check[7]_i_5__30_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__31 
       (.I0(\check[7]_i_5__30_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_3__28 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_4__37 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_5__30 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_6__22_n_0 ),
        .O(\check[7]_i_5__30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_6__22 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_6__22_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(wr_up_reg),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(wr_up_reg),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(wr_up_reg),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(wr_up_reg),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(wr_up_reg),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(wr_up_reg),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(wr_up_reg),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(wr_up_reg),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h20)) 
    \outreg[15]_i_1__7 
       (.I0(\addr_reg[0] ),
        .I1(\outreg[15]_i_4__13_n_0 ),
        .I2(\outreg[15]_i_5__10_n_0 ),
        .O(\outreg[15]_i_1__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[15]_i_2__5 
       (.I0(reset),
        .O(\outreg[15]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_4__13 
       (.I0(\outreg[15]_i_6__13_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[15]_i_8__13_n_0 ),
        .I5(\outreg[15]_i_9__5_n_0 ),
        .O(\outreg[15]_i_4__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_5__10 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_5__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_6__13 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [2]),
        .O(\outreg[15]_i_6__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__13 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[15]_i_8__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_9__5 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_9__5_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_trig_pulsewidth[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__11[2]),
        .Q(wreg_out_trig_pulsewidth[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__11[3]),
        .Q(wreg_out_trig_pulsewidth[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__11[4]),
        .Q(wreg_out_trig_pulsewidth[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__11[5]),
        .Q(wreg_out_trig_pulsewidth[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__11[6]),
        .Q(wreg_out_trig_pulsewidth[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__11[7]),
        .Q(wreg_out_trig_pulsewidth[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_trig_pulsewidth[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_trig_pulsewidth[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_trig_pulsewidth[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_trig_pulsewidth[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_trig_pulsewidth[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_trig_pulsewidth[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_trig_pulsewidth[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__11[0]),
        .Q(wreg_out_trig_pulsewidth[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__7_n_0 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__11[1]),
        .Q(wreg_out_trig_pulsewidth[9]));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__36 
       (.I0(p_0_in__11[0]),
        .I1(wr_up_reg),
        .O(\result_data[0]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__36 
       (.I0(p_0_in__11[1]),
        .I1(wr_up_reg),
        .O(\result_data[1]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__36 
       (.I0(p_0_in__11[2]),
        .I1(wr_up_reg),
        .O(\result_data[2]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__36 
       (.I0(p_0_in__11[3]),
        .I1(wr_up_reg),
        .O(\result_data[3]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__36 
       (.I0(p_0_in__11[4]),
        .I1(wr_up_reg),
        .O(\result_data[4]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__36 
       (.I0(p_0_in__11[5]),
        .I1(wr_up_reg),
        .O(\result_data[5]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__36 
       (.I0(p_0_in__11[6]),
        .I1(wr_up_reg),
        .O(\result_data[6]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__36 
       (.I0(p_0_in__11[7]),
        .I1(wr_up_reg),
        .O(\result_data[7]_i_1__36_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data[0]_i_1__36_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__11[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__11[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__11[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__11[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__11[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__11[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data[1]_i_1__36_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data[2]_i_1__36_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data[3]_i_1__36_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data[4]_i_1__36_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data[5]_i_1__36_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data[6]_i_1__36_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\result_data[7]_i_1__36_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__11[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__35 
       (.I0(\addr_reg[0] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__35 
       (.I0(\addr_reg[0] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__35 
       (.I0(\addr_reg[0] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__10[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__35 
       (.I0(\addr_reg[0] ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__10[4]));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__35 
       (.I0(\addr_reg[0] ),
        .I1(\rv_len[5]_i_2__39_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__10[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__39 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__36 
       (.I0(\addr_reg[0] ),
        .I1(\rv_len[7]_i_3__40_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__10[6]));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rv_len[7]_i_2__47 
       (.I0(\rv_len[7]_i_3__40_n_0 ),
        .I1(rv_len_reg__1[6]),
        .I2(\addr_reg[0] ),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__10[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__40 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__40_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__10[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__10[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__10[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__10[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__10[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__10[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(p_0_in__10[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[15]_i_4__13_n_0 ),
        .I1(\outreg[15]_i_5__10_n_0 ),
        .I2(\addr_reg[0] ),
        .I3(wreg_out_trig_pulsewidth_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[15]_i_2__5_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_out_trig_pulsewidth_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized26
   (wreg_out_trig_riseratio_valid,
    wreg_out_trig_riseratio,
    \addr_reg[5] ,
    clk,
    reset,
    D,
    \getdata_reg[5]_rep ,
    p_0_in);
  output wreg_out_trig_riseratio_valid;
  output [7:0]wreg_out_trig_riseratio;
  input [0:0]\addr_reg[5] ;
  input clk;
  input reset;
  input [5:0]D;
  input [0:0]\getdata_reg[5]_rep ;
  input [0:0]p_0_in;

  wire [5:0]D;
  wire [0:0]\addr_reg[5] ;
  wire clk;
  wire [0:0]\getdata_reg[5]_rep ;
  wire [0:0]p_0_in;
  wire reset;
  wire [7:0]wreg_out_trig_riseratio;
  wire wreg_out_trig_riseratio_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_out_trig_riseratio[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_out_trig_riseratio[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_out_trig_riseratio[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(p_0_in),
        .Q(wreg_out_trig_riseratio[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_out_trig_riseratio[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(\getdata_reg[5]_rep ),
        .Q(wreg_out_trig_riseratio[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_out_trig_riseratio[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[5] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_out_trig_riseratio[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[5] ),
        .Q(wreg_out_trig_riseratio_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized27
   (wreg_out_trig_dropratio_valid,
    wreg_out_trig_dropratio,
    \addr_reg[2] ,
    clk,
    reset,
    D,
    \getdata_reg[5]_rep ,
    p_0_in);
  output wreg_out_trig_dropratio_valid;
  output [7:0]wreg_out_trig_dropratio;
  input [0:0]\addr_reg[2] ;
  input clk;
  input reset;
  input [5:0]D;
  input [0:0]\getdata_reg[5]_rep ;
  input [0:0]p_0_in;

  wire [5:0]D;
  wire [0:0]\addr_reg[2] ;
  wire clk;
  wire [0:0]\getdata_reg[5]_rep ;
  wire [0:0]p_0_in;
  wire reset;
  wire [7:0]wreg_out_trig_dropratio;
  wire wreg_out_trig_dropratio_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_out_trig_dropratio[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_out_trig_dropratio[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_out_trig_dropratio[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(p_0_in),
        .Q(wreg_out_trig_dropratio[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_out_trig_dropratio[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[5]_rep ),
        .Q(wreg_out_trig_dropratio[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_out_trig_dropratio[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_out_trig_dropratio[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[2] ),
        .Q(wreg_out_trig_dropratio_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized28
   (Q,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[3]_0 ,
    wreg_out_trig_rmsvalue,
    wreg_out_trig_rmsvalue_valid,
    \addr_reg[1] ,
    \addr_reg[0] ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[5]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    reset,
    \getdata_reg[3]_rep_1 ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_2 ,
    \rv_len_reg[0]_0 );
  output [0:0]Q;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_out_trig_rmsvalue;
  output wreg_out_trig_rmsvalue_valid;
  input \addr_reg[1] ;
  input \addr_reg[0] ;
  input [4:0]D;
  input \getdata_reg[3]_rep ;
  input [1:0]\getdata_reg[5]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input reset;
  input [0:0]\getdata_reg[3]_rep_1 ;
  input [7:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[3]_rep_2 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [4:0]D;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[1] ;
  wire [7:0]check;
  wire \check[7]_i_6__31_n_0 ;
  wire \check[7]_i_7__18_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [0:0]\getdata_reg[3]_rep_1 ;
  wire [0:0]\getdata_reg[3]_rep_2 ;
  wire [1:0]\getdata_reg[5]_rep ;
  wire [7:0]\getdata_reg[7]_rep ;
  wire \outreg[15]_i_1__6_n_0 ;
  wire \outreg[15]_i_3__13_n_0 ;
  wire \outreg[15]_i_4__14_n_0 ;
  wire \outreg[15]_i_5__14_n_0 ;
  wire \outreg[15]_i_7__14_n_0 ;
  wire \outreg[15]_i_8__14_n_0 ;
  wire [7:1]p_0_in__11__0;
  wire [7:0]p_0_in__12;
  wire reset;
  wire \result_data[0]_i_1__35_n_0 ;
  wire \result_data[1]_i_1__35_n_0 ;
  wire \result_data[2]_i_1__35_n_0 ;
  wire \result_data[3]_i_1__35_n_0 ;
  wire \result_data[4]_i_1__35_n_0 ;
  wire \result_data[5]_i_1__35_n_0 ;
  wire \result_data[6]_i_1__35_n_0 ;
  wire \result_data[7]_i_1__35_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__40_n_0 ;
  wire \rv_len[7]_i_3__41_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_out_trig_rmsvalue;
  wire wreg_out_trig_rmsvalue_valid;

  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__50 
       (.I0(\check[7]_i_6__31_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__50 
       (.I0(\check[7]_i_6__31_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__50 
       (.I0(\check[7]_i_6__31_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__50 
       (.I0(\check[7]_i_6__31_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__50 
       (.I0(\check[7]_i_6__31_n_0 ),
        .I1(\getdata_reg[5]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__50 
       (.I0(\check[7]_i_6__31_n_0 ),
        .I1(\getdata_reg[5]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__50 
       (.I0(\check[7]_i_6__31_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__41 
       (.I0(\check[7]_i_6__31_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_4__38 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_5__39 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__31 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_7__18_n_0 ),
        .O(\check[7]_i_6__31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_7__18 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_7__18_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \outreg[15]_i_1__6 
       (.I0(\addr_reg[1] ),
        .I1(\outreg[15]_i_3__13_n_0 ),
        .I2(\outreg[15]_i_4__14_n_0 ),
        .O(\outreg[15]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_3__13 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_4__14 
       (.I0(\outreg[15]_i_5__14_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[4]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[15]_i_7__14_n_0 ),
        .I5(\outreg[15]_i_8__14_n_0 ),
        .O(\outreg[15]_i_4__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_5__14 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[3]),
        .O(\outreg[15]_i_5__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_7__14 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[5]_rep [0]),
        .O(\outreg[15]_i_7__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__14 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[5]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_8__14_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_out_trig_rmsvalue[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[2]),
        .Q(wreg_out_trig_rmsvalue[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[3]),
        .Q(wreg_out_trig_rmsvalue[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[4]),
        .Q(wreg_out_trig_rmsvalue[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[5]),
        .Q(wreg_out_trig_rmsvalue[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[6]),
        .Q(wreg_out_trig_rmsvalue[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[7]),
        .Q(wreg_out_trig_rmsvalue[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_out_trig_rmsvalue[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_out_trig_rmsvalue[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_out_trig_rmsvalue[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_out_trig_rmsvalue[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_out_trig_rmsvalue[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_out_trig_rmsvalue[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_out_trig_rmsvalue[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[0]),
        .Q(wreg_out_trig_rmsvalue[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__6_n_0 ),
        .CLR(reset),
        .D(p_0_in__12[1]),
        .Q(wreg_out_trig_rmsvalue[9]));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__35 
       (.I0(p_0_in__12[0]),
        .I1(\addr_reg[0] ),
        .O(\result_data[0]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__35 
       (.I0(p_0_in__12[1]),
        .I1(\addr_reg[0] ),
        .O(\result_data[1]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__35 
       (.I0(p_0_in__12[2]),
        .I1(\addr_reg[0] ),
        .O(\result_data[2]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__35 
       (.I0(p_0_in__12[3]),
        .I1(\addr_reg[0] ),
        .O(\result_data[3]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__35 
       (.I0(p_0_in__12[4]),
        .I1(\addr_reg[0] ),
        .O(\result_data[4]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__35 
       (.I0(p_0_in__12[5]),
        .I1(\addr_reg[0] ),
        .O(\result_data[5]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__35 
       (.I0(p_0_in__12[6]),
        .I1(\addr_reg[0] ),
        .O(\result_data[6]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__35 
       (.I0(p_0_in__12[7]),
        .I1(\addr_reg[0] ),
        .O(\result_data[7]_i_1__35_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\result_data[0]_i_1__35_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__12[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__12[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__12[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__12[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [6]),
        .Q(p_0_in__12[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [7]),
        .Q(p_0_in__12[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\result_data[1]_i_1__35_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\result_data[2]_i_1__35_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\result_data[3]_i_1__35_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\result_data[4]_i_1__35_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\result_data[5]_i_1__35_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\result_data[6]_i_1__35_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\result_data[7]_i_1__35_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__12[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_1 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__34 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .O(p_0_in__11__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__34 
       (.I0(\addr_reg[1] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__11__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__34 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__11__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__34 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__11__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \rv_len[5]_i_1__34 
       (.I0(rv_len_reg__1[5]),
        .I1(\rv_len[5]_i_2__40_n_0 ),
        .I2(\addr_reg[1] ),
        .O(p_0_in__11__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__40 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__35 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__41_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__11__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__32 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__41_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__11__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__41 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__41_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(reset),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(reset),
        .D(p_0_in__11__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(reset),
        .D(p_0_in__11__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(reset),
        .D(p_0_in__11__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(reset),
        .D(p_0_in__11__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(reset),
        .D(p_0_in__11__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(reset),
        .D(p_0_in__11__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep_2 ),
        .CLR(reset),
        .D(p_0_in__11__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hAA08)) 
    valid_i_1
       (.I0(\addr_reg[1] ),
        .I1(\outreg[15]_i_3__13_n_0 ),
        .I2(\outreg[15]_i_4__14_n_0 ),
        .I3(wreg_out_trig_rmsvalue_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1_n_0),
        .Q(wreg_out_trig_rmsvalue_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized29
   (wreg_mem_ctrl_valid,
    adv_up,
    wreg_mem_ctrl,
    E,
    clk,
    reset,
    isa_adv_reg,
    adv_t_reg,
    D);
  output wreg_mem_ctrl_valid;
  output adv_up;
  output [7:0]wreg_mem_ctrl;
  input [0:0]E;
  input clk;
  input reset;
  input isa_adv_reg;
  input adv_t_reg;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire adv_t_reg;
  wire adv_up;
  wire clk;
  wire isa_adv_reg;
  wire reset;
  wire [7:0]wreg_mem_ctrl;
  wire wreg_mem_ctrl_valid;

  FDRE adv_up_reg
       (.C(clk),
        .CE(1'b1),
        .D(adv_t_reg),
        .Q(adv_up),
        .R(isa_adv_reg));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_mem_ctrl[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_mem_ctrl[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_mem_ctrl[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_mem_ctrl[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_mem_ctrl[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_mem_ctrl[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_mem_ctrl[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[7]),
        .Q(wreg_mem_ctrl[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(E),
        .Q(wreg_mem_ctrl_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized3
   (wreg_system_sync_max_valid,
    \outreg_reg[7]_0 ,
    Q,
    \check_reg[7]_0 ,
    E,
    wreg_system_sync_max,
    clk,
    \addr_reg[3] ,
    D,
    \getdata_reg[7] ,
    \getdata_reg[3]_rep ,
    reset,
    \addr_reg[3]_0 ,
    isa_cs_reg,
    \addr_reg[2] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[0]_rep ,
    \getdata_reg[0]_rep_0 ,
    \rv_len_reg[0]_0 );
  output wreg_system_sync_max_valid;
  output \outreg_reg[7]_0 ;
  output [0:0]Q;
  output [0:0]\check_reg[7]_0 ;
  output [0:0]E;
  output [15:0]wreg_system_sync_max;
  input clk;
  input \addr_reg[3] ;
  input [1:0]D;
  input [6:0]\getdata_reg[7] ;
  input [1:0]\getdata_reg[3]_rep ;
  input reset;
  input \addr_reg[3]_0 ;
  input isa_cs_reg;
  input \addr_reg[2] ;
  input \getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[0]_rep ;
  input [0:0]\getdata_reg[0]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[2] ;
  wire \addr_reg[3] ;
  wire \addr_reg[3]_0 ;
  wire [7:0]check;
  wire \check[7]_i_3__36_n_0 ;
  wire [0:0]\check_reg[7]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire clk;
  wire [0:0]\getdata_reg[0]_rep ;
  wire [0:0]\getdata_reg[0]_rep_0 ;
  wire [1:0]\getdata_reg[3]_rep ;
  wire [6:0]\getdata_reg[7] ;
  wire \getdata_reg[7]_rep ;
  wire isa_cs_reg;
  wire \outreg[15]_i_1__17_n_0 ;
  wire \outreg[15]_i_2__16_n_0 ;
  wire \outreg[15]_i_4__17_n_0 ;
  wire \outreg[15]_i_5__17_n_0 ;
  wire \outreg[15]_i_7__17_n_0 ;
  wire \outreg[15]_i_8__17_n_0 ;
  wire \outreg_reg[7]_0 ;
  wire [7:0]p_0_in__1;
  wire [7:1]p_0_in__4__0;
  wire reset;
  wire \result_data[0]_i_1__42_n_0 ;
  wire \result_data[10]_i_1__42_n_0 ;
  wire \result_data[11]_i_1__35_n_0 ;
  wire \result_data[12]_i_1__42_n_0 ;
  wire \result_data[13]_i_1__36_n_0 ;
  wire \result_data[14]_i_1__34_n_0 ;
  wire \result_data[15]_i_2__15_n_0 ;
  wire \result_data[1]_i_1__42_n_0 ;
  wire \result_data[2]_i_1__42_n_0 ;
  wire \result_data[3]_i_1__42_n_0 ;
  wire \result_data[4]_i_1__42_n_0 ;
  wire \result_data[5]_i_1__42_n_0 ;
  wire \result_data[6]_i_1__42_n_0 ;
  wire \result_data[7]_i_1__42_n_0 ;
  wire \result_data[8]_i_1__41_n_0 ;
  wire \result_data[9]_i_1__42_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__46_n_0 ;
  wire \rv_len[7]_i_3__47_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__0__0;
  wire valid_i_1__4_n_0;
  wire [15:0]wreg_system_sync_max;
  wire wreg_system_sync_max_valid;

  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[0]_i_1__56 
       (.I0(\check[7]_i_3__36_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[0] ),
        .I5(\getdata_reg[7] [0]),
        .O(check[0]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[1]_i_1__56 
       (.I0(\check[7]_i_3__36_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[1] ),
        .I5(\getdata_reg[7] [1]),
        .O(check[1]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[2]_i_1__56 
       (.I0(\check[7]_i_3__36_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[2] ),
        .I5(\getdata_reg[3]_rep [0]),
        .O(check[2]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[3]_i_1__56 
       (.I0(\check[7]_i_3__36_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[3] ),
        .I5(\getdata_reg[3]_rep [1]),
        .O(check[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[4]_i_1__56 
       (.I0(\check[7]_i_3__36_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[4] ),
        .I5(\getdata_reg[7] [3]),
        .O(check[4]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[5]_i_1__56 
       (.I0(\check[7]_i_3__36_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[5] ),
        .I5(\getdata_reg[7] [4]),
        .O(check[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[6]_i_1__56 
       (.I0(\check[7]_i_3__36_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[6] ),
        .I5(D[0]),
        .O(check[6]));
  LUT6 #(
    .INIT(64'h0000EF0000000000)) 
    \check[7]_i_1__51 
       (.I0(\outreg[15]_i_2__16_n_0 ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(\addr_reg[3]_0 ),
        .I4(isa_cs_reg),
        .I5(\addr_reg[2] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[7]_i_2__47 
       (.I0(\check[7]_i_3__36_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg[7]_0 ),
        .I5(D[1]),
        .O(check[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \check[7]_i_3__36 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__0__0[2]),
        .I3(rv_len_reg__0__0[6]),
        .I4(rv_len_reg__0__0[7]),
        .O(\check[7]_i_3__36_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[3]),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[7]),
        .Q(\check_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \outreg[15]_i_1__17 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(\outreg[15]_i_2__16_n_0 ),
        .I3(\addr_reg[3] ),
        .I4(\outreg[15]_i_4__17_n_0 ),
        .O(\outreg[15]_i_1__17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[15]_i_2 
       (.I0(reset),
        .O(\outreg_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outreg[15]_i_2__16 
       (.I0(rv_len_reg__0__0[3]),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[2]),
        .I3(rv_len_reg__0__0[7]),
        .I4(rv_len_reg__0__0[6]),
        .I5(rv_len_reg__0__0[5]),
        .O(\outreg[15]_i_2__16_n_0 ));
  LUT6 #(
    .INIT(64'h8200000000000000)) 
    \outreg[15]_i_4__17 
       (.I0(\outreg[15]_i_5__17_n_0 ),
        .I1(\check_reg_n_0_[6] ),
        .I2(D[0]),
        .I3(\getdata_reg[7]_rep ),
        .I4(\outreg[15]_i_7__17_n_0 ),
        .I5(\outreg[15]_i_8__17_n_0 ),
        .O(\outreg[15]_i_4__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1193" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[15]_i_5__17 
       (.I0(\check_reg_n_0_[1] ),
        .I1(\getdata_reg[7] [1]),
        .I2(\check_reg_n_0_[2] ),
        .I3(\getdata_reg[3]_rep [0]),
        .O(\outreg[15]_i_5__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1194" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[15]_i_7__17 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7] [4]),
        .I2(\check_reg_n_0_[0] ),
        .I3(\getdata_reg[7] [0]),
        .O(\outreg[15]_i_7__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1195" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[15]_i_8__17 
       (.I0(\check_reg_n_0_[3] ),
        .I1(\getdata_reg[3]_rep [1]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7] [3]),
        .O(\outreg[15]_i_8__17_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_system_sync_max[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__1[2]),
        .Q(wreg_system_sync_max[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__1[3]),
        .Q(wreg_system_sync_max[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__1[4]),
        .Q(wreg_system_sync_max[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__1[5]),
        .Q(wreg_system_sync_max[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__1[6]),
        .Q(wreg_system_sync_max[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__1[7]),
        .Q(wreg_system_sync_max[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_system_sync_max[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_system_sync_max[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_system_sync_max[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_system_sync_max[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_system_sync_max[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_system_sync_max[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_system_sync_max[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__1[0]),
        .Q(wreg_system_sync_max[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__17_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__1[1]),
        .Q(wreg_system_sync_max[9]));
  (* SOFT_HLUTNM = "soft_lutpair1203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__42 
       (.I0(E),
        .I1(p_0_in__1[0]),
        .O(\result_data[0]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__42 
       (.I0(E),
        .I1(\getdata_reg[7] [2]),
        .O(\result_data[10]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__35 
       (.I0(E),
        .I1(\getdata_reg[3]_rep [1]),
        .O(\result_data[11]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__42 
       (.I0(E),
        .I1(\getdata_reg[7] [3]),
        .O(\result_data[12]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__36 
       (.I0(E),
        .I1(\getdata_reg[7] [4]),
        .O(\result_data[13]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__34 
       (.I0(E),
        .I1(\getdata_reg[7] [5]),
        .O(\result_data[14]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__15 
       (.I0(E),
        .I1(\getdata_reg[7] [6]),
        .O(\result_data[15]_i_2__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__42 
       (.I0(E),
        .I1(p_0_in__1[1]),
        .O(\result_data[1]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__42 
       (.I0(E),
        .I1(p_0_in__1[2]),
        .O(\result_data[2]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__42 
       (.I0(E),
        .I1(p_0_in__1[3]),
        .O(\result_data[3]_i_1__42_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__42 
       (.I0(E),
        .I1(p_0_in__1[4]),
        .O(\result_data[4]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__42 
       (.I0(E),
        .I1(p_0_in__1[5]),
        .O(\result_data[5]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__42 
       (.I0(E),
        .I1(p_0_in__1[6]),
        .O(\result_data[6]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__42 
       (.I0(E),
        .I1(p_0_in__1[7]),
        .O(\result_data[7]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__41 
       (.I0(E),
        .I1(\getdata_reg[7] [0]),
        .O(\result_data[8]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__42 
       (.I0(E),
        .I1(\getdata_reg[7] [1]),
        .O(\result_data[9]_i_1__42_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[0]_i_1__42_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[10]_i_1__42_n_0 ),
        .Q(p_0_in__1[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[11]_i_1__35_n_0 ),
        .Q(p_0_in__1[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[12]_i_1__42_n_0 ),
        .Q(p_0_in__1[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[13]_i_1__36_n_0 ),
        .Q(p_0_in__1[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[14]_i_1__34_n_0 ),
        .Q(p_0_in__1[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[15]_i_2__15_n_0 ),
        .Q(p_0_in__1[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[1]_i_1__42_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[2]_i_1__42_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[3]_i_1__42_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[4]_i_1__42_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[5]_i_1__42_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[6]_i_1__42_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[7]_i_1__42_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[8]_i_1__41_n_0 ),
        .Q(p_0_in__1[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[9]_i_1__42_n_0 ),
        .Q(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair1197" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__41 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .O(p_0_in__4__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1192" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__41 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__0__0[2]),
        .O(p_0_in__4__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1192" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__41 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__0__0[2]),
        .I4(rv_len_reg__0__0[3]),
        .O(p_0_in__4__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__41 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0__0[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__0__0[3]),
        .I5(rv_len_reg__0__0[4]),
        .O(p_0_in__4__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1197" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \rv_len[5]_i_1__41 
       (.I0(\rv_len[5]_i_2__46_n_0 ),
        .I1(\addr_reg[3] ),
        .I2(rv_len_reg__0__0[5]),
        .O(p_0_in__4__0[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rv_len[5]_i_2__46 
       (.I0(rv_len_reg__0__0[4]),
        .I1(rv_len_reg__0__0[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__0__0[3]),
        .O(\rv_len[5]_i_2__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1196" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \rv_len[6]_i_1__42 
       (.I0(\rv_len[7]_i_3__47_n_0 ),
        .I1(\addr_reg[3] ),
        .I2(rv_len_reg__0__0[6]),
        .O(p_0_in__4__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1196" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rv_len[7]_i_2__38 
       (.I0(\rv_len[7]_i_3__47_n_0 ),
        .I1(rv_len_reg__0__0[6]),
        .I2(\addr_reg[3] ),
        .I3(rv_len_reg__0__0[7]),
        .O(p_0_in__4__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__47 
       (.I0(rv_len_reg__0__0[5]),
        .I1(rv_len_reg__0__0[3]),
        .I2(rv_len_reg__0),
        .I3(Q),
        .I4(rv_len_reg__0__0[2]),
        .I5(rv_len_reg__0__0[4]),
        .O(\rv_len[7]_i_3__47_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__4__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__4__0[2]),
        .Q(rv_len_reg__0__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__4__0[3]),
        .Q(rv_len_reg__0__0[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__4__0[4]),
        .Q(rv_len_reg__0__0[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__4__0[5]),
        .Q(rv_len_reg__0__0[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__4__0[6]),
        .Q(rv_len_reg__0__0[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__4__0[7]),
        .Q(rv_len_reg__0__0[7]));
  LUT6 #(
    .INIT(64'hFFFF000002000000)) 
    valid_i_1__4
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(\outreg[15]_i_2__16_n_0 ),
        .I3(\outreg[15]_i_4__17_n_0 ),
        .I4(\addr_reg[3] ),
        .I5(wreg_system_sync_max_valid),
        .O(valid_i_1__4_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg_reg[7]_0 ),
        .D(valid_i_1__4_n_0),
        .Q(wreg_system_sync_max_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized30
   (\outreg_reg[0]_0 ,
    \outreg_reg[1]_0 ,
    D,
    \outreg_reg[5]_0 ,
    \addr_reg[7]_0 ,
    \addr_reg[6]_0 ,
    valid_reg_0,
    valid_reg_1,
    wreg_mem_addr_valid,
    \outreg_reg[0]_1 ,
    \outreg_reg[1]_1 ,
    \outreg_reg[3]_0 ,
    E,
    \rv_len_reg[7]_0 ,
    \rv_len_reg[0]_0 ,
    \result_data_reg[0]_0 ,
    \result_data_reg[0]_1 ,
    \check_reg[0]_0 ,
    \result_data_reg[31] ,
    \result_data_reg[0]_2 ,
    \result_data_reg[0]_3 ,
    \result_data_reg[0]_4 ,
    \result_data_reg[0]_5 ,
    \result_data_reg[0]_6 ,
    \check_reg[0]_1 ,
    \result_data_reg[15]_0 ,
    \check_reg[0]_2 ,
    \result_data_reg[31]_0 ,
    \check_reg[0]_3 ,
    \check_reg[0]_4 ,
    \check_reg[0]_5 ,
    \rv_len_reg[7]_1 ,
    \rv_len_reg[7]_2 ,
    \result_data_reg[0]_7 ,
    \check_reg[0]_6 ,
    \result_data_reg[0]_8 ,
    \check_reg[0]_7 ,
    \result_data_reg[15]_1 ,
    \check_reg[0]_8 ,
    \result_data_reg[31]_1 ,
    \check_reg[0]_9 ,
    \result_data_reg[15]_2 ,
    valid_reg_2,
    \check_reg[0]_10 ,
    \result_data_reg[15]_3 ,
    \check_reg[0]_11 ,
    \outreg_reg[0]_2 ,
    \result_data_reg[15]_4 ,
    \check_reg[0]_12 ,
    \result_data_reg[31]_2 ,
    \rv_len_reg[0]_1 ,
    \result_data_reg[63] ,
    \check_reg[0]_13 ,
    \rv_len_reg[0]_2 ,
    \result_data_reg[31]_3 ,
    \check_reg[0]_14 ,
    \result_data_reg[15]_5 ,
    \check_reg[0]_15 ,
    \rv_len_reg[0]_3 ,
    \rv_len_reg[0]_4 ,
    \result_data_reg[15]_6 ,
    \check_reg[0]_16 ,
    \result_data_reg[63]_0 ,
    \check_reg[0]_17 ,
    \result_data_reg[0]_9 ,
    \check_reg[0]_18 ,
    \result_data_reg[0]_10 ,
    \check_reg[0]_19 ,
    \result_data_reg[0]_11 ,
    \check_reg[0]_20 ,
    \result_data_reg[0]_12 ,
    \check_reg[0]_21 ,
    \result_data_reg[0]_13 ,
    \check_reg[0]_22 ,
    \result_data_reg[0]_14 ,
    \check_reg[0]_23 ,
    \result_data_reg[15]_7 ,
    \check_reg[0]_24 ,
    \result_data_reg[31]_4 ,
    \result_data_reg[63]_1 ,
    \check_reg[0]_25 ,
    \result_data_reg[31]_5 ,
    \result_data_reg[31]_6 ,
    \result_data_reg[15]_8 ,
    \result_data_reg[15]_9 ,
    \check_reg[0]_26 ,
    \result_data_reg[15]_10 ,
    \result_data_reg[15]_11 ,
    \rv_len_reg[0]_5 ,
    \result_data_reg[15]_12 ,
    \check_reg[0]_27 ,
    \rv_len_reg[0]_6 ,
    \result_data_reg[31]_7 ,
    \check_reg[0]_28 ,
    \rv_len_reg[0]_7 ,
    \result_data_reg[31]_8 ,
    \check_reg[0]_29 ,
    \rv_len_reg[0]_8 ,
    \result_data_reg[31]_9 ,
    \rv_len_reg[0]_9 ,
    \rv_len_reg[0]_10 ,
    \result_data_reg[31]_10 ,
    \result_data_reg[31]_11 ,
    \rv_len_reg[0]_11 ,
    \rv_len_reg[0]_12 ,
    \rv_len_reg[0]_13 ,
    \result_data_reg[31]_12 ,
    \rv_len_reg[0]_14 ,
    \rv_len_reg[0]_15 ,
    \rv_len_reg[0]_16 ,
    \check_reg[0]_30 ,
    \check_reg[0]_31 ,
    \rv_len_reg[0]_17 ,
    \rv_len_reg[0]_18 ,
    \rv_len_reg[0]_19 ,
    \result_data_reg[31]_13 ,
    \rv_len_reg[0]_20 ,
    \rv_len_reg[0]_21 ,
    \rv_len_reg[0]_22 ,
    \rv_len_reg[0]_23 ,
    \rv_len_reg[0]_24 ,
    \rv_len_reg[0]_25 ,
    \rv_len_reg[0]_26 ,
    \rv_len_reg[0]_27 ,
    \rv_len_reg[0]_28 ,
    \rv_len_reg[0]_29 ,
    \result_data_reg[31]_14 ,
    \rv_len_reg[0]_30 ,
    \rv_len_reg[0]_31 ,
    \result_data_reg[31]_15 ,
    \rv_len_reg[0]_32 ,
    \rv_len_reg[0]_33 ,
    \result_data_reg[31]_16 ,
    \rv_len_reg[0]_34 ,
    \rv_len_reg[0]_35 ,
    \result_data_reg[31]_17 ,
    \rv_len_reg[0]_36 ,
    \rv_len_reg[0]_37 ,
    \result_data_reg[31]_18 ,
    \rv_len_reg[0]_38 ,
    \rv_len_reg[0]_39 ,
    \rv_len_reg[0]_40 ,
    \rv_len_reg[0]_41 ,
    valid_reg_3,
    valid_reg_4,
    \result_data_reg[63]_2 ,
    \rv_len_reg[0]_42 ,
    \result_data_reg[31]_19 ,
    \rv_len_reg[0]_43 ,
    valid_reg_5,
    valid_reg_6,
    \result_data_reg[31]_20 ,
    \rv_len_reg[0]_44 ,
    \result_data_reg[31]_21 ,
    \rv_len_reg[0]_45 ,
    \result_data_reg[31]_22 ,
    \rv_len_reg[0]_46 ,
    valid_reg_7,
    valid_reg_8,
    \result_data_reg[31]_23 ,
    \rv_len_reg[0]_47 ,
    \check_reg[0]_32 ,
    \check_reg[0]_33 ,
    \check_reg[0]_34 ,
    \check_reg[0]_35 ,
    \rv_len_reg[0]_48 ,
    \result_data_reg[31]_24 ,
    \rv_len_reg[0]_49 ,
    valid_reg_9,
    \result_data_reg[31]_25 ,
    \rv_len_reg[0]_50 ,
    \rv_len_reg[0]_51 ,
    \check_reg[0]_36 ,
    \result_data_reg[31]_26 ,
    \rv_len_reg[0]_52 ,
    \rv_len_reg[0]_53 ,
    valid_reg_10,
    \result_data_reg[31]_27 ,
    \rv_len_reg[0]_54 ,
    \check_reg[0]_37 ,
    \check_reg[0]_38 ,
    \result_data_reg[31]_28 ,
    \rv_len_reg[0]_55 ,
    \outreg_reg[31] ,
    \outreg_reg[0]_3 ,
    \outreg_reg[0]_4 ,
    \outreg_reg[31]_0 ,
    \outreg_reg[31]_1 ,
    \outreg_reg[31]_2 ,
    \outreg_reg[31]_3 ,
    \outreg_reg[31]_4 ,
    \outreg_reg[31]_5 ,
    \outreg_reg[31]_6 ,
    \outreg_reg[31]_7 ,
    \outreg_reg[31]_8 ,
    \outreg_reg[31]_9 ,
    \outreg_reg[63] ,
    \outreg_reg[31]_10 ,
    \outreg_reg[0]_5 ,
    \result_data_reg[15]_13 ,
    \rv_len_reg[0]_56 ,
    \rv_len_reg[0]_57 ,
    \result_data_reg[0]_15 ,
    \check_reg[0]_39 ,
    \rv_len_reg[0]_58 ,
    \result_data_reg[31]_29 ,
    \result_data_reg[15]_14 ,
    \rv_len_reg[0]_59 ,
    \rv_len_reg[0]_60 ,
    \rv_len_reg[0]_61 ,
    \rv_len_reg[0]_62 ,
    \result_data_reg[15]_15 ,
    \rv_len_reg[0]_63 ,
    \rv_len_reg[0]_64 ,
    \result_data_reg[15]_16 ,
    \rv_len_reg[0]_65 ,
    \rv_len_reg[0]_66 ,
    \result_data_reg[31]_30 ,
    \rv_len_reg[0]_67 ,
    \rv_len_reg[0]_68 ,
    \result_data_reg[15]_17 ,
    \rv_len_reg[0]_69 ,
    \rv_len_reg[0]_70 ,
    \result_data_reg[15]_18 ,
    \rv_len_reg[0]_71 ,
    \rv_len_reg[0]_72 ,
    \rv_len_reg[0]_73 ,
    \result_data_reg[31]_31 ,
    \rv_len_reg[0]_74 ,
    \rv_len_reg[0]_75 ,
    \result_data_reg[63]_3 ,
    \rv_len_reg[0]_76 ,
    \result_data_reg[15]_19 ,
    \rv_len_reg[0]_77 ,
    \rv_len_reg[0]_78 ,
    \rv_len_reg[0]_79 ,
    \rv_len_reg[0]_80 ,
    \rv_len_reg[0]_81 ,
    \result_data_reg[31]_32 ,
    \result_data_reg[15]_20 ,
    \rv_len_reg[0]_82 ,
    \result_data_reg[15]_21 ,
    \rv_len_reg[0]_83 ,
    valid_reg_11,
    valid_reg_12,
    \rv_len_reg[0]_84 ,
    \rv_len_reg[0]_85 ,
    \rv_len_reg[0]_86 ,
    valid_reg_13,
    valid_reg_14,
    \rv_len_reg[0]_87 ,
    \rv_len_reg[0]_88 ,
    \rv_len_reg[0]_89 ,
    \result_data_reg[15]_22 ,
    \check_reg[0]_40 ,
    \check_reg[0]_41 ,
    valid_reg_15,
    \rv_len_reg[0]_90 ,
    valid_reg_16,
    valid_reg_17,
    valid_reg_18,
    valid_reg_19,
    valid_reg_20,
    \check_reg[0]_42 ,
    \outreg_reg[0]_6 ,
    \outreg_reg[15]_0 ,
    \outreg_reg[0]_7 ,
    \outreg_reg[0]_8 ,
    \outreg_reg[0]_9 ,
    \outreg_reg[0]_10 ,
    \outreg_reg[0]_11 ,
    \outreg_reg[0]_12 ,
    \outreg_reg[0]_13 ,
    \outreg_reg[0]_14 ,
    \outreg_reg[15]_1 ,
    \outreg_reg[0]_15 ,
    \outreg_reg[0]_16 ,
    \outreg_reg[15]_2 ,
    \rv_len_reg[0]_91 ,
    \rv_len_reg[0]_92 ,
    \rv_len_reg[0]_93 ,
    \rv_len_reg[0]_94 ,
    \result_data_reg[31]_33 ,
    \rv_len_reg[0]_95 ,
    \rv_len_reg[0]_96 ,
    \rv_len_reg[0]_97 ,
    \rv_len_reg[0]_98 ,
    \result_data_reg[15]_23 ,
    \rv_len_reg[0]_99 ,
    \rv_len_reg[0]_100 ,
    \result_data_reg[31]_34 ,
    \rv_len_reg[0]_101 ,
    \rv_len_reg[0]_102 ,
    \rv_len_reg[0]_103 ,
    \result_data_reg[15]_24 ,
    \rv_len_reg[0]_104 ,
    \rv_len_reg[0]_105 ,
    \rv_len_reg[0]_106 ,
    \result_data_reg[15]_25 ,
    \rv_len_reg[0]_107 ,
    \rv_len_reg[0]_108 ,
    \result_data_reg[31]_35 ,
    \rv_len_reg[0]_109 ,
    \rv_len_reg[0]_110 ,
    \rv_len_reg[0]_111 ,
    \rv_len_reg[0]_112 ,
    \rv_len_reg[0]_113 ,
    valid_reg_21,
    \rv_len_reg[0]_114 ,
    \rv_len_reg[0]_115 ,
    \result_data_reg[31]_36 ,
    \rv_len_reg[0]_116 ,
    \rv_len_reg[0]_117 ,
    valid_reg_22,
    valid_reg_23,
    valid_reg_24,
    valid_reg_25,
    valid_reg_26,
    \rv_len_reg[0]_118 ,
    valid_reg_27,
    \rv_len_reg[0]_119 ,
    valid_reg_28,
    \rv_len_reg[0]_120 ,
    \rv_len_reg[0]_121 ,
    \rv_len_reg[0]_122 ,
    \rv_len_reg[0]_123 ,
    \rv_len_reg[0]_124 ,
    \rv_len_reg[0]_125 ,
    \outreg_reg[63]_0 ,
    \outreg_reg[31]_11 ,
    \outreg_reg[0]_17 ,
    \outreg_reg[31]_12 ,
    \outreg_reg[31]_13 ,
    \outreg_reg[0]_18 ,
    \outreg_reg[0]_19 ,
    \outreg_reg[0]_20 ,
    \outreg_reg[0]_21 ,
    \outreg_reg[15]_3 ,
    \outreg_reg[15]_4 ,
    \outreg_reg[0]_22 ,
    \outreg_reg[0]_23 ,
    valid_reg_29,
    valid_reg_30,
    \result_data_reg[15]_26 ,
    \rv_len_reg[0]_126 ,
    \rv_len_reg[0]_127 ,
    \rv_len_reg[0]_128 ,
    \check_reg[0]_43 ,
    \result_data_reg[15]_27 ,
    \rv_len_reg[0]_129 ,
    \rv_len_reg[0]_130 ,
    \rv_len_reg[0]_131 ,
    \check_reg[0]_44 ,
    \result_data_reg[63]_4 ,
    \check_reg[0]_45 ,
    \result_data_reg[0]_16 ,
    \check_reg[0]_46 ,
    \rv_len_reg[0]_132 ,
    result_data1,
    \rv_len_reg[0]_133 ,
    \outreg_reg[0]_24 ,
    \result_data_reg[31]_37 ,
    \rv_len_reg[0]_134 ,
    \rv_len_reg[0]_135 ,
    \result_data_reg[0]_17 ,
    \rv_len_reg[0]_136 ,
    result_data1_1,
    valid_reg_31,
    valid_reg_32,
    \outreg_reg[7]_0 ,
    valid_reg_33,
    \outreg_reg[0]_25 ,
    \rv_len_reg[0]_137 ,
    \rv_len_reg[0]_138 ,
    \check_reg[0]_47 ,
    \check_reg[0]_48 ,
    \outreg_reg[0]_26 ,
    \outreg_reg[0]_27 ,
    \outreg_reg[0]_28 ,
    valid_reg_34,
    valid_reg_35,
    wreg_mem_addr,
    isa_getdata,
    clk,
    adv_up,
    isa_wr_reg,
    wr_t_reg,
    reset,
    check_2,
    \rv_len_reg[2]_0 ,
    \rv_len_reg[3]_0 ,
    \rv_len_reg[2]_1 ,
    \rv_len_reg[2]_2 ,
    \rv_len_reg[2]_3 ,
    isa_cs,
    \rv_len_reg[0]_139 ,
    \rv_len_reg[2]_4 ,
    isa_cs_reg,
    \rv_len_reg[2]_5 ,
    Q,
    \rv_len_reg[0]_140 ,
    \rv_len_reg[7]_3 ,
    \rv_len_reg[0]_141 ,
    \rv_len_reg[2]_6 ,
    \rv_len_reg[2]_7 ,
    \rv_len_reg[2]_8 ,
    \rv_len_reg[2]_9 ,
    \rv_len_reg[2]_10 ,
    \rv_len_reg[2]_11 ,
    \rv_len_reg[0]_142 ,
    \rv_len_reg[0]_143 ,
    \rv_len_reg[0]_144 ,
    \rv_len_reg[0]_145 ,
    \rv_len_reg[0]_146 ,
    \rv_len_reg[0]_147 ,
    \rv_len_reg[1]_0 ,
    \rv_len_reg[5]_0 ,
    \rv_len_reg[0]_148 ,
    \rv_len_reg[0]_149 ,
    \rv_len_reg[0]_150 ,
    \rv_len_reg[0]_151 ,
    \rv_len_reg[7]_4 ,
    \rv_len_reg[0]_152 ,
    \rv_len_reg[2]_12 ,
    \rv_len_reg[0]_153 ,
    \rv_len_reg[0]_154 ,
    \check_reg[3]_0 ,
    \check_reg[3]_1 ,
    \check_reg[3]_2 ,
    \check_reg[3]_3 ,
    \check_reg[3]_4 ,
    \check_reg[3]_5 ,
    \check_reg[3]_6 ,
    \check_reg[3]_7 ,
    \check_reg[3]_8 ,
    \check_reg[3]_9 ,
    \check_reg[3]_10 ,
    \check_reg[3]_11 ,
    \check_reg[3]_12 ,
    \check_reg[3]_13 ,
    \check_reg[3]_14 ,
    \check_reg[3]_15 ,
    \rv_len_reg[2]_13 ,
    \rv_len_reg[3]_1 ,
    \rv_len_reg[3]_2 ,
    \rv_len_reg[1]_1 ,
    \rv_len_reg[5]_1 ,
    \rv_len_reg[0]_155 ,
    \rv_len_reg[7]_5 ,
    \rv_len_reg[0]_156 ,
    \rv_len_reg[2]_14 ,
    \rv_len_reg[1]_2 ,
    \rv_len_reg[5]_2 ,
    \rv_len_reg[0]_157 ,
    \rv_len_reg[0]_158 ,
    \rv_len_reg[0]_159 ,
    \rv_len_reg[1]_3 ,
    \rv_len_reg[5]_3 ,
    \rv_len_reg[0]_160 ,
    \rv_len_reg[1]_4 ,
    \rv_len_reg[5]_4 ,
    \rv_len_reg[0]_161 ,
    \rv_len_reg[2]_15 ,
    \rv_len_reg[7]_6 ,
    \rv_len_reg[0]_162 ,
    \rv_len_reg[3]_3 ,
    \rv_len_reg[2]_16 ,
    \rv_len_reg[1]_5 ,
    \rv_len_reg[7]_7 ,
    \rv_len_reg[0]_163 ,
    \rv_len_reg[2]_17 ,
    \rv_len_reg[1]_6 ,
    \rv_len_reg[5]_5 ,
    \rv_len_reg[0]_164 ,
    \rv_len_reg[1]_7 ,
    \rv_len_reg[5]_6 ,
    \rv_len_reg[1]_8 ,
    \rv_len_reg[5]_7 ,
    \rv_len_reg[0]_165 ,
    \check_reg[3]_16 ,
    \check_reg[3]_17 ,
    \check_reg[3]_18 ,
    \check_reg[3]_19 ,
    \check_reg[3]_20 ,
    \check_reg[3]_21 ,
    \check_reg[3]_22 ,
    \check_reg[3]_23 ,
    \check_reg[3]_24 ,
    \check_reg[3]_25 ,
    \check_reg[3]_26 ,
    \check_reg[3]_27 ,
    \check_reg[3]_28 ,
    \check_reg[3]_29 ,
    \rv_len_reg[2]_18 ,
    \rv_len_reg[1]_9 ,
    \rv_len_reg[5]_8 ,
    \rv_len_reg[0]_166 ,
    \rv_len_reg[7]_8 ,
    \rv_len_reg[0]_167 ,
    \rv_len_reg[2]_19 ,
    \rv_len_reg[2]_20 ,
    \rv_len_reg[1]_10 ,
    \rv_len_reg[3]_4 ,
    \rv_len_reg[0]_168 ,
    \rv_len_reg[7]_9 ,
    \rv_len_reg[0]_169 ,
    \rv_len_reg[2]_21 ,
    \rv_len_reg[7]_10 ,
    \rv_len_reg[0]_170 ,
    \rv_len_reg[2]_22 ,
    \rv_len_reg[1]_11 ,
    \rv_len_reg[5]_9 ,
    \rv_len_reg[0]_171 ,
    \rv_len_reg[1]_12 ,
    \rv_len_reg[5]_10 ,
    \rv_len_reg[0]_172 ,
    \rv_len_reg[1]_13 ,
    \rv_len_reg[7]_11 ,
    \rv_len_reg[0]_173 ,
    \rv_len_reg[0]_174 ,
    \rv_len_reg[1]_14 ,
    \rv_len_reg[5]_11 ,
    \rv_len_reg[0]_175 ,
    \rv_len_reg[1]_15 ,
    \rv_len_reg[5]_12 ,
    \rv_len_reg[2]_23 ,
    \rv_len_reg[7]_12 ,
    \rv_len_reg[0]_176 ,
    \rv_len_reg[2]_24 ,
    \rv_len_reg[7]_13 ,
    \rv_len_reg[0]_177 ,
    \check_reg[3]_30 ,
    \check_reg[3]_31 ,
    \check_reg[3]_32 ,
    \check_reg[3]_33 ,
    \check_reg[3]_34 ,
    \check_reg[3]_35 ,
    \check_reg[3]_36 ,
    \check_reg[3]_37 ,
    \check_reg[3]_38 ,
    \check_reg[3]_39 ,
    \check_reg[3]_40 ,
    \check_reg[3]_41 ,
    \check_reg[3]_42 ,
    \rv_len_reg[0]_178 ,
    \rv_len_reg[0]_179 ,
    \rv_len_reg[0]_180 ,
    \rv_len_reg[0]_181 ,
    \result_data_reg[63]_5 ,
    \rv_len_reg[7]_14 ,
    \rv_len_reg[3]_5 ,
    \rv_len_reg[0]_182 ,
    \rv_len_reg[2]_25 ,
    check_3,
    \rv_len_reg[0]_183 ,
    \rv_len_reg[0]_184 ,
    \check_reg[7]_0 ,
    \check_reg[7]_1 ,
    \check_reg[7]_2 ,
    \check_reg[7]_3 ,
    \check_reg[7]_4 );
  output \outreg_reg[0]_0 ;
  output \outreg_reg[1]_0 ;
  output [7:0]D;
  output [3:0]\outreg_reg[5]_0 ;
  output \addr_reg[7]_0 ;
  output \addr_reg[6]_0 ;
  output valid_reg_0;
  output valid_reg_1;
  output wreg_mem_addr_valid;
  output \outreg_reg[0]_1 ;
  output \outreg_reg[1]_1 ;
  output \outreg_reg[3]_0 ;
  output [0:0]E;
  output [0:0]\rv_len_reg[7]_0 ;
  output \rv_len_reg[0]_0 ;
  output [0:0]\result_data_reg[0]_0 ;
  output [0:0]\result_data_reg[0]_1 ;
  output \check_reg[0]_0 ;
  output [7:0]\result_data_reg[31] ;
  output [0:0]\result_data_reg[0]_2 ;
  output [0:0]\result_data_reg[0]_3 ;
  output [0:0]\result_data_reg[0]_4 ;
  output [0:0]\result_data_reg[0]_5 ;
  output [0:0]\result_data_reg[0]_6 ;
  output \check_reg[0]_1 ;
  output [7:0]\result_data_reg[15]_0 ;
  output \check_reg[0]_2 ;
  output [7:0]\result_data_reg[31]_0 ;
  output \check_reg[0]_3 ;
  output \check_reg[0]_4 ;
  output \check_reg[0]_5 ;
  output [0:0]\rv_len_reg[7]_1 ;
  output \rv_len_reg[7]_2 ;
  output [0:0]\result_data_reg[0]_7 ;
  output \check_reg[0]_6 ;
  output [0:0]\result_data_reg[0]_8 ;
  output \check_reg[0]_7 ;
  output [7:0]\result_data_reg[15]_1 ;
  output \check_reg[0]_8 ;
  output [7:0]\result_data_reg[31]_1 ;
  output \check_reg[0]_9 ;
  output [7:0]\result_data_reg[15]_2 ;
  output valid_reg_2;
  output \check_reg[0]_10 ;
  output [7:0]\result_data_reg[15]_3 ;
  output \check_reg[0]_11 ;
  output [0:0]\outreg_reg[0]_2 ;
  output [7:0]\result_data_reg[15]_4 ;
  output \check_reg[0]_12 ;
  output [7:0]\result_data_reg[31]_2 ;
  output \rv_len_reg[0]_1 ;
  output [7:0]\result_data_reg[63] ;
  output \check_reg[0]_13 ;
  output \rv_len_reg[0]_2 ;
  output [7:0]\result_data_reg[31]_3 ;
  output \check_reg[0]_14 ;
  output [7:0]\result_data_reg[15]_5 ;
  output \check_reg[0]_15 ;
  output [0:0]\rv_len_reg[0]_3 ;
  output \rv_len_reg[0]_4 ;
  output [7:0]\result_data_reg[15]_6 ;
  output \check_reg[0]_16 ;
  output [0:0]\result_data_reg[63]_0 ;
  output \check_reg[0]_17 ;
  output [0:0]\result_data_reg[0]_9 ;
  output \check_reg[0]_18 ;
  output [0:0]\result_data_reg[0]_10 ;
  output \check_reg[0]_19 ;
  output [0:0]\result_data_reg[0]_11 ;
  output \check_reg[0]_20 ;
  output [0:0]\result_data_reg[0]_12 ;
  output \check_reg[0]_21 ;
  output [0:0]\result_data_reg[0]_13 ;
  output \check_reg[0]_22 ;
  output [0:0]\result_data_reg[0]_14 ;
  output \check_reg[0]_23 ;
  output [7:0]\result_data_reg[15]_7 ;
  output \check_reg[0]_24 ;
  output [7:0]\result_data_reg[31]_4 ;
  output [7:0]\result_data_reg[63]_1 ;
  output \check_reg[0]_25 ;
  output [7:0]\result_data_reg[31]_5 ;
  output [7:0]\result_data_reg[31]_6 ;
  output [7:0]\result_data_reg[15]_8 ;
  output [7:0]\result_data_reg[15]_9 ;
  output \check_reg[0]_26 ;
  output [7:0]\result_data_reg[15]_10 ;
  output [7:0]\result_data_reg[15]_11 ;
  output \rv_len_reg[0]_5 ;
  output [7:0]\result_data_reg[15]_12 ;
  output \check_reg[0]_27 ;
  output \rv_len_reg[0]_6 ;
  output [7:0]\result_data_reg[31]_7 ;
  output \check_reg[0]_28 ;
  output \rv_len_reg[0]_7 ;
  output [7:0]\result_data_reg[31]_8 ;
  output \check_reg[0]_29 ;
  output \rv_len_reg[0]_8 ;
  output [0:0]\result_data_reg[31]_9 ;
  output [0:0]\rv_len_reg[0]_9 ;
  output \rv_len_reg[0]_10 ;
  output [0:0]\result_data_reg[31]_10 ;
  output [5:0]\result_data_reg[31]_11 ;
  output [0:0]\rv_len_reg[0]_11 ;
  output \rv_len_reg[0]_12 ;
  output [0:0]\rv_len_reg[0]_13 ;
  output [5:0]\result_data_reg[31]_12 ;
  output [0:0]\rv_len_reg[0]_14 ;
  output \rv_len_reg[0]_15 ;
  output [0:0]\rv_len_reg[0]_16 ;
  output \check_reg[0]_30 ;
  output \check_reg[0]_31 ;
  output [0:0]\rv_len_reg[0]_17 ;
  output \rv_len_reg[0]_18 ;
  output [0:0]\rv_len_reg[0]_19 ;
  output [0:0]\result_data_reg[31]_13 ;
  output [0:0]\rv_len_reg[0]_20 ;
  output \rv_len_reg[0]_21 ;
  output [0:0]\rv_len_reg[0]_22 ;
  output \rv_len_reg[0]_23 ;
  output [0:0]\rv_len_reg[0]_24 ;
  output \rv_len_reg[0]_25 ;
  output [0:0]\rv_len_reg[0]_26 ;
  output \rv_len_reg[0]_27 ;
  output [0:0]\rv_len_reg[0]_28 ;
  output \rv_len_reg[0]_29 ;
  output [0:0]\result_data_reg[31]_14 ;
  output [0:0]\rv_len_reg[0]_30 ;
  output \rv_len_reg[0]_31 ;
  output [0:0]\result_data_reg[31]_15 ;
  output [0:0]\rv_len_reg[0]_32 ;
  output \rv_len_reg[0]_33 ;
  output [0:0]\result_data_reg[31]_16 ;
  output [0:0]\rv_len_reg[0]_34 ;
  output \rv_len_reg[0]_35 ;
  output [0:0]\result_data_reg[31]_17 ;
  output [0:0]\rv_len_reg[0]_36 ;
  output \rv_len_reg[0]_37 ;
  output [0:0]\result_data_reg[31]_18 ;
  output [0:0]\rv_len_reg[0]_38 ;
  output \rv_len_reg[0]_39 ;
  output [0:0]\rv_len_reg[0]_40 ;
  output \rv_len_reg[0]_41 ;
  output [0:0]valid_reg_3;
  output valid_reg_4;
  output [5:0]\result_data_reg[63]_2 ;
  output [0:0]\rv_len_reg[0]_42 ;
  output [5:0]\result_data_reg[31]_19 ;
  output [0:0]\rv_len_reg[0]_43 ;
  output [0:0]valid_reg_5;
  output valid_reg_6;
  output [5:0]\result_data_reg[31]_20 ;
  output [0:0]\rv_len_reg[0]_44 ;
  output [5:0]\result_data_reg[31]_21 ;
  output [0:0]\rv_len_reg[0]_45 ;
  output [5:0]\result_data_reg[31]_22 ;
  output [0:0]\rv_len_reg[0]_46 ;
  output [0:0]valid_reg_7;
  output valid_reg_8;
  output [5:0]\result_data_reg[31]_23 ;
  output [0:0]\rv_len_reg[0]_47 ;
  output \check_reg[0]_32 ;
  output \check_reg[0]_33 ;
  output \check_reg[0]_34 ;
  output \check_reg[0]_35 ;
  output [0:0]\rv_len_reg[0]_48 ;
  output [5:0]\result_data_reg[31]_24 ;
  output [0:0]\rv_len_reg[0]_49 ;
  output [0:0]valid_reg_9;
  output [7:0]\result_data_reg[31]_25 ;
  output [0:0]\rv_len_reg[0]_50 ;
  output \rv_len_reg[0]_51 ;
  output \check_reg[0]_36 ;
  output [5:0]\result_data_reg[31]_26 ;
  output [0:0]\rv_len_reg[0]_52 ;
  output [0:0]\rv_len_reg[0]_53 ;
  output [0:0]valid_reg_10;
  output [5:0]\result_data_reg[31]_27 ;
  output [0:0]\rv_len_reg[0]_54 ;
  output \check_reg[0]_37 ;
  output \check_reg[0]_38 ;
  output [5:0]\result_data_reg[31]_28 ;
  output [0:0]\rv_len_reg[0]_55 ;
  output \outreg_reg[31] ;
  output \outreg_reg[0]_3 ;
  output \outreg_reg[0]_4 ;
  output \outreg_reg[31]_0 ;
  output \outreg_reg[31]_1 ;
  output \outreg_reg[31]_2 ;
  output \outreg_reg[31]_3 ;
  output \outreg_reg[31]_4 ;
  output \outreg_reg[31]_5 ;
  output \outreg_reg[31]_6 ;
  output \outreg_reg[31]_7 ;
  output \outreg_reg[31]_8 ;
  output \outreg_reg[31]_9 ;
  output \outreg_reg[63] ;
  output \outreg_reg[31]_10 ;
  output \outreg_reg[0]_5 ;
  output [0:0]\result_data_reg[15]_13 ;
  output [0:0]\rv_len_reg[0]_56 ;
  output \rv_len_reg[0]_57 ;
  output [0:0]\result_data_reg[0]_15 ;
  output \check_reg[0]_39 ;
  output [0:0]\rv_len_reg[0]_58 ;
  output [0:0]\result_data_reg[31]_29 ;
  output [0:0]\result_data_reg[15]_14 ;
  output [0:0]\rv_len_reg[0]_59 ;
  output \rv_len_reg[0]_60 ;
  output [0:0]\rv_len_reg[0]_61 ;
  output \rv_len_reg[0]_62 ;
  output [0:0]\result_data_reg[15]_15 ;
  output [0:0]\rv_len_reg[0]_63 ;
  output \rv_len_reg[0]_64 ;
  output [0:0]\result_data_reg[15]_16 ;
  output [0:0]\rv_len_reg[0]_65 ;
  output \rv_len_reg[0]_66 ;
  output [0:0]\result_data_reg[31]_30 ;
  output [0:0]\rv_len_reg[0]_67 ;
  output \rv_len_reg[0]_68 ;
  output [0:0]\result_data_reg[15]_17 ;
  output [0:0]\rv_len_reg[0]_69 ;
  output \rv_len_reg[0]_70 ;
  output [0:0]\result_data_reg[15]_18 ;
  output [0:0]\rv_len_reg[0]_71 ;
  output \rv_len_reg[0]_72 ;
  output [0:0]\rv_len_reg[0]_73 ;
  output [0:0]\result_data_reg[31]_31 ;
  output [0:0]\rv_len_reg[0]_74 ;
  output \rv_len_reg[0]_75 ;
  output [0:0]\result_data_reg[63]_3 ;
  output [0:0]\rv_len_reg[0]_76 ;
  output [0:0]\result_data_reg[15]_19 ;
  output [0:0]\rv_len_reg[0]_77 ;
  output \rv_len_reg[0]_78 ;
  output [0:0]\rv_len_reg[0]_79 ;
  output [0:0]\rv_len_reg[0]_80 ;
  output [0:0]\rv_len_reg[0]_81 ;
  output [7:0]\result_data_reg[31]_32 ;
  output [6:0]\result_data_reg[15]_20 ;
  output [0:0]\rv_len_reg[0]_82 ;
  output [6:0]\result_data_reg[15]_21 ;
  output [0:0]\rv_len_reg[0]_83 ;
  output [0:0]valid_reg_11;
  output [0:0]valid_reg_12;
  output [0:0]\rv_len_reg[0]_84 ;
  output [0:0]\rv_len_reg[0]_85 ;
  output [0:0]\rv_len_reg[0]_86 ;
  output [0:0]valid_reg_13;
  output [0:0]valid_reg_14;
  output [0:0]\rv_len_reg[0]_87 ;
  output [0:0]\rv_len_reg[0]_88 ;
  output [0:0]\rv_len_reg[0]_89 ;
  output [7:0]\result_data_reg[15]_22 ;
  output [0:0]\check_reg[0]_40 ;
  output \check_reg[0]_41 ;
  output [0:0]valid_reg_15;
  output [0:0]\rv_len_reg[0]_90 ;
  output [0:0]valid_reg_16;
  output [0:0]valid_reg_17;
  output [0:0]valid_reg_18;
  output [0:0]valid_reg_19;
  output [0:0]valid_reg_20;
  output \check_reg[0]_42 ;
  output \outreg_reg[0]_6 ;
  output \outreg_reg[15]_0 ;
  output \outreg_reg[0]_7 ;
  output \outreg_reg[0]_8 ;
  output \outreg_reg[0]_9 ;
  output \outreg_reg[0]_10 ;
  output \outreg_reg[0]_11 ;
  output \outreg_reg[0]_12 ;
  output \outreg_reg[0]_13 ;
  output \outreg_reg[0]_14 ;
  output \outreg_reg[15]_1 ;
  output \outreg_reg[0]_15 ;
  output \outreg_reg[0]_16 ;
  output \outreg_reg[15]_2 ;
  output [0:0]\rv_len_reg[0]_91 ;
  output \rv_len_reg[0]_92 ;
  output [0:0]\rv_len_reg[0]_93 ;
  output \rv_len_reg[0]_94 ;
  output [0:0]\result_data_reg[31]_33 ;
  output [0:0]\rv_len_reg[0]_95 ;
  output \rv_len_reg[0]_96 ;
  output [0:0]\rv_len_reg[0]_97 ;
  output \rv_len_reg[0]_98 ;
  output [0:0]\result_data_reg[15]_23 ;
  output [0:0]\rv_len_reg[0]_99 ;
  output \rv_len_reg[0]_100 ;
  output [0:0]\result_data_reg[31]_34 ;
  output [0:0]\rv_len_reg[0]_101 ;
  output [0:0]\rv_len_reg[0]_102 ;
  output \rv_len_reg[0]_103 ;
  output [0:0]\result_data_reg[15]_24 ;
  output [0:0]\rv_len_reg[0]_104 ;
  output [0:0]\rv_len_reg[0]_105 ;
  output \rv_len_reg[0]_106 ;
  output [0:0]\result_data_reg[15]_25 ;
  output [0:0]\rv_len_reg[0]_107 ;
  output \rv_len_reg[0]_108 ;
  output [0:0]\result_data_reg[31]_35 ;
  output [0:0]\rv_len_reg[0]_109 ;
  output [0:0]\rv_len_reg[0]_110 ;
  output \rv_len_reg[0]_111 ;
  output [0:0]\rv_len_reg[0]_112 ;
  output [0:0]\rv_len_reg[0]_113 ;
  output valid_reg_21;
  output [0:0]\rv_len_reg[0]_114 ;
  output [0:0]\rv_len_reg[0]_115 ;
  output [5:0]\result_data_reg[31]_36 ;
  output [0:0]\rv_len_reg[0]_116 ;
  output [0:0]\rv_len_reg[0]_117 ;
  output [0:0]valid_reg_22;
  output [0:0]valid_reg_23;
  output [0:0]valid_reg_24;
  output [0:0]valid_reg_25;
  output [0:0]valid_reg_26;
  output [0:0]\rv_len_reg[0]_118 ;
  output [0:0]valid_reg_27;
  output [0:0]\rv_len_reg[0]_119 ;
  output [0:0]valid_reg_28;
  output [0:0]\rv_len_reg[0]_120 ;
  output [0:0]\rv_len_reg[0]_121 ;
  output [0:0]\rv_len_reg[0]_122 ;
  output [0:0]\rv_len_reg[0]_123 ;
  output [0:0]\rv_len_reg[0]_124 ;
  output [0:0]\rv_len_reg[0]_125 ;
  output \outreg_reg[63]_0 ;
  output \outreg_reg[31]_11 ;
  output \outreg_reg[0]_17 ;
  output \outreg_reg[31]_12 ;
  output \outreg_reg[31]_13 ;
  output \outreg_reg[0]_18 ;
  output \outreg_reg[0]_19 ;
  output \outreg_reg[0]_20 ;
  output \outreg_reg[0]_21 ;
  output \outreg_reg[15]_3 ;
  output \outreg_reg[15]_4 ;
  output \outreg_reg[0]_22 ;
  output \outreg_reg[0]_23 ;
  output [0:0]valid_reg_29;
  output [0:0]valid_reg_30;
  output [0:0]\result_data_reg[15]_26 ;
  output [0:0]\rv_len_reg[0]_126 ;
  output \rv_len_reg[0]_127 ;
  output [0:0]\rv_len_reg[0]_128 ;
  output \check_reg[0]_43 ;
  output [0:0]\result_data_reg[15]_27 ;
  output [0:0]\rv_len_reg[0]_129 ;
  output \rv_len_reg[0]_130 ;
  output [0:0]\rv_len_reg[0]_131 ;
  output \check_reg[0]_44 ;
  output [63:0]\result_data_reg[63]_4 ;
  output \check_reg[0]_45 ;
  output [0:0]\result_data_reg[0]_16 ;
  output \check_reg[0]_46 ;
  output [0:0]\rv_len_reg[0]_132 ;
  output result_data1;
  output [0:0]\rv_len_reg[0]_133 ;
  output \outreg_reg[0]_24 ;
  output [0:0]\result_data_reg[31]_37 ;
  output [0:0]\rv_len_reg[0]_134 ;
  output \rv_len_reg[0]_135 ;
  output [0:0]\result_data_reg[0]_17 ;
  output [0:0]\rv_len_reg[0]_136 ;
  output result_data1_1;
  output [0:0]valid_reg_31;
  output [0:0]valid_reg_32;
  output [0:0]\outreg_reg[7]_0 ;
  output [0:0]valid_reg_33;
  output [0:0]\outreg_reg[0]_25 ;
  output [0:0]\rv_len_reg[0]_137 ;
  output [0:0]\rv_len_reg[0]_138 ;
  output \check_reg[0]_47 ;
  output \check_reg[0]_48 ;
  output \outreg_reg[0]_26 ;
  output \outreg_reg[0]_27 ;
  output \outreg_reg[0]_28 ;
  output valid_reg_34;
  output valid_reg_35;
  output [15:0]wreg_mem_addr;
  input [7:0]isa_getdata;
  input clk;
  input adv_up;
  input isa_wr_reg;
  input wr_t_reg;
  input reset;
  input check_2;
  input \rv_len_reg[2]_0 ;
  input \rv_len_reg[3]_0 ;
  input \rv_len_reg[2]_1 ;
  input \rv_len_reg[2]_2 ;
  input \rv_len_reg[2]_3 ;
  input isa_cs;
  input [0:0]\rv_len_reg[0]_139 ;
  input \rv_len_reg[2]_4 ;
  input isa_cs_reg;
  input \rv_len_reg[2]_5 ;
  input [0:0]Q;
  input [0:0]\rv_len_reg[0]_140 ;
  input \rv_len_reg[7]_3 ;
  input \rv_len_reg[0]_141 ;
  input [1:0]\rv_len_reg[2]_6 ;
  input \rv_len_reg[2]_7 ;
  input \rv_len_reg[2]_8 ;
  input \rv_len_reg[2]_9 ;
  input \rv_len_reg[2]_10 ;
  input \rv_len_reg[2]_11 ;
  input [0:0]\rv_len_reg[0]_142 ;
  input [0:0]\rv_len_reg[0]_143 ;
  input [0:0]\rv_len_reg[0]_144 ;
  input [0:0]\rv_len_reg[0]_145 ;
  input [0:0]\rv_len_reg[0]_146 ;
  input [0:0]\rv_len_reg[0]_147 ;
  input \rv_len_reg[1]_0 ;
  input \rv_len_reg[5]_0 ;
  input [0:0]\rv_len_reg[0]_148 ;
  input [0:0]\rv_len_reg[0]_149 ;
  input [0:0]\rv_len_reg[0]_150 ;
  input [0:0]\rv_len_reg[0]_151 ;
  input \rv_len_reg[7]_4 ;
  input \rv_len_reg[0]_152 ;
  input [1:0]\rv_len_reg[2]_12 ;
  input [0:0]\rv_len_reg[0]_153 ;
  input [0:0]\rv_len_reg[0]_154 ;
  input [0:0]\check_reg[3]_0 ;
  input [0:0]\check_reg[3]_1 ;
  input [0:0]\check_reg[3]_2 ;
  input [0:0]\check_reg[3]_3 ;
  input [0:0]\check_reg[3]_4 ;
  input [0:0]\check_reg[3]_5 ;
  input [0:0]\check_reg[3]_6 ;
  input [0:0]\check_reg[3]_7 ;
  input [0:0]\check_reg[3]_8 ;
  input [0:0]\check_reg[3]_9 ;
  input [0:0]\check_reg[3]_10 ;
  input [0:0]\check_reg[3]_11 ;
  input [0:0]\check_reg[3]_12 ;
  input [0:0]\check_reg[3]_13 ;
  input [0:0]\check_reg[3]_14 ;
  input [0:0]\check_reg[3]_15 ;
  input \rv_len_reg[2]_13 ;
  input \rv_len_reg[3]_1 ;
  input \rv_len_reg[3]_2 ;
  input \rv_len_reg[1]_1 ;
  input \rv_len_reg[5]_1 ;
  input [0:0]\rv_len_reg[0]_155 ;
  input \rv_len_reg[7]_5 ;
  input \rv_len_reg[0]_156 ;
  input [1:0]\rv_len_reg[2]_14 ;
  input \rv_len_reg[1]_2 ;
  input \rv_len_reg[5]_2 ;
  input [0:0]\rv_len_reg[0]_157 ;
  input [0:0]\rv_len_reg[0]_158 ;
  input [0:0]\rv_len_reg[0]_159 ;
  input \rv_len_reg[1]_3 ;
  input \rv_len_reg[5]_3 ;
  input [0:0]\rv_len_reg[0]_160 ;
  input \rv_len_reg[1]_4 ;
  input \rv_len_reg[5]_4 ;
  input [0:0]\rv_len_reg[0]_161 ;
  input [1:0]\rv_len_reg[2]_15 ;
  input \rv_len_reg[7]_6 ;
  input \rv_len_reg[0]_162 ;
  input [1:0]\rv_len_reg[3]_3 ;
  input \rv_len_reg[2]_16 ;
  input \rv_len_reg[1]_5 ;
  input \rv_len_reg[7]_7 ;
  input \rv_len_reg[0]_163 ;
  input [1:0]\rv_len_reg[2]_17 ;
  input \rv_len_reg[1]_6 ;
  input \rv_len_reg[5]_5 ;
  input [0:0]\rv_len_reg[0]_164 ;
  input \rv_len_reg[1]_7 ;
  input \rv_len_reg[5]_6 ;
  input \rv_len_reg[1]_8 ;
  input \rv_len_reg[5]_7 ;
  input [0:0]\rv_len_reg[0]_165 ;
  input [0:0]\check_reg[3]_16 ;
  input [0:0]\check_reg[3]_17 ;
  input [0:0]\check_reg[3]_18 ;
  input [0:0]\check_reg[3]_19 ;
  input [0:0]\check_reg[3]_20 ;
  input [0:0]\check_reg[3]_21 ;
  input [0:0]\check_reg[3]_22 ;
  input [0:0]\check_reg[3]_23 ;
  input [0:0]\check_reg[3]_24 ;
  input [0:0]\check_reg[3]_25 ;
  input [0:0]\check_reg[3]_26 ;
  input [0:0]\check_reg[3]_27 ;
  input [0:0]\check_reg[3]_28 ;
  input [0:0]\check_reg[3]_29 ;
  input \rv_len_reg[2]_18 ;
  input \rv_len_reg[1]_9 ;
  input \rv_len_reg[5]_8 ;
  input [0:0]\rv_len_reg[0]_166 ;
  input \rv_len_reg[7]_8 ;
  input \rv_len_reg[0]_167 ;
  input [1:0]\rv_len_reg[2]_19 ;
  input \rv_len_reg[2]_20 ;
  input \rv_len_reg[1]_10 ;
  input [1:0]\rv_len_reg[3]_4 ;
  input [0:0]\rv_len_reg[0]_168 ;
  input \rv_len_reg[7]_9 ;
  input \rv_len_reg[0]_169 ;
  input [1:0]\rv_len_reg[2]_21 ;
  input \rv_len_reg[7]_10 ;
  input \rv_len_reg[0]_170 ;
  input [1:0]\rv_len_reg[2]_22 ;
  input \rv_len_reg[1]_11 ;
  input \rv_len_reg[5]_9 ;
  input [0:0]\rv_len_reg[0]_171 ;
  input \rv_len_reg[1]_12 ;
  input \rv_len_reg[5]_10 ;
  input [0:0]\rv_len_reg[0]_172 ;
  input \rv_len_reg[1]_13 ;
  input \rv_len_reg[7]_11 ;
  input [0:0]\rv_len_reg[0]_173 ;
  input [0:0]\rv_len_reg[0]_174 ;
  input \rv_len_reg[1]_14 ;
  input \rv_len_reg[5]_11 ;
  input [0:0]\rv_len_reg[0]_175 ;
  input \rv_len_reg[1]_15 ;
  input \rv_len_reg[5]_12 ;
  input [1:0]\rv_len_reg[2]_23 ;
  input \rv_len_reg[7]_12 ;
  input \rv_len_reg[0]_176 ;
  input [1:0]\rv_len_reg[2]_24 ;
  input \rv_len_reg[7]_13 ;
  input \rv_len_reg[0]_177 ;
  input [0:0]\check_reg[3]_30 ;
  input [0:0]\check_reg[3]_31 ;
  input [0:0]\check_reg[3]_32 ;
  input [0:0]\check_reg[3]_33 ;
  input [0:0]\check_reg[3]_34 ;
  input [0:0]\check_reg[3]_35 ;
  input [0:0]\check_reg[3]_36 ;
  input [0:0]\check_reg[3]_37 ;
  input [0:0]\check_reg[3]_38 ;
  input [0:0]\check_reg[3]_39 ;
  input [0:0]\check_reg[3]_40 ;
  input [0:0]\check_reg[3]_41 ;
  input [0:0]\check_reg[3]_42 ;
  input \rv_len_reg[0]_178 ;
  input [0:0]\rv_len_reg[0]_179 ;
  input \rv_len_reg[0]_180 ;
  input [0:0]\rv_len_reg[0]_181 ;
  input [55:0]\result_data_reg[63]_5 ;
  input \rv_len_reg[7]_14 ;
  input \rv_len_reg[3]_5 ;
  input [0:0]\rv_len_reg[0]_182 ;
  input \rv_len_reg[2]_25 ;
  input check_3;
  input [0:0]\rv_len_reg[0]_183 ;
  input [0:0]\rv_len_reg[0]_184 ;
  input [0:0]\check_reg[7]_0 ;
  input [0:0]\check_reg[7]_1 ;
  input [0:0]\check_reg[7]_2 ;
  input [0:0]\check_reg[7]_3 ;
  input [0:0]\check_reg[7]_4 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]addr;
  wire \addr_reg[6]_0 ;
  wire \addr_reg[7]_0 ;
  wire adv_up;
  wire [7:0]check;
  wire \check[7]_i_3__0_n_0 ;
  wire \check[7]_i_3__13_n_0 ;
  wire \check[7]_i_3__16_n_0 ;
  wire \check[7]_i_3__17_n_0 ;
  wire \check[7]_i_3__18_n_0 ;
  wire \check[7]_i_3__20_n_0 ;
  wire \check[7]_i_3__21_n_0 ;
  wire \check[7]_i_3__22_n_0 ;
  wire \check[7]_i_3__23_n_0 ;
  wire \check[7]_i_3__24_n_0 ;
  wire \check[7]_i_3__25_n_0 ;
  wire \check[7]_i_3__26_n_0 ;
  wire \check[7]_i_3__30_n_0 ;
  wire \check[7]_i_3__32_n_0 ;
  wire \check[7]_i_3__37_n_0 ;
  wire \check[7]_i_3__41_n_0 ;
  wire \check[7]_i_3__42_n_0 ;
  wire \check[7]_i_3__44_n_0 ;
  wire \check[7]_i_3__45_n_0 ;
  wire \check[7]_i_3__46_n_0 ;
  wire \check[7]_i_3__47_n_0 ;
  wire \check[7]_i_3__5_n_0 ;
  wire \check[7]_i_4__13_n_0 ;
  wire \check[7]_i_4__14_n_0 ;
  wire \check[7]_i_4__1_n_0 ;
  wire \check[7]_i_4__27_n_0 ;
  wire \check[7]_i_4__28_n_0 ;
  wire \check[7]_i_4__29_n_0 ;
  wire \check[7]_i_4__44_n_0 ;
  wire \check[7]_i_5__43_n_0 ;
  wire \check[7]_i_5__44_n_0 ;
  wire \check[7]_i_6__32_n_0 ;
  wire check_1;
  wire check_2;
  wire check_3;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire \check_reg[0]_10 ;
  wire \check_reg[0]_11 ;
  wire \check_reg[0]_12 ;
  wire \check_reg[0]_13 ;
  wire \check_reg[0]_14 ;
  wire \check_reg[0]_15 ;
  wire \check_reg[0]_16 ;
  wire \check_reg[0]_17 ;
  wire \check_reg[0]_18 ;
  wire \check_reg[0]_19 ;
  wire \check_reg[0]_2 ;
  wire \check_reg[0]_20 ;
  wire \check_reg[0]_21 ;
  wire \check_reg[0]_22 ;
  wire \check_reg[0]_23 ;
  wire \check_reg[0]_24 ;
  wire \check_reg[0]_25 ;
  wire \check_reg[0]_26 ;
  wire \check_reg[0]_27 ;
  wire \check_reg[0]_28 ;
  wire \check_reg[0]_29 ;
  wire \check_reg[0]_3 ;
  wire \check_reg[0]_30 ;
  wire \check_reg[0]_31 ;
  wire \check_reg[0]_32 ;
  wire \check_reg[0]_33 ;
  wire \check_reg[0]_34 ;
  wire \check_reg[0]_35 ;
  wire \check_reg[0]_36 ;
  wire \check_reg[0]_37 ;
  wire \check_reg[0]_38 ;
  wire \check_reg[0]_39 ;
  wire \check_reg[0]_4 ;
  wire [0:0]\check_reg[0]_40 ;
  wire \check_reg[0]_41 ;
  wire \check_reg[0]_42 ;
  wire \check_reg[0]_43 ;
  wire \check_reg[0]_44 ;
  wire \check_reg[0]_45 ;
  wire \check_reg[0]_46 ;
  wire \check_reg[0]_47 ;
  wire \check_reg[0]_48 ;
  wire \check_reg[0]_5 ;
  wire \check_reg[0]_6 ;
  wire \check_reg[0]_7 ;
  wire \check_reg[0]_8 ;
  wire \check_reg[0]_9 ;
  wire [0:0]\check_reg[3]_0 ;
  wire [0:0]\check_reg[3]_1 ;
  wire [0:0]\check_reg[3]_10 ;
  wire [0:0]\check_reg[3]_11 ;
  wire [0:0]\check_reg[3]_12 ;
  wire [0:0]\check_reg[3]_13 ;
  wire [0:0]\check_reg[3]_14 ;
  wire [0:0]\check_reg[3]_15 ;
  wire [0:0]\check_reg[3]_16 ;
  wire [0:0]\check_reg[3]_17 ;
  wire [0:0]\check_reg[3]_18 ;
  wire [0:0]\check_reg[3]_19 ;
  wire [0:0]\check_reg[3]_2 ;
  wire [0:0]\check_reg[3]_20 ;
  wire [0:0]\check_reg[3]_21 ;
  wire [0:0]\check_reg[3]_22 ;
  wire [0:0]\check_reg[3]_23 ;
  wire [0:0]\check_reg[3]_24 ;
  wire [0:0]\check_reg[3]_25 ;
  wire [0:0]\check_reg[3]_26 ;
  wire [0:0]\check_reg[3]_27 ;
  wire [0:0]\check_reg[3]_28 ;
  wire [0:0]\check_reg[3]_29 ;
  wire [0:0]\check_reg[3]_3 ;
  wire [0:0]\check_reg[3]_30 ;
  wire [0:0]\check_reg[3]_31 ;
  wire [0:0]\check_reg[3]_32 ;
  wire [0:0]\check_reg[3]_33 ;
  wire [0:0]\check_reg[3]_34 ;
  wire [0:0]\check_reg[3]_35 ;
  wire [0:0]\check_reg[3]_36 ;
  wire [0:0]\check_reg[3]_37 ;
  wire [0:0]\check_reg[3]_38 ;
  wire [0:0]\check_reg[3]_39 ;
  wire [0:0]\check_reg[3]_4 ;
  wire [0:0]\check_reg[3]_40 ;
  wire [0:0]\check_reg[3]_41 ;
  wire [0:0]\check_reg[3]_42 ;
  wire [0:0]\check_reg[3]_5 ;
  wire [0:0]\check_reg[3]_6 ;
  wire [0:0]\check_reg[3]_7 ;
  wire [0:0]\check_reg[3]_8 ;
  wire [0:0]\check_reg[3]_9 ;
  wire [0:0]\check_reg[7]_0 ;
  wire [0:0]\check_reg[7]_1 ;
  wire [0:0]\check_reg[7]_2 ;
  wire [0:0]\check_reg[7]_3 ;
  wire [0:0]\check_reg[7]_4 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire isa_cs;
  wire isa_cs_reg;
  wire [7:0]isa_getdata;
  wire isa_wr_reg;
  wire outreg;
  wire \outreg[15]_i_2__15_n_0 ;
  wire \outreg[15]_i_4__16_n_0 ;
  wire \outreg[15]_i_5__15_n_0 ;
  wire \outreg[15]_i_6__15_n_0 ;
  wire \outreg[15]_i_7__15_n_0 ;
  wire \outreg[15]_i_8__15_n_0 ;
  wire \outreg[15]_i_9__7_n_0 ;
  wire \outreg[63]_i_6__2_n_0 ;
  wire \outreg[7]_i_2__10_n_0 ;
  wire \outreg[7]_i_2__11_n_0 ;
  wire \outreg[7]_i_2__15_n_0 ;
  wire \outreg[7]_i_2__2_n_0 ;
  wire \outreg[7]_i_2__3_n_0 ;
  wire \outreg[7]_i_2__4_n_0 ;
  wire \outreg[7]_i_2__5_n_0 ;
  wire \outreg[7]_i_2__7_n_0 ;
  wire \outreg[7]_i_2__9_n_0 ;
  wire \outreg[7]_i_3__0_n_0 ;
  wire \outreg[7]_i_3__1_n_0 ;
  wire \outreg[7]_i_3__2_n_0 ;
  wire \outreg[7]_i_3__3_n_0 ;
  wire \outreg[7]_i_3_n_0 ;
  wire \outreg_reg[0]_0 ;
  wire \outreg_reg[0]_1 ;
  wire \outreg_reg[0]_10 ;
  wire \outreg_reg[0]_11 ;
  wire \outreg_reg[0]_12 ;
  wire \outreg_reg[0]_13 ;
  wire \outreg_reg[0]_14 ;
  wire \outreg_reg[0]_15 ;
  wire \outreg_reg[0]_16 ;
  wire \outreg_reg[0]_17 ;
  wire \outreg_reg[0]_18 ;
  wire \outreg_reg[0]_19 ;
  wire [0:0]\outreg_reg[0]_2 ;
  wire \outreg_reg[0]_20 ;
  wire \outreg_reg[0]_21 ;
  wire \outreg_reg[0]_22 ;
  wire \outreg_reg[0]_23 ;
  wire \outreg_reg[0]_24 ;
  wire [0:0]\outreg_reg[0]_25 ;
  wire \outreg_reg[0]_26 ;
  wire \outreg_reg[0]_27 ;
  wire \outreg_reg[0]_28 ;
  wire \outreg_reg[0]_3 ;
  wire \outreg_reg[0]_4 ;
  wire \outreg_reg[0]_5 ;
  wire \outreg_reg[0]_6 ;
  wire \outreg_reg[0]_7 ;
  wire \outreg_reg[0]_8 ;
  wire \outreg_reg[0]_9 ;
  wire \outreg_reg[15]_0 ;
  wire \outreg_reg[15]_1 ;
  wire \outreg_reg[15]_2 ;
  wire \outreg_reg[15]_3 ;
  wire \outreg_reg[15]_4 ;
  wire \outreg_reg[1]_0 ;
  wire \outreg_reg[1]_1 ;
  wire \outreg_reg[31] ;
  wire \outreg_reg[31]_0 ;
  wire \outreg_reg[31]_1 ;
  wire \outreg_reg[31]_10 ;
  wire \outreg_reg[31]_11 ;
  wire \outreg_reg[31]_12 ;
  wire \outreg_reg[31]_13 ;
  wire \outreg_reg[31]_2 ;
  wire \outreg_reg[31]_3 ;
  wire \outreg_reg[31]_4 ;
  wire \outreg_reg[31]_5 ;
  wire \outreg_reg[31]_6 ;
  wire \outreg_reg[31]_7 ;
  wire \outreg_reg[31]_8 ;
  wire \outreg_reg[31]_9 ;
  wire \outreg_reg[3]_0 ;
  wire [3:0]\outreg_reg[5]_0 ;
  wire \outreg_reg[63] ;
  wire \outreg_reg[63]_0 ;
  wire [0:0]\outreg_reg[7]_0 ;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__9;
  wire [15:15]p_1_out;
  wire reset;
  wire result_data0;
  wire result_data1;
  wire result_data1_1;
  wire result_data1_2;
  wire \result_data[0]_i_1__45_n_0 ;
  wire \result_data[10]_i_1__45_n_0 ;
  wire \result_data[11]_i_1__38_n_0 ;
  wire \result_data[12]_i_1__45_n_0 ;
  wire \result_data[13]_i_1__39_n_0 ;
  wire \result_data[14]_i_1__37_n_0 ;
  wire \result_data[15]_i_2__17_n_0 ;
  wire \result_data[15]_i_3__0_n_0 ;
  wire \result_data[15]_i_3__10_n_0 ;
  wire \result_data[15]_i_3__1_n_0 ;
  wire \result_data[15]_i_3__2_n_0 ;
  wire \result_data[15]_i_3__3_n_0 ;
  wire \result_data[15]_i_3__4_n_0 ;
  wire \result_data[15]_i_3__5_n_0 ;
  wire \result_data[15]_i_3__6_n_0 ;
  wire \result_data[15]_i_3__7_n_0 ;
  wire \result_data[15]_i_3__9_n_0 ;
  wire \result_data[15]_i_3_n_0 ;
  wire \result_data[15]_i_4__0_n_0 ;
  wire \result_data[15]_i_4__1_n_0 ;
  wire \result_data[15]_i_4__2_n_0 ;
  wire \result_data[15]_i_4_n_0 ;
  wire \result_data[15]_i_5__0_n_0 ;
  wire \result_data[15]_i_5__1_n_0 ;
  wire \result_data[15]_i_5_n_0 ;
  wire \result_data[1]_i_1__45_n_0 ;
  wire \result_data[2]_i_1__45_n_0 ;
  wire \result_data[31]_i_3__0_n_0 ;
  wire \result_data[31]_i_3__1_n_0 ;
  wire \result_data[31]_i_3__2_n_0 ;
  wire \result_data[31]_i_3__3_n_0 ;
  wire \result_data[31]_i_3__4_n_0 ;
  wire \result_data[31]_i_3__5_n_0 ;
  wire \result_data[31]_i_3__6_n_0 ;
  wire \result_data[31]_i_3__7_n_0 ;
  wire \result_data[31]_i_3__8_n_0 ;
  wire \result_data[31]_i_3_n_0 ;
  wire \result_data[31]_i_4__0_n_0 ;
  wire \result_data[31]_i_4__1_n_0 ;
  wire \result_data[31]_i_4__2_n_0 ;
  wire \result_data[31]_i_4__3_n_0 ;
  wire \result_data[31]_i_4__4_n_0 ;
  wire \result_data[31]_i_4__5_n_0 ;
  wire \result_data[31]_i_4_n_0 ;
  wire \result_data[31]_i_5__0_n_0 ;
  wire \result_data[31]_i_5__1_n_0 ;
  wire \result_data[31]_i_5__2_n_0 ;
  wire \result_data[31]_i_5__3_n_0 ;
  wire \result_data[31]_i_5__4_n_0 ;
  wire \result_data[31]_i_5_n_0 ;
  wire \result_data[31]_i_6__0_n_0 ;
  wire \result_data[31]_i_6__1_n_0 ;
  wire \result_data[31]_i_6_n_0 ;
  wire \result_data[3]_i_1__45_n_0 ;
  wire \result_data[4]_i_1__45_n_0 ;
  wire \result_data[5]_i_1__45_n_0 ;
  wire \result_data[63]_i_3__0_n_0 ;
  wire \result_data[63]_i_3_n_0 ;
  wire \result_data[63]_i_4__0_n_0 ;
  wire \result_data[63]_i_4_n_0 ;
  wire \result_data[6]_i_1__45_n_0 ;
  wire \result_data[7]_i_1__45_n_0 ;
  wire \result_data[8]_i_1__44_n_0 ;
  wire \result_data[9]_i_1__45_n_0 ;
  wire [0:0]\result_data_reg[0]_0 ;
  wire [0:0]\result_data_reg[0]_1 ;
  wire [0:0]\result_data_reg[0]_10 ;
  wire [0:0]\result_data_reg[0]_11 ;
  wire [0:0]\result_data_reg[0]_12 ;
  wire [0:0]\result_data_reg[0]_13 ;
  wire [0:0]\result_data_reg[0]_14 ;
  wire [0:0]\result_data_reg[0]_15 ;
  wire [0:0]\result_data_reg[0]_16 ;
  wire [0:0]\result_data_reg[0]_17 ;
  wire [0:0]\result_data_reg[0]_2 ;
  wire [0:0]\result_data_reg[0]_3 ;
  wire [0:0]\result_data_reg[0]_4 ;
  wire [0:0]\result_data_reg[0]_5 ;
  wire [0:0]\result_data_reg[0]_6 ;
  wire [0:0]\result_data_reg[0]_7 ;
  wire [0:0]\result_data_reg[0]_8 ;
  wire [0:0]\result_data_reg[0]_9 ;
  wire [7:0]\result_data_reg[15]_0 ;
  wire [7:0]\result_data_reg[15]_1 ;
  wire [7:0]\result_data_reg[15]_10 ;
  wire [7:0]\result_data_reg[15]_11 ;
  wire [7:0]\result_data_reg[15]_12 ;
  wire [0:0]\result_data_reg[15]_13 ;
  wire [0:0]\result_data_reg[15]_14 ;
  wire [0:0]\result_data_reg[15]_15 ;
  wire [0:0]\result_data_reg[15]_16 ;
  wire [0:0]\result_data_reg[15]_17 ;
  wire [0:0]\result_data_reg[15]_18 ;
  wire [0:0]\result_data_reg[15]_19 ;
  wire [7:0]\result_data_reg[15]_2 ;
  wire [6:0]\result_data_reg[15]_20 ;
  wire [6:0]\result_data_reg[15]_21 ;
  wire [7:0]\result_data_reg[15]_22 ;
  wire [0:0]\result_data_reg[15]_23 ;
  wire [0:0]\result_data_reg[15]_24 ;
  wire [0:0]\result_data_reg[15]_25 ;
  wire [0:0]\result_data_reg[15]_26 ;
  wire [0:0]\result_data_reg[15]_27 ;
  wire [7:0]\result_data_reg[15]_3 ;
  wire [7:0]\result_data_reg[15]_4 ;
  wire [7:0]\result_data_reg[15]_5 ;
  wire [7:0]\result_data_reg[15]_6 ;
  wire [7:0]\result_data_reg[15]_7 ;
  wire [7:0]\result_data_reg[15]_8 ;
  wire [7:0]\result_data_reg[15]_9 ;
  wire [7:0]\result_data_reg[31] ;
  wire [7:0]\result_data_reg[31]_0 ;
  wire [7:0]\result_data_reg[31]_1 ;
  wire [0:0]\result_data_reg[31]_10 ;
  wire [5:0]\result_data_reg[31]_11 ;
  wire [5:0]\result_data_reg[31]_12 ;
  wire [0:0]\result_data_reg[31]_13 ;
  wire [0:0]\result_data_reg[31]_14 ;
  wire [0:0]\result_data_reg[31]_15 ;
  wire [0:0]\result_data_reg[31]_16 ;
  wire [0:0]\result_data_reg[31]_17 ;
  wire [0:0]\result_data_reg[31]_18 ;
  wire [5:0]\result_data_reg[31]_19 ;
  wire [7:0]\result_data_reg[31]_2 ;
  wire [5:0]\result_data_reg[31]_20 ;
  wire [5:0]\result_data_reg[31]_21 ;
  wire [5:0]\result_data_reg[31]_22 ;
  wire [5:0]\result_data_reg[31]_23 ;
  wire [5:0]\result_data_reg[31]_24 ;
  wire [7:0]\result_data_reg[31]_25 ;
  wire [5:0]\result_data_reg[31]_26 ;
  wire [5:0]\result_data_reg[31]_27 ;
  wire [5:0]\result_data_reg[31]_28 ;
  wire [0:0]\result_data_reg[31]_29 ;
  wire [7:0]\result_data_reg[31]_3 ;
  wire [0:0]\result_data_reg[31]_30 ;
  wire [0:0]\result_data_reg[31]_31 ;
  wire [7:0]\result_data_reg[31]_32 ;
  wire [0:0]\result_data_reg[31]_33 ;
  wire [0:0]\result_data_reg[31]_34 ;
  wire [0:0]\result_data_reg[31]_35 ;
  wire [5:0]\result_data_reg[31]_36 ;
  wire [0:0]\result_data_reg[31]_37 ;
  wire [7:0]\result_data_reg[31]_4 ;
  wire [7:0]\result_data_reg[31]_5 ;
  wire [7:0]\result_data_reg[31]_6 ;
  wire [7:0]\result_data_reg[31]_7 ;
  wire [7:0]\result_data_reg[31]_8 ;
  wire [0:0]\result_data_reg[31]_9 ;
  wire [7:0]\result_data_reg[63] ;
  wire [0:0]\result_data_reg[63]_0 ;
  wire [7:0]\result_data_reg[63]_1 ;
  wire [5:0]\result_data_reg[63]_2 ;
  wire [0:0]\result_data_reg[63]_3 ;
  wire [63:0]\result_data_reg[63]_4 ;
  wire [55:0]\result_data_reg[63]_5 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__41_n_0 ;
  wire \rv_len[7]_i_3__42_n_0 ;
  wire \rv_len_reg[0]_0 ;
  wire \rv_len_reg[0]_1 ;
  wire \rv_len_reg[0]_10 ;
  wire \rv_len_reg[0]_100 ;
  wire [0:0]\rv_len_reg[0]_101 ;
  wire [0:0]\rv_len_reg[0]_102 ;
  wire \rv_len_reg[0]_103 ;
  wire [0:0]\rv_len_reg[0]_104 ;
  wire [0:0]\rv_len_reg[0]_105 ;
  wire \rv_len_reg[0]_106 ;
  wire [0:0]\rv_len_reg[0]_107 ;
  wire \rv_len_reg[0]_108 ;
  wire [0:0]\rv_len_reg[0]_109 ;
  wire [0:0]\rv_len_reg[0]_11 ;
  wire [0:0]\rv_len_reg[0]_110 ;
  wire \rv_len_reg[0]_111 ;
  wire [0:0]\rv_len_reg[0]_112 ;
  wire [0:0]\rv_len_reg[0]_113 ;
  wire [0:0]\rv_len_reg[0]_114 ;
  wire [0:0]\rv_len_reg[0]_115 ;
  wire [0:0]\rv_len_reg[0]_116 ;
  wire [0:0]\rv_len_reg[0]_117 ;
  wire [0:0]\rv_len_reg[0]_118 ;
  wire [0:0]\rv_len_reg[0]_119 ;
  wire \rv_len_reg[0]_12 ;
  wire [0:0]\rv_len_reg[0]_120 ;
  wire [0:0]\rv_len_reg[0]_121 ;
  wire [0:0]\rv_len_reg[0]_122 ;
  wire [0:0]\rv_len_reg[0]_123 ;
  wire [0:0]\rv_len_reg[0]_124 ;
  wire [0:0]\rv_len_reg[0]_125 ;
  wire [0:0]\rv_len_reg[0]_126 ;
  wire \rv_len_reg[0]_127 ;
  wire [0:0]\rv_len_reg[0]_128 ;
  wire [0:0]\rv_len_reg[0]_129 ;
  wire [0:0]\rv_len_reg[0]_13 ;
  wire \rv_len_reg[0]_130 ;
  wire [0:0]\rv_len_reg[0]_131 ;
  wire [0:0]\rv_len_reg[0]_132 ;
  wire [0:0]\rv_len_reg[0]_133 ;
  wire [0:0]\rv_len_reg[0]_134 ;
  wire \rv_len_reg[0]_135 ;
  wire [0:0]\rv_len_reg[0]_136 ;
  wire [0:0]\rv_len_reg[0]_137 ;
  wire [0:0]\rv_len_reg[0]_138 ;
  wire [0:0]\rv_len_reg[0]_139 ;
  wire [0:0]\rv_len_reg[0]_14 ;
  wire [0:0]\rv_len_reg[0]_140 ;
  wire \rv_len_reg[0]_141 ;
  wire [0:0]\rv_len_reg[0]_142 ;
  wire [0:0]\rv_len_reg[0]_143 ;
  wire [0:0]\rv_len_reg[0]_144 ;
  wire [0:0]\rv_len_reg[0]_145 ;
  wire [0:0]\rv_len_reg[0]_146 ;
  wire [0:0]\rv_len_reg[0]_147 ;
  wire [0:0]\rv_len_reg[0]_148 ;
  wire [0:0]\rv_len_reg[0]_149 ;
  wire \rv_len_reg[0]_15 ;
  wire [0:0]\rv_len_reg[0]_150 ;
  wire [0:0]\rv_len_reg[0]_151 ;
  wire \rv_len_reg[0]_152 ;
  wire [0:0]\rv_len_reg[0]_153 ;
  wire [0:0]\rv_len_reg[0]_154 ;
  wire [0:0]\rv_len_reg[0]_155 ;
  wire \rv_len_reg[0]_156 ;
  wire [0:0]\rv_len_reg[0]_157 ;
  wire [0:0]\rv_len_reg[0]_158 ;
  wire [0:0]\rv_len_reg[0]_159 ;
  wire [0:0]\rv_len_reg[0]_16 ;
  wire [0:0]\rv_len_reg[0]_160 ;
  wire [0:0]\rv_len_reg[0]_161 ;
  wire \rv_len_reg[0]_162 ;
  wire \rv_len_reg[0]_163 ;
  wire [0:0]\rv_len_reg[0]_164 ;
  wire [0:0]\rv_len_reg[0]_165 ;
  wire [0:0]\rv_len_reg[0]_166 ;
  wire \rv_len_reg[0]_167 ;
  wire [0:0]\rv_len_reg[0]_168 ;
  wire \rv_len_reg[0]_169 ;
  wire [0:0]\rv_len_reg[0]_17 ;
  wire \rv_len_reg[0]_170 ;
  wire [0:0]\rv_len_reg[0]_171 ;
  wire [0:0]\rv_len_reg[0]_172 ;
  wire [0:0]\rv_len_reg[0]_173 ;
  wire [0:0]\rv_len_reg[0]_174 ;
  wire [0:0]\rv_len_reg[0]_175 ;
  wire \rv_len_reg[0]_176 ;
  wire \rv_len_reg[0]_177 ;
  wire \rv_len_reg[0]_178 ;
  wire [0:0]\rv_len_reg[0]_179 ;
  wire \rv_len_reg[0]_18 ;
  wire \rv_len_reg[0]_180 ;
  wire [0:0]\rv_len_reg[0]_181 ;
  wire [0:0]\rv_len_reg[0]_182 ;
  wire [0:0]\rv_len_reg[0]_183 ;
  wire [0:0]\rv_len_reg[0]_184 ;
  wire [0:0]\rv_len_reg[0]_19 ;
  wire \rv_len_reg[0]_2 ;
  wire [0:0]\rv_len_reg[0]_20 ;
  wire \rv_len_reg[0]_21 ;
  wire [0:0]\rv_len_reg[0]_22 ;
  wire \rv_len_reg[0]_23 ;
  wire [0:0]\rv_len_reg[0]_24 ;
  wire \rv_len_reg[0]_25 ;
  wire [0:0]\rv_len_reg[0]_26 ;
  wire \rv_len_reg[0]_27 ;
  wire [0:0]\rv_len_reg[0]_28 ;
  wire \rv_len_reg[0]_29 ;
  wire [0:0]\rv_len_reg[0]_3 ;
  wire [0:0]\rv_len_reg[0]_30 ;
  wire \rv_len_reg[0]_31 ;
  wire [0:0]\rv_len_reg[0]_32 ;
  wire \rv_len_reg[0]_33 ;
  wire [0:0]\rv_len_reg[0]_34 ;
  wire \rv_len_reg[0]_35 ;
  wire [0:0]\rv_len_reg[0]_36 ;
  wire \rv_len_reg[0]_37 ;
  wire [0:0]\rv_len_reg[0]_38 ;
  wire \rv_len_reg[0]_39 ;
  wire \rv_len_reg[0]_4 ;
  wire [0:0]\rv_len_reg[0]_40 ;
  wire \rv_len_reg[0]_41 ;
  wire [0:0]\rv_len_reg[0]_42 ;
  wire [0:0]\rv_len_reg[0]_43 ;
  wire [0:0]\rv_len_reg[0]_44 ;
  wire [0:0]\rv_len_reg[0]_45 ;
  wire [0:0]\rv_len_reg[0]_46 ;
  wire [0:0]\rv_len_reg[0]_47 ;
  wire [0:0]\rv_len_reg[0]_48 ;
  wire [0:0]\rv_len_reg[0]_49 ;
  wire \rv_len_reg[0]_5 ;
  wire [0:0]\rv_len_reg[0]_50 ;
  wire \rv_len_reg[0]_51 ;
  wire [0:0]\rv_len_reg[0]_52 ;
  wire [0:0]\rv_len_reg[0]_53 ;
  wire [0:0]\rv_len_reg[0]_54 ;
  wire [0:0]\rv_len_reg[0]_55 ;
  wire [0:0]\rv_len_reg[0]_56 ;
  wire \rv_len_reg[0]_57 ;
  wire [0:0]\rv_len_reg[0]_58 ;
  wire [0:0]\rv_len_reg[0]_59 ;
  wire \rv_len_reg[0]_6 ;
  wire \rv_len_reg[0]_60 ;
  wire [0:0]\rv_len_reg[0]_61 ;
  wire \rv_len_reg[0]_62 ;
  wire [0:0]\rv_len_reg[0]_63 ;
  wire \rv_len_reg[0]_64 ;
  wire [0:0]\rv_len_reg[0]_65 ;
  wire \rv_len_reg[0]_66 ;
  wire [0:0]\rv_len_reg[0]_67 ;
  wire \rv_len_reg[0]_68 ;
  wire [0:0]\rv_len_reg[0]_69 ;
  wire \rv_len_reg[0]_7 ;
  wire \rv_len_reg[0]_70 ;
  wire [0:0]\rv_len_reg[0]_71 ;
  wire \rv_len_reg[0]_72 ;
  wire [0:0]\rv_len_reg[0]_73 ;
  wire [0:0]\rv_len_reg[0]_74 ;
  wire \rv_len_reg[0]_75 ;
  wire [0:0]\rv_len_reg[0]_76 ;
  wire [0:0]\rv_len_reg[0]_77 ;
  wire \rv_len_reg[0]_78 ;
  wire [0:0]\rv_len_reg[0]_79 ;
  wire \rv_len_reg[0]_8 ;
  wire [0:0]\rv_len_reg[0]_80 ;
  wire [0:0]\rv_len_reg[0]_81 ;
  wire [0:0]\rv_len_reg[0]_82 ;
  wire [0:0]\rv_len_reg[0]_83 ;
  wire [0:0]\rv_len_reg[0]_84 ;
  wire [0:0]\rv_len_reg[0]_85 ;
  wire [0:0]\rv_len_reg[0]_86 ;
  wire [0:0]\rv_len_reg[0]_87 ;
  wire [0:0]\rv_len_reg[0]_88 ;
  wire [0:0]\rv_len_reg[0]_89 ;
  wire [0:0]\rv_len_reg[0]_9 ;
  wire [0:0]\rv_len_reg[0]_90 ;
  wire [0:0]\rv_len_reg[0]_91 ;
  wire \rv_len_reg[0]_92 ;
  wire [0:0]\rv_len_reg[0]_93 ;
  wire \rv_len_reg[0]_94 ;
  wire [0:0]\rv_len_reg[0]_95 ;
  wire \rv_len_reg[0]_96 ;
  wire [0:0]\rv_len_reg[0]_97 ;
  wire \rv_len_reg[0]_98 ;
  wire [0:0]\rv_len_reg[0]_99 ;
  wire \rv_len_reg[1]_0 ;
  wire \rv_len_reg[1]_1 ;
  wire \rv_len_reg[1]_10 ;
  wire \rv_len_reg[1]_11 ;
  wire \rv_len_reg[1]_12 ;
  wire \rv_len_reg[1]_13 ;
  wire \rv_len_reg[1]_14 ;
  wire \rv_len_reg[1]_15 ;
  wire \rv_len_reg[1]_2 ;
  wire \rv_len_reg[1]_3 ;
  wire \rv_len_reg[1]_4 ;
  wire \rv_len_reg[1]_5 ;
  wire \rv_len_reg[1]_6 ;
  wire \rv_len_reg[1]_7 ;
  wire \rv_len_reg[1]_8 ;
  wire \rv_len_reg[1]_9 ;
  wire \rv_len_reg[2]_0 ;
  wire \rv_len_reg[2]_1 ;
  wire \rv_len_reg[2]_10 ;
  wire \rv_len_reg[2]_11 ;
  wire [1:0]\rv_len_reg[2]_12 ;
  wire \rv_len_reg[2]_13 ;
  wire [1:0]\rv_len_reg[2]_14 ;
  wire [1:0]\rv_len_reg[2]_15 ;
  wire \rv_len_reg[2]_16 ;
  wire [1:0]\rv_len_reg[2]_17 ;
  wire \rv_len_reg[2]_18 ;
  wire [1:0]\rv_len_reg[2]_19 ;
  wire \rv_len_reg[2]_2 ;
  wire \rv_len_reg[2]_20 ;
  wire [1:0]\rv_len_reg[2]_21 ;
  wire [1:0]\rv_len_reg[2]_22 ;
  wire [1:0]\rv_len_reg[2]_23 ;
  wire [1:0]\rv_len_reg[2]_24 ;
  wire \rv_len_reg[2]_25 ;
  wire \rv_len_reg[2]_3 ;
  wire \rv_len_reg[2]_4 ;
  wire \rv_len_reg[2]_5 ;
  wire [1:0]\rv_len_reg[2]_6 ;
  wire \rv_len_reg[2]_7 ;
  wire \rv_len_reg[2]_8 ;
  wire \rv_len_reg[2]_9 ;
  wire \rv_len_reg[3]_0 ;
  wire \rv_len_reg[3]_1 ;
  wire \rv_len_reg[3]_2 ;
  wire [1:0]\rv_len_reg[3]_3 ;
  wire [1:0]\rv_len_reg[3]_4 ;
  wire \rv_len_reg[3]_5 ;
  wire \rv_len_reg[5]_0 ;
  wire \rv_len_reg[5]_1 ;
  wire \rv_len_reg[5]_10 ;
  wire \rv_len_reg[5]_11 ;
  wire \rv_len_reg[5]_12 ;
  wire \rv_len_reg[5]_2 ;
  wire \rv_len_reg[5]_3 ;
  wire \rv_len_reg[5]_4 ;
  wire \rv_len_reg[5]_5 ;
  wire \rv_len_reg[5]_6 ;
  wire \rv_len_reg[5]_7 ;
  wire \rv_len_reg[5]_8 ;
  wire \rv_len_reg[5]_9 ;
  wire [0:0]\rv_len_reg[7]_0 ;
  wire [0:0]\rv_len_reg[7]_1 ;
  wire \rv_len_reg[7]_10 ;
  wire \rv_len_reg[7]_11 ;
  wire \rv_len_reg[7]_12 ;
  wire \rv_len_reg[7]_13 ;
  wire \rv_len_reg[7]_14 ;
  wire \rv_len_reg[7]_2 ;
  wire \rv_len_reg[7]_3 ;
  wire \rv_len_reg[7]_4 ;
  wire \rv_len_reg[7]_5 ;
  wire \rv_len_reg[7]_6 ;
  wire \rv_len_reg[7]_7 ;
  wire \rv_len_reg[7]_8 ;
  wire \rv_len_reg[7]_9 ;
  wire [1:0]rv_len_reg__0;
  wire [7:2]rv_len_reg__0__0;
  wire sel;
  wire valid_i_1__2_n_0;
  wire valid_reg_0;
  wire valid_reg_1;
  wire [0:0]valid_reg_10;
  wire [0:0]valid_reg_11;
  wire [0:0]valid_reg_12;
  wire [0:0]valid_reg_13;
  wire [0:0]valid_reg_14;
  wire [0:0]valid_reg_15;
  wire [0:0]valid_reg_16;
  wire [0:0]valid_reg_17;
  wire [0:0]valid_reg_18;
  wire [0:0]valid_reg_19;
  wire valid_reg_2;
  wire [0:0]valid_reg_20;
  wire valid_reg_21;
  wire [0:0]valid_reg_22;
  wire [0:0]valid_reg_23;
  wire [0:0]valid_reg_24;
  wire [0:0]valid_reg_25;
  wire [0:0]valid_reg_26;
  wire [0:0]valid_reg_27;
  wire [0:0]valid_reg_28;
  wire [0:0]valid_reg_29;
  wire [0:0]valid_reg_3;
  wire [0:0]valid_reg_30;
  wire [0:0]valid_reg_31;
  wire [0:0]valid_reg_32;
  wire [0:0]valid_reg_33;
  wire valid_reg_34;
  wire valid_reg_35;
  wire valid_reg_4;
  wire [0:0]valid_reg_5;
  wire valid_reg_6;
  wire [0:0]valid_reg_7;
  wire valid_reg_8;
  wire [0:0]valid_reg_9;
  wire wr_t_reg;
  wire [15:0]wreg_mem_addr;
  wire wreg_mem_addr_valid;

  FDRE \addr_reg[0] 
       (.C(clk),
        .CE(adv_up),
        .D(D[0]),
        .Q(addr[0]),
        .R(1'b0));
  FDRE \addr_reg[1] 
       (.C(clk),
        .CE(adv_up),
        .D(D[1]),
        .Q(addr[1]),
        .R(1'b0));
  FDRE \addr_reg[2] 
       (.C(clk),
        .CE(adv_up),
        .D(\outreg_reg[5]_0 [0]),
        .Q(addr[2]),
        .R(1'b0));
  FDRE \addr_reg[3] 
       (.C(clk),
        .CE(adv_up),
        .D(\outreg_reg[5]_0 [1]),
        .Q(valid_reg_0),
        .R(1'b0));
  FDRE \addr_reg[4] 
       (.C(clk),
        .CE(adv_up),
        .D(D[4]),
        .Q(addr[4]),
        .R(1'b0));
  FDRE \addr_reg[5] 
       (.C(clk),
        .CE(adv_up),
        .D(D[5]),
        .Q(addr[5]),
        .R(1'b0));
  FDRE \addr_reg[6] 
       (.C(clk),
        .CE(adv_up),
        .D(\addr_reg[6]_0 ),
        .Q(addr[6]),
        .R(1'b0));
  FDRE \addr_reg[7] 
       (.C(clk),
        .CE(adv_up),
        .D(\addr_reg[7]_0 ),
        .Q(addr[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[0]_i_1__53 
       (.I0(\check[7]_i_5__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[0] ),
        .I5(D[0]),
        .O(check[0]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[1]_i_1__53 
       (.I0(\check[7]_i_5__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[1] ),
        .I5(D[1]),
        .O(check[1]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[2]_i_1__53 
       (.I0(\check[7]_i_5__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[2] ),
        .I5(\outreg_reg[5]_0 [0]),
        .O(check[2]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[3]_i_1__53 
       (.I0(\check[7]_i_5__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[3] ),
        .I5(\outreg_reg[5]_0 [1]),
        .O(check[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[4]_i_1__53 
       (.I0(\check[7]_i_5__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[4] ),
        .I5(\outreg_reg[5]_0 [2]),
        .O(check[4]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[5]_i_1__53 
       (.I0(\check[7]_i_5__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[5] ),
        .I5(\outreg_reg[5]_0 [3]),
        .O(check[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[6]_i_1__53 
       (.I0(\check[7]_i_5__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[6] ),
        .I5(\addr_reg[6]_0 ),
        .O(check[6]));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \check[7]_i_1__10 
       (.I0(\check[7]_i_3__0_n_0 ),
        .I1(\check[7]_i_4__1_n_0 ),
        .I2(\check_reg[0]_31 ),
        .I3(\rv_len_reg[7]_3 ),
        .I4(\rv_len_reg[0]_141 ),
        .I5(\rv_len_reg[2]_6 [1]),
        .O(\check_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \check[7]_i_1__17 
       (.I0(addr[0]),
        .I1(\check[7]_i_3__5_n_0 ),
        .I2(addr[1]),
        .I3(\check_reg[0]_2 ),
        .I4(\rv_len_reg[1]_0 ),
        .I5(\rv_len_reg[5]_0 ),
        .O(\check_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \check[7]_i_1__21 
       (.I0(\outreg[7]_i_2__2_n_0 ),
        .I1(\check[7]_i_3__45_n_0 ),
        .I2(\check[7]_i_3__5_n_0 ),
        .I3(\rv_len_reg[7]_4 ),
        .I4(\rv_len_reg[0]_152 ),
        .I5(\rv_len_reg[2]_12 [1]),
        .O(\check_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \check[7]_i_1__24 
       (.I0(\check[7]_i_3__13_n_0 ),
        .I1(isa_cs_reg),
        .I2(valid_reg_0),
        .I3(addr[2]),
        .I4(\rv_len_reg[1]_1 ),
        .I5(\rv_len_reg[5]_1 ),
        .O(\check_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h1010100010101010)) 
    \check[7]_i_1__25 
       (.I0(valid_reg_0),
        .I1(\check_reg[0]_10 ),
        .I2(\check[7]_i_4__14_n_0 ),
        .I3(\rv_len_reg[7]_5 ),
        .I4(\rv_len_reg[0]_156 ),
        .I5(\rv_len_reg[2]_14 [1]),
        .O(\check_reg[0]_9 ));
  LUT5 #(
    .INIT(32'h10001010)) 
    \check[7]_i_1__26 
       (.I0(\check[7]_i_3__18_n_0 ),
        .I1(\outreg[7]_i_3_n_0 ),
        .I2(addr[6]),
        .I3(\rv_len_reg[1]_2 ),
        .I4(\rv_len_reg[5]_2 ),
        .O(\check_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0004000000040004)) 
    \check[7]_i_1__30 
       (.I0(\outreg[7]_i_3_n_0 ),
        .I1(addr[6]),
        .I2(addr[1]),
        .I3(\check[7]_i_3__47_n_0 ),
        .I4(\rv_len_reg[1]_3 ),
        .I5(\rv_len_reg[5]_3 ),
        .O(\check_reg[0]_11 ));
  LUT6 #(
    .INIT(64'h0100000001000100)) 
    \check[7]_i_1__31 
       (.I0(\outreg[7]_i_3_n_0 ),
        .I1(\check[7]_i_3__37_n_0 ),
        .I2(\outreg[7]_i_3__3_n_0 ),
        .I3(\check[7]_i_3__16_n_0 ),
        .I4(\rv_len_reg[1]_4 ),
        .I5(\rv_len_reg[5]_4 ),
        .O(\check_reg[0]_12 ));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \check[7]_i_1__32 
       (.I0(\outreg[7]_i_3_n_0 ),
        .I1(\check[7]_i_3__17_n_0 ),
        .I2(\check[7]_i_4__13_n_0 ),
        .I3(\rv_len_reg[7]_6 ),
        .I4(\rv_len_reg[0]_162 ),
        .I5(\rv_len_reg[2]_15 [1]),
        .O(\check_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0404040400040404)) 
    \check[7]_i_1__33 
       (.I0(\check[7]_i_3__44_n_0 ),
        .I1(\outreg[7]_i_2__3_n_0 ),
        .I2(\check[7]_i_4__13_n_0 ),
        .I3(\rv_len_reg[3]_3 [1]),
        .I4(\rv_len_reg[2]_16 ),
        .I5(\rv_len_reg[1]_5 ),
        .O(\check_reg[0]_13 ));
  LUT6 #(
    .INIT(64'h4040400040404040)) 
    \check[7]_i_1__34 
       (.I0(\check[7]_i_3__44_n_0 ),
        .I1(\outreg[7]_i_2__3_n_0 ),
        .I2(\check[7]_i_3__16_n_0 ),
        .I3(\rv_len_reg[7]_7 ),
        .I4(\rv_len_reg[0]_163 ),
        .I5(\rv_len_reg[2]_17 [1]),
        .O(\check_reg[0]_14 ));
  LUT6 #(
    .INIT(64'h2000000020002000)) 
    \check[7]_i_1__35 
       (.I0(\check[7]_i_3__32_n_0 ),
        .I1(isa_cs_reg),
        .I2(addr[6]),
        .I3(\outreg[7]_i_2__3_n_0 ),
        .I4(\rv_len_reg[1]_6 ),
        .I5(\rv_len_reg[5]_5 ),
        .O(\check_reg[0]_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \check[7]_i_1__36 
       (.I0(\check_reg[0]_39 ),
        .O(\check_reg[0]_40 ));
  LUT6 #(
    .INIT(64'h0100000001000100)) 
    \check[7]_i_1__37 
       (.I0(addr[2]),
        .I1(addr[0]),
        .I2(\outreg[7]_i_3__3_n_0 ),
        .I3(\check[7]_i_3__41_n_0 ),
        .I4(\rv_len_reg[1]_8 ),
        .I5(\rv_len_reg[5]_7 ),
        .O(\check_reg[0]_16 ));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \check[7]_i_1__38 
       (.I0(\check[7]_i_3__42_n_0 ),
        .I1(\check[7]_i_4__44_n_0 ),
        .I2(\check[7]_i_5__44_n_0 ),
        .I3(\outreg[7]_i_2__15_n_0 ),
        .I4(\rv_len_reg[1]_9 ),
        .I5(\rv_len_reg[5]_8 ),
        .O(\check_reg[0]_24 ));
  LUT6 #(
    .INIT(64'h1010100010101010)) 
    \check[7]_i_1__39 
       (.I0(\check[7]_i_4__27_n_0 ),
        .I1(\check[7]_i_3__46_n_0 ),
        .I2(valid_reg_21),
        .I3(\rv_len_reg[7]_8 ),
        .I4(\rv_len_reg[0]_167 ),
        .I5(\rv_len_reg[2]_19 [1]),
        .O(\check_reg[0]_18 ));
  LUT6 #(
    .INIT(64'h1010100010101010)) 
    \check[7]_i_1__40 
       (.I0(\check[7]_i_3__20_n_0 ),
        .I1(\check[7]_i_4__27_n_0 ),
        .I2(valid_reg_21),
        .I3(\rv_len_reg[2]_20 ),
        .I4(\rv_len_reg[1]_10 ),
        .I5(\rv_len_reg[3]_4 [1]),
        .O(\check_reg[0]_17 ));
  LUT6 #(
    .INIT(64'h1010100010101010)) 
    \check[7]_i_1__42 
       (.I0(\check[7]_i_3__20_n_0 ),
        .I1(\check[7]_i_3__21_n_0 ),
        .I2(\check[7]_i_4__28_n_0 ),
        .I3(\rv_len_reg[7]_9 ),
        .I4(\rv_len_reg[0]_169 ),
        .I5(\rv_len_reg[2]_21 [1]),
        .O(\check_reg[0]_19 ));
  LUT6 #(
    .INIT(64'h1010100010101010)) 
    \check[7]_i_1__43 
       (.I0(\check[7]_i_3__46_n_0 ),
        .I1(\check[7]_i_3__21_n_0 ),
        .I2(\check[7]_i_4__28_n_0 ),
        .I3(\rv_len_reg[7]_10 ),
        .I4(\rv_len_reg[0]_170 ),
        .I5(\rv_len_reg[2]_22 [1]),
        .O(\check_reg[0]_20 ));
  LUT6 #(
    .INIT(64'h0040000000400040)) 
    \check[7]_i_1__44 
       (.I0(\check[7]_i_3__22_n_0 ),
        .I1(addr[0]),
        .I2(addr[1]),
        .I3(\outreg[7]_i_3__3_n_0 ),
        .I4(\rv_len_reg[1]_11 ),
        .I5(\rv_len_reg[5]_9 ),
        .O(\check_reg[0]_21 ));
  LUT6 #(
    .INIT(64'h0100000001000100)) 
    \check[7]_i_1__45 
       (.I0(\outreg[7]_i_3__3_n_0 ),
        .I1(\check[7]_i_3__37_n_0 ),
        .I2(\outreg[7]_i_2__7_n_0 ),
        .I3(\check[7]_i_4__29_n_0 ),
        .I4(\rv_len_reg[1]_12 ),
        .I5(\rv_len_reg[5]_10 ),
        .O(\check_reg[0]_26 ));
  LUT6 #(
    .INIT(64'h0400000004000400)) 
    \check[7]_i_1__46 
       (.I0(\outreg[7]_i_2__7_n_0 ),
        .I1(addr[5]),
        .I2(valid_reg_0),
        .I3(\check[7]_i_3__26_n_0 ),
        .I4(\rv_len_reg[1]_13 ),
        .I5(\rv_len_reg[7]_11 ),
        .O(\check_reg[0]_22 ));
  LUT6 #(
    .INIT(64'h1000000010001000)) 
    \check[7]_i_1__47 
       (.I0(\outreg[7]_i_2__15_n_0 ),
        .I1(\check[7]_i_3__23_n_0 ),
        .I2(addr[0]),
        .I3(addr[5]),
        .I4(\rv_len_reg[1]_14 ),
        .I5(\rv_len_reg[5]_11 ),
        .O(\check_reg[0]_23 ));
  LUT6 #(
    .INIT(64'h0010000000100010)) 
    \check[7]_i_1__48 
       (.I0(\outreg[7]_i_2__15_n_0 ),
        .I1(\check[7]_i_3__23_n_0 ),
        .I2(addr[5]),
        .I3(addr[0]),
        .I4(\rv_len_reg[1]_15 ),
        .I5(\rv_len_reg[5]_12 ),
        .O(\check_reg[0]_27 ));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    \check[7]_i_1__49 
       (.I0(\check[7]_i_4__28_n_0 ),
        .I1(\check[7]_i_3__24_n_0 ),
        .I2(\check[7]_i_3__25_n_0 ),
        .I3(\rv_len_reg[7]_12 ),
        .I4(\rv_len_reg[0]_176 ),
        .I5(\rv_len_reg[2]_23 [1]),
        .O(\check_reg[0]_28 ));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    \check[7]_i_1__50 
       (.I0(\check[7]_i_4__28_n_0 ),
        .I1(\check[7]_i_3__24_n_0 ),
        .I2(\check[7]_i_4__29_n_0 ),
        .I3(\rv_len_reg[7]_13 ),
        .I4(\rv_len_reg[0]_177 ),
        .I5(\rv_len_reg[2]_24 [1]),
        .O(\check_reg[0]_29 ));
  LUT6 #(
    .INIT(64'h00E0000000000000)) 
    \check[7]_i_1__53 
       (.I0(\rv_len_reg[7]_14 ),
        .I1(\rv_len_reg[3]_5 ),
        .I2(\check_reg[0]_46 ),
        .I3(isa_cs_reg),
        .I4(\check[7]_i_6__32_n_0 ),
        .I5(addr[2]),
        .O(\check_reg[0]_45 ));
  LUT6 #(
    .INIT(64'hEF00000000000000)) 
    \check[7]_i_1__54 
       (.I0(\outreg[15]_i_2__15_n_0 ),
        .I1(rv_len_reg__0[0]),
        .I2(rv_len_reg__0[1]),
        .I3(\check[7]_i_3__30_n_0 ),
        .I4(\check_reg[0]_43 ),
        .I5(\outreg[7]_i_2__10_n_0 ),
        .O(check_1));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[7]_i_2__44 
       (.I0(\check[7]_i_5__43_n_0 ),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[3]),
        .I3(rv_len_reg__0__0[5]),
        .I4(\check_reg_n_0_[7] ),
        .I5(\addr_reg[7]_0 ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \check[7]_i_3 
       (.I0(addr[0]),
        .I1(addr[2]),
        .I2(addr[1]),
        .I3(valid_reg_1),
        .I4(isa_cs),
        .O(\check_reg[0]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \check[7]_i_3__0 
       (.I0(valid_reg_0),
        .I1(addr[1]),
        .O(\check[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \check[7]_i_3__1 
       (.I0(isa_cs),
        .I1(valid_reg_1),
        .I2(addr[2]),
        .I3(addr[0]),
        .I4(addr[6]),
        .I5(addr[5]),
        .O(\check_reg[0]_31 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \check[7]_i_3__13 
       (.I0(addr[6]),
        .I1(addr[0]),
        .I2(addr[1]),
        .I3(addr[4]),
        .I4(addr[5]),
        .I5(addr[7]),
        .O(\check[7]_i_3__13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \check[7]_i_3__14 
       (.I0(\rv_len_reg[1]_7 ),
        .I1(\rv_len_reg[5]_6 ),
        .I2(valid_reg_0),
        .I3(\check_reg[0]_41 ),
        .I4(\outreg[7]_i_2__5_n_0 ),
        .O(\check_reg[0]_39 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \check[7]_i_3__15 
       (.I0(addr[2]),
        .I1(addr[0]),
        .I2(addr[1]),
        .I3(valid_reg_1),
        .I4(isa_cs),
        .O(\check_reg[0]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \check[7]_i_3__16 
       (.I0(addr[0]),
        .I1(addr[6]),
        .O(\check[7]_i_3__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \check[7]_i_3__17 
       (.I0(addr[2]),
        .I1(isa_cs),
        .I2(valid_reg_1),
        .I3(valid_reg_0),
        .I4(addr[1]),
        .O(\check[7]_i_3__17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \check[7]_i_3__18 
       (.I0(valid_reg_0),
        .I1(isa_cs),
        .I2(valid_reg_1),
        .I3(addr[0]),
        .I4(addr[2]),
        .I5(addr[1]),
        .O(\check[7]_i_3__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \check[7]_i_3__2 
       (.I0(addr[4]),
        .I1(addr[7]),
        .I2(addr[6]),
        .I3(addr[5]),
        .I4(valid_reg_0),
        .O(\check_reg[0]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \check[7]_i_3__20 
       (.I0(addr[0]),
        .I1(valid_reg_1),
        .I2(isa_cs),
        .O(\check[7]_i_3__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \check[7]_i_3__21 
       (.I0(addr[1]),
        .I1(addr[5]),
        .O(\check[7]_i_3__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \check[7]_i_3__22 
       (.I0(addr[6]),
        .I1(addr[7]),
        .I2(addr[4]),
        .I3(addr[5]),
        .I4(addr[2]),
        .O(\check[7]_i_3__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \check[7]_i_3__23 
       (.I0(addr[6]),
        .I1(addr[7]),
        .I2(addr[4]),
        .I3(valid_reg_0),
        .I4(addr[1]),
        .O(\check[7]_i_3__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \check[7]_i_3__24 
       (.I0(addr[1]),
        .I1(valid_reg_1),
        .I2(isa_cs),
        .O(\check[7]_i_3__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \check[7]_i_3__25 
       (.I0(addr[0]),
        .I1(addr[5]),
        .O(\check[7]_i_3__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \check[7]_i_3__26 
       (.I0(addr[2]),
        .I1(isa_cs),
        .I2(valid_reg_1),
        .I3(addr[1]),
        .I4(addr[0]),
        .O(\check[7]_i_3__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \check[7]_i_3__3 
       (.I0(addr[4]),
        .I1(addr[7]),
        .I2(valid_reg_0),
        .I3(addr[2]),
        .O(\check_reg[0]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \check[7]_i_3__30 
       (.I0(addr[4]),
        .I1(addr[5]),
        .I2(valid_reg_0),
        .O(\check[7]_i_3__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \check[7]_i_3__31 
       (.I0(addr[2]),
        .I1(addr[1]),
        .I2(addr[0]),
        .O(\check_reg[0]_44 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \check[7]_i_3__32 
       (.I0(addr[1]),
        .I1(addr[0]),
        .O(\check[7]_i_3__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \check[7]_i_3__37 
       (.I0(addr[2]),
        .I1(addr[1]),
        .O(\check[7]_i_3__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \check[7]_i_3__38 
       (.I0(valid_reg_0),
        .I1(addr[5]),
        .I2(addr[7]),
        .I3(addr[4]),
        .I4(addr[6]),
        .O(\check_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \check[7]_i_3__40 
       (.I0(addr[5]),
        .I1(addr[7]),
        .I2(addr[4]),
        .I3(addr[6]),
        .O(\check_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \check[7]_i_3__41 
       (.I0(addr[1]),
        .I1(addr[5]),
        .I2(addr[4]),
        .I3(addr[6]),
        .I4(addr[7]),
        .O(\check[7]_i_3__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \check[7]_i_3__42 
       (.I0(addr[4]),
        .I1(addr[0]),
        .I2(addr[1]),
        .O(\check[7]_i_3__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \check[7]_i_3__43 
       (.I0(addr[1]),
        .I1(addr[0]),
        .I2(valid_reg_1),
        .I3(isa_cs),
        .I4(addr[2]),
        .O(\check_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \check[7]_i_3__44 
       (.I0(isa_cs),
        .I1(valid_reg_1),
        .I2(addr[1]),
        .O(\check[7]_i_3__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \check[7]_i_3__45 
       (.I0(addr[1]),
        .I1(addr[0]),
        .I2(addr[6]),
        .O(\check[7]_i_3__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \check[7]_i_3__46 
       (.I0(valid_reg_1),
        .I1(isa_cs),
        .I2(addr[0]),
        .O(\check[7]_i_3__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \check[7]_i_3__47 
       (.I0(addr[0]),
        .I1(valid_reg_1),
        .I2(isa_cs),
        .I3(addr[2]),
        .I4(valid_reg_0),
        .O(\check[7]_i_3__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \check[7]_i_3__5 
       (.I0(addr[2]),
        .I1(valid_reg_1),
        .I2(isa_cs),
        .O(\check[7]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \check[7]_i_3__6 
       (.I0(valid_reg_0),
        .I1(addr[5]),
        .I2(addr[7]),
        .I3(addr[4]),
        .I4(addr[0]),
        .O(\check_reg[0]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \check[7]_i_3__7 
       (.I0(addr[4]),
        .I1(addr[7]),
        .I2(addr[2]),
        .I3(valid_reg_0),
        .O(\check_reg[0]_38 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \check[7]_i_4 
       (.I0(valid_reg_0),
        .I1(addr[1]),
        .I2(addr[4]),
        .I3(addr[7]),
        .O(\check_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \check[7]_i_4__0 
       (.I0(valid_reg_1),
        .I1(isa_cs),
        .I2(addr[0]),
        .I3(addr[1]),
        .I4(addr[2]),
        .O(\check_reg[0]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \check[7]_i_4__1 
       (.I0(addr[7]),
        .I1(addr[4]),
        .O(\check[7]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \check[7]_i_4__13 
       (.I0(addr[0]),
        .I1(addr[6]),
        .O(\check[7]_i_4__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \check[7]_i_4__14 
       (.I0(addr[0]),
        .I1(addr[2]),
        .I2(addr[1]),
        .I3(valid_reg_1),
        .I4(isa_cs),
        .O(\check[7]_i_4__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \check[7]_i_4__27 
       (.I0(addr[1]),
        .I1(addr[2]),
        .O(\check[7]_i_4__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_4__28 
       (.I0(valid_reg_0),
        .I1(addr[2]),
        .I2(addr[6]),
        .I3(addr[7]),
        .I4(addr[4]),
        .O(\check[7]_i_4__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \check[7]_i_4__29 
       (.I0(addr[5]),
        .I1(addr[0]),
        .O(\check[7]_i_4__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \check[7]_i_4__39 
       (.I0(addr[2]),
        .I1(addr[1]),
        .I2(addr[0]),
        .O(\check_reg[0]_43 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \check[7]_i_4__40 
       (.I0(addr[5]),
        .I1(addr[4]),
        .I2(addr[0]),
        .I3(addr[1]),
        .O(\check_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \check[7]_i_4__41 
       (.I0(addr[5]),
        .I1(addr[4]),
        .I2(addr[1]),
        .I3(addr[0]),
        .O(\check_reg[0]_48 ));
  LUT2 #(
    .INIT(4'hB)) 
    \check[7]_i_4__44 
       (.I0(valid_reg_0),
        .I1(addr[5]),
        .O(\check[7]_i_4__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \check[7]_i_4__45 
       (.I0(addr[5]),
        .I1(valid_reg_0),
        .I2(addr[7]),
        .I3(addr[4]),
        .I4(addr[6]),
        .O(\check_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \check[7]_i_4__46 
       (.I0(addr[2]),
        .I1(valid_reg_1),
        .I2(isa_cs),
        .I3(addr[1]),
        .I4(addr[6]),
        .O(\check_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_5__40 
       (.I0(valid_reg_0),
        .I1(addr[7]),
        .I2(addr[6]),
        .I3(addr[4]),
        .I4(addr[5]),
        .O(\check_reg[0]_46 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \check[7]_i_5__43 
       (.I0(rv_len_reg__0[1]),
        .I1(rv_len_reg__0[0]),
        .I2(rv_len_reg__0__0[2]),
        .I3(rv_len_reg__0__0[6]),
        .I4(rv_len_reg__0__0[7]),
        .O(\check[7]_i_5__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \check[7]_i_5__44 
       (.I0(addr[6]),
        .I1(addr[7]),
        .O(\check[7]_i_5__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \check[7]_i_6 
       (.I0(addr[4]),
        .I1(addr[7]),
        .I2(valid_reg_0),
        .I3(addr[5]),
        .O(\check_reg[0]_36 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \check[7]_i_6__32 
       (.I0(addr[0]),
        .I1(addr[1]),
        .O(\check[7]_i_6__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \check[7]_i_6__9 
       (.I0(addr[1]),
        .I1(addr[0]),
        .I2(valid_reg_1),
        .I3(isa_cs),
        .I4(addr[2]),
        .O(\check_reg[0]_41 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(check_1),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(check_1),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(check_1),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(check_1),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(check_1),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(check_1),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(check_1),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(check_1),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  (* ORIG_CELL_NAME = "getdata_reg[0]" *) 
  FDRE \getdata_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[0]),
        .Q(\outreg_reg[0]_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[0]" *) 
  FDRE \getdata_reg[0]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[0]),
        .Q(D[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[0]" *) 
  FDRE \getdata_reg[0]_rep__0 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[0]),
        .Q(\outreg_reg[0]_1 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[1]" *) 
  FDRE \getdata_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[1]),
        .Q(\outreg_reg[1]_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[1]" *) 
  FDRE \getdata_reg[1]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[1]),
        .Q(D[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[1]" *) 
  FDRE \getdata_reg[1]_rep__0 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[1]),
        .Q(\outreg_reg[1]_1 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[2]" *) 
  FDRE \getdata_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[2]),
        .Q(D[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[2]" *) 
  FDRE \getdata_reg[2]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[2]),
        .Q(\outreg_reg[5]_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[3]" *) 
  FDRE \getdata_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[3]),
        .Q(D[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[3]" *) 
  FDRE \getdata_reg[3]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[3]),
        .Q(\outreg_reg[5]_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[3]" *) 
  FDRE \getdata_reg[3]_rep__0 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[3]),
        .Q(\outreg_reg[3]_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[4]" *) 
  FDRE \getdata_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[4]),
        .Q(\outreg_reg[5]_0 [2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[4]" *) 
  FDRE \getdata_reg[4]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[4]),
        .Q(D[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[5]" *) 
  FDRE \getdata_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[5]),
        .Q(\outreg_reg[5]_0 [3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[5]" *) 
  FDRE \getdata_reg[5]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[5]),
        .Q(D[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[6]" *) 
  FDRE \getdata_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[6]),
        .Q(D[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[6]" *) 
  FDRE \getdata_reg[6]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[6]),
        .Q(\addr_reg[6]_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[7]" *) 
  FDRE \getdata_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[7]),
        .Q(D[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "getdata_reg[7]" *) 
  FDRE \getdata_reg[7]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(isa_getdata[7]),
        .Q(\addr_reg[7]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \outreg[15]_i_1__15 
       (.I0(rv_len_reg__0[1]),
        .I1(rv_len_reg__0[0]),
        .I2(\outreg[15]_i_2__15_n_0 ),
        .I3(result_data1_2),
        .I4(\outreg[15]_i_4__16_n_0 ),
        .O(outreg));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \outreg[15]_i_2__10 
       (.I0(\outreg[7]_i_2__5_n_0 ),
        .I1(addr[1]),
        .I2(addr[0]),
        .I3(isa_cs_reg),
        .I4(addr[2]),
        .I5(valid_reg_0),
        .O(\rv_len_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \outreg[15]_i_2__13 
       (.I0(\outreg[7]_i_3__3_n_0 ),
        .I1(addr[1]),
        .I2(addr[0]),
        .I3(addr[2]),
        .I4(addr[5]),
        .I5(\outreg[7]_i_2__7_n_0 ),
        .O(\rv_len_reg[0]_106 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outreg[15]_i_2__15 
       (.I0(rv_len_reg__0__0[3]),
        .I1(rv_len_reg__0__0[4]),
        .I2(rv_len_reg__0__0[2]),
        .I3(rv_len_reg__0__0[7]),
        .I4(rv_len_reg__0__0[6]),
        .I5(rv_len_reg__0__0[5]),
        .O(\outreg[15]_i_2__15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \outreg[15]_i_2__17 
       (.I0(addr[5]),
        .I1(addr[0]),
        .I2(\outreg[7]_i_2__7_n_0 ),
        .I3(valid_reg_0),
        .I4(addr[1]),
        .I5(\outreg[7]_i_2__15_n_0 ),
        .O(\rv_len_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \outreg[15]_i_2__6 
       (.I0(\check_reg[0]_2 ),
        .I1(addr[1]),
        .I2(isa_cs),
        .I3(valid_reg_1),
        .I4(addr[2]),
        .I5(addr[0]),
        .O(\rv_len_reg[0]_41 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \outreg[15]_i_2__7 
       (.I0(valid_reg_2),
        .I1(isa_cs),
        .I2(valid_reg_1),
        .I3(addr[1]),
        .I4(addr[0]),
        .I5(addr[2]),
        .O(\rv_len_reg[0]_64 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \outreg[15]_i_2__8 
       (.I0(valid_reg_0),
        .I1(\outreg[7]_i_2__15_n_0 ),
        .I2(addr[0]),
        .I3(addr[1]),
        .I4(addr[6]),
        .I5(\outreg[7]_i_3_n_0 ),
        .O(\rv_len_reg[0]_70 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \outreg[15]_i_2__9 
       (.I0(\outreg[7]_i_2__3_n_0 ),
        .I1(addr[6]),
        .I2(valid_reg_1),
        .I3(isa_cs),
        .I4(addr[1]),
        .I5(addr[0]),
        .O(\rv_len_reg[0]_78 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \outreg[15]_i_3__0 
       (.I0(valid_reg_0),
        .I1(addr[5]),
        .I2(addr[7]),
        .I3(addr[4]),
        .I4(addr[6]),
        .I5(valid_reg_8),
        .O(\rv_len_reg[0]_72 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \outreg[15]_i_3__1 
       (.I0(addr[6]),
        .I1(addr[0]),
        .I2(\outreg[7]_i_3__3_n_0 ),
        .I3(addr[1]),
        .I4(addr[2]),
        .I5(\outreg[7]_i_3_n_0 ),
        .O(\rv_len_reg[0]_66 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \outreg[15]_i_3__14 
       (.I0(\check_reg[0]_43 ),
        .I1(isa_cs_reg),
        .I2(valid_reg_0),
        .I3(addr[7]),
        .I4(addr[6]),
        .I5(\outreg[7]_i_3__2_n_0 ),
        .O(\rv_len_reg[0]_127 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \outreg[15]_i_3__15 
       (.I0(\outreg[7]_i_2__10_n_0 ),
        .I1(addr[2]),
        .I2(addr[1]),
        .I3(addr[0]),
        .I4(valid_reg_0),
        .I5(\outreg[7]_i_3__2_n_0 ),
        .O(result_data1_2));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \outreg[15]_i_3__17 
       (.I0(addr[0]),
        .I1(addr[5]),
        .I2(\outreg[7]_i_2__7_n_0 ),
        .I3(valid_reg_0),
        .I4(addr[1]),
        .I5(\outreg[7]_i_2__15_n_0 ),
        .O(\rv_len_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \outreg[15]_i_3__9 
       (.I0(addr[0]),
        .I1(addr[5]),
        .I2(\outreg[7]_i_2__7_n_0 ),
        .I3(addr[1]),
        .I4(addr[2]),
        .I5(\outreg[7]_i_3__3_n_0 ),
        .O(\rv_len_reg[0]_100 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \outreg[15]_i_4__0 
       (.I0(\outreg[15]_i_9__7_n_0 ),
        .I1(addr[7]),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[1]),
        .I5(\check[7]_i_4__13_n_0 ),
        .O(\rv_len_reg[0]_60 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \outreg[15]_i_4__1 
       (.I0(\check_reg[0]_10 ),
        .I1(addr[1]),
        .I2(addr[2]),
        .I3(addr[0]),
        .I4(isa_cs_reg),
        .I5(valid_reg_0),
        .O(\rv_len_reg[0]_62 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \outreg[15]_i_4__15 
       (.I0(\check_reg[0]_44 ),
        .I1(isa_cs_reg),
        .I2(valid_reg_0),
        .I3(addr[7]),
        .I4(addr[6]),
        .I5(\outreg[7]_i_3__2_n_0 ),
        .O(\rv_len_reg[0]_130 ));
  LUT6 #(
    .INIT(64'h8200000000000000)) 
    \outreg[15]_i_4__16 
       (.I0(\outreg[15]_i_5__15_n_0 ),
        .I1(\check_reg_n_0_[6] ),
        .I2(\addr_reg[6]_0 ),
        .I3(\outreg[15]_i_6__15_n_0 ),
        .I4(\outreg[15]_i_7__15_n_0 ),
        .I5(\outreg[15]_i_8__15_n_0 ),
        .O(\outreg[15]_i_4__16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \outreg[15]_i_4__9 
       (.I0(\outreg[7]_i_2__15_n_0 ),
        .I1(\check[7]_i_5__44_n_0 ),
        .I2(\check[7]_i_4__44_n_0 ),
        .I3(addr[4]),
        .I4(addr[0]),
        .I5(addr[1]),
        .O(\rv_len_reg[0]_108 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \outreg[15]_i_5__0 
       (.I0(\outreg[7]_i_2__5_n_0 ),
        .I1(addr[1]),
        .I2(isa_cs_reg),
        .I3(valid_reg_0),
        .I4(addr[0]),
        .I5(addr[2]),
        .O(\rv_len_reg[0]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[15]_i_5__15 
       (.I0(\check_reg_n_0_[1] ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[2] ),
        .I3(\outreg_reg[5]_0 [0]),
        .O(\outreg[15]_i_5__15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \outreg[15]_i_5__9 
       (.I0(\check[7]_i_3__26_n_0 ),
        .I1(valid_reg_0),
        .I2(addr[5]),
        .I3(addr[4]),
        .I4(addr[7]),
        .I5(addr[6]),
        .O(\rv_len_reg[0]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_6 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_1 ),
        .O(\outreg_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_6__10 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_38 ),
        .O(\outreg_reg[0]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_6__11 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_39 ),
        .O(\outreg_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_6__14 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_42 ),
        .O(\outreg_reg[0]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \outreg[15]_i_6__15 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg_n_0_[7] ),
        .O(\outreg[15]_i_6__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \outreg[15]_i_6__17 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[7]_4 ),
        .O(valid_reg_35));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_6__2 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_18 ),
        .O(\outreg_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_6__4 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_25 ),
        .O(\outreg_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_6__5 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_26 ),
        .O(\outreg_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_6__7 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_28 ),
        .O(\outreg_reg[0]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_6__8 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_29 ),
        .O(\outreg_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_7__0 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_16 ),
        .O(\outreg_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_7__1 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_17 ),
        .O(\outreg_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_7__12 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_40 ),
        .O(\outreg_reg[15]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_7__13 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_41 ),
        .O(\outreg_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[15]_i_7__15 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\outreg_reg[5]_0 [3]),
        .I2(\check_reg_n_0_[0] ),
        .I3(D[0]),
        .O(\outreg[15]_i_7__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \outreg[15]_i_7__16 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[7]_3 ),
        .O(valid_reg_34));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_7__3 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_24 ),
        .O(\outreg_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_7__6 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_27 ),
        .O(\outreg_reg[0]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[15]_i_7__9 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_37 ),
        .O(\outreg_reg[0]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[15]_i_8__15 
       (.I0(\check_reg_n_0_[3] ),
        .I1(\outreg_reg[5]_0 [1]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\outreg_reg[5]_0 [2]),
        .O(\outreg[15]_i_8__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \outreg[15]_i_9__7 
       (.I0(valid_reg_1),
        .I1(isa_cs),
        .I2(valid_reg_0),
        .I3(addr[2]),
        .O(\outreg[15]_i_9__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \outreg[31]_i_3 
       (.I0(\rv_len_reg[0]_51 ),
        .I1(addr[5]),
        .I2(valid_reg_0),
        .I3(addr[7]),
        .I4(addr[4]),
        .O(\rv_len_reg[0]_39 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \outreg[31]_i_3__0 
       (.I0(\check_reg[0]_4 ),
        .I1(addr[0]),
        .I2(addr[4]),
        .I3(addr[7]),
        .I4(addr[5]),
        .I5(valid_reg_0),
        .O(\rv_len_reg[0]_21 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \outreg[31]_i_3__13 
       (.I0(isa_cs_reg),
        .I1(addr[1]),
        .I2(addr[2]),
        .I3(addr[0]),
        .I4(\check_reg[0]_10 ),
        .I5(valid_reg_0),
        .O(\rv_len_reg[0]_68 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \outreg[31]_i_3__14 
       (.I0(addr[6]),
        .I1(addr[0]),
        .I2(\outreg[7]_i_2__3_n_0 ),
        .I3(isa_cs),
        .I4(valid_reg_1),
        .I5(addr[1]),
        .O(\rv_len_reg[0]_75 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \outreg[31]_i_3__16 
       (.I0(valid_reg_21),
        .I1(addr[2]),
        .I2(isa_cs),
        .I3(valid_reg_1),
        .I4(addr[0]),
        .I5(addr[1]),
        .O(\rv_len_reg[0]_96 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \outreg[31]_i_3__22 
       (.I0(addr[6]),
        .I1(addr[0]),
        .I2(\outreg[7]_i_2__15_n_0 ),
        .I3(valid_reg_0),
        .I4(addr[1]),
        .I5(\outreg[7]_i_3_n_0 ),
        .O(\rv_len_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \outreg[31]_i_3__23 
       (.I0(addr[5]),
        .I1(addr[0]),
        .I2(addr[1]),
        .I3(valid_reg_1),
        .I4(isa_cs),
        .I5(\check[7]_i_4__28_n_0 ),
        .O(\rv_len_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \outreg[31]_i_3__24 
       (.I0(addr[0]),
        .I1(addr[5]),
        .I2(addr[1]),
        .I3(valid_reg_1),
        .I4(isa_cs),
        .I5(\check[7]_i_4__28_n_0 ),
        .O(\rv_len_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \outreg[31]_i_5 
       (.I0(isa_cs),
        .I1(valid_reg_1),
        .I2(addr[1]),
        .I3(addr[2]),
        .I4(addr[0]),
        .I5(\check_reg[0]_5 ),
        .O(\rv_len_reg[0]_12 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \outreg[31]_i_5__0 
       (.I0(\check_reg[0]_2 ),
        .I1(isa_cs),
        .I2(valid_reg_1),
        .I3(addr[1]),
        .I4(addr[2]),
        .I5(addr[0]),
        .O(\rv_len_reg[0]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \outreg[31]_i_5__1 
       (.I0(\check_reg[0]_31 ),
        .I1(addr[7]),
        .I2(addr[4]),
        .I3(valid_reg_0),
        .I4(addr[1]),
        .O(\rv_len_reg[0]_18 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \outreg[31]_i_5__10 
       (.I0(addr[6]),
        .I1(addr[4]),
        .I2(addr[7]),
        .I3(addr[5]),
        .I4(valid_reg_0),
        .I5(valid_reg_8),
        .O(\rv_len_reg[0]_27 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \outreg[31]_i_5__13 
       (.I0(addr[1]),
        .I1(addr[0]),
        .I2(isa_cs_reg),
        .I3(addr[2]),
        .I4(valid_reg_0),
        .I5(\check_reg[0]_10 ),
        .O(\rv_len_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \outreg[31]_i_5__17 
       (.I0(valid_reg_21),
        .I1(valid_reg_1),
        .I2(isa_cs),
        .I3(addr[0]),
        .I4(addr[1]),
        .I5(addr[2]),
        .O(\rv_len_reg[0]_94 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \outreg[31]_i_5__18 
       (.I0(\check[7]_i_4__28_n_0 ),
        .I1(addr[1]),
        .I2(addr[5]),
        .I3(addr[0]),
        .I4(valid_reg_1),
        .I5(isa_cs),
        .O(\rv_len_reg[0]_98 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \outreg[31]_i_5__19 
       (.I0(\check[7]_i_4__28_n_0 ),
        .I1(addr[1]),
        .I2(addr[5]),
        .I3(valid_reg_1),
        .I4(isa_cs),
        .I5(addr[0]),
        .O(\rv_len_reg[0]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \outreg[31]_i_5__2 
       (.I0(addr[2]),
        .I1(valid_reg_0),
        .I2(addr[7]),
        .I3(addr[4]),
        .I4(valid_reg_4),
        .O(\rv_len_reg[0]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \outreg[31]_i_5__23 
       (.I0(addr[0]),
        .I1(addr[1]),
        .I2(addr[4]),
        .I3(addr[5]),
        .I4(\outreg_reg[0]_24 ),
        .O(\rv_len_reg[0]_135 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \outreg[31]_i_5__24 
       (.I0(addr[1]),
        .I1(addr[0]),
        .I2(addr[4]),
        .I3(addr[5]),
        .I4(\outreg_reg[0]_24 ),
        .O(result_data1_1));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \outreg[31]_i_5__3 
       (.I0(valid_reg_6),
        .I1(valid_reg_0),
        .I2(addr[2]),
        .I3(addr[7]),
        .I4(addr[4]),
        .O(\rv_len_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \outreg[31]_i_5__4 
       (.I0(addr[2]),
        .I1(valid_reg_0),
        .I2(addr[7]),
        .I3(addr[4]),
        .I4(valid_reg_6),
        .O(\rv_len_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \outreg[31]_i_5__5 
       (.I0(addr[7]),
        .I1(addr[4]),
        .I2(addr[1]),
        .I3(valid_reg_0),
        .I4(\check_reg[0]_31 ),
        .O(\rv_len_reg[0]_37 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \outreg[31]_i_5__6 
       (.I0(\check_reg[0]_32 ),
        .I1(valid_reg_0),
        .I2(addr[5]),
        .I3(addr[6]),
        .I4(addr[7]),
        .I5(addr[4]),
        .O(\rv_len_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \outreg[31]_i_5__7 
       (.I0(addr[2]),
        .I1(addr[1]),
        .I2(addr[0]),
        .I3(isa_cs),
        .I4(valid_reg_1),
        .I5(\check_reg[0]_2 ),
        .O(\rv_len_reg[0]_10 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \outreg[31]_i_5__8 
       (.I0(addr[2]),
        .I1(addr[1]),
        .I2(addr[0]),
        .I3(isa_cs),
        .I4(valid_reg_1),
        .I5(\check_reg[0]_5 ),
        .O(\rv_len_reg[0]_29 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \outreg[31]_i_5__9 
       (.I0(isa_cs_reg),
        .I1(addr[2]),
        .I2(addr[1]),
        .I3(addr[0]),
        .I4(addr[6]),
        .I5(\outreg[7]_i_2__2_n_0 ),
        .O(\rv_len_reg[0]_31 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \outreg[31]_i_6 
       (.I0(addr[0]),
        .I1(addr[6]),
        .I2(addr[1]),
        .I3(isa_cs),
        .I4(valid_reg_1),
        .I5(addr[2]),
        .O(\rv_len_reg[0]_51 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_0 ),
        .O(\outreg_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__1 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_3 ),
        .O(\outreg_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__10 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_12 ),
        .O(\outreg_reg[31]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__11 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_14 ),
        .O(\outreg_reg[31]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__12 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_15 ),
        .O(\outreg_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__13 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_20 ),
        .O(\outreg_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__14 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_21 ),
        .O(\outreg_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__15 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_22 ),
        .O(\outreg_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__16 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_23 ),
        .O(\outreg_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__17 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_31 ),
        .O(\outreg_reg[31]_11 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__18 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_32 ),
        .O(\outreg_reg[0]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__19 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_33 ),
        .O(\outreg_reg[31]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__2 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_4 ),
        .O(\outreg_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__20 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_34 ),
        .O(\outreg_reg[31]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__21 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_35 ),
        .O(\outreg_reg[0]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__22 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[3]_36 ),
        .O(\outreg_reg[0]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \outreg[31]_i_7__23 
       (.I0(D[7]),
        .I1(\check_reg[7]_0 ),
        .O(\outreg_reg[0]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \outreg[31]_i_7__24 
       (.I0(D[7]),
        .I1(\check_reg[7]_1 ),
        .O(\outreg_reg[0]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__3 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_5 ),
        .O(\outreg_reg[31]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__4 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_6 ),
        .O(\outreg_reg[31]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__5 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_7 ),
        .O(\outreg_reg[31]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__6 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_8 ),
        .O(\outreg_reg[31]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__7 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_9 ),
        .O(\outreg_reg[31]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__8 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_10 ),
        .O(\outreg_reg[31]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_7__9 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_11 ),
        .O(\outreg_reg[31]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[31]_i_8__0 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_2 ),
        .O(\outreg_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \outreg[63]_i_3__2 
       (.I0(addr[6]),
        .I1(addr[0]),
        .I2(\outreg[7]_i_2__3_n_0 ),
        .I3(isa_cs),
        .I4(valid_reg_1),
        .I5(addr[1]),
        .O(\rv_len_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \outreg[63]_i_4__1 
       (.I0(addr[2]),
        .I1(\check[7]_i_6__32_n_0 ),
        .I2(isa_cs_reg),
        .I3(valid_reg_0),
        .I4(\outreg[63]_i_6__2_n_0 ),
        .I5(\outreg[7]_i_3__2_n_0 ),
        .O(result_data1));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \outreg[63]_i_5 
       (.I0(valid_reg_4),
        .I1(valid_reg_0),
        .I2(addr[2]),
        .I3(addr[7]),
        .I4(addr[4]),
        .O(\rv_len_reg[0]_23 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \outreg[63]_i_5__1 
       (.I0(valid_reg_21),
        .I1(addr[1]),
        .I2(addr[2]),
        .I3(addr[0]),
        .I4(valid_reg_1),
        .I5(isa_cs),
        .O(\rv_len_reg[0]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \outreg[63]_i_6__2 
       (.I0(addr[7]),
        .I1(addr[6]),
        .O(\outreg[63]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[63]_i_7 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_13 ),
        .O(\outreg_reg[63] ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[63]_i_7__0 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_19 ),
        .O(\outreg_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outreg[63]_i_7__1 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[3]_30 ),
        .O(\outreg_reg[63]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \outreg[63]_i_8__2 
       (.I0(D[7]),
        .I1(\check_reg[7]_2 ),
        .O(\outreg_reg[0]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \outreg[7]_i_1 
       (.I0(valid_reg_4),
        .I1(valid_reg_0),
        .I2(addr[2]),
        .I3(addr[7]),
        .I4(addr[4]),
        .O(valid_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \outreg[7]_i_1__0 
       (.I0(valid_reg_6),
        .I1(valid_reg_0),
        .I2(addr[2]),
        .I3(addr[7]),
        .I4(addr[4]),
        .O(valid_reg_5));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \outreg[7]_i_1__1 
       (.I0(valid_reg_0),
        .I1(addr[5]),
        .I2(addr[6]),
        .I3(addr[7]),
        .I4(addr[4]),
        .I5(valid_reg_8),
        .O(valid_reg_7));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \outreg[7]_i_1__10 
       (.I0(\outreg[7]_i_2__5_n_0 ),
        .I1(addr[1]),
        .I2(addr[2]),
        .I3(addr[0]),
        .I4(isa_cs_reg),
        .I5(valid_reg_0),
        .O(valid_reg_17));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \outreg[7]_i_1__11 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[4]),
        .I3(addr[5]),
        .I4(valid_reg_0),
        .I5(valid_reg_8),
        .O(valid_reg_18));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \outreg[7]_i_1__12 
       (.I0(\outreg[7]_i_2__4_n_0 ),
        .I1(isa_cs),
        .I2(valid_reg_1),
        .I3(addr[1]),
        .I4(addr[0]),
        .I5(addr[2]),
        .O(valid_reg_19));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \outreg[7]_i_1__13 
       (.I0(\outreg[7]_i_2__4_n_0 ),
        .I1(addr[2]),
        .I2(addr[1]),
        .I3(valid_reg_1),
        .I4(isa_cs),
        .I5(addr[0]),
        .O(valid_reg_20));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \outreg[7]_i_1__14 
       (.I0(\outreg[7]_i_3__0_n_0 ),
        .I1(addr[2]),
        .I2(valid_reg_0),
        .I3(isa_cs_reg),
        .I4(addr[1]),
        .I5(addr[0]),
        .O(valid_reg_22));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \outreg[7]_i_1__15 
       (.I0(valid_reg_0),
        .I1(isa_cs_reg),
        .I2(addr[1]),
        .I3(addr[0]),
        .I4(\outreg[7]_i_3__0_n_0 ),
        .I5(addr[2]),
        .O(valid_reg_23));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \outreg[7]_i_1__16 
       (.I0(\outreg[7]_i_3__0_n_0 ),
        .I1(addr[0]),
        .I2(addr[1]),
        .I3(addr[2]),
        .I4(isa_cs_reg),
        .I5(valid_reg_0),
        .O(valid_reg_24));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \outreg[7]_i_1__17 
       (.I0(addr[0]),
        .I1(addr[1]),
        .I2(isa_cs_reg),
        .I3(addr[2]),
        .I4(\outreg[7]_i_3__0_n_0 ),
        .I5(valid_reg_0),
        .O(valid_reg_25));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \outreg[7]_i_1__18 
       (.I0(valid_reg_21),
        .I1(addr[0]),
        .I2(addr[1]),
        .I3(valid_reg_1),
        .I4(isa_cs),
        .I5(addr[2]),
        .O(valid_reg_26));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \outreg[7]_i_1__19 
       (.I0(addr[2]),
        .I1(addr[5]),
        .I2(\outreg[7]_i_2__7_n_0 ),
        .I3(\outreg[7]_i_3__3_n_0 ),
        .I4(addr[1]),
        .I5(addr[0]),
        .O(valid_reg_27));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \outreg[7]_i_1__2 
       (.I0(addr[6]),
        .I1(addr[4]),
        .I2(addr[7]),
        .I3(valid_reg_0),
        .I4(addr[5]),
        .I5(valid_reg_8),
        .O(valid_reg_9));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \outreg[7]_i_1__20 
       (.I0(addr[5]),
        .I1(addr[0]),
        .I2(\outreg[7]_i_2__7_n_0 ),
        .I3(addr[1]),
        .I4(addr[2]),
        .I5(\outreg[7]_i_3__3_n_0 ),
        .O(valid_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \outreg[7]_i_1__21 
       (.I0(addr[2]),
        .I1(addr[1]),
        .I2(addr[0]),
        .I3(\outreg[7]_i_3__1_n_0 ),
        .O(valid_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \outreg[7]_i_1__22 
       (.I0(addr[2]),
        .I1(addr[0]),
        .I2(addr[1]),
        .I3(\outreg[7]_i_3__1_n_0 ),
        .O(valid_reg_30));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \outreg[7]_i_1__23 
       (.I0(addr[0]),
        .I1(addr[1]),
        .I2(addr[4]),
        .I3(addr[5]),
        .I4(valid_reg_0),
        .I5(\outreg[7]_i_2__9_n_0 ),
        .O(valid_reg_31));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \outreg[7]_i_1__24 
       (.I0(addr[1]),
        .I1(addr[0]),
        .I2(addr[4]),
        .I3(addr[5]),
        .I4(valid_reg_0),
        .I5(\outreg[7]_i_2__9_n_0 ),
        .O(valid_reg_32));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \outreg[7]_i_1__25 
       (.I0(\outreg[7]_i_2__10_n_0 ),
        .I1(addr[2]),
        .I2(addr[1]),
        .I3(addr[0]),
        .I4(valid_reg_0),
        .I5(\outreg[7]_i_3__2_n_0 ),
        .O(\outreg_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \outreg[7]_i_1__26 
       (.I0(\outreg[7]_i_2__11_n_0 ),
        .I1(valid_reg_0),
        .I2(addr[0]),
        .I3(addr[4]),
        .I4(addr[5]),
        .I5(\outreg[7]_i_2__10_n_0 ),
        .O(valid_reg_33));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \outreg[7]_i_1__27 
       (.I0(addr[1]),
        .I1(addr[0]),
        .I2(addr[4]),
        .I3(addr[5]),
        .I4(\outreg_reg[0]_24 ),
        .O(\outreg_reg[0]_25 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \outreg[7]_i_1__28 
       (.I0(addr[6]),
        .I1(addr[0]),
        .I2(\outreg[7]_i_3__3_n_0 ),
        .I3(addr[1]),
        .I4(addr[2]),
        .I5(\outreg[7]_i_3_n_0 ),
        .O(\outreg_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \outreg[7]_i_1__3 
       (.I0(addr[2]),
        .I1(isa_cs_reg),
        .I2(addr[1]),
        .I3(addr[6]),
        .I4(addr[0]),
        .I5(\outreg[7]_i_2__2_n_0 ),
        .O(valid_reg_10));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \outreg[7]_i_1__4 
       (.I0(isa_cs),
        .I1(valid_reg_1),
        .I2(addr[1]),
        .I3(addr[2]),
        .I4(addr[0]),
        .I5(valid_reg_2),
        .O(valid_reg_11));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \outreg[7]_i_1__5 
       (.I0(addr[2]),
        .I1(isa_cs),
        .I2(valid_reg_1),
        .I3(addr[0]),
        .I4(addr[1]),
        .I5(valid_reg_2),
        .O(valid_reg_12));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \outreg[7]_i_1__6 
       (.I0(addr[6]),
        .I1(addr[0]),
        .I2(\outreg[7]_i_2__15_n_0 ),
        .I3(valid_reg_0),
        .I4(addr[1]),
        .I5(\outreg[7]_i_3_n_0 ),
        .O(valid_reg_13));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \outreg[7]_i_1__7 
       (.I0(\outreg[7]_i_2__3_n_0 ),
        .I1(addr[1]),
        .I2(addr[6]),
        .I3(valid_reg_1),
        .I4(isa_cs),
        .I5(addr[0]),
        .O(valid_reg_14));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \outreg[7]_i_1__8 
       (.I0(addr[2]),
        .I1(isa_cs),
        .I2(valid_reg_1),
        .I3(addr[0]),
        .I4(addr[1]),
        .I5(\outreg[7]_i_2__4_n_0 ),
        .O(valid_reg_15));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \outreg[7]_i_1__9 
       (.I0(\outreg[7]_i_2__5_n_0 ),
        .I1(addr[1]),
        .I2(valid_reg_0),
        .I3(addr[2]),
        .I4(isa_cs_reg),
        .I5(addr[0]),
        .O(valid_reg_16));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    \outreg[7]_i_2__0 
       (.I0(addr[1]),
        .I1(valid_reg_1),
        .I2(isa_cs),
        .I3(addr[6]),
        .I4(addr[5]),
        .I5(addr[0]),
        .O(valid_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
    \outreg[7]_i_2__1 
       (.I0(addr[0]),
        .I1(addr[6]),
        .I2(addr[5]),
        .I3(isa_cs),
        .I4(valid_reg_1),
        .I5(addr[1]),
        .O(valid_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \outreg[7]_i_2__10 
       (.I0(addr[6]),
        .I1(addr[7]),
        .I2(valid_reg_1),
        .I3(isa_cs),
        .O(\outreg[7]_i_2__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outreg[7]_i_2__11 
       (.I0(addr[1]),
        .I1(addr[2]),
        .O(\outreg[7]_i_2__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    \outreg[7]_i_2__12 
       (.I0(addr[2]),
        .I1(isa_cs),
        .I2(valid_reg_1),
        .I3(addr[1]),
        .I4(addr[0]),
        .O(valid_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \outreg[7]_i_2__14 
       (.I0(addr[6]),
        .I1(addr[4]),
        .I2(addr[7]),
        .I3(addr[5]),
        .I4(valid_reg_0),
        .O(valid_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \outreg[7]_i_2__15 
       (.I0(valid_reg_1),
        .I1(isa_cs),
        .I2(addr[2]),
        .O(\outreg[7]_i_2__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \outreg[7]_i_2__2 
       (.I0(addr[4]),
        .I1(addr[7]),
        .I2(addr[5]),
        .I3(valid_reg_0),
        .O(\outreg[7]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \outreg[7]_i_2__3 
       (.I0(addr[5]),
        .I1(addr[7]),
        .I2(addr[4]),
        .I3(valid_reg_0),
        .I4(addr[2]),
        .O(\outreg[7]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \outreg[7]_i_2__4 
       (.I0(valid_reg_0),
        .I1(addr[5]),
        .I2(addr[4]),
        .I3(addr[6]),
        .I4(addr[7]),
        .O(\outreg[7]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \outreg[7]_i_2__5 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[4]),
        .I3(addr[5]),
        .O(\outreg[7]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \outreg[7]_i_2__6 
       (.I0(valid_reg_0),
        .I1(addr[5]),
        .I2(addr[4]),
        .I3(addr[6]),
        .I4(addr[7]),
        .O(valid_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \outreg[7]_i_2__7 
       (.I0(addr[4]),
        .I1(addr[7]),
        .I2(addr[6]),
        .O(\outreg[7]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \outreg[7]_i_2__8 
       (.I0(addr[2]),
        .I1(addr[6]),
        .I2(addr[7]),
        .I3(valid_reg_1),
        .I4(isa_cs),
        .I5(valid_reg_0),
        .O(\outreg_reg[0]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \outreg[7]_i_2__9 
       (.I0(isa_cs),
        .I1(valid_reg_1),
        .I2(addr[7]),
        .I3(addr[6]),
        .I4(addr[2]),
        .O(\outreg[7]_i_2__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \outreg[7]_i_3 
       (.I0(addr[4]),
        .I1(addr[7]),
        .I2(addr[5]),
        .O(\outreg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \outreg[7]_i_3__0 
       (.I0(addr[7]),
        .I1(addr[6]),
        .I2(addr[4]),
        .I3(addr[5]),
        .O(\outreg[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outreg[7]_i_3__1 
       (.I0(addr[5]),
        .I1(addr[4]),
        .I2(addr[6]),
        .I3(addr[7]),
        .I4(valid_reg_0),
        .I5(isa_cs_reg),
        .O(\outreg[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \outreg[7]_i_3__2 
       (.I0(addr[5]),
        .I1(addr[4]),
        .O(\outreg[7]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \outreg[7]_i_3__3 
       (.I0(valid_reg_1),
        .I1(isa_cs),
        .I2(valid_reg_0),
        .O(\outreg[7]_i_3__3_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_mem_addr[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[2]),
        .Q(wreg_mem_addr[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[3]),
        .Q(wreg_mem_addr[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[4]),
        .Q(wreg_mem_addr[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[5]),
        .Q(wreg_mem_addr[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[6]),
        .Q(wreg_mem_addr[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[7]),
        .Q(wreg_mem_addr[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_mem_addr[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_mem_addr[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_mem_addr[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_mem_addr[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_mem_addr[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_mem_addr[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_mem_addr[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[0]),
        .Q(wreg_mem_addr[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[1]),
        .Q(wreg_mem_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__44 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [0]),
        .O(\result_data_reg[63]_4 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__45 
       (.I0(check_1),
        .I1(p_0_in__0[0]),
        .O(\result_data[0]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__15 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_8 ),
        .O(\result_data_reg[15]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__17 
       (.I0(D[2]),
        .I1(\check_reg[0]_6 ),
        .O(\result_data_reg[15]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__19 
       (.I0(D[2]),
        .I1(\rv_len_reg[3]_1 ),
        .O(\result_data_reg[15]_20 [2]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__20 
       (.I0(D[2]),
        .I1(\rv_len_reg[3]_2 ),
        .O(\result_data_reg[15]_21 [2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__21 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_11 ),
        .O(\result_data_reg[15]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__22 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_12 ),
        .O(\result_data_reg[15]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__26 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_15 ),
        .O(\result_data_reg[15]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[10]_i_1__27 
       (.I0(D[2]),
        .I1(\check_reg[0]_39 ),
        .O(\result_data_reg[15]_22 [2]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__28 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_16 ),
        .O(\result_data_reg[15]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__29 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_24 ),
        .O(\result_data_reg[15]_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__35 
       (.I0(D[2]),
        .I1(\check_reg[0]_21 ),
        .O(\result_data_reg[15]_8 [2]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__36 
       (.I0(D[2]),
        .I1(\check_reg[0]_26 ),
        .O(\result_data_reg[15]_9 [2]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__37 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_22 ),
        .O(\result_data_reg[15]_10 [2]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__38 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_23 ),
        .O(\result_data_reg[15]_11 [2]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__39 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_27 ),
        .O(\result_data_reg[15]_12 [2]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__44 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [10]),
        .O(\result_data_reg[63]_4 [10]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__45 
       (.I0(check_1),
        .I1(D[2]),
        .O(\result_data[10]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__8 
       (.I0(D[2]),
        .I1(\check_reg[0]_1 ),
        .O(\result_data_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__14 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[0]_8 ),
        .O(\result_data_reg[15]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__16 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[0]_6 ),
        .O(\result_data_reg[15]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__18 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\rv_len_reg[3]_1 ),
        .O(\result_data_reg[15]_20 [3]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__19 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\rv_len_reg[3]_2 ),
        .O(\result_data_reg[15]_21 [3]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__20 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[0]_11 ),
        .O(\result_data_reg[15]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__21 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[0]_12 ),
        .O(\result_data_reg[15]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__25 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[0]_15 ),
        .O(\result_data_reg[15]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[11]_i_1__26 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[0]_39 ),
        .O(\result_data_reg[15]_22 [3]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__27 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[0]_16 ),
        .O(\result_data_reg[15]_6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__37 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [11]),
        .O(\result_data_reg[63]_4 [11]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__38 
       (.I0(check_1),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data[11]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__41 
       (.I0(\check_reg[0]_1 ),
        .I1(\outreg_reg[3]_0 ),
        .O(\result_data_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__42 
       (.I0(\check_reg[0]_24 ),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data_reg[15]_7 [3]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__43 
       (.I0(\check_reg[0]_21 ),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data_reg[15]_8 [3]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__44 
       (.I0(\check_reg[0]_26 ),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data_reg[15]_9 [3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__45 
       (.I0(\check_reg[0]_22 ),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data_reg[15]_10 [3]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__46 
       (.I0(\check_reg[0]_23 ),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data_reg[15]_11 [3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__47 
       (.I0(\check_reg[0]_27 ),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data_reg[15]_12 [3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__15 
       (.I0(D[4]),
        .I1(\check_reg[0]_8 ),
        .O(\result_data_reg[15]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__17 
       (.I0(D[4]),
        .I1(\check_reg[0]_6 ),
        .O(\result_data_reg[15]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__19 
       (.I0(D[4]),
        .I1(\rv_len_reg[3]_1 ),
        .O(\result_data_reg[15]_20 [4]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__20 
       (.I0(D[4]),
        .I1(\rv_len_reg[3]_2 ),
        .O(\result_data_reg[15]_21 [4]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__21 
       (.I0(D[4]),
        .I1(\check_reg[0]_11 ),
        .O(\result_data_reg[15]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__22 
       (.I0(D[4]),
        .I1(\check_reg[0]_12 ),
        .O(\result_data_reg[15]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__26 
       (.I0(D[4]),
        .I1(\check_reg[0]_15 ),
        .O(\result_data_reg[15]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[12]_i_1__27 
       (.I0(D[4]),
        .I1(\check_reg[0]_39 ),
        .O(\result_data_reg[15]_22 [4]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__28 
       (.I0(D[4]),
        .I1(\check_reg[0]_16 ),
        .O(\result_data_reg[15]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__29 
       (.I0(D[4]),
        .I1(\check_reg[0]_24 ),
        .O(\result_data_reg[15]_7 [4]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__35 
       (.I0(D[4]),
        .I1(\check_reg[0]_21 ),
        .O(\result_data_reg[15]_8 [4]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__36 
       (.I0(D[4]),
        .I1(\check_reg[0]_26 ),
        .O(\result_data_reg[15]_9 [4]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__37 
       (.I0(D[4]),
        .I1(\check_reg[0]_22 ),
        .O(\result_data_reg[15]_10 [4]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__38 
       (.I0(D[4]),
        .I1(\check_reg[0]_23 ),
        .O(\result_data_reg[15]_11 [4]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__39 
       (.I0(D[4]),
        .I1(\check_reg[0]_27 ),
        .O(\result_data_reg[15]_12 [4]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__44 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [12]),
        .O(\result_data_reg[63]_4 [12]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__45 
       (.I0(check_1),
        .I1(\outreg_reg[5]_0 [2]),
        .O(\result_data[12]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__8 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\check_reg[0]_1 ),
        .O(\result_data_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__15 
       (.I0(D[5]),
        .I1(\check_reg[0]_8 ),
        .O(\result_data_reg[15]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__17 
       (.I0(D[5]),
        .I1(\check_reg[0]_6 ),
        .O(\result_data_reg[15]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__19 
       (.I0(D[5]),
        .I1(\rv_len_reg[3]_1 ),
        .O(\result_data_reg[15]_20 [5]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__20 
       (.I0(\outreg_reg[5]_0 [3]),
        .I1(\rv_len_reg[3]_2 ),
        .O(\result_data_reg[15]_21 [5]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__21 
       (.I0(D[5]),
        .I1(\check_reg[0]_11 ),
        .O(\result_data_reg[15]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__22 
       (.I0(D[5]),
        .I1(\check_reg[0]_12 ),
        .O(\result_data_reg[15]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__26 
       (.I0(D[5]),
        .I1(\check_reg[0]_15 ),
        .O(\result_data_reg[15]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[13]_i_1__27 
       (.I0(D[5]),
        .I1(\check_reg[0]_39 ),
        .O(\result_data_reg[15]_22 [5]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__28 
       (.I0(D[5]),
        .I1(\check_reg[0]_16 ),
        .O(\result_data_reg[15]_6 [5]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__38 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [13]),
        .O(\result_data_reg[63]_4 [13]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__39 
       (.I0(check_1),
        .I1(\outreg_reg[5]_0 [3]),
        .O(\result_data[13]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__42 
       (.I0(\check_reg[0]_24 ),
        .I1(D[5]),
        .O(\result_data_reg[15]_7 [5]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__43 
       (.I0(\check_reg[0]_21 ),
        .I1(D[5]),
        .O(\result_data_reg[15]_8 [5]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__44 
       (.I0(\check_reg[0]_26 ),
        .I1(D[5]),
        .O(\result_data_reg[15]_9 [5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__45 
       (.I0(\check_reg[0]_22 ),
        .I1(D[5]),
        .O(\result_data_reg[15]_10 [5]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__46 
       (.I0(\check_reg[0]_23 ),
        .I1(D[5]),
        .O(\result_data_reg[15]_11 [5]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__47 
       (.I0(\check_reg[0]_27 ),
        .I1(D[5]),
        .O(\result_data_reg[15]_12 [5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__8 
       (.I0(D[5]),
        .I1(\check_reg[0]_1 ),
        .O(\result_data_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[14]_i_1__20 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_39 ),
        .O(\result_data_reg[15]_22 [6]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__21 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_24 ),
        .O(\result_data_reg[15]_7 [6]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__27 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_21 ),
        .O(\result_data_reg[15]_8 [6]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__28 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_26 ),
        .O(\result_data_reg[15]_9 [6]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__29 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_22 ),
        .O(\result_data_reg[15]_10 [6]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__30 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_23 ),
        .O(\result_data_reg[15]_11 [6]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__31 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_27 ),
        .O(\result_data_reg[15]_12 [6]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__36 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [14]),
        .O(\result_data_reg[63]_4 [14]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__37 
       (.I0(check_1),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data[14]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__40 
       (.I0(\check_reg[0]_8 ),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data_reg[15]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__41 
       (.I0(\check_reg[0]_6 ),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data_reg[15]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__44 
       (.I0(\check_reg[0]_11 ),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data_reg[15]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__45 
       (.I0(\check_reg[0]_12 ),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data_reg[15]_4 [6]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__46 
       (.I0(\check_reg[0]_15 ),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data_reg[15]_5 [6]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__47 
       (.I0(\check_reg[0]_16 ),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data_reg[15]_6 [6]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__8 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_1 ),
        .O(\result_data_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \result_data[15]_i_1__14 
       (.I0(\result_data[15]_i_3__5_n_0 ),
        .I1(\outreg_reg[5]_0 [0]),
        .I2(\outreg_reg[5]_0 [1]),
        .I3(\result_data[15]_i_3__0_n_0 ),
        .I4(\result_data[15]_i_5_n_0 ),
        .I5(\check_reg[0]_16 ),
        .O(\result_data_reg[15]_13 ));
  LUT6 #(
    .INIT(64'h00001000FFFFFFFF)) 
    \result_data[15]_i_1__15 
       (.I0(\result_data[15]_i_3__0_n_0 ),
        .I1(\result_data[15]_i_4__2_n_0 ),
        .I2(\result_data[15]_i_5_n_0 ),
        .I3(D[2]),
        .I4(\outreg_reg[5]_0 [1]),
        .I5(\check_reg[0]_39 ),
        .O(\result_data_reg[0]_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \result_data[15]_i_1__16 
       (.I0(\result_data[15]_i_3__4_n_0 ),
        .I1(\outreg_reg[0]_1 ),
        .I2(\outreg_reg[5]_0 [1]),
        .I3(\result_data[31]_i_4__1_n_0 ),
        .I4(\result_data[15]_i_5_n_0 ),
        .I5(\check_reg[0]_8 ),
        .O(\result_data_reg[15]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \result_data[15]_i_1__17 
       (.I0(\result_data[31]_i_3__2_n_0 ),
        .I1(\result_data[15]_i_3__3_n_0 ),
        .I2(D[2]),
        .I3(\result_data[15]_i_5_n_0 ),
        .I4(\rv_len_reg[3]_1 ),
        .O(\result_data_reg[15]_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \result_data[15]_i_1__18 
       (.I0(\result_data[31]_i_3__1_n_0 ),
        .I1(\result_data[31]_i_5__4_n_0 ),
        .I2(\outreg_reg[0]_1 ),
        .I3(\outreg_reg[5]_0 [1]),
        .I4(\result_data[15]_i_5_n_0 ),
        .I5(\check_reg[0]_12 ),
        .O(\result_data_reg[15]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \result_data[15]_i_1__19 
       (.I0(\result_data[15]_i_3__2_n_0 ),
        .I1(\result_data[15]_i_5_n_0 ),
        .I2(\addr_reg[6]_0 ),
        .I3(\outreg_reg[1]_1 ),
        .I4(\check_reg[0]_11 ),
        .O(\result_data_reg[15]_17 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \result_data[15]_i_1__20 
       (.I0(D[2]),
        .I1(\addr_reg[7]_0 ),
        .I2(\outreg_reg[5]_0 [3]),
        .I3(\result_data[15]_i_3__3_n_0 ),
        .I4(\result_data[31]_i_5__1_n_0 ),
        .I5(\rv_len_reg[3]_2 ),
        .O(\result_data_reg[15]_18 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \result_data[15]_i_1__21 
       (.I0(\addr_reg[6]_0 ),
        .I1(\outreg_reg[1]_1 ),
        .I2(\outreg_reg[0]_1 ),
        .I3(\result_data[15]_i_5_n_0 ),
        .I4(\result_data[15]_i_3__1_n_0 ),
        .I5(\check_reg[0]_15 ),
        .O(\result_data_reg[15]_19 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \result_data[15]_i_1__27 
       (.I0(\result_data[15]_i_3__10_n_0 ),
        .I1(\outreg_reg[5]_0 [1]),
        .I2(D[2]),
        .I3(D[4]),
        .I4(\result_data[63]_i_3_n_0 ),
        .I5(\check_reg[0]_26 ),
        .O(\result_data_reg[15]_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \result_data[15]_i_1__28 
       (.I0(\result_data[15]_i_3__6_n_0 ),
        .I1(\outreg_reg[5]_0 [0]),
        .I2(D[0]),
        .I3(\result_data[31]_i_5__2_n_0 ),
        .I4(D[5]),
        .I5(\check_reg[0]_27 ),
        .O(\result_data_reg[15]_24 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \result_data[15]_i_1__29 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\result_data[15]_i_3__9_n_0 ),
        .I2(\result_data[15]_i_4__0_n_0 ),
        .I3(\result_data[31]_i_3__7_n_0 ),
        .I4(\result_data[31]_i_5__2_n_0 ),
        .I5(\check_reg[0]_24 ),
        .O(\result_data_reg[15]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \result_data[15]_i_1__37 
       (.I0(D[0]),
        .I1(\result_data[63]_i_3__0_n_0 ),
        .I2(D[1]),
        .I3(\rv_len_reg[0]_178 ),
        .O(\result_data_reg[15]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \result_data[15]_i_1__38 
       (.I0(D[0]),
        .I1(\result_data[63]_i_3__0_n_0 ),
        .I2(D[1]),
        .I3(\rv_len_reg[0]_180 ),
        .O(\result_data_reg[15]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__39 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [15]),
        .O(\result_data_reg[63]_4 [15]));
  LUT2 #(
    .INIT(4'hE)) 
    \result_data[15]_i_1__40 
       (.I0(check_1),
        .I1(result_data0),
        .O(p_1_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \result_data[15]_i_1__43 
       (.I0(\result_data[31]_i_4_n_0 ),
        .I1(\result_data[15]_i_3_n_0 ),
        .I2(\outreg_reg[0]_1 ),
        .I3(D[2]),
        .I4(\outreg_reg[1]_1 ),
        .I5(\check_reg[0]_1 ),
        .O(\result_data_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \result_data[15]_i_1__44 
       (.I0(\result_data[15]_i_4__2_n_0 ),
        .I1(\result_data[31]_i_3__1_n_0 ),
        .I2(\result_data[15]_i_5_n_0 ),
        .I3(\outreg_reg[3]_0 ),
        .I4(D[2]),
        .I5(\check_reg[0]_6 ),
        .O(\result_data_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \result_data[15]_i_1__45 
       (.I0(\result_data[15]_i_3__10_n_0 ),
        .I1(\outreg_reg[5]_0 [1]),
        .I2(D[2]),
        .I3(D[4]),
        .I4(\result_data[15]_i_3__7_n_0 ),
        .I5(\check_reg[0]_21 ),
        .O(\result_data_reg[0]_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \result_data[15]_i_1__46 
       (.I0(\result_data[15]_i_3__7_n_0 ),
        .I1(D[5]),
        .I2(\result_data[31]_i_3__7_n_0 ),
        .I3(\outreg_reg[5]_0 [0]),
        .I4(\result_data[31]_i_5__2_n_0 ),
        .I5(\check_reg[0]_22 ),
        .O(\result_data_reg[0]_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    \result_data[15]_i_1__47 
       (.I0(\result_data[15]_i_3__6_n_0 ),
        .I1(D[5]),
        .I2(D[0]),
        .I3(\result_data[31]_i_5__2_n_0 ),
        .I4(\outreg_reg[5]_0 [0]),
        .I5(\check_reg[0]_23 ),
        .O(\result_data_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2 
       (.I0(D[7]),
        .I1(\check_reg[0]_1 ),
        .O(\result_data_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__0 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_8 ),
        .O(\result_data_reg[15]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__1 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_6 ),
        .O(\result_data_reg[15]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__10 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_21 ),
        .O(\result_data_reg[15]_8 [7]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__11 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_26 ),
        .O(\result_data_reg[15]_9 [7]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__12 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_22 ),
        .O(\result_data_reg[15]_10 [7]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__13 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_23 ),
        .O(\result_data_reg[15]_11 [7]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__14 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_27 ),
        .O(\result_data_reg[15]_12 [7]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__17 
       (.I0(check_1),
        .I1(\addr_reg[7]_0 ),
        .O(\result_data[15]_i_2__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__2 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[3]_1 ),
        .O(\result_data_reg[15]_20 [6]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__3 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[3]_2 ),
        .O(\result_data_reg[15]_21 [6]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__4 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_11 ),
        .O(\result_data_reg[15]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__5 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_12 ),
        .O(\result_data_reg[15]_4 [7]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__6 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_15 ),
        .O(\result_data_reg[15]_5 [7]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[15]_i_2__7 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_39 ),
        .O(\result_data_reg[15]_22 [7]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__8 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_16 ),
        .O(\result_data_reg[15]_6 [7]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_2__9 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_24 ),
        .O(\result_data_reg[15]_7 [7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \result_data[15]_i_3 
       (.I0(addr[6]),
        .I1(addr[5]),
        .I2(addr[0]),
        .I3(\result_data[15]_i_4_n_0 ),
        .I4(\check[7]_i_3__5_n_0 ),
        .I5(\result_data[15]_i_5__1_n_0 ),
        .O(\result_data[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \result_data[15]_i_3__0 
       (.I0(D[4]),
        .I1(\addr_reg[7]_0 ),
        .I2(D[5]),
        .I3(\addr_reg[6]_0 ),
        .O(\result_data[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \result_data[15]_i_3__1 
       (.I0(D[5]),
        .I1(\addr_reg[7]_0 ),
        .I2(\outreg_reg[3]_0 ),
        .I3(D[4]),
        .I4(\outreg_reg[5]_0 [0]),
        .O(\result_data[15]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \result_data[15]_i_3__10 
       (.I0(addr[6]),
        .I1(addr[7]),
        .I2(addr[5]),
        .I3(\outreg[15]_i_9__7_n_0 ),
        .I4(\check[7]_i_3__42_n_0 ),
        .I5(D[5]),
        .O(\result_data[15]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \result_data[15]_i_3__2 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(D[4]),
        .I2(\outreg_reg[0]_1 ),
        .I3(\outreg_reg[5]_0 [1]),
        .I4(\addr_reg[7]_0 ),
        .I5(D[5]),
        .O(\result_data[15]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \result_data[15]_i_3__3 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\outreg_reg[3]_0 ),
        .I2(D[4]),
        .O(\result_data[15]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \result_data[15]_i_3__4 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\outreg_reg[1]_1 ),
        .I2(D[4]),
        .I3(\addr_reg[6]_0 ),
        .O(\result_data[15]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \result_data[15]_i_3__5 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\outreg_reg[1]_1 ),
        .O(\result_data[15]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result_data[15]_i_3__6 
       (.I0(\addr_reg[7]_0 ),
        .I1(\addr_reg[6]_0 ),
        .I2(D[1]),
        .I3(D[4]),
        .I4(\outreg_reg[5]_0 [1]),
        .O(\result_data[15]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \result_data[15]_i_3__7 
       (.I0(\addr_reg[6]_0 ),
        .I1(\addr_reg[7]_0 ),
        .I2(D[0]),
        .I3(D[1]),
        .O(\result_data[15]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \result_data[15]_i_3__8 
       (.I0(\result_data[15]_i_4__1_n_0 ),
        .I1(\outreg[7]_i_3__2_n_0 ),
        .I2(\addr_reg[6]_0 ),
        .I3(\addr_reg[7]_0 ),
        .I4(\result_data[15]_i_5__0_n_0 ),
        .I5(\outreg_reg[0]_24 ),
        .O(result_data0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \result_data[15]_i_3__9 
       (.I0(\addr_reg[7]_0 ),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data[15]_i_3__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \result_data[15]_i_4 
       (.I0(addr[4]),
        .I1(addr[7]),
        .I2(addr[1]),
        .I3(valid_reg_0),
        .O(\result_data[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \result_data[15]_i_4__0 
       (.I0(D[1]),
        .I1(D[0]),
        .I2(D[5]),
        .O(\result_data[15]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \result_data[15]_i_4__1 
       (.I0(D[1]),
        .I1(D[0]),
        .I2(\outreg_reg[5]_0 [1]),
        .I3(\outreg_reg[5]_0 [0]),
        .O(\result_data[15]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \result_data[15]_i_4__2 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\outreg_reg[0]_1 ),
        .O(\result_data[15]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \result_data[15]_i_5 
       (.I0(\outreg[7]_i_3_n_0 ),
        .I1(addr[6]),
        .I2(addr[1]),
        .I3(addr[0]),
        .I4(\outreg[15]_i_9__7_n_0 ),
        .O(\result_data[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \result_data[15]_i_5__0 
       (.I0(addr[0]),
        .I1(addr[1]),
        .I2(D[5]),
        .I3(D[4]),
        .O(\result_data[15]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \result_data[15]_i_5__1 
       (.I0(D[4]),
        .I1(\addr_reg[7]_0 ),
        .I2(\outreg_reg[3]_0 ),
        .O(\result_data[15]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__26 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [16]),
        .O(\result_data_reg[63]_4 [16]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__26 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [17]),
        .O(\result_data_reg[63]_4 [17]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__26 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [18]),
        .O(\result_data_reg[63]_4 [18]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__26 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [19]),
        .O(\result_data_reg[63]_4 [19]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__44 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [1]),
        .O(\result_data_reg[63]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__45 
       (.I0(check_1),
        .I1(p_0_in__0[1]),
        .O(\result_data[1]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__26 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [20]),
        .O(\result_data_reg[63]_4 [20]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__26 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [21]),
        .O(\result_data_reg[63]_4 [21]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__26 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [22]),
        .O(\result_data_reg[63]_4 [22]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__26 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [23]),
        .O(\result_data_reg[63]_4 [23]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[24]_i_1__0 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\rv_len_reg[2]_11 ),
        .O(\result_data_reg[31]_25 [0]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__1 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\check_reg[0]_9 ),
        .O(\result_data_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__10 
       (.I0(D[0]),
        .I1(\check_reg[0]_20 ),
        .O(\result_data_reg[31]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__11 
       (.I0(D[0]),
        .I1(\check_reg[0]_28 ),
        .O(\result_data_reg[31]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__12 
       (.I0(D[0]),
        .I1(\check_reg[0]_29 ),
        .O(\result_data_reg[31]_8 [0]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__13 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [24]),
        .O(\result_data_reg[63]_4 [24]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__18 
       (.I0(\check_reg[0]_0 ),
        .I1(\outreg_reg[0]_0 ),
        .O(\result_data_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[24]_i_1__2 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\rv_len_reg[2]_13 ),
        .O(\result_data_reg[31]_32 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__26 
       (.I0(\check_reg[0]_3 ),
        .I1(\outreg_reg[0]_0 ),
        .O(\result_data_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__3 
       (.I0(\outreg_reg[0]_0 ),
        .I1(\check_reg[0]_7 ),
        .O(\result_data_reg[31]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__5 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\check_reg[0]_14 ),
        .O(\result_data_reg[31]_3 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__6 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\check_reg[0]_18 ),
        .O(\result_data_reg[31]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__8 
       (.I0(D[0]),
        .I1(\rv_len_reg[2]_18 ),
        .O(\result_data_reg[31]_36 [0]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__9 
       (.I0(D[0]),
        .I1(\check_reg[0]_19 ),
        .O(\result_data_reg[31]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\rv_len_reg[2]_5 ),
        .O(\result_data_reg[31]_11 [0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__0 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data_reg[31]_12 [0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__1 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\check_reg[0]_0 ),
        .O(\result_data_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__10 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\rv_len_reg[2]_3 ),
        .O(\result_data_reg[31]_26 [0]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__11 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\check_reg[0]_3 ),
        .O(\result_data_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__12 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\rv_len_reg[2]_7 ),
        .O(\result_data_reg[31]_27 [0]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__13 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\rv_len_reg[2]_2 ),
        .O(\result_data_reg[31]_28 [0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__14 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_9 ),
        .O(\result_data_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[25]_i_1__15 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\rv_len_reg[2]_13 ),
        .O(\result_data_reg[31]_32 [1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__16 
       (.I0(D[1]),
        .I1(\check_reg[0]_7 ),
        .O(\result_data_reg[31]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__18 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_14 ),
        .O(\result_data_reg[31]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__19 
       (.I0(D[1]),
        .I1(\check_reg[0]_18 ),
        .O(\result_data_reg[31]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__21 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\rv_len_reg[2]_18 ),
        .O(\result_data_reg[31]_36 [1]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__22 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_19 ),
        .O(\result_data_reg[31]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__23 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_20 ),
        .O(\result_data_reg[31]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__24 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_28 ),
        .O(\result_data_reg[31]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__25 
       (.I0(D[1]),
        .I1(\check_reg[0]_29 ),
        .O(\result_data_reg[31]_8 [1]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__26 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [25]),
        .O(\result_data_reg[63]_4 [25]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__3 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\rv_len_reg[2]_8 ),
        .O(\result_data_reg[31]_19 [0]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__4 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\rv_len_reg[2]_1 ),
        .O(\result_data_reg[31]_20 [0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__5 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\rv_len_reg[2]_9 ),
        .O(\result_data_reg[31]_21 [0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__6 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\rv_len_reg[2]_10 ),
        .O(\result_data_reg[31]_22 [0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__7 
       (.I0(\outreg_reg[1]_0 ),
        .I1(check_2),
        .O(\result_data_reg[31]_23 [0]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__8 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\rv_len_reg[2]_4 ),
        .O(\result_data_reg[31]_24 [0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[25]_i_1__9 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\rv_len_reg[2]_11 ),
        .O(\result_data_reg[31]_25 [1]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1 
       (.I0(D[2]),
        .I1(\rv_len_reg[2]_5 ),
        .O(\result_data_reg[31]_11 [1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__0 
       (.I0(D[2]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data_reg[31]_12 [1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__1 
       (.I0(D[2]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__10 
       (.I0(D[2]),
        .I1(\rv_len_reg[2]_3 ),
        .O(\result_data_reg[31]_26 [1]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__11 
       (.I0(D[2]),
        .I1(\check_reg[0]_3 ),
        .O(\result_data_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__12 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\rv_len_reg[2]_7 ),
        .O(\result_data_reg[31]_27 [1]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__13 
       (.I0(D[2]),
        .I1(\rv_len_reg[2]_2 ),
        .O(\result_data_reg[31]_28 [1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__14 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_9 ),
        .O(\result_data_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[26]_i_1__15 
       (.I0(D[2]),
        .I1(\rv_len_reg[2]_13 ),
        .O(\result_data_reg[31]_32 [2]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__16 
       (.I0(D[2]),
        .I1(\check_reg[0]_7 ),
        .O(\result_data_reg[31]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__18 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_14 ),
        .O(\result_data_reg[31]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__19 
       (.I0(D[2]),
        .I1(\check_reg[0]_18 ),
        .O(\result_data_reg[31]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__21 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\rv_len_reg[2]_18 ),
        .O(\result_data_reg[31]_36 [2]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__22 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_19 ),
        .O(\result_data_reg[31]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__23 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_20 ),
        .O(\result_data_reg[31]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__24 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_28 ),
        .O(\result_data_reg[31]_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__25 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_29 ),
        .O(\result_data_reg[31]_8 [2]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__26 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [26]),
        .O(\result_data_reg[63]_4 [26]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__3 
       (.I0(D[2]),
        .I1(\rv_len_reg[2]_8 ),
        .O(\result_data_reg[31]_19 [1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__4 
       (.I0(D[2]),
        .I1(\rv_len_reg[2]_1 ),
        .O(\result_data_reg[31]_20 [1]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__5 
       (.I0(D[2]),
        .I1(\rv_len_reg[2]_9 ),
        .O(\result_data_reg[31]_21 [1]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__6 
       (.I0(D[2]),
        .I1(\rv_len_reg[2]_10 ),
        .O(\result_data_reg[31]_22 [1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__7 
       (.I0(D[2]),
        .I1(check_2),
        .O(\result_data_reg[31]_23 [1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__8 
       (.I0(D[2]),
        .I1(\rv_len_reg[2]_4 ),
        .O(\result_data_reg[31]_24 [1]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[26]_i_1__9 
       (.I0(D[2]),
        .I1(\rv_len_reg[2]_11 ),
        .O(\result_data_reg[31]_25 [2]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[27]_i_1__0 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\rv_len_reg[2]_11 ),
        .O(\result_data_reg[31]_25 [3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__1 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[0]_9 ),
        .O(\result_data_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__12 
       (.I0(\check_reg[0]_0 ),
        .I1(\outreg_reg[3]_0 ),
        .O(\result_data_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[27]_i_1__2 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\rv_len_reg[2]_13 ),
        .O(\result_data_reg[31]_32 [3]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__20 
       (.I0(\check_reg[0]_3 ),
        .I1(\outreg_reg[3]_0 ),
        .O(\result_data_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__23 
       (.I0(\check_reg[0]_18 ),
        .I1(\outreg_reg[3]_0 ),
        .O(\result_data_reg[31]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__25 
       (.I0(\check_reg[0]_19 ),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data_reg[31]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__26 
       (.I0(\check_reg[0]_20 ),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data_reg[31]_6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__27 
       (.I0(\check_reg[0]_28 ),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data_reg[31]_7 [3]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__28 
       (.I0(\check_reg[0]_29 ),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data_reg[31]_8 [3]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__3 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\check_reg[0]_7 ),
        .O(\result_data_reg[31]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__5 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[0]_14 ),
        .O(\result_data_reg[31]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__7 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [27]),
        .O(\result_data_reg[63]_4 [27]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\rv_len_reg[2]_5 ),
        .O(\result_data_reg[31]_11 [2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__0 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data_reg[31]_12 [2]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__1 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__10 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\rv_len_reg[2]_3 ),
        .O(\result_data_reg[31]_26 [2]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__11 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\check_reg[0]_3 ),
        .O(\result_data_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__12 
       (.I0(D[4]),
        .I1(\rv_len_reg[2]_7 ),
        .O(\result_data_reg[31]_27 [2]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__13 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\rv_len_reg[2]_2 ),
        .O(\result_data_reg[31]_28 [2]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__14 
       (.I0(D[4]),
        .I1(\check_reg[0]_9 ),
        .O(\result_data_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[28]_i_1__15 
       (.I0(D[4]),
        .I1(\rv_len_reg[2]_13 ),
        .O(\result_data_reg[31]_32 [4]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__16 
       (.I0(D[4]),
        .I1(\check_reg[0]_7 ),
        .O(\result_data_reg[31]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__18 
       (.I0(D[4]),
        .I1(\check_reg[0]_14 ),
        .O(\result_data_reg[31]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__19 
       (.I0(D[4]),
        .I1(\check_reg[0]_18 ),
        .O(\result_data_reg[31]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__21 
       (.I0(D[4]),
        .I1(\rv_len_reg[2]_18 ),
        .O(\result_data_reg[31]_36 [3]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__22 
       (.I0(D[4]),
        .I1(\check_reg[0]_19 ),
        .O(\result_data_reg[31]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__23 
       (.I0(D[4]),
        .I1(\check_reg[0]_20 ),
        .O(\result_data_reg[31]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__24 
       (.I0(D[4]),
        .I1(\check_reg[0]_28 ),
        .O(\result_data_reg[31]_7 [4]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__25 
       (.I0(D[4]),
        .I1(\check_reg[0]_29 ),
        .O(\result_data_reg[31]_8 [4]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__26 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [28]),
        .O(\result_data_reg[63]_4 [28]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__3 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\rv_len_reg[2]_8 ),
        .O(\result_data_reg[31]_19 [2]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__4 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\rv_len_reg[2]_1 ),
        .O(\result_data_reg[31]_20 [2]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__5 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\rv_len_reg[2]_9 ),
        .O(\result_data_reg[31]_21 [2]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__6 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\rv_len_reg[2]_10 ),
        .O(\result_data_reg[31]_22 [2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__7 
       (.I0(D[4]),
        .I1(check_2),
        .O(\result_data_reg[31]_23 [2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__8 
       (.I0(D[4]),
        .I1(\rv_len_reg[2]_4 ),
        .O(\result_data_reg[31]_24 [2]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[28]_i_1__9 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\rv_len_reg[2]_11 ),
        .O(\result_data_reg[31]_25 [4]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_5 ),
        .O(\result_data_reg[31]_11 [3]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__0 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data_reg[31]_12 [3]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__1 
       (.I0(D[5]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__10 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_3 ),
        .O(\result_data_reg[31]_26 [3]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__11 
       (.I0(D[5]),
        .I1(\check_reg[0]_3 ),
        .O(\result_data_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__12 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_7 ),
        .O(\result_data_reg[31]_27 [3]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__13 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_2 ),
        .O(\result_data_reg[31]_28 [3]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__14 
       (.I0(D[5]),
        .I1(\check_reg[0]_9 ),
        .O(\result_data_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[29]_i_1__15 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_13 ),
        .O(\result_data_reg[31]_32 [5]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__16 
       (.I0(D[5]),
        .I1(\check_reg[0]_7 ),
        .O(\result_data_reg[31]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__18 
       (.I0(D[5]),
        .I1(\check_reg[0]_14 ),
        .O(\result_data_reg[31]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__20 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [29]),
        .O(\result_data_reg[63]_4 [29]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__23 
       (.I0(\check_reg[0]_18 ),
        .I1(D[5]),
        .O(\result_data_reg[31]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__25 
       (.I0(\check_reg[0]_19 ),
        .I1(D[5]),
        .O(\result_data_reg[31]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__26 
       (.I0(\check_reg[0]_20 ),
        .I1(D[5]),
        .O(\result_data_reg[31]_6 [5]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__27 
       (.I0(\check_reg[0]_28 ),
        .I1(D[5]),
        .O(\result_data_reg[31]_7 [5]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__28 
       (.I0(\check_reg[0]_29 ),
        .I1(D[5]),
        .O(\result_data_reg[31]_8 [5]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__3 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_8 ),
        .O(\result_data_reg[31]_19 [3]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__4 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_1 ),
        .O(\result_data_reg[31]_20 [3]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__5 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_9 ),
        .O(\result_data_reg[31]_21 [3]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__6 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_10 ),
        .O(\result_data_reg[31]_22 [3]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__7 
       (.I0(D[5]),
        .I1(check_2),
        .O(\result_data_reg[31]_23 [3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__8 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_4 ),
        .O(\result_data_reg[31]_24 [3]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[29]_i_1__9 
       (.I0(D[5]),
        .I1(\rv_len_reg[2]_11 ),
        .O(\result_data_reg[31]_25 [5]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__44 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [2]),
        .O(\result_data_reg[63]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__45 
       (.I0(check_1),
        .I1(p_0_in__0[2]),
        .O(\result_data[2]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_5 ),
        .O(\result_data_reg[31]_11 [4]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__0 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data_reg[31]_12 [4]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__1 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_0 ),
        .O(\result_data_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__10 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_3 ),
        .O(\result_data_reg[31]_26 [4]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__11 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_3 ),
        .O(\result_data_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__12 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_7 ),
        .O(\result_data_reg[31]_27 [4]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__13 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_2 ),
        .O(\result_data_reg[31]_28 [4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[30]_i_1__14 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_13 ),
        .O(\result_data_reg[31]_32 [6]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__16 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_18 ),
        .O(\result_data_reg[31]_4 [6]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__18 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_18 ),
        .O(\result_data_reg[31]_36 [4]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__19 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_19 ),
        .O(\result_data_reg[31]_5 [6]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__20 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_20 ),
        .O(\result_data_reg[31]_6 [6]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__21 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_28 ),
        .O(\result_data_reg[31]_7 [6]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__22 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_29 ),
        .O(\result_data_reg[31]_8 [6]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__23 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [30]),
        .O(\result_data_reg[63]_4 [30]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__26 
       (.I0(\check_reg[0]_9 ),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__27 
       (.I0(\check_reg[0]_7 ),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data_reg[31]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__28 
       (.I0(\check_reg[0]_14 ),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data_reg[31]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__3 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_8 ),
        .O(\result_data_reg[31]_19 [4]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__4 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_1 ),
        .O(\result_data_reg[31]_20 [4]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__5 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_9 ),
        .O(\result_data_reg[31]_21 [4]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__6 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_10 ),
        .O(\result_data_reg[31]_22 [4]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__7 
       (.I0(\addr_reg[6]_0 ),
        .I1(check_2),
        .O(\result_data_reg[31]_23 [4]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__8 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_4 ),
        .O(\result_data_reg[31]_24 [4]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[30]_i_1__9 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[2]_11 ),
        .O(\result_data_reg[31]_25 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \result_data[31]_i_1 
       (.I0(\result_data[31]_i_4_n_0 ),
        .I1(\outreg_reg[3]_0 ),
        .I2(D[7]),
        .I3(D[4]),
        .I4(\result_data[31]_i_3_n_0 ),
        .I5(\rv_len_reg[2]_4 ),
        .O(\result_data_reg[31]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \result_data[31]_i_1__0 
       (.I0(\result_data[31]_i_3__0_n_0 ),
        .I1(D[2]),
        .I2(\outreg_reg[1]_0 ),
        .I3(\result_data[31]_i_4_n_0 ),
        .I4(\outreg_reg[0]_0 ),
        .I5(\rv_len_reg[2]_5 ),
        .O(\result_data_reg[31]_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \result_data[31]_i_1__1 
       (.I0(\result_data[31]_i_3__8_n_0 ),
        .I1(\result_data[31]_i_4__4_n_0 ),
        .I2(\outreg_reg[3]_0 ),
        .I3(\result_data[31]_i_5__4_n_0 ),
        .I4(\result_data[31]_i_6__0_n_0 ),
        .I5(\rv_len_reg[2]_7 ),
        .O(\result_data_reg[31]_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \result_data[31]_i_1__10 
       (.I0(\addr_reg[6]_0 ),
        .I1(\outreg_reg[1]_1 ),
        .I2(\outreg_reg[0]_1 ),
        .I3(\result_data[15]_i_5_n_0 ),
        .I4(\result_data[15]_i_3__1_n_0 ),
        .I5(\check_reg[0]_14 ),
        .O(\result_data_reg[31]_31 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \result_data[31]_i_1__12 
       (.I0(\result_data[31]_i_4__5_n_0 ),
        .I1(D[0]),
        .I2(\outreg_reg[1]_1 ),
        .I3(\result_data[31]_i_3__4_n_0 ),
        .I4(\result_data[31]_i_5__2_n_0 ),
        .I5(\rv_len_reg[2]_18 ),
        .O(\result_data_reg[31]_33 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \result_data[31]_i_1__13 
       (.I0(\outreg_reg[1]_1 ),
        .I1(D[0]),
        .I2(\result_data[31]_i_3__5_n_0 ),
        .I3(D[5]),
        .I4(\result_data[31]_i_5__2_n_0 ),
        .I5(\check_reg[0]_28 ),
        .O(\result_data_reg[31]_34 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \result_data[31]_i_1__14 
       (.I0(\result_data[31]_i_3__5_n_0 ),
        .I1(D[5]),
        .I2(D[0]),
        .I3(D[1]),
        .I4(\result_data[31]_i_5__2_n_0 ),
        .I5(\check_reg[0]_29 ),
        .O(\result_data_reg[31]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_1__16 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [31]),
        .O(\result_data_reg[63]_4 [31]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \result_data[31]_i_1__17 
       (.I0(\outreg_reg[0]_0 ),
        .I1(\result_data[31]_i_3__6_n_0 ),
        .I2(\rv_len_reg[2]_25 ),
        .O(\result_data_reg[31]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \result_data[31]_i_1__18 
       (.I0(\outreg_reg[0]_0 ),
        .I1(\result_data[31]_i_3__6_n_0 ),
        .I2(check_3),
        .O(\result_data_reg[0]_17 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \result_data[31]_i_1__19 
       (.I0(check_2),
        .I1(\result_data[31]_i_3_n_0 ),
        .I2(\result_data[31]_i_4_n_0 ),
        .I3(\addr_reg[7]_0 ),
        .I4(D[4]),
        .I5(\outreg_reg[3]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \result_data[31]_i_1__2 
       (.I0(\result_data[31]_i_4_n_0 ),
        .I1(\result_data[31]_i_3__0_n_0 ),
        .I2(\outreg_reg[0]_0 ),
        .I3(D[2]),
        .I4(\outreg_reg[1]_0 ),
        .I5(\check_reg[0]_3 ),
        .O(\result_data_reg[31]_14 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \result_data[31]_i_1__20 
       (.I0(D[2]),
        .I1(\outreg_reg[1]_0 ),
        .I2(\result_data[31]_i_4_n_0 ),
        .I3(\outreg_reg[0]_1 ),
        .I4(\result_data[15]_i_3_n_0 ),
        .I5(\rv_len_reg[2]_0 ),
        .O(\result_data_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \result_data[31]_i_1__21 
       (.I0(\result_data[31]_i_3__0_n_0 ),
        .I1(D[2]),
        .I2(\outreg_reg[1]_0 ),
        .I3(\outreg_reg[0]_0 ),
        .I4(\result_data[31]_i_4_n_0 ),
        .I5(\check_reg[0]_0 ),
        .O(\result_data_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \result_data[31]_i_1__22 
       (.I0(\result_data[31]_i_3__0_n_0 ),
        .I1(D[2]),
        .I2(\outreg_reg[0]_0 ),
        .I3(\result_data[31]_i_4_n_0 ),
        .I4(\outreg_reg[1]_0 ),
        .I5(\rv_len_reg[2]_1 ),
        .O(\result_data_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \result_data[31]_i_1__23 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\outreg_reg[0]_0 ),
        .I2(\result_data[31]_i_4_n_0 ),
        .I3(D[2]),
        .I4(\result_data[31]_i_3__0_n_0 ),
        .I5(\rv_len_reg[2]_2 ),
        .O(\result_data_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \result_data[31]_i_1__24 
       (.I0(\result_data[31]_i_4_n_0 ),
        .I1(\result_data[31]_i_3__0_n_0 ),
        .I2(\outreg_reg[1]_0 ),
        .I3(D[2]),
        .I4(\outreg_reg[0]_0 ),
        .I5(\rv_len_reg[2]_3 ),
        .O(\result_data_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \result_data[31]_i_1__25 
       (.I0(\result_data[31]_i_3__7_n_0 ),
        .I1(D[2]),
        .I2(\result_data[31]_i_4__1_n_0 ),
        .I3(\result_data[31]_i_5__1_n_0 ),
        .I4(\outreg_reg[0]_0 ),
        .I5(\check_reg[0]_7 ),
        .O(\result_data_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \result_data[31]_i_1__26 
       (.I0(\result_data[31]_i_3__3_n_0 ),
        .I1(\result_data[31]_i_4__5_n_0 ),
        .I2(D[0]),
        .I3(\result_data[31]_i_5__2_n_0 ),
        .I4(D[2]),
        .I5(\check_reg[0]_18 ),
        .O(\result_data_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    \result_data[31]_i_1__27 
       (.I0(\result_data[31]_i_3__5_n_0 ),
        .I1(D[5]),
        .I2(\result_data[31]_i_5__2_n_0 ),
        .I3(D[0]),
        .I4(\outreg_reg[1]_1 ),
        .I5(\check_reg[0]_19 ),
        .O(\result_data_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \result_data[31]_i_1__28 
       (.I0(\outreg_reg[1]_1 ),
        .I1(D[0]),
        .I2(\result_data[31]_i_3__5_n_0 ),
        .I3(D[5]),
        .I4(\result_data[31]_i_5__2_n_0 ),
        .I5(\check_reg[0]_20 ),
        .O(\result_data_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \result_data[31]_i_1__3 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\outreg_reg[0]_1 ),
        .I2(\result_data[31]_i_4_n_0 ),
        .I3(D[2]),
        .I4(\result_data[15]_i_3_n_0 ),
        .I5(\rv_len_reg[2]_8 ),
        .O(\result_data_reg[31]_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \result_data[31]_i_1__4 
       (.I0(D[2]),
        .I1(\outreg_reg[0]_1 ),
        .I2(\result_data[31]_i_4_n_0 ),
        .I3(\outreg_reg[1]_0 ),
        .I4(\result_data[15]_i_3_n_0 ),
        .I5(\rv_len_reg[2]_9 ),
        .O(\result_data_reg[31]_16 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    \result_data[31]_i_1__5 
       (.I0(D[2]),
        .I1(\outreg_reg[1]_0 ),
        .I2(\outreg_reg[0]_1 ),
        .I3(\result_data[31]_i_4_n_0 ),
        .I4(\result_data[15]_i_3_n_0 ),
        .I5(\rv_len_reg[2]_10 ),
        .O(\result_data_reg[31]_17 ));
  LUT6 #(
    .INIT(64'h00100000FFFFFFFF)) 
    \result_data[31]_i_1__6 
       (.I0(D[2]),
        .I1(\outreg_reg[1]_0 ),
        .I2(\outreg_reg[0]_1 ),
        .I3(\result_data[31]_i_4_n_0 ),
        .I4(\result_data[15]_i_3_n_0 ),
        .I5(\rv_len_reg[2]_11 ),
        .O(\result_data_reg[31]_18 ));
  LUT6 #(
    .INIT(64'h00001000FFFFFFFF)) 
    \result_data[31]_i_1__8 
       (.I0(\result_data[31]_i_3__1_n_0 ),
        .I1(\result_data[15]_i_4__2_n_0 ),
        .I2(\result_data[15]_i_5_n_0 ),
        .I3(D[2]),
        .I4(\outreg_reg[5]_0 [1]),
        .I5(\rv_len_reg[2]_13 ),
        .O(\result_data_reg[31]_29 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \result_data[31]_i_1__9 
       (.I0(\result_data[31]_i_3__2_n_0 ),
        .I1(\result_data[31]_i_4__2_n_0 ),
        .I2(\outreg_reg[0]_1 ),
        .I3(\outreg_reg[5]_0 [1]),
        .I4(\result_data[15]_i_5_n_0 ),
        .I5(\check_reg[0]_9 ),
        .O(\result_data_reg[31]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2 
       (.I0(D[7]),
        .I1(\rv_len_reg[2]_5 ),
        .O(\result_data_reg[31]_11 [5]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__0 
       (.I0(D[7]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data_reg[31]_12 [5]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__1 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_0 ),
        .O(\result_data_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__10 
       (.I0(D[7]),
        .I1(\check_reg[0]_3 ),
        .O(\result_data_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__11 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[2]_7 ),
        .O(\result_data_reg[31]_27 [5]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__12 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[2]_2 ),
        .O(\result_data_reg[31]_28 [5]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__13 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_9 ),
        .O(\result_data_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[31]_i_2__14 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[2]_13 ),
        .O(\result_data_reg[31]_32 [7]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__15 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_7 ),
        .O(\result_data_reg[31]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__16 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_14 ),
        .O(\result_data_reg[31]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__17 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_18 ),
        .O(\result_data_reg[31]_4 [7]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__18 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[2]_18 ),
        .O(\result_data_reg[31]_36 [5]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__19 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_19 ),
        .O(\result_data_reg[31]_5 [7]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__2 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[2]_8 ),
        .O(\result_data_reg[31]_19 [5]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__20 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_20 ),
        .O(\result_data_reg[31]_6 [7]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__21 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_28 ),
        .O(\result_data_reg[31]_7 [7]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__22 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_29 ),
        .O(\result_data_reg[31]_8 [7]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__3 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[2]_1 ),
        .O(\result_data_reg[31]_20 [5]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__4 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[2]_9 ),
        .O(\result_data_reg[31]_21 [5]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__5 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[2]_10 ),
        .O(\result_data_reg[31]_22 [5]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__6 
       (.I0(\addr_reg[7]_0 ),
        .I1(check_2),
        .O(\result_data_reg[31]_23 [5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__7 
       (.I0(D[7]),
        .I1(\rv_len_reg[2]_4 ),
        .O(\result_data_reg[31]_24 [5]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[31]_i_2__8 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[2]_11 ),
        .O(\result_data_reg[31]_25 [7]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__9 
       (.I0(D[7]),
        .I1(\rv_len_reg[2]_3 ),
        .O(\result_data_reg[31]_26 [5]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \result_data[31]_i_3 
       (.I0(\result_data[31]_i_5_n_0 ),
        .I1(\result_data[31]_i_6_n_0 ),
        .I2(\check[7]_i_5__44_n_0 ),
        .I3(addr[4]),
        .I4(addr[5]),
        .I5(isa_cs_reg),
        .O(\result_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result_data[31]_i_3__0 
       (.I0(\result_data[31]_i_4__4_n_0 ),
        .I1(\outreg_reg[3]_0 ),
        .I2(\result_data[31]_i_4__0_n_0 ),
        .I3(\check[7]_i_3__0_n_0 ),
        .I4(\result_data[31]_i_5__0_n_0 ),
        .I5(\check[7]_i_3__5_n_0 ),
        .O(\result_data[31]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \result_data[31]_i_3__1 
       (.I0(D[5]),
        .I1(\addr_reg[7]_0 ),
        .I2(\addr_reg[6]_0 ),
        .I3(D[4]),
        .O(\result_data[31]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \result_data[31]_i_3__2 
       (.I0(D[5]),
        .I1(\addr_reg[7]_0 ),
        .I2(\addr_reg[6]_0 ),
        .I3(\outreg_reg[1]_1 ),
        .O(\result_data[31]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \result_data[31]_i_3__3 
       (.I0(D[1]),
        .I1(\addr_reg[6]_0 ),
        .I2(\addr_reg[7]_0 ),
        .O(\result_data[31]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \result_data[31]_i_3__4 
       (.I0(\addr_reg[6]_0 ),
        .I1(\addr_reg[7]_0 ),
        .I2(\outreg_reg[5]_0 [0]),
        .O(\result_data[31]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \result_data[31]_i_3__5 
       (.I0(D[4]),
        .I1(\outreg_reg[5]_0 [1]),
        .I2(\addr_reg[7]_0 ),
        .I3(\addr_reg[6]_0 ),
        .I4(\outreg_reg[5]_0 [0]),
        .O(\result_data[31]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \result_data[31]_i_3__6 
       (.I0(\outreg_reg[0]_24 ),
        .I1(\result_data[31]_i_4__3_n_0 ),
        .I2(D[4]),
        .I3(D[5]),
        .I4(D[1]),
        .I5(\result_data[31]_i_5__3_n_0 ),
        .O(\result_data[31]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \result_data[31]_i_3__7 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(D[4]),
        .O(\result_data[31]_i_3__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \result_data[31]_i_3__8 
       (.I0(\outreg_reg[0]_1 ),
        .I1(D[5]),
        .I2(\addr_reg[6]_0 ),
        .O(\result_data[31]_i_3__8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \result_data[31]_i_4 
       (.I0(\addr_reg[6]_0 ),
        .I1(D[5]),
        .O(\result_data[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \result_data[31]_i_4__0 
       (.I0(addr[0]),
        .I1(addr[5]),
        .I2(addr[6]),
        .O(\result_data[31]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \result_data[31]_i_4__1 
       (.I0(\addr_reg[7]_0 ),
        .I1(D[5]),
        .O(\result_data[31]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \result_data[31]_i_4__2 
       (.I0(D[4]),
        .I1(\outreg_reg[5]_0 [0]),
        .O(\result_data[31]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \result_data[31]_i_4__3 
       (.I0(addr[0]),
        .I1(addr[1]),
        .I2(addr[4]),
        .I3(addr[5]),
        .O(\result_data[31]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \result_data[31]_i_4__4 
       (.I0(\addr_reg[7]_0 ),
        .I1(D[4]),
        .O(\result_data[31]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \result_data[31]_i_4__5 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\outreg_reg[3]_0 ),
        .O(\result_data[31]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \result_data[31]_i_5 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\outreg_reg[5]_0 [0]),
        .I2(\outreg_reg[0]_1 ),
        .O(\result_data[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \result_data[31]_i_5__0 
       (.I0(addr[7]),
        .I1(addr[4]),
        .O(\result_data[31]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \result_data[31]_i_5__1 
       (.I0(\outreg[15]_i_9__7_n_0 ),
        .I1(\result_data[31]_i_6__1_n_0 ),
        .I2(addr[6]),
        .I3(\outreg[7]_i_3_n_0 ),
        .I4(\addr_reg[6]_0 ),
        .I5(D[1]),
        .O(\result_data[31]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \result_data[31]_i_5__2 
       (.I0(addr[1]),
        .I1(addr[0]),
        .I2(addr[4]),
        .I3(\outreg[15]_i_9__7_n_0 ),
        .I4(addr[5]),
        .I5(\check[7]_i_5__44_n_0 ),
        .O(\result_data[31]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \result_data[31]_i_5__3 
       (.I0(\outreg_reg[5]_0 [1]),
        .I1(\addr_reg[6]_0 ),
        .I2(\addr_reg[7]_0 ),
        .I3(\outreg_reg[5]_0 [0]),
        .O(\result_data[31]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \result_data[31]_i_5__4 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\outreg_reg[5]_0 [0]),
        .O(\result_data[31]_i_5__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \result_data[31]_i_6 
       (.I0(addr[1]),
        .I1(valid_reg_0),
        .I2(addr[0]),
        .I3(addr[2]),
        .O(\result_data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \result_data[31]_i_6__0 
       (.I0(\check[7]_i_3__5_n_0 ),
        .I1(\result_data[31]_i_5__0_n_0 ),
        .I2(\check[7]_i_3__0_n_0 ),
        .I3(addr[0]),
        .I4(addr[5]),
        .I5(addr[6]),
        .O(\result_data[31]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[31]_i_6__1 
       (.I0(addr[1]),
        .I1(addr[0]),
        .O(\result_data[31]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[32]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [32]),
        .O(\result_data_reg[63]_4 [32]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[33]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [33]),
        .O(\result_data_reg[63]_4 [33]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[34]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [34]),
        .O(\result_data_reg[63]_4 [34]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[35]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [35]),
        .O(\result_data_reg[63]_4 [35]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[36]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [36]),
        .O(\result_data_reg[63]_4 [36]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[37]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [37]),
        .O(\result_data_reg[63]_4 [37]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[38]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [38]),
        .O(\result_data_reg[63]_4 [38]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[39]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [39]),
        .O(\result_data_reg[63]_4 [39]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__44 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [3]),
        .O(\result_data_reg[63]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__45 
       (.I0(check_1),
        .I1(p_0_in__0[3]),
        .O(\result_data[3]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[40]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [40]),
        .O(\result_data_reg[63]_4 [40]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[41]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [41]),
        .O(\result_data_reg[63]_4 [41]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[42]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [42]),
        .O(\result_data_reg[63]_4 [42]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[43]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [43]),
        .O(\result_data_reg[63]_4 [43]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[44]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [44]),
        .O(\result_data_reg[63]_4 [44]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[45]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [45]),
        .O(\result_data_reg[63]_4 [45]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[46]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [46]),
        .O(\result_data_reg[63]_4 [46]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[47]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [47]),
        .O(\result_data_reg[63]_4 [47]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[48]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [48]),
        .O(\result_data_reg[63]_4 [48]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[49]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [49]),
        .O(\result_data_reg[63]_4 [49]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__44 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [4]),
        .O(\result_data_reg[63]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__45 
       (.I0(check_1),
        .I1(p_0_in__0[4]),
        .O(\result_data[4]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[50]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [50]),
        .O(\result_data_reg[63]_4 [50]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[51]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [51]),
        .O(\result_data_reg[63]_4 [51]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[52]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [52]),
        .O(\result_data_reg[63]_4 [52]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[53]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [53]),
        .O(\result_data_reg[63]_4 [53]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[54]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [54]),
        .O(\result_data_reg[63]_4 [54]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[55]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [55]),
        .O(\result_data_reg[63]_4 [55]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[56]_i_1 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\check_reg[0]_13 ),
        .O(\result_data_reg[63] [0]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[56]_i_1__0 
       (.I0(D[0]),
        .I1(\check_reg[0]_17 ),
        .O(\result_data_reg[63]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[56]_i_1__1 
       (.I0(\check_reg[0]_45 ),
        .I1(D[0]),
        .O(\result_data_reg[63]_4 [56]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[57]_i_1 
       (.I0(\outreg_reg[1]_0 ),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data_reg[63]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[57]_i_1__0 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_13 ),
        .O(\result_data_reg[63] [1]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[57]_i_1__1 
       (.I0(D[1]),
        .I1(\check_reg[0]_17 ),
        .O(\result_data_reg[63]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[57]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(D[1]),
        .O(\result_data_reg[63]_4 [57]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[58]_i_1 
       (.I0(D[2]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data_reg[63]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[58]_i_1__0 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_13 ),
        .O(\result_data_reg[63] [2]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[58]_i_1__1 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(\check_reg[0]_17 ),
        .O(\result_data_reg[63]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[58]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\outreg_reg[5]_0 [0]),
        .O(\result_data_reg[63]_4 [58]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[59]_i_1 
       (.I0(\outreg_reg[3]_0 ),
        .I1(\check_reg[0]_13 ),
        .O(\result_data_reg[63] [3]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[59]_i_1__0 
       (.I0(\check_reg[0]_45 ),
        .I1(\outreg_reg[5]_0 [1]),
        .O(\result_data_reg[63]_4 [59]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[59]_i_1__2 
       (.I0(\check_reg[0]_17 ),
        .I1(\outreg_reg[3]_0 ),
        .O(\result_data_reg[63]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__44 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [5]),
        .O(\result_data_reg[63]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__45 
       (.I0(check_1),
        .I1(p_0_in__0[5]),
        .O(\result_data[5]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[60]_i_1 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data_reg[63]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[60]_i_1__0 
       (.I0(D[4]),
        .I1(\check_reg[0]_13 ),
        .O(\result_data_reg[63] [4]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[60]_i_1__1 
       (.I0(\outreg_reg[5]_0 [2]),
        .I1(\check_reg[0]_17 ),
        .O(\result_data_reg[63]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[60]_i_1__2 
       (.I0(\check_reg[0]_45 ),
        .I1(\outreg_reg[5]_0 [2]),
        .O(\result_data_reg[63]_4 [60]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[61]_i_1 
       (.I0(D[5]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data_reg[63]_2 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[61]_i_1__0 
       (.I0(D[5]),
        .I1(\check_reg[0]_13 ),
        .O(\result_data_reg[63] [5]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[61]_i_1__1 
       (.I0(\check_reg[0]_45 ),
        .I1(\outreg_reg[5]_0 [3]),
        .O(\result_data_reg[63]_4 [61]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[61]_i_1__2 
       (.I0(\check_reg[0]_17 ),
        .I1(D[5]),
        .O(\result_data_reg[63]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[62]_i_1 
       (.I0(\addr_reg[6]_0 ),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data_reg[63]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[62]_i_1__0 
       (.I0(\addr_reg[6]_0 ),
        .I1(\check_reg[0]_17 ),
        .O(\result_data_reg[63]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[62]_i_1__1 
       (.I0(\check_reg[0]_45 ),
        .I1(D[6]),
        .O(\result_data_reg[63]_4 [62]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[62]_i_1__2 
       (.I0(\check_reg[0]_13 ),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data_reg[63] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    \result_data[63]_i_1 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\addr_reg[6]_0 ),
        .I2(\outreg_reg[0]_1 ),
        .I3(\result_data[15]_i_5_n_0 ),
        .I4(\result_data[15]_i_3__1_n_0 ),
        .I5(\check_reg[0]_13 ),
        .O(\result_data_reg[63]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \result_data[63]_i_1__0 
       (.I0(\result_data[63]_i_3__0_n_0 ),
        .I1(D[0]),
        .I2(D[1]),
        .I3(\check_reg[0]_45 ),
        .O(\result_data_reg[0]_16 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \result_data[63]_i_1__1 
       (.I0(\result_data[31]_i_3__0_n_0 ),
        .I1(\outreg_reg[1]_0 ),
        .I2(\outreg_reg[0]_0 ),
        .I3(\result_data[31]_i_4_n_0 ),
        .I4(D[2]),
        .I5(\rv_len_reg[3]_0 ),
        .O(\result_data_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \result_data[63]_i_1__2 
       (.I0(\result_data[63]_i_3_n_0 ),
        .I1(\outreg_reg[3]_0 ),
        .I2(D[5]),
        .I3(\outreg_reg[5]_0 [2]),
        .I4(\result_data[63]_i_4_n_0 ),
        .I5(\check_reg[0]_17 ),
        .O(\result_data_reg[63]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[63]_i_2 
       (.I0(\addr_reg[7]_0 ),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data_reg[63]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[63]_i_2__0 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_13 ),
        .O(\result_data_reg[63] [7]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[63]_i_2__1 
       (.I0(\addr_reg[7]_0 ),
        .I1(\check_reg[0]_17 ),
        .O(\result_data_reg[63]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[63]_i_2__2 
       (.I0(\check_reg[0]_45 ),
        .I1(D[7]),
        .O(\result_data_reg[63]_4 [63]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \result_data[63]_i_3 
       (.I0(\addr_reg[6]_0 ),
        .I1(\addr_reg[7]_0 ),
        .I2(D[1]),
        .I3(D[0]),
        .O(\result_data[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \result_data[63]_i_3__0 
       (.I0(\outreg[7]_i_3__2_n_0 ),
        .I1(addr[1]),
        .I2(addr[0]),
        .I3(\outreg_reg[0]_24 ),
        .I4(\result_data[63]_i_4__0_n_0 ),
        .I5(\outreg_reg[5]_0 [0]),
        .O(\result_data[63]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \result_data[63]_i_4 
       (.I0(\outreg_reg[5]_0 [0]),
        .I1(addr[6]),
        .I2(addr[7]),
        .I3(addr[5]),
        .I4(\outreg[15]_i_9__7_n_0 ),
        .I5(\check[7]_i_3__42_n_0 ),
        .O(\result_data[63]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \result_data[63]_i_4__0 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\outreg_reg[5]_0 [1]),
        .I3(\addr_reg[6]_0 ),
        .I4(\addr_reg[7]_0 ),
        .O(\result_data[63]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__44 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [6]),
        .O(\result_data_reg[63]_4 [6]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__45 
       (.I0(check_1),
        .I1(p_0_in__0[6]),
        .O(\result_data[6]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__44 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [7]),
        .O(\result_data_reg[63]_4 [7]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__45 
       (.I0(check_1),
        .I1(p_0_in__0[7]),
        .O(\result_data[7]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__14 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\check_reg[0]_8 ),
        .O(\result_data_reg[15]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__16 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\check_reg[0]_6 ),
        .O(\result_data_reg[15]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__18 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\rv_len_reg[3]_1 ),
        .O(\result_data_reg[15]_20 [0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__19 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\rv_len_reg[3]_2 ),
        .O(\result_data_reg[15]_21 [0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__20 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\check_reg[0]_11 ),
        .O(\result_data_reg[15]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__21 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\check_reg[0]_12 ),
        .O(\result_data_reg[15]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__25 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\check_reg[0]_15 ),
        .O(\result_data_reg[15]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[8]_i_1__26 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\check_reg[0]_39 ),
        .O(\result_data_reg[15]_22 [0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__27 
       (.I0(\outreg_reg[0]_1 ),
        .I1(\check_reg[0]_16 ),
        .O(\result_data_reg[15]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__28 
       (.I0(D[0]),
        .I1(\check_reg[0]_24 ),
        .O(\result_data_reg[15]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__34 
       (.I0(D[0]),
        .I1(\check_reg[0]_21 ),
        .O(\result_data_reg[15]_8 [0]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__35 
       (.I0(D[0]),
        .I1(\check_reg[0]_26 ),
        .O(\result_data_reg[15]_9 [0]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__36 
       (.I0(D[0]),
        .I1(\check_reg[0]_22 ),
        .O(\result_data_reg[15]_10 [0]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__37 
       (.I0(D[0]),
        .I1(\check_reg[0]_23 ),
        .O(\result_data_reg[15]_11 [0]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__38 
       (.I0(D[0]),
        .I1(\check_reg[0]_27 ),
        .O(\result_data_reg[15]_12 [0]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__43 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [8]),
        .O(\result_data_reg[63]_4 [8]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__44 
       (.I0(check_1),
        .I1(\outreg_reg[0]_0 ),
        .O(\result_data[8]_i_1__44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__47 
       (.I0(\check_reg[0]_1 ),
        .I1(\outreg_reg[0]_1 ),
        .O(\result_data_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__15 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_8 ),
        .O(\result_data_reg[15]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__17 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_6 ),
        .O(\result_data_reg[15]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__19 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\rv_len_reg[3]_1 ),
        .O(\result_data_reg[15]_20 [1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__20 
       (.I0(D[1]),
        .I1(\rv_len_reg[3]_2 ),
        .O(\result_data_reg[15]_21 [1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__21 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_11 ),
        .O(\result_data_reg[15]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__22 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_12 ),
        .O(\result_data_reg[15]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__26 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_15 ),
        .O(\result_data_reg[15]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[9]_i_1__27 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_39 ),
        .O(\result_data_reg[15]_22 [1]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__28 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_16 ),
        .O(\result_data_reg[15]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__29 
       (.I0(D[1]),
        .I1(\check_reg[0]_24 ),
        .O(\result_data_reg[15]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__35 
       (.I0(D[1]),
        .I1(\check_reg[0]_21 ),
        .O(\result_data_reg[15]_8 [1]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__36 
       (.I0(D[1]),
        .I1(\check_reg[0]_26 ),
        .O(\result_data_reg[15]_9 [1]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__37 
       (.I0(D[1]),
        .I1(\check_reg[0]_22 ),
        .O(\result_data_reg[15]_10 [1]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__38 
       (.I0(D[1]),
        .I1(\check_reg[0]_23 ),
        .O(\result_data_reg[15]_11 [1]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__39 
       (.I0(D[1]),
        .I1(\check_reg[0]_27 ),
        .O(\result_data_reg[15]_12 [1]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__44 
       (.I0(\check_reg[0]_45 ),
        .I1(\result_data_reg[63]_5 [9]),
        .O(\result_data_reg[63]_4 [9]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__45 
       (.I0(check_1),
        .I1(\outreg_reg[1]_0 ),
        .O(\result_data[9]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__8 
       (.I0(\outreg_reg[1]_1 ),
        .I1(\check_reg[0]_1 ),
        .O(\result_data_reg[15]_0 [1]));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[0]_i_1__45_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[10]_i_1__45_n_0 ),
        .Q(p_0_in__0[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[11]_i_1__38_n_0 ),
        .Q(p_0_in__0[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[12]_i_1__45_n_0 ),
        .Q(p_0_in__0[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[13]_i_1__39_n_0 ),
        .Q(p_0_in__0[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[14]_i_1__37_n_0 ),
        .Q(p_0_in__0[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[15]_i_2__17_n_0 ),
        .Q(p_0_in__0[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[1]_i_1__45_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[2]_i_1__45_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[3]_i_1__45_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[4]_i_1__45_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[5]_i_1__45_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[6]_i_1__45_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[7]_i_1__45_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[8]_i_1__44_n_0 ),
        .Q(p_0_in__0[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(p_1_out),
        .CLR(reset),
        .D(\result_data[9]_i_1__45_n_0 ),
        .Q(p_0_in__0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1 
       (.I0(\rv_len_reg[0]_12 ),
        .I1(Q),
        .O(\rv_len_reg[0]_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__0 
       (.I0(\rv_len_reg[0]_15 ),
        .I1(\rv_len_reg[0]_140 ),
        .O(\rv_len_reg[0]_14 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__1 
       (.I0(\rv_len_reg[0]_18 ),
        .I1(\rv_len_reg[2]_6 [0]),
        .O(\rv_len_reg[0]_17 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__10 
       (.I0(\rv_len_reg[0]_39 ),
        .I1(\rv_len_reg[0]_150 ),
        .O(\rv_len_reg[0]_50 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__11 
       (.I0(\rv_len_reg[0]_29 ),
        .I1(\rv_len_reg[0]_151 ),
        .O(\rv_len_reg[0]_52 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__12 
       (.I0(\rv_len_reg[0]_31 ),
        .I1(\rv_len_reg[2]_12 [0]),
        .O(\rv_len_reg[0]_53 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__13 
       (.I0(\rv_len_reg[0]_21 ),
        .I1(\rv_len_reg[0]_153 ),
        .O(\rv_len_reg[0]_54 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__14 
       (.I0(\rv_len_reg[0]_27 ),
        .I1(\rv_len_reg[0]_154 ),
        .O(\rv_len_reg[0]_55 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__15 
       (.I0(\rv_len_reg[0]_60 ),
        .I1(\rv_len_reg[0]_155 ),
        .O(\rv_len_reg[0]_79 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__16 
       (.I0(\rv_len_reg[0]_68 ),
        .I1(\rv_len_reg[2]_14 [0]),
        .O(\rv_len_reg[0]_80 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__17 
       (.I0(\rv_len_reg[0]_62 ),
        .I1(\rv_len_reg[0]_157 ),
        .O(\rv_len_reg[0]_81 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__18 
       (.I0(\rv_len_reg[0]_64 ),
        .I1(\rv_len_reg[0]_158 ),
        .O(\rv_len_reg[0]_82 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__19 
       (.I0(\rv_len_reg[0]_72 ),
        .I1(\rv_len_reg[0]_159 ),
        .O(\rv_len_reg[0]_83 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__2 
       (.I0(\rv_len_reg[0]_23 ),
        .I1(\rv_len_reg[0]_142 ),
        .O(\rv_len_reg[0]_42 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__20 
       (.I0(\rv_len_reg[0]_70 ),
        .I1(\rv_len_reg[0]_160 ),
        .O(\rv_len_reg[0]_84 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__21 
       (.I0(\rv_len_reg[0]_66 ),
        .I1(\rv_len_reg[0]_161 ),
        .O(\rv_len_reg[0]_85 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__22 
       (.I0(\rv_len_reg[0]_1 ),
        .I1(\rv_len_reg[2]_15 [0]),
        .O(\rv_len_reg[0]_86 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__23 
       (.I0(\rv_len_reg[0]_2 ),
        .I1(\rv_len_reg[3]_3 [0]),
        .O(\rv_len_reg[0]_87 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__24 
       (.I0(\rv_len_reg[0]_75 ),
        .I1(\rv_len_reg[2]_17 [0]),
        .O(\rv_len_reg[0]_88 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__25 
       (.I0(\rv_len_reg[0]_78 ),
        .I1(\rv_len_reg[0]_164 ),
        .O(\rv_len_reg[0]_89 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__26 
       (.I0(\rv_len_reg[0]_57 ),
        .I1(\rv_len_reg[0]_165 ),
        .O(\rv_len_reg[0]_90 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__27 
       (.I0(\rv_len_reg[0]_108 ),
        .I1(\rv_len_reg[0]_166 ),
        .O(\rv_len_reg[0]_113 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__28 
       (.I0(\rv_len_reg[0]_94 ),
        .I1(\rv_len_reg[2]_19 [0]),
        .O(\rv_len_reg[0]_114 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__29 
       (.I0(\rv_len_reg[0]_92 ),
        .I1(\rv_len_reg[3]_4 [0]),
        .O(\rv_len_reg[0]_115 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__3 
       (.I0(\rv_len_reg[0]_33 ),
        .I1(\rv_len_reg[0]_143 ),
        .O(\rv_len_reg[0]_43 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__30 
       (.I0(\rv_len_reg[0]_96 ),
        .I1(\rv_len_reg[0]_168 ),
        .O(\rv_len_reg[0]_116 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__31 
       (.I0(\rv_len_reg[0]_98 ),
        .I1(\rv_len_reg[2]_21 [0]),
        .O(\rv_len_reg[0]_117 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__32 
       (.I0(\rv_len_reg[0]_103 ),
        .I1(\rv_len_reg[2]_22 [0]),
        .O(\rv_len_reg[0]_118 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__33 
       (.I0(\rv_len_reg[0]_106 ),
        .I1(\rv_len_reg[0]_171 ),
        .O(\rv_len_reg[0]_119 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__34 
       (.I0(\rv_len_reg[0]_100 ),
        .I1(\rv_len_reg[0]_172 ),
        .O(\rv_len_reg[0]_120 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__35 
       (.I0(\rv_len_reg[0]_111 ),
        .I1(\rv_len_reg[0]_173 ),
        .O(\rv_len_reg[0]_121 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__36 
       (.I0(\rv_len_reg[0]_5 ),
        .I1(\rv_len_reg[0]_174 ),
        .O(\rv_len_reg[0]_122 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__37 
       (.I0(\rv_len_reg[0]_6 ),
        .I1(\rv_len_reg[0]_175 ),
        .O(\rv_len_reg[0]_123 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__38 
       (.I0(\rv_len_reg[0]_7 ),
        .I1(\rv_len_reg[2]_23 [0]),
        .O(\rv_len_reg[0]_124 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__39 
       (.I0(\rv_len_reg[0]_8 ),
        .I1(\rv_len_reg[2]_24 [0]),
        .O(\rv_len_reg[0]_125 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__4 
       (.I0(\rv_len_reg[0]_25 ),
        .I1(\rv_len_reg[0]_144 ),
        .O(\rv_len_reg[0]_44 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__40 
       (.I0(\rv_len_reg[0]_127 ),
        .I1(\rv_len_reg[0]_179 ),
        .O(\rv_len_reg[0]_126 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__41 
       (.I0(\rv_len_reg[0]_130 ),
        .I1(\rv_len_reg[0]_181 ),
        .O(\rv_len_reg[0]_129 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__42 
       (.I0(result_data1),
        .I1(\rv_len_reg[0]_182 ),
        .O(\rv_len_reg[0]_132 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__43 
       (.I0(result_data1_2),
        .I1(rv_len_reg__0[0]),
        .O(p_0_in__9[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__44 
       (.I0(\rv_len_reg[0]_135 ),
        .I1(\rv_len_reg[0]_183 ),
        .O(\rv_len_reg[0]_137 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__45 
       (.I0(result_data1_1),
        .I1(\rv_len_reg[0]_184 ),
        .O(\rv_len_reg[0]_138 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__47 
       (.I0(\rv_len_reg[0]_4 ),
        .I1(\rv_len_reg[0]_139 ),
        .O(\rv_len_reg[0]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__5 
       (.I0(\rv_len_reg[0]_35 ),
        .I1(\rv_len_reg[0]_145 ),
        .O(\rv_len_reg[0]_45 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__6 
       (.I0(\rv_len_reg[0]_37 ),
        .I1(\rv_len_reg[0]_146 ),
        .O(\rv_len_reg[0]_46 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__7 
       (.I0(\rv_len_reg[0]_0 ),
        .I1(\rv_len_reg[0]_147 ),
        .O(\rv_len_reg[0]_47 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__8 
       (.I0(\rv_len_reg[0]_41 ),
        .I1(\rv_len_reg[0]_148 ),
        .O(\rv_len_reg[0]_48 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rv_len[0]_i_1__9 
       (.I0(\rv_len_reg[0]_10 ),
        .I1(\rv_len_reg[0]_149 ),
        .O(\rv_len_reg[0]_49 ));
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__44 
       (.I0(result_data1_2),
        .I1(rv_len_reg__0[0]),
        .I2(rv_len_reg__0[1]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__44 
       (.I0(result_data1_2),
        .I1(rv_len_reg__0[0]),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0__0[2]),
        .O(p_0_in__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__44 
       (.I0(result_data1_2),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__0[0]),
        .I3(rv_len_reg__0__0[2]),
        .I4(rv_len_reg__0__0[3]),
        .O(p_0_in__9[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__44 
       (.I0(result_data1_2),
        .I1(rv_len_reg__0__0[2]),
        .I2(rv_len_reg__0[0]),
        .I3(rv_len_reg__0[1]),
        .I4(rv_len_reg__0__0[3]),
        .I5(rv_len_reg__0__0[4]),
        .O(p_0_in__9[4]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \rv_len[5]_i_1__44 
       (.I0(\rv_len[5]_i_2__41_n_0 ),
        .I1(result_data1_2),
        .I2(rv_len_reg__0__0[5]),
        .O(p_0_in__9[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rv_len[5]_i_2__41 
       (.I0(rv_len_reg__0__0[4]),
        .I1(rv_len_reg__0__0[2]),
        .I2(rv_len_reg__0[0]),
        .I3(rv_len_reg__0[1]),
        .I4(rv_len_reg__0__0[3]),
        .O(\rv_len[5]_i_2__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \rv_len[6]_i_1__45 
       (.I0(\rv_len[7]_i_3__42_n_0 ),
        .I1(result_data1_2),
        .I2(rv_len_reg__0__0[6]),
        .O(p_0_in__9[6]));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \rv_len[7]_i_1 
       (.I0(\rv_len_reg[0]_10 ),
        .I1(\result_data[31]_i_4_n_0 ),
        .I2(\outreg_reg[3]_0 ),
        .I3(\addr_reg[7]_0 ),
        .I4(D[4]),
        .I5(\result_data[31]_i_3_n_0 ),
        .O(\rv_len_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \rv_len[7]_i_1__0 
       (.I0(\rv_len_reg[0]_12 ),
        .I1(\result_data[31]_i_3__0_n_0 ),
        .I2(\outreg_reg[5]_0 [0]),
        .I3(\outreg_reg[1]_1 ),
        .I4(\result_data[31]_i_4_n_0 ),
        .I5(\outreg_reg[0]_1 ),
        .O(\rv_len_reg[0]_13 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \rv_len[7]_i_1__1 
       (.I0(\rv_len_reg[0]_15 ),
        .I1(\outreg_reg[5]_0 [0]),
        .I2(\outreg_reg[1]_1 ),
        .I3(\result_data[31]_i_4_n_0 ),
        .I4(\outreg_reg[0]_1 ),
        .I5(\result_data[15]_i_3_n_0 ),
        .O(\rv_len_reg[0]_16 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \rv_len[7]_i_1__10 
       (.I0(\rv_len_reg[0]_35 ),
        .I1(\outreg_reg[5]_0 [0]),
        .I2(\outreg_reg[0]_1 ),
        .I3(\result_data[31]_i_4_n_0 ),
        .I4(\outreg_reg[1]_1 ),
        .I5(\result_data[15]_i_3_n_0 ),
        .O(\rv_len_reg[0]_34 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \rv_len[7]_i_1__11 
       (.I0(\rv_len_reg[0]_37 ),
        .I1(\outreg_reg[5]_0 [0]),
        .I2(\outreg_reg[1]_1 ),
        .I3(\outreg_reg[0]_1 ),
        .I4(\result_data[31]_i_4_n_0 ),
        .I5(\result_data[15]_i_3_n_0 ),
        .O(\rv_len_reg[0]_36 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \rv_len[7]_i_1__12 
       (.I0(\rv_len_reg[0]_39 ),
        .I1(\outreg_reg[5]_0 [0]),
        .I2(\outreg_reg[1]_1 ),
        .I3(\outreg_reg[0]_1 ),
        .I4(\result_data[31]_i_4_n_0 ),
        .I5(\result_data[15]_i_3_n_0 ),
        .O(\rv_len_reg[0]_38 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \rv_len[7]_i_1__13 
       (.I0(\rv_len_reg[0]_41 ),
        .I1(\result_data[31]_i_4_n_0 ),
        .I2(\result_data[15]_i_3_n_0 ),
        .I3(\outreg_reg[0]_1 ),
        .I4(\outreg_reg[5]_0 [0]),
        .I5(\outreg_reg[1]_1 ),
        .O(\rv_len_reg[0]_40 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \rv_len[7]_i_1__14 
       (.I0(\rv_len_reg[0]_57 ),
        .I1(\result_data[15]_i_3__5_n_0 ),
        .I2(\outreg_reg[5]_0 [0]),
        .I3(\outreg_reg[5]_0 [1]),
        .I4(\result_data[15]_i_3__0_n_0 ),
        .I5(\result_data[15]_i_5_n_0 ),
        .O(\rv_len_reg[0]_56 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \rv_len[7]_i_1__15 
       (.I0(\rv_len_reg[0]_4 ),
        .I1(\result_data[15]_i_3__0_n_0 ),
        .I2(\result_data[15]_i_4__2_n_0 ),
        .I3(\result_data[15]_i_5_n_0 ),
        .I4(\outreg_reg[5]_0 [0]),
        .I5(\outreg_reg[5]_0 [1]),
        .O(\rv_len_reg[0]_58 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \rv_len[7]_i_1__16 
       (.I0(\rv_len_reg[0]_60 ),
        .I1(\result_data[15]_i_3__4_n_0 ),
        .I2(\outreg_reg[0]_1 ),
        .I3(\outreg_reg[5]_0 [1]),
        .I4(\result_data[31]_i_4__1_n_0 ),
        .I5(\result_data[15]_i_5_n_0 ),
        .O(\rv_len_reg[0]_59 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \rv_len[7]_i_1__17 
       (.I0(\rv_len_reg[0]_62 ),
        .I1(\result_data[15]_i_4__2_n_0 ),
        .I2(\result_data[31]_i_3__1_n_0 ),
        .I3(\result_data[15]_i_5_n_0 ),
        .I4(\outreg_reg[3]_0 ),
        .I5(\outreg_reg[5]_0 [0]),
        .O(\rv_len_reg[0]_61 ));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \rv_len[7]_i_1__18 
       (.I0(\rv_len_reg[0]_64 ),
        .I1(\result_data[31]_i_3__2_n_0 ),
        .I2(\result_data[15]_i_3__3_n_0 ),
        .I3(\outreg_reg[5]_0 [0]),
        .I4(\result_data[15]_i_5_n_0 ),
        .O(\rv_len_reg[0]_63 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \rv_len[7]_i_1__19 
       (.I0(\rv_len_reg[0]_66 ),
        .I1(\result_data[31]_i_3__1_n_0 ),
        .I2(\result_data[31]_i_5__4_n_0 ),
        .I3(\outreg_reg[0]_1 ),
        .I4(\outreg_reg[5]_0 [1]),
        .I5(\result_data[15]_i_5_n_0 ),
        .O(\rv_len_reg[0]_65 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \rv_len[7]_i_1__2 
       (.I0(\rv_len_reg[0]_18 ),
        .I1(\result_data[31]_i_3__0_n_0 ),
        .I2(\outreg_reg[5]_0 [0]),
        .I3(\outreg_reg[1]_1 ),
        .I4(\outreg_reg[0]_1 ),
        .I5(\result_data[31]_i_4_n_0 ),
        .O(\rv_len_reg[0]_19 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \rv_len[7]_i_1__20 
       (.I0(\rv_len_reg[0]_68 ),
        .I1(\result_data[31]_i_3__2_n_0 ),
        .I2(\result_data[31]_i_4__2_n_0 ),
        .I3(\outreg_reg[0]_1 ),
        .I4(\outreg_reg[5]_0 [1]),
        .I5(\result_data[15]_i_5_n_0 ),
        .O(\rv_len_reg[0]_67 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \rv_len[7]_i_1__21 
       (.I0(\rv_len_reg[0]_70 ),
        .I1(\result_data[15]_i_3__2_n_0 ),
        .I2(\result_data[15]_i_5_n_0 ),
        .I3(\addr_reg[6]_0 ),
        .I4(\outreg_reg[1]_1 ),
        .O(\rv_len_reg[0]_69 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \rv_len[7]_i_1__22 
       (.I0(\rv_len_reg[0]_72 ),
        .I1(\outreg_reg[5]_0 [0]),
        .I2(\addr_reg[7]_0 ),
        .I3(D[5]),
        .I4(\result_data[15]_i_3__3_n_0 ),
        .I5(\result_data[31]_i_5__1_n_0 ),
        .O(\rv_len_reg[0]_71 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \rv_len[7]_i_1__23 
       (.I0(\rv_len_reg[0]_1 ),
        .I1(\result_data[31]_i_3__7_n_0 ),
        .I2(\outreg_reg[5]_0 [0]),
        .I3(\result_data[31]_i_4__1_n_0 ),
        .I4(\result_data[31]_i_5__1_n_0 ),
        .I5(\outreg_reg[0]_1 ),
        .O(\rv_len_reg[0]_73 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \rv_len[7]_i_1__24 
       (.I0(\rv_len_reg[0]_75 ),
        .I1(\addr_reg[6]_0 ),
        .I2(D[1]),
        .I3(\outreg_reg[0]_1 ),
        .I4(\result_data[15]_i_5_n_0 ),
        .I5(\result_data[15]_i_3__1_n_0 ),
        .O(\rv_len_reg[0]_74 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \rv_len[7]_i_1__25 
       (.I0(\rv_len_reg[0]_2 ),
        .I1(D[1]),
        .I2(\addr_reg[6]_0 ),
        .I3(\outreg_reg[0]_1 ),
        .I4(\result_data[15]_i_5_n_0 ),
        .I5(\result_data[15]_i_3__1_n_0 ),
        .O(\rv_len_reg[0]_76 ));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
    \rv_len[7]_i_1__26 
       (.I0(\rv_len_reg[0]_78 ),
        .I1(\addr_reg[6]_0 ),
        .I2(\outreg_reg[1]_1 ),
        .I3(\outreg_reg[0]_1 ),
        .I4(\result_data[15]_i_5_n_0 ),
        .I5(\result_data[15]_i_3__1_n_0 ),
        .O(\rv_len_reg[0]_77 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \rv_len[7]_i_1__27 
       (.I0(\rv_len_reg[0]_92 ),
        .I1(\result_data[63]_i_3_n_0 ),
        .I2(\outreg_reg[3]_0 ),
        .I3(D[5]),
        .I4(D[4]),
        .I5(\result_data[63]_i_4_n_0 ),
        .O(\rv_len_reg[0]_91 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \rv_len[7]_i_1__28 
       (.I0(\rv_len_reg[0]_94 ),
        .I1(\result_data[31]_i_3__3_n_0 ),
        .I2(\result_data[31]_i_4__5_n_0 ),
        .I3(D[0]),
        .I4(\result_data[31]_i_5__2_n_0 ),
        .I5(\outreg_reg[5]_0 [0]),
        .O(\rv_len_reg[0]_93 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \rv_len[7]_i_1__29 
       (.I0(\rv_len_reg[0]_96 ),
        .I1(\result_data[31]_i_4__5_n_0 ),
        .I2(D[0]),
        .I3(D[1]),
        .I4(\result_data[31]_i_3__4_n_0 ),
        .I5(\result_data[31]_i_5__2_n_0 ),
        .O(\rv_len_reg[0]_95 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \rv_len[7]_i_1__3 
       (.I0(\rv_len_reg[0]_21 ),
        .I1(\result_data[31]_i_3__8_n_0 ),
        .I2(\result_data[31]_i_4__4_n_0 ),
        .I3(\outreg_reg[3]_0 ),
        .I4(\result_data[31]_i_5__4_n_0 ),
        .I5(\result_data[31]_i_6__0_n_0 ),
        .O(\rv_len_reg[0]_20 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \rv_len[7]_i_1__30 
       (.I0(\rv_len_reg[0]_98 ),
        .I1(\result_data[31]_i_3__5_n_0 ),
        .I2(D[5]),
        .I3(\result_data[31]_i_5__2_n_0 ),
        .I4(D[0]),
        .I5(D[1]),
        .O(\rv_len_reg[0]_97 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \rv_len[7]_i_1__31 
       (.I0(\rv_len_reg[0]_100 ),
        .I1(\result_data[15]_i_3__10_n_0 ),
        .I2(\outreg_reg[5]_0 [1]),
        .I3(\outreg_reg[5]_0 [0]),
        .I4(D[4]),
        .I5(\result_data[63]_i_3_n_0 ),
        .O(\rv_len_reg[0]_99 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \rv_len[7]_i_1__32 
       (.I0(\rv_len_reg[0]_7 ),
        .I1(D[1]),
        .I2(D[0]),
        .I3(\result_data[31]_i_3__5_n_0 ),
        .I4(D[5]),
        .I5(\result_data[31]_i_5__2_n_0 ),
        .O(\rv_len_reg[0]_101 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \rv_len[7]_i_1__33 
       (.I0(\rv_len_reg[0]_103 ),
        .I1(D[1]),
        .I2(D[0]),
        .I3(\result_data[31]_i_3__5_n_0 ),
        .I4(D[5]),
        .I5(\result_data[31]_i_5__2_n_0 ),
        .O(\rv_len_reg[0]_102 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \rv_len[7]_i_1__34 
       (.I0(\rv_len_reg[0]_6 ),
        .I1(\result_data[15]_i_3__6_n_0 ),
        .I2(\outreg_reg[5]_0 [0]),
        .I3(D[0]),
        .I4(\result_data[31]_i_5__2_n_0 ),
        .I5(D[5]),
        .O(\rv_len_reg[0]_104 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \rv_len[7]_i_1__35 
       (.I0(\rv_len_reg[0]_106 ),
        .I1(\result_data[15]_i_3__10_n_0 ),
        .I2(\outreg_reg[5]_0 [1]),
        .I3(\outreg_reg[5]_0 [0]),
        .I4(D[4]),
        .I5(\result_data[15]_i_3__7_n_0 ),
        .O(\rv_len_reg[0]_105 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \rv_len[7]_i_1__36 
       (.I0(\rv_len_reg[0]_108 ),
        .I1(\outreg_reg[5]_0 [0]),
        .I2(\result_data[15]_i_3__9_n_0 ),
        .I3(\result_data[15]_i_4__0_n_0 ),
        .I4(\result_data[31]_i_3__7_n_0 ),
        .I5(\result_data[31]_i_5__2_n_0 ),
        .O(\rv_len_reg[0]_107 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \rv_len[7]_i_1__37 
       (.I0(\rv_len_reg[0]_8 ),
        .I1(\result_data[31]_i_3__5_n_0 ),
        .I2(D[5]),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\result_data[31]_i_5__2_n_0 ),
        .O(\rv_len_reg[0]_109 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \rv_len[7]_i_1__38 
       (.I0(\rv_len_reg[0]_111 ),
        .I1(\result_data[15]_i_3__7_n_0 ),
        .I2(D[5]),
        .I3(\result_data[31]_i_3__7_n_0 ),
        .I4(\outreg_reg[5]_0 [0]),
        .I5(\result_data[31]_i_5__2_n_0 ),
        .O(\rv_len_reg[0]_110 ));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \rv_len[7]_i_1__39 
       (.I0(\rv_len_reg[0]_5 ),
        .I1(\result_data[15]_i_3__6_n_0 ),
        .I2(D[5]),
        .I3(D[0]),
        .I4(\result_data[31]_i_5__2_n_0 ),
        .I5(\outreg_reg[5]_0 [0]),
        .O(\rv_len_reg[0]_112 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \rv_len[7]_i_1__4 
       (.I0(\rv_len_reg[0]_23 ),
        .I1(\result_data[31]_i_3__0_n_0 ),
        .I2(\outreg_reg[1]_1 ),
        .I3(\outreg_reg[0]_1 ),
        .I4(\result_data[31]_i_4_n_0 ),
        .I5(\outreg_reg[5]_0 [0]),
        .O(\rv_len_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rv_len[7]_i_1__40 
       (.I0(D[0]),
        .I1(\result_data[63]_i_3__0_n_0 ),
        .I2(D[1]),
        .I3(\rv_len_reg[0]_127 ),
        .O(\rv_len_reg[0]_128 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \rv_len[7]_i_1__41 
       (.I0(D[0]),
        .I1(\result_data[63]_i_3__0_n_0 ),
        .I2(D[1]),
        .I3(\rv_len_reg[0]_130 ),
        .O(\rv_len_reg[0]_131 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \rv_len[7]_i_1__42 
       (.I0(\result_data[63]_i_3__0_n_0 ),
        .I1(D[0]),
        .I2(D[1]),
        .I3(result_data1),
        .O(\rv_len_reg[0]_133 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \rv_len[7]_i_1__43 
       (.I0(D[0]),
        .I1(\result_data[31]_i_3__6_n_0 ),
        .I2(\rv_len_reg[0]_135 ),
        .O(\rv_len_reg[0]_134 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \rv_len[7]_i_1__44 
       (.I0(D[0]),
        .I1(\result_data[31]_i_3__6_n_0 ),
        .I2(result_data1_1),
        .O(\rv_len_reg[0]_136 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rv_len[7]_i_1__45 
       (.I0(result_data0),
        .I1(result_data1_2),
        .O(sel));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \rv_len[7]_i_1__46 
       (.I0(\rv_len_reg[0]_0 ),
        .I1(\result_data[31]_i_3_n_0 ),
        .I2(\result_data[31]_i_4_n_0 ),
        .I3(\addr_reg[7]_0 ),
        .I4(D[4]),
        .I5(\outreg_reg[3]_0 ),
        .O(\rv_len_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00001000FFFFFFFF)) 
    \rv_len[7]_i_1__47 
       (.I0(\result_data[31]_i_3__1_n_0 ),
        .I1(\result_data[15]_i_4__2_n_0 ),
        .I2(\result_data[15]_i_5_n_0 ),
        .I3(\outreg_reg[5]_0 [0]),
        .I4(\outreg_reg[5]_0 [1]),
        .I5(\rv_len_reg[7]_2 ),
        .O(\rv_len_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \rv_len[7]_i_1__5 
       (.I0(\rv_len_reg[0]_25 ),
        .I1(\result_data[31]_i_3__0_n_0 ),
        .I2(\outreg_reg[5]_0 [0]),
        .I3(\outreg_reg[0]_1 ),
        .I4(\result_data[31]_i_4_n_0 ),
        .I5(\outreg_reg[1]_1 ),
        .O(\rv_len_reg[0]_24 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \rv_len[7]_i_1__6 
       (.I0(\rv_len_reg[0]_27 ),
        .I1(D[1]),
        .I2(D[0]),
        .I3(\result_data[31]_i_4_n_0 ),
        .I4(\outreg_reg[5]_0 [0]),
        .I5(\result_data[31]_i_3__0_n_0 ),
        .O(\rv_len_reg[0]_26 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \rv_len[7]_i_1__7 
       (.I0(\rv_len_reg[0]_29 ),
        .I1(\result_data[31]_i_4_n_0 ),
        .I2(\result_data[31]_i_3__0_n_0 ),
        .I3(\outreg_reg[1]_1 ),
        .I4(\outreg_reg[5]_0 [0]),
        .I5(\outreg_reg[0]_1 ),
        .O(\rv_len_reg[0]_28 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \rv_len[7]_i_1__8 
       (.I0(\rv_len_reg[0]_31 ),
        .I1(\result_data[31]_i_4_n_0 ),
        .I2(\result_data[31]_i_3__0_n_0 ),
        .I3(D[0]),
        .I4(\outreg_reg[5]_0 [0]),
        .I5(D[1]),
        .O(\rv_len_reg[0]_30 ));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
    \rv_len[7]_i_1__9 
       (.I0(\rv_len_reg[0]_33 ),
        .I1(\outreg_reg[1]_1 ),
        .I2(\outreg_reg[0]_1 ),
        .I3(\result_data[31]_i_4_n_0 ),
        .I4(\outreg_reg[5]_0 [0]),
        .I5(\result_data[15]_i_3_n_0 ),
        .O(\rv_len_reg[0]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rv_len[7]_i_2__41 
       (.I0(\rv_len[7]_i_3__42_n_0 ),
        .I1(rv_len_reg__0__0[6]),
        .I2(result_data1_2),
        .I3(rv_len_reg__0__0[7]),
        .O(p_0_in__9[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__42 
       (.I0(rv_len_reg__0__0[5]),
        .I1(rv_len_reg__0__0[3]),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[0]),
        .I4(rv_len_reg__0__0[2]),
        .I5(rv_len_reg__0__0[4]),
        .O(\rv_len[7]_i_3__42_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(p_0_in__9[0]),
        .Q(rv_len_reg__0[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(p_0_in__9[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(p_0_in__9[2]),
        .Q(rv_len_reg__0__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(p_0_in__9[3]),
        .Q(rv_len_reg__0__0[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(p_0_in__9[4]),
        .Q(rv_len_reg__0__0[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(p_0_in__9[5]),
        .Q(rv_len_reg__0__0[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(p_0_in__9[6]),
        .Q(rv_len_reg__0__0[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(sel),
        .CLR(reset),
        .D(p_0_in__9[7]),
        .Q(rv_len_reg__0__0[7]));
  LUT6 #(
    .INIT(64'hFFFF000002000000)) 
    valid_i_1__2
       (.I0(rv_len_reg__0[1]),
        .I1(rv_len_reg__0[0]),
        .I2(\outreg[15]_i_2__15_n_0 ),
        .I3(\outreg[15]_i_4__16_n_0 ),
        .I4(result_data1_2),
        .I5(wreg_mem_addr_valid),
        .O(valid_i_1__2_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1__2_n_0),
        .Q(wreg_mem_addr_valid));
  FDRE wr_up_reg
       (.C(clk),
        .CE(1'b1),
        .D(wr_t_reg),
        .Q(valid_reg_1),
        .R(isa_wr_reg));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized31
   (wreg_mem_len_valid,
    wreg_mem_len,
    E,
    clk,
    reset,
    D);
  output wreg_mem_len_valid;
  output [7:0]wreg_mem_len;
  input [0:0]E;
  input clk;
  input reset;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire clk;
  wire reset;
  wire [7:0]wreg_mem_len;
  wire wreg_mem_len_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_mem_len[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_mem_len[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_mem_len[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_mem_len[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_mem_len[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_mem_len[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_mem_len[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[7]),
        .Q(wreg_mem_len[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(E),
        .Q(wreg_mem_len_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized32
   (Q,
    \outreg_reg[0]_0 ,
    \check_reg[0]_0 ,
    \check_reg[3]_0 ,
    wreg_ch_zero_cal,
    wreg_ch_zero_cal_valid,
    \addr_reg[1] ,
    \addr_reg[3] ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_0 ,
    \addr_reg[3]_0 ,
    clk,
    reset,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[2]_rep ,
    \rv_len_reg[0]_0 );
  output [0:0]Q;
  output \outreg_reg[0]_0 ;
  output \check_reg[0]_0 ;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_ch_zero_cal;
  output wreg_ch_zero_cal_valid;
  input \addr_reg[1] ;
  input \addr_reg[3] ;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [3:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input [0:0]\addr_reg[3]_0 ;
  input clk;
  input reset;
  input [0:0]\getdata_reg[2] ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[2]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [0:0]Q;
  wire \addr_reg[1] ;
  wire \addr_reg[3] ;
  wire [0:0]\addr_reg[3]_0 ;
  wire [7:0]check;
  wire \check[7]_i_4__17_n_0 ;
  wire \check[7]_i_7__6_n_0 ;
  wire \check_reg[0]_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[2] ;
  wire [0:0]\getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire outreg;
  wire \outreg[15]_i_3__3_n_0 ;
  wire \outreg[15]_i_4__4_n_0 ;
  wire \outreg[15]_i_6__0_n_0 ;
  wire \outreg[15]_i_8__0_n_0 ;
  wire \outreg[15]_i_9_n_0 ;
  wire \outreg_reg[0]_0 ;
  wire [7:1]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire reset;
  wire \result_data[0]_i_1__27_n_0 ;
  wire \result_data[1]_i_1__27_n_0 ;
  wire \result_data[2]_i_1__27_n_0 ;
  wire \result_data[3]_i_1__27_n_0 ;
  wire \result_data[4]_i_1__27_n_0 ;
  wire \result_data[5]_i_1__27_n_0 ;
  wire \result_data[6]_i_1__27_n_0 ;
  wire \result_data[7]_i_1__27_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__14_n_0 ;
  wire \rv_len[7]_i_3__15_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_ch_zero_cal;
  wire wreg_ch_zero_cal_valid;

  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__29 
       (.I0(\check[7]_i_4__17_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__29 
       (.I0(\check[7]_i_4__17_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__29 
       (.I0(\check[7]_i_4__17_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__29 
       (.I0(\check[7]_i_4__17_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__29 
       (.I0(\check[7]_i_4__17_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__29 
       (.I0(\check[7]_i_4__17_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__29 
       (.I0(\check[7]_i_4__17_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__20 
       (.I0(\check[7]_i_4__17_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_4__17 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_7__6_n_0 ),
        .O(\check[7]_i_4__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_5__17 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_7__6 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_7__6_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[3]_0 ),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[3]_0 ),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[3]_0 ),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[3]_0 ),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[3]_0 ),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[3]_0 ),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[3]_0 ),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[3]_0 ),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \outreg[15]_i_1__5 
       (.I0(\addr_reg[1] ),
        .I1(\outreg[15]_i_3__3_n_0 ),
        .I2(\outreg[15]_i_4__4_n_0 ),
        .O(outreg));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_3__3 
       (.I0(\outreg_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_4__4 
       (.I0(\outreg[15]_i_6__0_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[15]_i_8__0_n_0 ),
        .I5(\outreg[15]_i_9_n_0 ),
        .O(\outreg[15]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \outreg[15]_i_5__1 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\outreg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_6__0 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [2]),
        .O(\outreg[15]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__0 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[15]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_9 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_9_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_zero_cal[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[2]),
        .Q(wreg_ch_zero_cal[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[3]),
        .Q(wreg_ch_zero_cal[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[4]),
        .Q(wreg_ch_zero_cal[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[5]),
        .Q(wreg_ch_zero_cal[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[6]),
        .Q(wreg_ch_zero_cal[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[7]),
        .Q(wreg_ch_zero_cal[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_zero_cal[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_zero_cal[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_zero_cal[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_zero_cal[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_zero_cal[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_zero_cal[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_zero_cal[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[0]),
        .Q(wreg_ch_zero_cal[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset),
        .D(p_0_in__0[1]),
        .Q(wreg_ch_zero_cal[9]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[0]_i_1__27 
       (.I0(p_0_in__0[0]),
        .I1(\addr_reg[3] ),
        .O(\result_data[0]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[1]_i_1__27 
       (.I0(p_0_in__0[1]),
        .I1(\addr_reg[3] ),
        .O(\result_data[1]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[2]_i_1__27 
       (.I0(p_0_in__0[2]),
        .I1(\addr_reg[3] ),
        .O(\result_data[2]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[3]_i_1__27 
       (.I0(p_0_in__0[3]),
        .I1(\addr_reg[3] ),
        .O(\result_data[3]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[4]_i_1__27 
       (.I0(p_0_in__0[4]),
        .I1(\addr_reg[3] ),
        .O(\result_data[4]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[5]_i_1__27 
       (.I0(p_0_in__0[5]),
        .I1(\addr_reg[3] ),
        .O(\result_data[5]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[6]_i_1__27 
       (.I0(p_0_in__0[6]),
        .I1(\addr_reg[3] ),
        .O(\result_data[6]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[7]_i_1__27 
       (.I0(p_0_in__0[7]),
        .I1(\addr_reg[3] ),
        .O(\result_data[7]_i_1__27_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[0]_i_1__27_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__0[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__0[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__0[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__0[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__0[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__0[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[1]_i_1__27_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[2]_i_1__27_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[3]_i_1__27_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[4]_i_1__27_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[5]_i_1__27_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[6]_i_1__27_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[7]_i_1__27_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__0[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__26 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__26 
       (.I0(\addr_reg[1] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__26 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in_0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__26 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__26 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[5]_i_2__14_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in_0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__14 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__27 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__15_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rv_len[7]_i_2__45 
       (.I0(\rv_len[7]_i_3__15_n_0 ),
        .I1(rv_len_reg__1[6]),
        .I2(\addr_reg[1] ),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in_0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__15 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__15_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in_0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in_0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in_0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in_0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in_0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in_0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in_0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hAA08)) 
    valid_i_1
       (.I0(\addr_reg[1] ),
        .I1(\outreg[15]_i_3__3_n_0 ),
        .I2(\outreg[15]_i_4__4_n_0 ),
        .I3(wreg_ch_zero_cal_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_zero_cal_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized33
   (Q,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[3]_0 ,
    wreg_ch_sample_rate,
    wreg_ch_sample_rate_valid,
    \addr_reg[1] ,
    \addr_reg[2] ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    reset,
    \getdata_reg[2]_rep ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[2]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [0:0]Q;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_ch_sample_rate;
  output wreg_ch_sample_rate_valid;
  input \addr_reg[1] ;
  input \addr_reg[2] ;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [3:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input reset;
  input [0:0]\getdata_reg[2]_rep ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[2]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [0:0]Q;
  wire \addr_reg[1] ;
  wire \addr_reg[2] ;
  wire [7:0]check;
  wire \check[7]_i_6__14_n_0 ;
  wire \check[7]_i_7__7_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[2]_rep ;
  wire [0:0]\getdata_reg[2]_rep_0 ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[15]_i_1__12_n_0 ;
  wire \outreg[15]_i_3__4_n_0 ;
  wire \outreg[15]_i_4__5_n_0 ;
  wire \outreg[15]_i_6__1_n_0 ;
  wire \outreg[15]_i_8__1_n_0 ;
  wire \outreg[15]_i_9__0_n_0 ;
  wire [7:1]p_0_in__0__0;
  wire [7:0]p_0_in__1;
  wire reset;
  wire \result_data[0]_i_1__28_n_0 ;
  wire \result_data[1]_i_1__28_n_0 ;
  wire \result_data[2]_i_1__28_n_0 ;
  wire \result_data[3]_i_1__28_n_0 ;
  wire \result_data[4]_i_1__28_n_0 ;
  wire \result_data[5]_i_1__28_n_0 ;
  wire \result_data[6]_i_1__28_n_0 ;
  wire \result_data[7]_i_1__28_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__15_n_0 ;
  wire \rv_len[7]_i_3__16_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_ch_sample_rate;
  wire wreg_ch_sample_rate_valid;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__30 
       (.I0(\check[7]_i_6__14_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__30 
       (.I0(\check[7]_i_6__14_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__30 
       (.I0(\check[7]_i_6__14_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__30 
       (.I0(\check[7]_i_6__14_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__30 
       (.I0(\check[7]_i_6__14_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__30 
       (.I0(\check[7]_i_6__14_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__30 
       (.I0(\check[7]_i_6__14_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__21 
       (.I0(\check[7]_i_6__14_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_4__18 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_5__18 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__14 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_7__7_n_0 ),
        .O(\check[7]_i_6__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_7__7 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_7__7_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[15]_i_1__12 
       (.I0(\outreg[15]_i_3__4_n_0 ),
        .I1(\outreg[15]_i_4__5_n_0 ),
        .I2(\addr_reg[1] ),
        .O(\outreg[15]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_3__4 
       (.I0(\outreg[15]_i_6__1_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[15]_i_8__1_n_0 ),
        .I5(\outreg[15]_i_9__0_n_0 ),
        .O(\outreg[15]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_4__5 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_6__1 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [2]),
        .O(\outreg[15]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__1 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[15]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_9__0 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_9__0_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_sample_rate[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[2]),
        .Q(wreg_ch_sample_rate[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[3]),
        .Q(wreg_ch_sample_rate[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[4]),
        .Q(wreg_ch_sample_rate[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[5]),
        .Q(wreg_ch_sample_rate[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[6]),
        .Q(wreg_ch_sample_rate[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[7]),
        .Q(wreg_ch_sample_rate[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_sample_rate[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_sample_rate[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_sample_rate[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_sample_rate[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_sample_rate[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_sample_rate[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_sample_rate[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[0]),
        .Q(wreg_ch_sample_rate[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__12_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[1]),
        .Q(wreg_ch_sample_rate[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__28 
       (.I0(p_0_in__1[0]),
        .I1(\addr_reg[2] ),
        .O(\result_data[0]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__28 
       (.I0(p_0_in__1[1]),
        .I1(\addr_reg[2] ),
        .O(\result_data[1]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__28 
       (.I0(p_0_in__1[2]),
        .I1(\addr_reg[2] ),
        .O(\result_data[2]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__28 
       (.I0(p_0_in__1[3]),
        .I1(\addr_reg[2] ),
        .O(\result_data[3]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__28 
       (.I0(p_0_in__1[4]),
        .I1(\addr_reg[2] ),
        .O(\result_data[4]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__28 
       (.I0(p_0_in__1[5]),
        .I1(\addr_reg[2] ),
        .O(\result_data[5]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__28 
       (.I0(p_0_in__1[6]),
        .I1(\addr_reg[2] ),
        .O(\result_data[6]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__28 
       (.I0(p_0_in__1[7]),
        .I1(\addr_reg[2] ),
        .O(\result_data[7]_i_1__28_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[0]_i_1__28_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__1[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__1[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__1[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__1[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__1[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__1[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[1]_i_1__28_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[2]_i_1__28_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[3]_i_1__28_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[4]_i_1__28_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[5]_i_1__28_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[6]_i_1__28_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\result_data[7]_i_1__28_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__1[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__27 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__27 
       (.I0(\addr_reg[1] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__27 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__0__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__27 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__0__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__27 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[5]_i_2__15_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__0__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__15 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__28 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__16_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__25 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__16_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__0__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__16 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__16_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__0__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__0__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__0__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__0__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__0__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__0__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(reset),
        .D(p_0_in__0__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[15]_i_3__4_n_0 ),
        .I1(\outreg[15]_i_4__5_n_0 ),
        .I2(\addr_reg[1] ),
        .I3(wreg_ch_sample_rate_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_sample_rate_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized34
   (wreg_ch_sign_handle_valid,
    wreg_ch_sign_handle,
    E,
    clk,
    reset,
    D);
  output wreg_ch_sign_handle_valid;
  output [7:0]wreg_ch_sign_handle;
  input [0:0]E;
  input clk;
  input reset;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire clk;
  wire reset;
  wire [7:0]wreg_ch_sign_handle;
  wire wreg_ch_sign_handle_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_ch_sign_handle[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_ch_sign_handle[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_ch_sign_handle[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_ch_sign_handle[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_ch_sign_handle[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_ch_sign_handle[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_ch_sign_handle[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[7]),
        .Q(wreg_ch_sign_handle[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(E),
        .Q(wreg_ch_sign_handle_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized35
   (wreg_ch_main_amp_valid,
    wreg_ch_main_amp,
    isa_cs_reg,
    clk,
    reset,
    D);
  output wreg_ch_main_amp_valid;
  output [7:0]wreg_ch_main_amp;
  input [0:0]isa_cs_reg;
  input clk;
  input reset;
  input [7:0]D;

  wire [7:0]D;
  wire clk;
  wire [0:0]isa_cs_reg;
  wire reset;
  wire [7:0]wreg_ch_main_amp;
  wire wreg_ch_main_amp_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_ch_main_amp[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_ch_main_amp[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_ch_main_amp[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_ch_main_amp[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_ch_main_amp[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_ch_main_amp[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_ch_main_amp[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[7]),
        .Q(wreg_ch_main_amp[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(isa_cs_reg),
        .Q(wreg_ch_main_amp_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized36
   (wreg_ch_pre_amp_valid,
    wreg_ch_pre_amp,
    \addr_reg[1] ,
    clk,
    reset,
    D,
    \getdata_reg[3]_rep__0 );
  output wreg_ch_pre_amp_valid;
  output [7:0]wreg_ch_pre_amp;
  input [0:0]\addr_reg[1] ;
  input clk;
  input reset;
  input [6:0]D;
  input [0:0]\getdata_reg[3]_rep__0 ;

  wire [6:0]D;
  wire [0:0]\addr_reg[1] ;
  wire clk;
  wire [0:0]\getdata_reg[3]_rep__0 ;
  wire reset;
  wire [7:0]wreg_ch_pre_amp;
  wire wreg_ch_pre_amp_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_ch_pre_amp[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_ch_pre_amp[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_ch_pre_amp[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\getdata_reg[3]_rep__0 ),
        .Q(wreg_ch_pre_amp[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_ch_pre_amp[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_ch_pre_amp[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_ch_pre_amp[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_ch_pre_amp[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[1] ),
        .Q(wreg_ch_pre_amp_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized37
   (wreg_ch_v_amp_valid,
    wreg_ch_v_amp,
    \addr_reg[7] ,
    clk,
    reset,
    \getdata_reg[7]_rep ,
    \getdata_reg[6]_rep ,
    p_0_in);
  output wreg_ch_v_amp_valid;
  output [7:0]wreg_ch_v_amp;
  input [0:0]\addr_reg[7] ;
  input clk;
  input reset;
  input [4:0]\getdata_reg[7]_rep ;
  input [1:0]\getdata_reg[6]_rep ;
  input [0:0]p_0_in;

  wire [0:0]\addr_reg[7] ;
  wire clk;
  wire [1:0]\getdata_reg[6]_rep ;
  wire [4:0]\getdata_reg[7]_rep ;
  wire [0:0]p_0_in;
  wire reset;
  wire [7:0]wreg_ch_v_amp;
  wire wreg_ch_v_amp_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[7] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [0]),
        .Q(wreg_ch_v_amp[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[7] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [1]),
        .Q(wreg_ch_v_amp[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[7] ),
        .CLR(reset),
        .D(p_0_in),
        .Q(wreg_ch_v_amp[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[7] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [2]),
        .Q(wreg_ch_v_amp[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[7] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [3]),
        .Q(wreg_ch_v_amp[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[7] ),
        .CLR(reset),
        .D(\getdata_reg[6]_rep [0]),
        .Q(wreg_ch_v_amp[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[7] ),
        .CLR(reset),
        .D(\getdata_reg[6]_rep [1]),
        .Q(wreg_ch_v_amp[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[7] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep [4]),
        .Q(wreg_ch_v_amp[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[7] ),
        .Q(wreg_ch_v_amp_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized38
   (wreg_ch_i_amp_valid,
    wreg_ch_i_amp,
    \addr_reg[1] ,
    clk,
    reset,
    D,
    \getdata_reg[3]_rep__0 );
  output wreg_ch_i_amp_valid;
  output [7:0]wreg_ch_i_amp;
  input [0:0]\addr_reg[1] ;
  input clk;
  input reset;
  input [6:0]D;
  input [0:0]\getdata_reg[3]_rep__0 ;

  wire [6:0]D;
  wire [0:0]\addr_reg[1] ;
  wire clk;
  wire [0:0]\getdata_reg[3]_rep__0 ;
  wire reset;
  wire [7:0]wreg_ch_i_amp;
  wire wreg_ch_i_amp_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_ch_i_amp[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_ch_i_amp[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_ch_i_amp[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\getdata_reg[3]_rep__0 ),
        .Q(wreg_ch_i_amp[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_ch_i_amp[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_ch_i_amp[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_ch_i_amp[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_ch_i_amp[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[1] ),
        .Q(wreg_ch_i_amp_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized39
   (wreg_ch_noise_comp_valid,
    wreg_ch_noise_comp,
    \addr_reg[2] ,
    clk,
    reset,
    D);
  output wreg_ch_noise_comp_valid;
  output [7:0]wreg_ch_noise_comp;
  input [0:0]\addr_reg[2] ;
  input clk;
  input reset;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]\addr_reg[2] ;
  wire clk;
  wire reset;
  wire [7:0]wreg_ch_noise_comp;
  wire wreg_ch_noise_comp_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_ch_noise_comp[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_ch_noise_comp[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_ch_noise_comp[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_ch_noise_comp[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_ch_noise_comp[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_ch_noise_comp[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_ch_noise_comp[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D[7]),
        .Q(wreg_ch_noise_comp[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[2] ),
        .Q(wreg_ch_noise_comp_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized4
   (wreg_system_sync_sel_valid,
    wreg_system_sync_sel,
    \addr_reg[1] ,
    clk,
    reset,
    \getdata_reg[7] ,
    D);
  output wreg_system_sync_sel_valid;
  output [7:0]wreg_system_sync_sel;
  input [0:0]\addr_reg[1] ;
  input clk;
  input reset;
  input [3:0]\getdata_reg[7] ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]\addr_reg[1] ;
  wire clk;
  wire [3:0]\getdata_reg[7] ;
  wire reset;
  wire [7:0]wreg_system_sync_sel;
  wire wreg_system_sync_sel_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\getdata_reg[7] [0]),
        .Q(wreg_system_sync_sel[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\getdata_reg[7] [1]),
        .Q(wreg_system_sync_sel[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_system_sync_sel[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_system_sync_sel[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_system_sync_sel[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_system_sync_sel[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\getdata_reg[7] [2]),
        .Q(wreg_system_sync_sel[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\getdata_reg[7] [3]),
        .Q(wreg_system_sync_sel[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[1] ),
        .Q(wreg_system_sync_sel_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized40
   (\rv_len_reg[0]_0 ,
    Q,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[3]_0 ,
    wreg_ch_noise_amp_cof,
    wreg_ch_noise_amp_cof_valid,
    reset,
    \addr_reg[6] ,
    \addr_reg[6]_0 ,
    D,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[6]_rep ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[6]_rep_0 ,
    \rv_len_reg[0]_1 );
  output \rv_len_reg[0]_0 ;
  output [0:0]Q;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_ch_noise_amp_cof;
  output wreg_ch_noise_amp_cof_valid;
  input reset;
  input \addr_reg[6] ;
  input \addr_reg[6]_0 ;
  input [2:0]D;
  input [4:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[6]_rep ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[6]_rep_0 ;
  input [0:0]\rv_len_reg[0]_1 ;

  wire [2:0]D;
  wire [0:0]Q;
  wire \addr_reg[6] ;
  wire \addr_reg[6]_0 ;
  wire [7:0]check;
  wire \check[7]_i_6__15_n_0 ;
  wire \check[7]_i_7__8_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[3]_rep__0 ;
  wire [0:0]\getdata_reg[6]_rep ;
  wire [0:0]\getdata_reg[6]_rep_0 ;
  wire [4:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[15]_i_1__4_n_0 ;
  wire \outreg[15]_i_3__5_n_0 ;
  wire \outreg[15]_i_4__6_n_0 ;
  wire \outreg[15]_i_5__2_n_0 ;
  wire \outreg[15]_i_7__2_n_0 ;
  wire \outreg[15]_i_8__2_n_0 ;
  wire [7:1]p_0_in__1__0;
  wire [7:0]p_0_in__2;
  wire reset;
  wire \result_data[0]_i_1__26_n_0 ;
  wire \result_data[1]_i_1__26_n_0 ;
  wire \result_data[2]_i_1__26_n_0 ;
  wire \result_data[3]_i_1__26_n_0 ;
  wire \result_data[4]_i_1__26_n_0 ;
  wire \result_data[5]_i_1__26_n_0 ;
  wire \result_data[6]_i_1__26_n_0 ;
  wire \result_data[7]_i_1__26_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__16_n_0 ;
  wire \rv_len[7]_i_3__17_n_0 ;
  wire \rv_len_reg[0]_0 ;
  wire [0:0]\rv_len_reg[0]_1 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_ch_noise_amp_cof;
  wire wreg_ch_noise_amp_cof_valid;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__31 
       (.I0(\check[7]_i_6__15_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__31 
       (.I0(\check[7]_i_6__15_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__31 
       (.I0(\check[7]_i_6__15_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__31 
       (.I0(\check[7]_i_6__15_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__31 
       (.I0(\check[7]_i_6__15_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__31 
       (.I0(\check[7]_i_6__15_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__31 
       (.I0(\check[7]_i_6__15_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__22 
       (.I0(\check[7]_i_6__15_n_0 ),
        .I1(\getdata_reg[7]_rep [4]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_4__19 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_5__19 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__15 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_7__8_n_0 ),
        .O(\check[7]_i_6__15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_7__8 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_7__8_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \outreg[15]_i_1__4 
       (.I0(\addr_reg[6] ),
        .I1(\outreg[15]_i_3__5_n_0 ),
        .I2(\outreg[15]_i_4__6_n_0 ),
        .O(\outreg[15]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[15]_i_2__1 
       (.I0(reset),
        .O(\rv_len_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_3__5 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_4__6 
       (.I0(\outreg[15]_i_5__2_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [4]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[15]_i_7__2_n_0 ),
        .I5(\outreg[15]_i_8__2_n_0 ),
        .O(\outreg[15]_i_4__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_5__2 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [3]),
        .O(\outreg[15]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_7__2 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [1]),
        .O(\outreg[15]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__2 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_8__2_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_noise_amp_cof[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__2[2]),
        .Q(wreg_ch_noise_amp_cof[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__2[3]),
        .Q(wreg_ch_noise_amp_cof[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__2[4]),
        .Q(wreg_ch_noise_amp_cof[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__2[5]),
        .Q(wreg_ch_noise_amp_cof[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__2[6]),
        .Q(wreg_ch_noise_amp_cof[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__2[7]),
        .Q(wreg_ch_noise_amp_cof[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_noise_amp_cof[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_noise_amp_cof[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_noise_amp_cof[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_noise_amp_cof[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_noise_amp_cof[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_noise_amp_cof[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_noise_amp_cof[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__2[0]),
        .Q(wreg_ch_noise_amp_cof[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__4_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__2[1]),
        .Q(wreg_ch_noise_amp_cof[9]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__26 
       (.I0(p_0_in__2[0]),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data[0]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__26 
       (.I0(p_0_in__2[1]),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data[1]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__26 
       (.I0(p_0_in__2[2]),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data[2]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__26 
       (.I0(p_0_in__2[3]),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data[3]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__26 
       (.I0(p_0_in__2[4]),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data[4]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__26 
       (.I0(p_0_in__2[5]),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data[5]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__26 
       (.I0(p_0_in__2[6]),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data[6]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__26 
       (.I0(p_0_in__2[7]),
        .I1(\addr_reg[6]_0 ),
        .O(\result_data[7]_i_1__26_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[0]_i_1__26_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__2[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__2[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__2[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__2[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__2[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__2[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[1]_i_1__26_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[2]_i_1__26_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[3]_i_1__26_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[4]_i_1__26_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[5]_i_1__26_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[6]_i_1__26_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[7]_i_1__26_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__2[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__25 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .O(p_0_in__1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__25 
       (.I0(\addr_reg[6] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__25 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__1__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__25 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__1__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__25 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[5]_i_2__16_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__1__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__16 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[6]_i_1__26 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__17_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__1__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[7]_i_2__24 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__17_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__1__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rv_len[7]_i_3__17 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[2]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .I5(rv_len_reg__1[3]),
        .O(\rv_len[7]_i_3__17_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\rv_len_reg[0]_1 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__1__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__1__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__1__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__1__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__1__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__1__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__1__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hAA08)) 
    valid_i_1
       (.I0(\addr_reg[6] ),
        .I1(\outreg[15]_i_3__5_n_0 ),
        .I2(\outreg[15]_i_4__6_n_0 ),
        .I3(wreg_ch_noise_amp_cof_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\rv_len_reg[0]_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_noise_amp_cof_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized41
   (wreg_ch_noise_delay_valid,
    wreg_ch_noise_delay,
    \addr_reg[1] ,
    clk,
    reset,
    D,
    \getdata_reg[6]_rep ,
    p_0_in);
  output wreg_ch_noise_delay_valid;
  output [7:0]wreg_ch_noise_delay;
  input [0:0]\addr_reg[1] ;
  input clk;
  input reset;
  input [5:0]D;
  input \getdata_reg[6]_rep ;
  input [0:0]p_0_in;

  wire [5:0]D;
  wire [0:0]\addr_reg[1] ;
  wire clk;
  wire \getdata_reg[6]_rep ;
  wire [0:0]p_0_in;
  wire reset;
  wire [7:0]wreg_ch_noise_delay;
  wire wreg_ch_noise_delay_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_ch_noise_delay[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_ch_noise_delay[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in),
        .Q(wreg_ch_noise_delay[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_ch_noise_delay[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_ch_noise_delay[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_ch_noise_delay[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\getdata_reg[6]_rep ),
        .Q(wreg_ch_noise_delay[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_ch_noise_delay[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[1] ),
        .Q(wreg_ch_noise_delay_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized42
   (\check_reg[0]_0 ,
    Q,
    \check_reg[0]_1 ,
    \check_reg[3]_0 ,
    wreg_ch_start_targettime,
    wreg_ch_start_targettime_valid,
    reset,
    \addr_reg[6] ,
    \rv_len_reg[3]_0 ,
    D,
    \getdata_reg[1]_rep__0 ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[1]_rep__0_0 ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[1]_rep ,
    \rv_len_reg[0]_0 );
  output \check_reg[0]_0 ;
  output [1:0]Q;
  output \check_reg[0]_1 ;
  output [0:0]\check_reg[3]_0 ;
  output [63:0]wreg_ch_start_targettime;
  output wreg_ch_start_targettime_valid;
  input reset;
  input \addr_reg[6] ;
  input \rv_len_reg[3]_0 ;
  input [1:0]D;
  input \getdata_reg[1]_rep__0 ;
  input [4:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[1]_rep__0_0 ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[1]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire \addr_reg[6] ;
  wire [7:0]check;
  wire \check[7]_i_7__5_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[1]_rep ;
  wire \getdata_reg[1]_rep__0 ;
  wire [0:0]\getdata_reg[1]_rep__0_0 ;
  wire \getdata_reg[3]_rep__0 ;
  wire [4:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[63]_i_1_n_0 ;
  wire \outreg[63]_i_2__1_n_0 ;
  wire \outreg[63]_i_4__2_n_0 ;
  wire \outreg[63]_i_5__0_n_0 ;
  wire \outreg[63]_i_6__0_n_0 ;
  wire \outreg[63]_i_8__0_n_0 ;
  wire \outreg[63]_i_9__0_n_0 ;
  wire [7:1]p_0_in__2__0;
  wire [55:0]p_0_in__3;
  wire reset;
  wire \result_data[0]_i_1__24_n_0 ;
  wire \result_data[10]_i_1__24_n_0 ;
  wire \result_data[11]_i_1__23_n_0 ;
  wire \result_data[12]_i_1__24_n_0 ;
  wire \result_data[13]_i_1__24_n_0 ;
  wire \result_data[14]_i_1__18_n_0 ;
  wire \result_data[15]_i_1__25_n_0 ;
  wire \result_data[16]_i_1__17_n_0 ;
  wire \result_data[17]_i_1__17_n_0 ;
  wire \result_data[18]_i_1__17_n_0 ;
  wire \result_data[19]_i_1__17_n_0 ;
  wire \result_data[1]_i_1__24_n_0 ;
  wire \result_data[20]_i_1__17_n_0 ;
  wire \result_data[21]_i_1__17_n_0 ;
  wire \result_data[22]_i_1__17_n_0 ;
  wire \result_data[23]_i_1__17_n_0 ;
  wire \result_data[24]_i_1__4_n_0 ;
  wire \result_data[25]_i_1__17_n_0 ;
  wire \result_data[26]_i_1__17_n_0 ;
  wire \result_data[27]_i_1__4_n_0 ;
  wire \result_data[28]_i_1__17_n_0 ;
  wire \result_data[29]_i_1__17_n_0 ;
  wire \result_data[2]_i_1__24_n_0 ;
  wire \result_data[30]_i_1__15_n_0 ;
  wire \result_data[31]_i_1__11_n_0 ;
  wire \result_data[32]_i_1__0_n_0 ;
  wire \result_data[33]_i_1__0_n_0 ;
  wire \result_data[34]_i_1__0_n_0 ;
  wire \result_data[35]_i_1__0_n_0 ;
  wire \result_data[36]_i_1__0_n_0 ;
  wire \result_data[37]_i_1__0_n_0 ;
  wire \result_data[38]_i_1__0_n_0 ;
  wire \result_data[39]_i_1__0_n_0 ;
  wire \result_data[3]_i_1__24_n_0 ;
  wire \result_data[40]_i_1__0_n_0 ;
  wire \result_data[41]_i_1__0_n_0 ;
  wire \result_data[42]_i_1__0_n_0 ;
  wire \result_data[43]_i_1__0_n_0 ;
  wire \result_data[44]_i_1__0_n_0 ;
  wire \result_data[45]_i_1__0_n_0 ;
  wire \result_data[46]_i_1__0_n_0 ;
  wire \result_data[47]_i_1__0_n_0 ;
  wire \result_data[48]_i_1__0_n_0 ;
  wire \result_data[49]_i_1__0_n_0 ;
  wire \result_data[4]_i_1__24_n_0 ;
  wire \result_data[50]_i_1__0_n_0 ;
  wire \result_data[51]_i_1__0_n_0 ;
  wire \result_data[52]_i_1__0_n_0 ;
  wire \result_data[53]_i_1__0_n_0 ;
  wire \result_data[54]_i_1__0_n_0 ;
  wire \result_data[55]_i_1__0_n_0 ;
  wire \result_data[5]_i_1__24_n_0 ;
  wire \result_data[6]_i_1__24_n_0 ;
  wire \result_data[7]_i_1__24_n_0 ;
  wire \result_data[8]_i_1__23_n_0 ;
  wire \result_data[9]_i_1__24_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__17_n_0 ;
  wire \rv_len[7]_i_3__18_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire \rv_len_reg[3]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:4]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [63:0]wreg_ch_start_targettime;
  wire wreg_ch_start_targettime_valid;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__32 
       (.I0(\check[7]_i_7__5_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__32 
       (.I0(\check[7]_i_7__5_n_0 ),
        .I1(\getdata_reg[1]_rep__0 ),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__32 
       (.I0(\check[7]_i_7__5_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__32 
       (.I0(\check[7]_i_7__5_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__32 
       (.I0(\check[7]_i_7__5_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__32 
       (.I0(\check[7]_i_7__5_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__32 
       (.I0(\check[7]_i_7__5_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__23 
       (.I0(\check[7]_i_7__5_n_0 ),
        .I1(\getdata_reg[7]_rep [4]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  LUT3 #(
    .INIT(8'h01)) 
    \check[7]_i_5__45 
       (.I0(rv_len_reg__0[2]),
        .I1(rv_len_reg__1[6]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_6__16 
       (.I0(rv_len_reg__0[1]),
        .I1(Q[0]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_7__5 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[4]),
        .I4(Q[1]),
        .O(\check[7]_i_7__5_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\rv_len_reg[3]_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\rv_len_reg[3]_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\rv_len_reg[3]_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\rv_len_reg[3]_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\rv_len_reg[3]_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\rv_len_reg[3]_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\rv_len_reg[3]_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\rv_len_reg[3]_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \outreg[63]_i_1 
       (.I0(\addr_reg[6] ),
        .I1(\outreg[63]_i_4__2_n_0 ),
        .I2(\outreg[63]_i_5__0_n_0 ),
        .O(\outreg[63]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[63]_i_2__1 
       (.I0(reset),
        .O(\outreg[63]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \outreg[63]_i_4__2 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[4]),
        .I4(Q[1]),
        .O(\outreg[63]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[63]_i_5__0 
       (.I0(\outreg[63]_i_6__0_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [4]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[63]_i_8__0_n_0 ),
        .I5(\outreg[63]_i_9__0_n_0 ),
        .O(\outreg[63]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[63]_i_6__0 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [3]),
        .O(\outreg[63]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[63]_i_8__0 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [1]),
        .O(\outreg[63]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[63]_i_9__0 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[1]_rep__0 ),
        .O(\outreg[63]_i_9__0_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_start_targettime[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[2]),
        .Q(wreg_ch_start_targettime[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[3]),
        .Q(wreg_ch_start_targettime[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[4]),
        .Q(wreg_ch_start_targettime[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[5]),
        .Q(wreg_ch_start_targettime[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[6]),
        .Q(wreg_ch_start_targettime[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[7]),
        .Q(wreg_ch_start_targettime[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[8]),
        .Q(wreg_ch_start_targettime[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[9]),
        .Q(wreg_ch_start_targettime[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[10]),
        .Q(wreg_ch_start_targettime[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[11]),
        .Q(wreg_ch_start_targettime[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_start_targettime[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[12]),
        .Q(wreg_ch_start_targettime[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[13]),
        .Q(wreg_ch_start_targettime[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[14]),
        .Q(wreg_ch_start_targettime[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[15]),
        .Q(wreg_ch_start_targettime[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[16]),
        .Q(wreg_ch_start_targettime[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[17]),
        .Q(wreg_ch_start_targettime[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[18]),
        .Q(wreg_ch_start_targettime[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[19]),
        .Q(wreg_ch_start_targettime[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[20]),
        .Q(wreg_ch_start_targettime[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[21]),
        .Q(wreg_ch_start_targettime[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_start_targettime[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[22]),
        .Q(wreg_ch_start_targettime[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[23]),
        .Q(wreg_ch_start_targettime[31]));
  FDCE \outreg_reg[32] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[24]),
        .Q(wreg_ch_start_targettime[32]));
  FDCE \outreg_reg[33] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[25]),
        .Q(wreg_ch_start_targettime[33]));
  FDCE \outreg_reg[34] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[26]),
        .Q(wreg_ch_start_targettime[34]));
  FDCE \outreg_reg[35] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[27]),
        .Q(wreg_ch_start_targettime[35]));
  FDCE \outreg_reg[36] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[28]),
        .Q(wreg_ch_start_targettime[36]));
  FDCE \outreg_reg[37] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[29]),
        .Q(wreg_ch_start_targettime[37]));
  FDCE \outreg_reg[38] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[30]),
        .Q(wreg_ch_start_targettime[38]));
  FDCE \outreg_reg[39] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[31]),
        .Q(wreg_ch_start_targettime[39]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_start_targettime[3]));
  FDCE \outreg_reg[40] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[32]),
        .Q(wreg_ch_start_targettime[40]));
  FDCE \outreg_reg[41] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[33]),
        .Q(wreg_ch_start_targettime[41]));
  FDCE \outreg_reg[42] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[34]),
        .Q(wreg_ch_start_targettime[42]));
  FDCE \outreg_reg[43] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[35]),
        .Q(wreg_ch_start_targettime[43]));
  FDCE \outreg_reg[44] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[36]),
        .Q(wreg_ch_start_targettime[44]));
  FDCE \outreg_reg[45] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[37]),
        .Q(wreg_ch_start_targettime[45]));
  FDCE \outreg_reg[46] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[38]),
        .Q(wreg_ch_start_targettime[46]));
  FDCE \outreg_reg[47] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[39]),
        .Q(wreg_ch_start_targettime[47]));
  FDCE \outreg_reg[48] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[40]),
        .Q(wreg_ch_start_targettime[48]));
  FDCE \outreg_reg[49] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[41]),
        .Q(wreg_ch_start_targettime[49]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_start_targettime[4]));
  FDCE \outreg_reg[50] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[42]),
        .Q(wreg_ch_start_targettime[50]));
  FDCE \outreg_reg[51] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[43]),
        .Q(wreg_ch_start_targettime[51]));
  FDCE \outreg_reg[52] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[44]),
        .Q(wreg_ch_start_targettime[52]));
  FDCE \outreg_reg[53] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[45]),
        .Q(wreg_ch_start_targettime[53]));
  FDCE \outreg_reg[54] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[46]),
        .Q(wreg_ch_start_targettime[54]));
  FDCE \outreg_reg[55] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[47]),
        .Q(wreg_ch_start_targettime[55]));
  FDCE \outreg_reg[56] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[48]),
        .Q(wreg_ch_start_targettime[56]));
  FDCE \outreg_reg[57] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[49]),
        .Q(wreg_ch_start_targettime[57]));
  FDCE \outreg_reg[58] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[50]),
        .Q(wreg_ch_start_targettime[58]));
  FDCE \outreg_reg[59] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[51]),
        .Q(wreg_ch_start_targettime[59]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_start_targettime[5]));
  FDCE \outreg_reg[60] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[52]),
        .Q(wreg_ch_start_targettime[60]));
  FDCE \outreg_reg[61] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[53]),
        .Q(wreg_ch_start_targettime[61]));
  FDCE \outreg_reg[62] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[54]),
        .Q(wreg_ch_start_targettime[62]));
  FDCE \outreg_reg[63] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[55]),
        .Q(wreg_ch_start_targettime[63]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_start_targettime[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_start_targettime[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[0]),
        .Q(wreg_ch_start_targettime[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[63]_i_1_n_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__3[1]),
        .Q(wreg_ch_start_targettime[9]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__24 
       (.I0(p_0_in__3[0]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[0]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__24 
       (.I0(p_0_in__3[10]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[10]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__23 
       (.I0(p_0_in__3[11]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[11]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__24 
       (.I0(p_0_in__3[12]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[12]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__24 
       (.I0(p_0_in__3[13]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[13]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__18 
       (.I0(p_0_in__3[14]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[14]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__25 
       (.I0(p_0_in__3[15]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[15]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__17 
       (.I0(p_0_in__3[16]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[16]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__17 
       (.I0(p_0_in__3[17]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[17]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__17 
       (.I0(p_0_in__3[18]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[18]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__17 
       (.I0(p_0_in__3[19]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[19]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__24 
       (.I0(p_0_in__3[1]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[1]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__17 
       (.I0(p_0_in__3[20]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[20]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__17 
       (.I0(p_0_in__3[21]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[21]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__17 
       (.I0(p_0_in__3[22]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[22]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__17 
       (.I0(p_0_in__3[23]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[23]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__4 
       (.I0(p_0_in__3[24]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[24]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__17 
       (.I0(p_0_in__3[25]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[25]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__17 
       (.I0(p_0_in__3[26]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[26]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__4 
       (.I0(p_0_in__3[27]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[27]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__17 
       (.I0(p_0_in__3[28]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[28]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__17 
       (.I0(p_0_in__3[29]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[29]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__24 
       (.I0(p_0_in__3[2]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[2]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__15 
       (.I0(p_0_in__3[30]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[30]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_1__11 
       (.I0(p_0_in__3[31]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[31]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[32]_i_1__0 
       (.I0(p_0_in__3[32]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[33]_i_1__0 
       (.I0(p_0_in__3[33]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[33]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[34]_i_1__0 
       (.I0(p_0_in__3[34]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[34]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[35]_i_1__0 
       (.I0(p_0_in__3[35]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[35]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[36]_i_1__0 
       (.I0(p_0_in__3[36]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[36]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[37]_i_1__0 
       (.I0(p_0_in__3[37]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[37]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[38]_i_1__0 
       (.I0(p_0_in__3[38]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[38]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[39]_i_1__0 
       (.I0(p_0_in__3[39]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[39]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__24 
       (.I0(p_0_in__3[3]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[3]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[40]_i_1__0 
       (.I0(p_0_in__3[40]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[40]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[41]_i_1__0 
       (.I0(p_0_in__3[41]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[41]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[42]_i_1__0 
       (.I0(p_0_in__3[42]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[42]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[43]_i_1__0 
       (.I0(p_0_in__3[43]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[43]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[44]_i_1__0 
       (.I0(p_0_in__3[44]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[44]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[45]_i_1__0 
       (.I0(p_0_in__3[45]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[45]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[46]_i_1__0 
       (.I0(p_0_in__3[46]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[46]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[47]_i_1__0 
       (.I0(p_0_in__3[47]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[47]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[48]_i_1__0 
       (.I0(p_0_in__3[48]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[48]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[49]_i_1__0 
       (.I0(p_0_in__3[49]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[49]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__24 
       (.I0(p_0_in__3[4]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[4]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[50]_i_1__0 
       (.I0(p_0_in__3[50]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[50]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[51]_i_1__0 
       (.I0(p_0_in__3[51]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[51]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[52]_i_1__0 
       (.I0(p_0_in__3[52]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[52]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[53]_i_1__0 
       (.I0(p_0_in__3[53]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[53]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[54]_i_1__0 
       (.I0(p_0_in__3[54]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[54]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[55]_i_1__0 
       (.I0(p_0_in__3[55]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[55]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__24 
       (.I0(p_0_in__3[5]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[5]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__24 
       (.I0(p_0_in__3[6]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[6]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__24 
       (.I0(p_0_in__3[7]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[7]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__23 
       (.I0(p_0_in__3[8]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[8]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__24 
       (.I0(p_0_in__3[9]),
        .I1(\rv_len_reg[3]_0 ),
        .O(\result_data[9]_i_1__24_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[0]_i_1__24_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[10]_i_1__24_n_0 ),
        .Q(p_0_in__3[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[11]_i_1__23_n_0 ),
        .Q(p_0_in__3[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[12]_i_1__24_n_0 ),
        .Q(p_0_in__3[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[13]_i_1__24_n_0 ),
        .Q(p_0_in__3[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[14]_i_1__18_n_0 ),
        .Q(p_0_in__3[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[15]_i_1__25_n_0 ),
        .Q(p_0_in__3[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[16]_i_1__17_n_0 ),
        .Q(p_0_in__3[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[17]_i_1__17_n_0 ),
        .Q(p_0_in__3[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[18]_i_1__17_n_0 ),
        .Q(p_0_in__3[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[19]_i_1__17_n_0 ),
        .Q(p_0_in__3[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[1]_i_1__24_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[20]_i_1__17_n_0 ),
        .Q(p_0_in__3[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[21]_i_1__17_n_0 ),
        .Q(p_0_in__3[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[22]_i_1__17_n_0 ),
        .Q(p_0_in__3[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[23]_i_1__17_n_0 ),
        .Q(p_0_in__3[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[24]_i_1__4_n_0 ),
        .Q(p_0_in__3[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[25]_i_1__17_n_0 ),
        .Q(p_0_in__3[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[26]_i_1__17_n_0 ),
        .Q(p_0_in__3[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[27]_i_1__4_n_0 ),
        .Q(p_0_in__3[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[28]_i_1__17_n_0 ),
        .Q(p_0_in__3[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[29]_i_1__17_n_0 ),
        .Q(p_0_in__3[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[2]_i_1__24_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[30]_i_1__15_n_0 ),
        .Q(p_0_in__3[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[31]_i_1__11_n_0 ),
        .Q(p_0_in__3[23]));
  FDCE \result_data_reg[32] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[32]_i_1__0_n_0 ),
        .Q(p_0_in__3[24]));
  FDCE \result_data_reg[33] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[33]_i_1__0_n_0 ),
        .Q(p_0_in__3[25]));
  FDCE \result_data_reg[34] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[34]_i_1__0_n_0 ),
        .Q(p_0_in__3[26]));
  FDCE \result_data_reg[35] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[35]_i_1__0_n_0 ),
        .Q(p_0_in__3[27]));
  FDCE \result_data_reg[36] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[36]_i_1__0_n_0 ),
        .Q(p_0_in__3[28]));
  FDCE \result_data_reg[37] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[37]_i_1__0_n_0 ),
        .Q(p_0_in__3[29]));
  FDCE \result_data_reg[38] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[38]_i_1__0_n_0 ),
        .Q(p_0_in__3[30]));
  FDCE \result_data_reg[39] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[39]_i_1__0_n_0 ),
        .Q(p_0_in__3[31]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[3]_i_1__24_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[40] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[40]_i_1__0_n_0 ),
        .Q(p_0_in__3[32]));
  FDCE \result_data_reg[41] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[41]_i_1__0_n_0 ),
        .Q(p_0_in__3[33]));
  FDCE \result_data_reg[42] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[42]_i_1__0_n_0 ),
        .Q(p_0_in__3[34]));
  FDCE \result_data_reg[43] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[43]_i_1__0_n_0 ),
        .Q(p_0_in__3[35]));
  FDCE \result_data_reg[44] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[44]_i_1__0_n_0 ),
        .Q(p_0_in__3[36]));
  FDCE \result_data_reg[45] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[45]_i_1__0_n_0 ),
        .Q(p_0_in__3[37]));
  FDCE \result_data_reg[46] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[46]_i_1__0_n_0 ),
        .Q(p_0_in__3[38]));
  FDCE \result_data_reg[47] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[47]_i_1__0_n_0 ),
        .Q(p_0_in__3[39]));
  FDCE \result_data_reg[48] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[48]_i_1__0_n_0 ),
        .Q(p_0_in__3[40]));
  FDCE \result_data_reg[49] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[49]_i_1__0_n_0 ),
        .Q(p_0_in__3[41]));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[4]_i_1__24_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[50] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[50]_i_1__0_n_0 ),
        .Q(p_0_in__3[42]));
  FDCE \result_data_reg[51] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[51]_i_1__0_n_0 ),
        .Q(p_0_in__3[43]));
  FDCE \result_data_reg[52] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[52]_i_1__0_n_0 ),
        .Q(p_0_in__3[44]));
  FDCE \result_data_reg[53] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[53]_i_1__0_n_0 ),
        .Q(p_0_in__3[45]));
  FDCE \result_data_reg[54] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[54]_i_1__0_n_0 ),
        .Q(p_0_in__3[46]));
  FDCE \result_data_reg[55] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[55]_i_1__0_n_0 ),
        .Q(p_0_in__3[47]));
  FDCE \result_data_reg[56] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__3[48]));
  FDCE \result_data_reg[57] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__3[49]));
  FDCE \result_data_reg[58] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__3[50]));
  FDCE \result_data_reg[59] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__3[51]));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[5]_i_1__24_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[60] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__3[52]));
  FDCE \result_data_reg[61] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__3[53]));
  FDCE \result_data_reg[62] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__3[54]));
  FDCE \result_data_reg[63] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__3[55]));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[6]_i_1__24_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[7]_i_1__24_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[8]_i_1__23_n_0 ),
        .Q(p_0_in__3[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0_0 ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\result_data[9]_i_1__24_n_0 ),
        .Q(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__23 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q[0]),
        .O(p_0_in__2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__23 
       (.I0(\addr_reg[6] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__23 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q[0]),
        .I3(rv_len_reg__0[2]),
        .I4(Q[1]),
        .O(p_0_in__2__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__23 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0[2]),
        .I2(Q[0]),
        .I3(rv_len_reg__0[1]),
        .I4(Q[1]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__2__0[4]));
  LUT3 #(
    .INIT(8'h90)) 
    \rv_len[5]_i_1__23 
       (.I0(rv_len_reg__1[5]),
        .I1(\rv_len[5]_i_2__17_n_0 ),
        .I2(\addr_reg[6] ),
        .O(p_0_in__2__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__17 
       (.I0(Q[1]),
        .I1(rv_len_reg__0[1]),
        .I2(Q[0]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__24 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__18_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__22 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__18_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__2__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__18 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(Q[0]),
        .I3(rv_len_reg__0[1]),
        .I4(Q[1]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__18_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__2__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__2__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__2__0[3]),
        .Q(Q[1]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__2__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__2__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__2__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(p_0_in__2__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hAA08)) 
    valid_i_1
       (.I0(\addr_reg[6] ),
        .I1(\outreg[63]_i_4__2_n_0 ),
        .I2(\outreg[63]_i_5__0_n_0 ),
        .I3(wreg_ch_start_targettime_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[63]_i_2__1_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_start_targettime_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized43
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_ch_start_sustime,
    wreg_ch_start_sustime_valid,
    reset,
    \addr_reg[6] ,
    \rv_len_reg[2]_0 ,
    D,
    \getdata_reg[1]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[6]_rep ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[6]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [1:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [31:0]wreg_ch_start_sustime;
  output wreg_ch_start_sustime_valid;
  input reset;
  input \addr_reg[6] ;
  input \rv_len_reg[2]_0 ;
  input [1:0]D;
  input \getdata_reg[1]_rep ;
  input [4:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[6]_rep ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[6]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire \addr_reg[6] ;
  wire [7:0]check;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[1]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [0:0]\getdata_reg[6]_rep ;
  wire [0:0]\getdata_reg[6]_rep_0 ;
  wire [4:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[31]_i_10__2_n_0 ;
  wire \outreg[31]_i_1__4_n_0 ;
  wire \outreg[31]_i_2__17_n_0 ;
  wire \outreg[31]_i_4__13_n_0 ;
  wire \outreg[31]_i_5__14_n_0 ;
  wire \outreg[31]_i_6__13_n_0 ;
  wire \outreg[31]_i_8__13_n_0 ;
  wire \outreg[31]_i_9__13_n_0 ;
  wire [7:1]p_0_in__3__0;
  wire [23:0]p_0_in__4;
  wire reset;
  wire \result_data[0]_i_1__25_n_0 ;
  wire \result_data[10]_i_1__25_n_0 ;
  wire \result_data[11]_i_1__24_n_0 ;
  wire \result_data[12]_i_1__25_n_0 ;
  wire \result_data[13]_i_1__25_n_0 ;
  wire \result_data[14]_i_1__19_n_0 ;
  wire \result_data[15]_i_1__26_n_0 ;
  wire \result_data[16]_i_1__18_n_0 ;
  wire \result_data[17]_i_1__18_n_0 ;
  wire \result_data[18]_i_1__18_n_0 ;
  wire \result_data[19]_i_1__18_n_0 ;
  wire \result_data[1]_i_1__25_n_0 ;
  wire \result_data[20]_i_1__18_n_0 ;
  wire \result_data[21]_i_1__18_n_0 ;
  wire \result_data[22]_i_1__18_n_0 ;
  wire \result_data[23]_i_1__18_n_0 ;
  wire \result_data[2]_i_1__25_n_0 ;
  wire \result_data[3]_i_1__25_n_0 ;
  wire \result_data[4]_i_1__25_n_0 ;
  wire \result_data[5]_i_1__25_n_0 ;
  wire \result_data[6]_i_1__25_n_0 ;
  wire \result_data[7]_i_1__25_n_0 ;
  wire \result_data[8]_i_1__24_n_0 ;
  wire \result_data[9]_i_1__25_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__18_n_0 ;
  wire \rv_len[7]_i_3__19_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire \rv_len_reg[2]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_ch_start_sustime;
  wire wreg_ch_start_sustime_valid;

  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[0]_i_1__24 
       (.I0(\outreg[31]_i_5__14_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(D[0]),
        .I4(\check_reg_n_0_[0] ),
        .O(check[0]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[1]_i_1__24 
       (.I0(\outreg[31]_i_5__14_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[1]_rep ),
        .I4(\check_reg_n_0_[1] ),
        .O(check[1]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[2]_i_1__24 
       (.I0(\outreg[31]_i_5__14_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(\check_reg_n_0_[2] ),
        .O(check[2]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[3]_i_1__24 
       (.I0(\outreg[31]_i_5__14_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[7]_rep [0]),
        .I4(\check_reg[3]_0 ),
        .O(check[3]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[4]_i_1__24 
       (.I0(\outreg[31]_i_5__14_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[7]_rep [1]),
        .I4(\check_reg_n_0_[4] ),
        .O(check[4]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[5]_i_1__24 
       (.I0(\outreg[31]_i_5__14_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[7]_rep [2]),
        .I4(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[6]_i_1__24 
       (.I0(\outreg[31]_i_5__14_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[7]_rep [3]),
        .I4(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[7]_i_2__15 
       (.I0(\outreg[31]_i_5__14_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[7]_rep [4]),
        .I4(\check_reg_n_0_[7] ),
        .O(check[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_4__20 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_5__15 
       (.I0(Q[0]),
        .I1(rv_len_reg__0),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check_reg[0]_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \outreg[31]_i_10__2 
       (.I0(rv_len_reg__0),
        .I1(Q[0]),
        .O(\outreg[31]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \outreg[31]_i_1__4 
       (.I0(\addr_reg[6] ),
        .I1(\outreg[31]_i_4__13_n_0 ),
        .I2(Q[1]),
        .I3(\outreg[31]_i_5__14_n_0 ),
        .O(\outreg[31]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__17 
       (.I0(reset),
        .O(\outreg[31]_i_2__17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_4__13 
       (.I0(\outreg[31]_i_6__13_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [4]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__13_n_0 ),
        .I5(\outreg[31]_i_9__13_n_0 ),
        .O(\outreg[31]_i_4__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outreg[31]_i_5__14 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[3]),
        .I4(rv_len_reg__1[6]),
        .I5(\outreg[31]_i_10__2_n_0 ),
        .O(\outreg[31]_i_5__14_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__13 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [3]),
        .O(\outreg[31]_i_6__13_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__13 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [1]),
        .O(\outreg[31]_i_8__13_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__13 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[1]_rep ),
        .O(\outreg[31]_i_9__13_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_start_sustime[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[2]),
        .Q(wreg_ch_start_sustime[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[3]),
        .Q(wreg_ch_start_sustime[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[4]),
        .Q(wreg_ch_start_sustime[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[5]),
        .Q(wreg_ch_start_sustime[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[6]),
        .Q(wreg_ch_start_sustime[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[7]),
        .Q(wreg_ch_start_sustime[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[8]),
        .Q(wreg_ch_start_sustime[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[9]),
        .Q(wreg_ch_start_sustime[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[10]),
        .Q(wreg_ch_start_sustime[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[11]),
        .Q(wreg_ch_start_sustime[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_start_sustime[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[12]),
        .Q(wreg_ch_start_sustime[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[13]),
        .Q(wreg_ch_start_sustime[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[14]),
        .Q(wreg_ch_start_sustime[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[15]),
        .Q(wreg_ch_start_sustime[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[16]),
        .Q(wreg_ch_start_sustime[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[17]),
        .Q(wreg_ch_start_sustime[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[18]),
        .Q(wreg_ch_start_sustime[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[19]),
        .Q(wreg_ch_start_sustime[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[20]),
        .Q(wreg_ch_start_sustime[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[21]),
        .Q(wreg_ch_start_sustime[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_start_sustime[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[22]),
        .Q(wreg_ch_start_sustime[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[23]),
        .Q(wreg_ch_start_sustime[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_start_sustime[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_start_sustime[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_start_sustime[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_start_sustime[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_start_sustime[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[0]),
        .Q(wreg_ch_start_sustime[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__4_n_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__4[1]),
        .Q(wreg_ch_start_sustime[9]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__25 
       (.I0(p_0_in__4[0]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[0]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__25 
       (.I0(p_0_in__4[10]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[10]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__24 
       (.I0(p_0_in__4[11]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[11]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__25 
       (.I0(p_0_in__4[12]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[12]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__25 
       (.I0(p_0_in__4[13]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[13]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__19 
       (.I0(p_0_in__4[14]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[14]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__26 
       (.I0(p_0_in__4[15]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[15]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__18 
       (.I0(p_0_in__4[16]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[16]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__18 
       (.I0(p_0_in__4[17]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[17]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__18 
       (.I0(p_0_in__4[18]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[18]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__18 
       (.I0(p_0_in__4[19]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[19]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__25 
       (.I0(p_0_in__4[1]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[1]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__18 
       (.I0(p_0_in__4[20]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[20]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__18 
       (.I0(p_0_in__4[21]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[21]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__18 
       (.I0(p_0_in__4[22]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[22]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__18 
       (.I0(p_0_in__4[23]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[23]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__25 
       (.I0(p_0_in__4[2]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[2]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__25 
       (.I0(p_0_in__4[3]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[3]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__25 
       (.I0(p_0_in__4[4]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[4]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__25 
       (.I0(p_0_in__4[5]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[5]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__25 
       (.I0(p_0_in__4[6]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[6]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__25 
       (.I0(p_0_in__4[7]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[7]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__24 
       (.I0(p_0_in__4[8]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[8]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__25 
       (.I0(p_0_in__4[9]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[9]_i_1__25_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[0]_i_1__25_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[10]_i_1__25_n_0 ),
        .Q(p_0_in__4[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[11]_i_1__24_n_0 ),
        .Q(p_0_in__4[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[12]_i_1__25_n_0 ),
        .Q(p_0_in__4[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[13]_i_1__25_n_0 ),
        .Q(p_0_in__4[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[14]_i_1__19_n_0 ),
        .Q(p_0_in__4[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[15]_i_1__26_n_0 ),
        .Q(p_0_in__4[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[16]_i_1__18_n_0 ),
        .Q(p_0_in__4[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[17]_i_1__18_n_0 ),
        .Q(p_0_in__4[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[18]_i_1__18_n_0 ),
        .Q(p_0_in__4[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[19]_i_1__18_n_0 ),
        .Q(p_0_in__4[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[1]_i_1__25_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[20]_i_1__18_n_0 ),
        .Q(p_0_in__4[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[21]_i_1__18_n_0 ),
        .Q(p_0_in__4[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[22]_i_1__18_n_0 ),
        .Q(p_0_in__4[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[23]_i_1__18_n_0 ),
        .Q(p_0_in__4[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__4[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__4[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__4[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__4[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__4[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__4[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[2]_i_1__25_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__4[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__4[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[3]_i_1__25_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[4]_i_1__25_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[5]_i_1__25_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[6]_i_1__25_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[7]_i_1__25_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[8]_i_1__24_n_0 ),
        .Q(p_0_in__4[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\result_data[9]_i_1__25_n_0 ),
        .Q(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__24 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .O(p_0_in__3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__24 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in__3__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__24 
       (.I0(\addr_reg[6] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__3__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__24 
       (.I0(\addr_reg[6] ),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__3__0[4]));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \rv_len[5]_i_1__24 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__1[4]),
        .I2(Q[1]),
        .I3(\rv_len[5]_i_2__18_n_0 ),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(p_0_in__3__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rv_len[5]_i_2__18 
       (.I0(rv_len_reg__0),
        .I1(Q[0]),
        .O(\rv_len[5]_i_2__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__25 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__19_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__3__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__23 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__19_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__3__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__19 
       (.I0(rv_len_reg__1[4]),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__19_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__3__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__3__0[2]),
        .Q(Q[1]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__3__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__3__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__3__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__3__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(p_0_in__3__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT5 #(
    .INIT(32'hFF000400)) 
    valid_i_1
       (.I0(\outreg[31]_i_4__13_n_0 ),
        .I1(Q[1]),
        .I2(\outreg[31]_i_5__14_n_0 ),
        .I3(\addr_reg[6] ),
        .I4(wreg_ch_start_sustime_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__17_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_start_sustime_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized44
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_ch_start_susnum,
    wreg_ch_start_susnum_valid,
    reset,
    \addr_reg[6] ,
    \rv_len_reg[2]_0 ,
    D,
    \getdata_reg[6]_rep ,
    \getdata_reg[3]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[2]_rep ,
    \rv_len_reg[0]_0 );
  output [1:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [31:0]wreg_ch_start_susnum;
  output wreg_ch_start_susnum_valid;
  input reset;
  input \addr_reg[6] ;
  input \rv_len_reg[2]_0 ;
  input [4:0]D;
  input [1:0]\getdata_reg[6]_rep ;
  input \getdata_reg[3]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input [0:0]\getdata_reg[2] ;
  input [7:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[2]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [4:0]D;
  wire [1:0]Q;
  wire \addr_reg[6] ;
  wire [7:0]check;
  wire \check[7]_i_6__17_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[2] ;
  wire [0:0]\getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [1:0]\getdata_reg[6]_rep ;
  wire [7:0]\getdata_reg[7]_rep ;
  wire \outreg[31]_i_1__3_n_0 ;
  wire \outreg[31]_i_2__16_n_0 ;
  wire \outreg[31]_i_4__14_n_0 ;
  wire \outreg[31]_i_5__16_n_0 ;
  wire \outreg[31]_i_6__14_n_0 ;
  wire \outreg[31]_i_8__14_n_0 ;
  wire \outreg[31]_i_9__14_n_0 ;
  wire [7:1]p_0_in__4__0;
  wire [23:0]p_0_in__5;
  wire reset;
  wire \result_data[0]_i_1__23_n_0 ;
  wire \result_data[10]_i_1__23_n_0 ;
  wire \result_data[11]_i_1__22_n_0 ;
  wire \result_data[12]_i_1__23_n_0 ;
  wire \result_data[13]_i_1__23_n_0 ;
  wire \result_data[14]_i_1__17_n_0 ;
  wire \result_data[15]_i_1__24_n_0 ;
  wire \result_data[16]_i_1__16_n_0 ;
  wire \result_data[17]_i_1__16_n_0 ;
  wire \result_data[18]_i_1__16_n_0 ;
  wire \result_data[19]_i_1__16_n_0 ;
  wire \result_data[1]_i_1__23_n_0 ;
  wire \result_data[20]_i_1__16_n_0 ;
  wire \result_data[21]_i_1__16_n_0 ;
  wire \result_data[22]_i_1__16_n_0 ;
  wire \result_data[23]_i_1__16_n_0 ;
  wire \result_data[2]_i_1__23_n_0 ;
  wire \result_data[3]_i_1__23_n_0 ;
  wire \result_data[4]_i_1__23_n_0 ;
  wire \result_data[5]_i_1__23_n_0 ;
  wire \result_data[6]_i_1__23_n_0 ;
  wire \result_data[7]_i_1__23_n_0 ;
  wire \result_data[8]_i_1__22_n_0 ;
  wire \result_data[9]_i_1__23_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__19_n_0 ;
  wire \rv_len[7]_i_3__20_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire \rv_len_reg[2]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_ch_start_susnum;
  wire wreg_ch_start_susnum_valid;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__33 
       (.I0(\check[7]_i_6__17_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__33 
       (.I0(\check[7]_i_6__17_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__33 
       (.I0(\check[7]_i_6__17_n_0 ),
        .I1(\getdata_reg[6]_rep [0]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__33 
       (.I0(\check[7]_i_6__17_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__33 
       (.I0(\check[7]_i_6__17_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__33 
       (.I0(\check[7]_i_6__17_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__33 
       (.I0(\check[7]_i_6__17_n_0 ),
        .I1(\getdata_reg[6]_rep [1]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__24 
       (.I0(\check[7]_i_6__17_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_4__21 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_5__20 
       (.I0(Q[0]),
        .I1(rv_len_reg__0),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__17 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(Q[1]),
        .O(\check[7]_i_6__17_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h20)) 
    \outreg[31]_i_1__3 
       (.I0(\addr_reg[6] ),
        .I1(\outreg[31]_i_4__14_n_0 ),
        .I2(\outreg[31]_i_5__16_n_0 ),
        .O(\outreg[31]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__16 
       (.I0(reset),
        .O(\outreg[31]_i_2__16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_4__14 
       (.I0(\outreg[31]_i_6__14_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[4]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[31]_i_8__14_n_0 ),
        .I5(\outreg[31]_i_9__14_n_0 ),
        .O(\outreg[31]_i_4__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_5__16 
       (.I0(Q[1]),
        .I1(\check_reg[0]_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_5__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__14 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[6]_rep [0]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[6]_rep [1]),
        .O(\outreg[31]_i_6__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__14 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[2]),
        .O(\outreg[31]_i_8__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__14 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[31]_i_9__14_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_start_susnum[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[2]),
        .Q(wreg_ch_start_susnum[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[3]),
        .Q(wreg_ch_start_susnum[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[4]),
        .Q(wreg_ch_start_susnum[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[5]),
        .Q(wreg_ch_start_susnum[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[6]),
        .Q(wreg_ch_start_susnum[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[7]),
        .Q(wreg_ch_start_susnum[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[8]),
        .Q(wreg_ch_start_susnum[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[9]),
        .Q(wreg_ch_start_susnum[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[10]),
        .Q(wreg_ch_start_susnum[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[11]),
        .Q(wreg_ch_start_susnum[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_start_susnum[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[12]),
        .Q(wreg_ch_start_susnum[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[13]),
        .Q(wreg_ch_start_susnum[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[14]),
        .Q(wreg_ch_start_susnum[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[15]),
        .Q(wreg_ch_start_susnum[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[16]),
        .Q(wreg_ch_start_susnum[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[17]),
        .Q(wreg_ch_start_susnum[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[18]),
        .Q(wreg_ch_start_susnum[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[19]),
        .Q(wreg_ch_start_susnum[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[20]),
        .Q(wreg_ch_start_susnum[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[21]),
        .Q(wreg_ch_start_susnum[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_start_susnum[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[22]),
        .Q(wreg_ch_start_susnum[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[23]),
        .Q(wreg_ch_start_susnum[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_start_susnum[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_start_susnum[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_start_susnum[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_start_susnum[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_start_susnum[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[0]),
        .Q(wreg_ch_start_susnum[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__3_n_0 ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__5[1]),
        .Q(wreg_ch_start_susnum[9]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__23 
       (.I0(p_0_in__5[0]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[0]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__23 
       (.I0(p_0_in__5[10]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[10]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__22 
       (.I0(p_0_in__5[11]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[11]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__23 
       (.I0(p_0_in__5[12]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[12]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__23 
       (.I0(p_0_in__5[13]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[13]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__17 
       (.I0(p_0_in__5[14]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[14]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__24 
       (.I0(p_0_in__5[15]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[15]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__16 
       (.I0(p_0_in__5[16]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[16]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__16 
       (.I0(p_0_in__5[17]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[17]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__16 
       (.I0(p_0_in__5[18]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[18]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__16 
       (.I0(p_0_in__5[19]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[19]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__23 
       (.I0(p_0_in__5[1]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[1]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__16 
       (.I0(p_0_in__5[20]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[20]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__16 
       (.I0(p_0_in__5[21]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[21]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__16 
       (.I0(p_0_in__5[22]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[22]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__16 
       (.I0(p_0_in__5[23]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[23]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__23 
       (.I0(p_0_in__5[2]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[2]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__23 
       (.I0(p_0_in__5[3]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[3]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__23 
       (.I0(p_0_in__5[4]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[4]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__23 
       (.I0(p_0_in__5[5]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[5]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__23 
       (.I0(p_0_in__5[6]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[6]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__23 
       (.I0(p_0_in__5[7]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[7]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__22 
       (.I0(p_0_in__5[8]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[8]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__23 
       (.I0(p_0_in__5[9]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[9]_i_1__23_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[0]_i_1__23_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[10]_i_1__23_n_0 ),
        .Q(p_0_in__5[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[11]_i_1__22_n_0 ),
        .Q(p_0_in__5[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[12]_i_1__23_n_0 ),
        .Q(p_0_in__5[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[13]_i_1__23_n_0 ),
        .Q(p_0_in__5[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[14]_i_1__17_n_0 ),
        .Q(p_0_in__5[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[15]_i_1__24_n_0 ),
        .Q(p_0_in__5[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[16]_i_1__16_n_0 ),
        .Q(p_0_in__5[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[17]_i_1__16_n_0 ),
        .Q(p_0_in__5[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[18]_i_1__16_n_0 ),
        .Q(p_0_in__5[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[19]_i_1__16_n_0 ),
        .Q(p_0_in__5[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[1]_i_1__23_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[20]_i_1__16_n_0 ),
        .Q(p_0_in__5[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[21]_i_1__16_n_0 ),
        .Q(p_0_in__5[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[22]_i_1__16_n_0 ),
        .Q(p_0_in__5[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[23]_i_1__16_n_0 ),
        .Q(p_0_in__5[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__5[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__5[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__5[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__5[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__5[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__5[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[2]_i_1__23_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\getdata_reg[7]_rep [6]),
        .Q(p_0_in__5[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\getdata_reg[7]_rep [7]),
        .Q(p_0_in__5[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[3]_i_1__23_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[4]_i_1__23_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[5]_i_1__23_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[6]_i_1__23_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[7]_i_1__23_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[8]_i_1__22_n_0 ),
        .Q(p_0_in__5[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\result_data[9]_i_1__23_n_0 ),
        .Q(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__22 
       (.I0(\addr_reg[6] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .O(p_0_in__4__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__22 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in__4__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__22 
       (.I0(\addr_reg[6] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__4__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__22 
       (.I0(\addr_reg[6] ),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__4__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \rv_len[5]_i_1__22 
       (.I0(rv_len_reg__1[5]),
        .I1(\rv_len[5]_i_2__19_n_0 ),
        .I2(\addr_reg[6] ),
        .O(p_0_in__4__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__19 
       (.I0(rv_len_reg__1[3]),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__23 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__20_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__4__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__21 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__20_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__4__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__20 
       (.I0(rv_len_reg__1[4]),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__20_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__4__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__4__0[2]),
        .Q(Q[1]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__4__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__4__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__4__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__4__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(p_0_in__4__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_4__14_n_0 ),
        .I1(\outreg[31]_i_5__16_n_0 ),
        .I2(\addr_reg[6] ),
        .I3(wreg_ch_start_susnum_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__16_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_start_susnum_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized45
   (wreg_ch_start_suscycle_valid,
    wreg_ch_start_suscycle,
    \addr_reg[6] ,
    clk,
    reset,
    D,
    \getdata_reg[6]_rep ,
    p_0_in);
  output wreg_ch_start_suscycle_valid;
  output [7:0]wreg_ch_start_suscycle;
  input [0:0]\addr_reg[6] ;
  input clk;
  input reset;
  input [4:0]D;
  input [1:0]\getdata_reg[6]_rep ;
  input [0:0]p_0_in;

  wire [4:0]D;
  wire [0:0]\addr_reg[6] ;
  wire clk;
  wire [1:0]\getdata_reg[6]_rep ;
  wire [0:0]p_0_in;
  wire reset;
  wire [7:0]wreg_ch_start_suscycle;
  wire wreg_ch_start_suscycle_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_ch_start_suscycle[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_ch_start_suscycle[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(p_0_in),
        .Q(wreg_ch_start_suscycle[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(\getdata_reg[6]_rep [0]),
        .Q(wreg_ch_start_suscycle[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_ch_start_suscycle[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_ch_start_suscycle[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(\getdata_reg[6]_rep [1]),
        .Q(wreg_ch_start_suscycle[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_ch_start_suscycle[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[6] ),
        .Q(wreg_ch_start_suscycle_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized46
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_ch_stop_sustime,
    wreg_ch_stop_sustime_valid,
    \addr_reg[1] ,
    reset,
    \addr_reg[3] ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[5]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    \getdata_reg[0]_rep__0 ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[0]_rep__0_0 ,
    \rv_len_reg[0]_0 );
  output [1:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [31:0]wreg_ch_stop_sustime;
  output wreg_ch_stop_sustime_valid;
  input \addr_reg[1] ;
  input reset;
  input \addr_reg[3] ;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [2:0]\getdata_reg[7]_rep ;
  input \getdata_reg[5]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input [0:0]\getdata_reg[0]_rep__0 ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[0]_rep__0_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [1:0]Q;
  wire \addr_reg[1] ;
  wire \addr_reg[3] ;
  wire [7:0]check;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[0]_rep__0_0 ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire \getdata_reg[5]_rep ;
  wire [2:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[31]_i_10__3_n_0 ;
  wire \outreg[31]_i_1__1_n_0 ;
  wire \outreg[31]_i_2__18_n_0 ;
  wire \outreg[31]_i_4__15_n_0 ;
  wire \outreg[31]_i_5__15_n_0 ;
  wire \outreg[31]_i_6__15_n_0 ;
  wire \outreg[31]_i_8__15_n_0 ;
  wire \outreg[31]_i_9__15_n_0 ;
  wire [6:1]p_0_in__5__0;
  wire [23:0]p_0_in__6__0;
  wire reset;
  wire \result_data[0]_i_1__16_n_0 ;
  wire \result_data[10]_i_1__16_n_0 ;
  wire \result_data[11]_i_1__15_n_0 ;
  wire \result_data[12]_i_1__16_n_0 ;
  wire \result_data[13]_i_1__16_n_0 ;
  wire \result_data[14]_i_1__15_n_0 ;
  wire \result_data[15]_i_1__22_n_0 ;
  wire \result_data[16]_i_1__14_n_0 ;
  wire \result_data[17]_i_1__14_n_0 ;
  wire \result_data[18]_i_1__14_n_0 ;
  wire \result_data[19]_i_1__14_n_0 ;
  wire \result_data[1]_i_1__16_n_0 ;
  wire \result_data[20]_i_1__14_n_0 ;
  wire \result_data[21]_i_1__14_n_0 ;
  wire \result_data[22]_i_1__14_n_0 ;
  wire \result_data[23]_i_1__14_n_0 ;
  wire \result_data[2]_i_1__16_n_0 ;
  wire \result_data[3]_i_1__16_n_0 ;
  wire \result_data[4]_i_1__16_n_0 ;
  wire \result_data[5]_i_1__16_n_0 ;
  wire \result_data[6]_i_1__16_n_0 ;
  wire \result_data[7]_i_1__16_n_0 ;
  wire \result_data[8]_i_1__15_n_0 ;
  wire \result_data[9]_i_1__16_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__20_n_0 ;
  wire \rv_len[7]_i_2__44_n_0 ;
  wire \rv_len[7]_i_3__21_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_ch_stop_sustime;
  wire wreg_ch_stop_sustime_valid;

  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[0]_i_1__25 
       (.I0(\outreg[31]_i_5__15_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(D[0]),
        .I4(\check_reg_n_0_[0] ),
        .O(check[0]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[1]_i_1__25 
       (.I0(\outreg[31]_i_5__15_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(\check_reg_n_0_[1] ),
        .O(check[1]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[2]_i_1__25 
       (.I0(\outreg[31]_i_5__15_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(D[2]),
        .I4(\check_reg_n_0_[2] ),
        .O(check[2]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[3]_i_1__25 
       (.I0(\outreg[31]_i_5__15_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[3]_rep ),
        .I4(\check_reg[3]_0 ),
        .O(check[3]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[4]_i_1__25 
       (.I0(\outreg[31]_i_5__15_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[7]_rep [0]),
        .I4(\check_reg_n_0_[4] ),
        .O(check[4]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[5]_i_1__25 
       (.I0(\outreg[31]_i_5__15_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[5]_rep ),
        .I4(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[6]_i_1__25 
       (.I0(\outreg[31]_i_5__15_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[7]_rep [1]),
        .I4(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[7]_i_2__16 
       (.I0(\outreg[31]_i_5__15_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[7]_rep [2]),
        .I4(\check_reg_n_0_[7] ),
        .O(check[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_5__21 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_6__10 
       (.I0(Q[0]),
        .I1(rv_len_reg__0),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check_reg[0]_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \outreg[31]_i_10__3 
       (.I0(rv_len_reg__0),
        .I1(Q[0]),
        .O(\outreg[31]_i_10__3_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \outreg[31]_i_1__1 
       (.I0(\addr_reg[1] ),
        .I1(\outreg[31]_i_4__15_n_0 ),
        .I2(Q[1]),
        .I3(\outreg[31]_i_5__15_n_0 ),
        .O(\outreg[31]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__18 
       (.I0(reset),
        .O(\outreg[31]_i_2__18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_4__15 
       (.I0(\outreg[31]_i_6__15_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [2]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[31]_i_8__15_n_0 ),
        .I5(\outreg[31]_i_9__15_n_0 ),
        .O(\outreg[31]_i_4__15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outreg[31]_i_5__15 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[3]),
        .I4(rv_len_reg__1[6]),
        .I5(\outreg[31]_i_10__3_n_0 ),
        .O(\outreg[31]_i_5__15_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__15 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [1]),
        .O(\outreg[31]_i_6__15_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__15 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[31]_i_8__15_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__15 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[5]_rep ),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[31]_i_9__15_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_stop_sustime[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[2]),
        .Q(wreg_ch_stop_sustime[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[3]),
        .Q(wreg_ch_stop_sustime[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[4]),
        .Q(wreg_ch_stop_sustime[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[5]),
        .Q(wreg_ch_stop_sustime[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[6]),
        .Q(wreg_ch_stop_sustime[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[7]),
        .Q(wreg_ch_stop_sustime[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[8]),
        .Q(wreg_ch_stop_sustime[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[9]),
        .Q(wreg_ch_stop_sustime[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[10]),
        .Q(wreg_ch_stop_sustime[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[11]),
        .Q(wreg_ch_stop_sustime[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_stop_sustime[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[12]),
        .Q(wreg_ch_stop_sustime[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[13]),
        .Q(wreg_ch_stop_sustime[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[14]),
        .Q(wreg_ch_stop_sustime[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[15]),
        .Q(wreg_ch_stop_sustime[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[16]),
        .Q(wreg_ch_stop_sustime[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[17]),
        .Q(wreg_ch_stop_sustime[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[18]),
        .Q(wreg_ch_stop_sustime[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[19]),
        .Q(wreg_ch_stop_sustime[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[20]),
        .Q(wreg_ch_stop_sustime[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[21]),
        .Q(wreg_ch_stop_sustime[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_stop_sustime[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[22]),
        .Q(wreg_ch_stop_sustime[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[23]),
        .Q(wreg_ch_stop_sustime[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_stop_sustime[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_stop_sustime[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_stop_sustime[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_stop_sustime[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_stop_sustime[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[0]),
        .Q(wreg_ch_stop_sustime[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__1_n_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__6__0[1]),
        .Q(wreg_ch_stop_sustime[9]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__16 
       (.I0(p_0_in__6__0[0]),
        .I1(\addr_reg[3] ),
        .O(\result_data[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__16 
       (.I0(p_0_in__6__0[10]),
        .I1(\addr_reg[3] ),
        .O(\result_data[10]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__15 
       (.I0(p_0_in__6__0[11]),
        .I1(\addr_reg[3] ),
        .O(\result_data[11]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__16 
       (.I0(p_0_in__6__0[12]),
        .I1(\addr_reg[3] ),
        .O(\result_data[12]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__16 
       (.I0(p_0_in__6__0[13]),
        .I1(\addr_reg[3] ),
        .O(\result_data[13]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__15 
       (.I0(p_0_in__6__0[14]),
        .I1(\addr_reg[3] ),
        .O(\result_data[14]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__22 
       (.I0(p_0_in__6__0[15]),
        .I1(\addr_reg[3] ),
        .O(\result_data[15]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__14 
       (.I0(p_0_in__6__0[16]),
        .I1(\addr_reg[3] ),
        .O(\result_data[16]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__14 
       (.I0(p_0_in__6__0[17]),
        .I1(\addr_reg[3] ),
        .O(\result_data[17]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__14 
       (.I0(p_0_in__6__0[18]),
        .I1(\addr_reg[3] ),
        .O(\result_data[18]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__14 
       (.I0(p_0_in__6__0[19]),
        .I1(\addr_reg[3] ),
        .O(\result_data[19]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__16 
       (.I0(p_0_in__6__0[1]),
        .I1(\addr_reg[3] ),
        .O(\result_data[1]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__14 
       (.I0(p_0_in__6__0[20]),
        .I1(\addr_reg[3] ),
        .O(\result_data[20]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__14 
       (.I0(p_0_in__6__0[21]),
        .I1(\addr_reg[3] ),
        .O(\result_data[21]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__14 
       (.I0(p_0_in__6__0[22]),
        .I1(\addr_reg[3] ),
        .O(\result_data[22]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__14 
       (.I0(p_0_in__6__0[23]),
        .I1(\addr_reg[3] ),
        .O(\result_data[23]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__16 
       (.I0(p_0_in__6__0[2]),
        .I1(\addr_reg[3] ),
        .O(\result_data[2]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__16 
       (.I0(p_0_in__6__0[3]),
        .I1(\addr_reg[3] ),
        .O(\result_data[3]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__16 
       (.I0(p_0_in__6__0[4]),
        .I1(\addr_reg[3] ),
        .O(\result_data[4]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__16 
       (.I0(p_0_in__6__0[5]),
        .I1(\addr_reg[3] ),
        .O(\result_data[5]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__16 
       (.I0(p_0_in__6__0[6]),
        .I1(\addr_reg[3] ),
        .O(\result_data[6]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__16 
       (.I0(p_0_in__6__0[7]),
        .I1(\addr_reg[3] ),
        .O(\result_data[7]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__15 
       (.I0(p_0_in__6__0[8]),
        .I1(\addr_reg[3] ),
        .O(\result_data[8]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__16 
       (.I0(p_0_in__6__0[9]),
        .I1(\addr_reg[3] ),
        .O(\result_data[9]_i_1__16_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[0]_i_1__16_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[10]_i_1__16_n_0 ),
        .Q(p_0_in__6__0[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[11]_i_1__15_n_0 ),
        .Q(p_0_in__6__0[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[12]_i_1__16_n_0 ),
        .Q(p_0_in__6__0[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[13]_i_1__16_n_0 ),
        .Q(p_0_in__6__0[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[14]_i_1__15_n_0 ),
        .Q(p_0_in__6__0[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[15]_i_1__22_n_0 ),
        .Q(p_0_in__6__0[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[16]_i_1__14_n_0 ),
        .Q(p_0_in__6__0[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[17]_i_1__14_n_0 ),
        .Q(p_0_in__6__0[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[18]_i_1__14_n_0 ),
        .Q(p_0_in__6__0[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[19]_i_1__14_n_0 ),
        .Q(p_0_in__6__0[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[1]_i_1__16_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[20]_i_1__14_n_0 ),
        .Q(p_0_in__6__0[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[21]_i_1__14_n_0 ),
        .Q(p_0_in__6__0[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[22]_i_1__14_n_0 ),
        .Q(p_0_in__6__0[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[23]_i_1__14_n_0 ),
        .Q(p_0_in__6__0[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__6__0[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__6__0[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__6__0[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__6__0[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__6__0[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__6__0[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[2]_i_1__16_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__6__0[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__6__0[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[3]_i_1__16_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[4]_i_1__16_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[5]_i_1__16_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[6]_i_1__16_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[7]_i_1__16_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[8]_i_1__15_n_0 ),
        .Q(p_0_in__6__0[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\result_data[9]_i_1__16_n_0 ),
        .Q(p_0_in__6__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__16 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .O(p_0_in__5__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__16 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in__5__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__16 
       (.I0(\addr_reg[1] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__5__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__16 
       (.I0(\addr_reg[1] ),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__5__0[4]));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \rv_len[5]_i_1__16 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__1[3]),
        .I2(\rv_len[5]_i_2__20_n_0 ),
        .I3(Q[1]),
        .I4(rv_len_reg__1[4]),
        .I5(rv_len_reg__1[5]),
        .O(p_0_in__5__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rv_len[5]_i_2__20 
       (.I0(rv_len_reg__0),
        .I1(Q[0]),
        .O(\rv_len[5]_i_2__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[6]_i_1__16 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__21_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__5__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \rv_len[7]_i_2__44 
       (.I0(\rv_len[7]_i_3__21_n_0 ),
        .I1(rv_len_reg__1[6]),
        .I2(rv_len_reg__1[7]),
        .I3(\addr_reg[1] ),
        .O(\rv_len[7]_i_2__44_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rv_len[7]_i_3__21 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(Q[1]),
        .I3(rv_len_reg__0),
        .I4(Q[0]),
        .I5(rv_len_reg__1[3]),
        .O(\rv_len[7]_i_3__21_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__5__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__5__0[2]),
        .Q(Q[1]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__5__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__5__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__5__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(p_0_in__5__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(\rv_len[7]_i_2__44_n_0 ),
        .Q(rv_len_reg__1[7]));
  LUT5 #(
    .INIT(32'hFF000400)) 
    valid_i_1
       (.I0(\outreg[31]_i_4__15_n_0 ),
        .I1(Q[1]),
        .I2(\outreg[31]_i_5__15_n_0 ),
        .I3(\addr_reg[1] ),
        .I4(wreg_ch_stop_sustime_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__18_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_stop_sustime_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized47
   (\result_data_reg[0]_0 ,
    \check_reg[3]_0 ,
    wreg_ch_stop_susnum,
    wreg_ch_stop_susnum_valid,
    \addr_reg[5] ,
    addr,
    \addr_reg[1] ,
    \addr_reg[1]_0 ,
    reset,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[5]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[2]_rep );
  output \result_data_reg[0]_0 ;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_ch_stop_susnum;
  output wreg_ch_stop_susnum_valid;
  input \addr_reg[5] ;
  input [0:0]addr;
  input \addr_reg[1] ;
  input \addr_reg[1]_0 ;
  input reset;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [2:0]\getdata_reg[7]_rep ;
  input \getdata_reg[5]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input [0:0]\getdata_reg[2] ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[2]_rep ;

  wire [2:0]D;
  wire [0:0]addr;
  wire \addr_reg[1] ;
  wire \addr_reg[1]_0 ;
  wire \addr_reg[5] ;
  wire [7:0]check;
  wire \check[7]_i_1__27_n_0 ;
  wire \check[7]_i_4__22_n_0 ;
  wire \check[7]_i_5__22_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[2] ;
  wire [0:0]\getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire \getdata_reg[5]_rep ;
  wire [2:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[31]_i_10__4_n_0 ;
  wire \outreg[31]_i_1__2_n_0 ;
  wire \outreg[31]_i_2__15_n_0 ;
  wire \outreg[31]_i_3__15_n_0 ;
  wire \outreg[31]_i_4__16_n_0 ;
  wire \outreg[31]_i_6__16_n_0 ;
  wire \outreg[31]_i_8__16_n_0 ;
  wire \outreg[31]_i_9__16_n_0 ;
  wire [7:6]p_0_in__6;
  wire [23:0]p_0_in__7;
  wire reset;
  wire \result_data[0]_i_1__18_n_0 ;
  wire \result_data[10]_i_1__18_n_0 ;
  wire \result_data[11]_i_1__17_n_0 ;
  wire \result_data[12]_i_1__18_n_0 ;
  wire \result_data[13]_i_1__18_n_0 ;
  wire \result_data[14]_i_1__16_n_0 ;
  wire \result_data[15]_i_1__23_n_0 ;
  wire \result_data[16]_i_1__15_n_0 ;
  wire \result_data[17]_i_1__15_n_0 ;
  wire \result_data[18]_i_1__15_n_0 ;
  wire \result_data[19]_i_1__15_n_0 ;
  wire \result_data[1]_i_1__18_n_0 ;
  wire \result_data[20]_i_1__15_n_0 ;
  wire \result_data[21]_i_1__15_n_0 ;
  wire \result_data[22]_i_1__15_n_0 ;
  wire \result_data[23]_i_1__15_n_0 ;
  wire \result_data[2]_i_1__18_n_0 ;
  wire \result_data[3]_i_1__18_n_0 ;
  wire \result_data[4]_i_1__18_n_0 ;
  wire \result_data[5]_i_1__18_n_0 ;
  wire \result_data[6]_i_1__18_n_0 ;
  wire \result_data[7]_i_1__18_n_0 ;
  wire \result_data[8]_i_1__17_n_0 ;
  wire \result_data[9]_i_1__18_n_0 ;
  wire \result_data_reg[0]_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[0]_i_1__46_n_0 ;
  wire \rv_len[1]_i_1__47_n_0 ;
  wire \rv_len[2]_i_1__47_n_0 ;
  wire \rv_len[3]_i_1__47_n_0 ;
  wire \rv_len[4]_i_1__47_n_0 ;
  wire \rv_len[5]_i_1__47_n_0 ;
  wire \rv_len[5]_i_2__21_n_0 ;
  wire \rv_len[7]_i_3__22_n_0 ;
  wire [2:0]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_ch_stop_susnum;
  wire wreg_ch_stop_susnum_valid;

  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__34 
       (.I0(\check[7]_i_4__22_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__34 
       (.I0(\check[7]_i_4__22_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__34 
       (.I0(\check[7]_i_4__22_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__34 
       (.I0(\check[7]_i_4__22_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__34 
       (.I0(\check[7]_i_4__22_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__34 
       (.I0(\check[7]_i_4__22_n_0 ),
        .I1(\getdata_reg[5]_rep ),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__34 
       (.I0(\check[7]_i_4__22_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \check[7]_i_1__27 
       (.I0(\result_data_reg[0]_0 ),
        .O(\check[7]_i_1__27_n_0 ));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__25 
       (.I0(\check[7]_i_4__22_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  LUT6 #(
    .INIT(64'hFFFFFF10FFFFFFFF)) 
    \check[7]_i_3__39 
       (.I0(\check[7]_i_5__22_n_0 ),
        .I1(\outreg[31]_i_10__4_n_0 ),
        .I2(rv_len_reg__0[2]),
        .I3(\addr_reg[5] ),
        .I4(addr),
        .I5(\addr_reg[1] ),
        .O(\result_data_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_4__22 
       (.I0(\outreg[31]_i_10__4_n_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__0[2]),
        .O(\check[7]_i_4__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_5__22 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_5__22_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\check[7]_i_1__27_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\check[7]_i_1__27_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\check[7]_i_1__27_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\check[7]_i_1__27_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\check[7]_i_1__27_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\check[7]_i_1__27_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\check[7]_i_1__27_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\check[7]_i_1__27_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \outreg[31]_i_10__4 
       (.I0(rv_len_reg__0[0]),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\outreg[31]_i_10__4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \outreg[31]_i_1__2 
       (.I0(\outreg[31]_i_3__15_n_0 ),
        .I1(\outreg[31]_i_4__16_n_0 ),
        .I2(\addr_reg[1]_0 ),
        .O(\outreg[31]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__15 
       (.I0(reset),
        .O(\outreg[31]_i_2__15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__15 
       (.I0(\outreg[31]_i_6__16_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [2]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[31]_i_8__16_n_0 ),
        .I5(\outreg[31]_i_9__16_n_0 ),
        .O(\outreg[31]_i_3__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__16 
       (.I0(rv_len_reg__0[2]),
        .I1(\outreg[31]_i_10__4_n_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__16 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [1]),
        .O(\outreg[31]_i_6__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__16 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[31]_i_8__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__16 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[5]_rep ),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[31]_i_9__16_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_stop_susnum[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[2]),
        .Q(wreg_ch_stop_susnum[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[3]),
        .Q(wreg_ch_stop_susnum[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[4]),
        .Q(wreg_ch_stop_susnum[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[5]),
        .Q(wreg_ch_stop_susnum[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[6]),
        .Q(wreg_ch_stop_susnum[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[7]),
        .Q(wreg_ch_stop_susnum[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[8]),
        .Q(wreg_ch_stop_susnum[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[9]),
        .Q(wreg_ch_stop_susnum[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[10]),
        .Q(wreg_ch_stop_susnum[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[11]),
        .Q(wreg_ch_stop_susnum[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_stop_susnum[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[12]),
        .Q(wreg_ch_stop_susnum[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[13]),
        .Q(wreg_ch_stop_susnum[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[14]),
        .Q(wreg_ch_stop_susnum[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[15]),
        .Q(wreg_ch_stop_susnum[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[16]),
        .Q(wreg_ch_stop_susnum[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[17]),
        .Q(wreg_ch_stop_susnum[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[18]),
        .Q(wreg_ch_stop_susnum[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[19]),
        .Q(wreg_ch_stop_susnum[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[20]),
        .Q(wreg_ch_stop_susnum[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[21]),
        .Q(wreg_ch_stop_susnum[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_stop_susnum[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[22]),
        .Q(wreg_ch_stop_susnum[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[23]),
        .Q(wreg_ch_stop_susnum[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_stop_susnum[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_stop_susnum[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_stop_susnum[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_stop_susnum[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_stop_susnum[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[0]),
        .Q(wreg_ch_stop_susnum[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__2_n_0 ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__7[1]),
        .Q(wreg_ch_stop_susnum[9]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[0]_i_1__18 
       (.I0(p_0_in__7[0]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[10]_i_1__18 
       (.I0(p_0_in__7[10]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[10]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[11]_i_1__17 
       (.I0(p_0_in__7[11]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[11]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[12]_i_1__18 
       (.I0(p_0_in__7[12]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[12]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[13]_i_1__18 
       (.I0(p_0_in__7[13]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[13]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[14]_i_1__16 
       (.I0(p_0_in__7[14]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[14]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[15]_i_1__23 
       (.I0(p_0_in__7[15]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[15]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[16]_i_1__15 
       (.I0(p_0_in__7[16]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[16]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[17]_i_1__15 
       (.I0(p_0_in__7[17]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[17]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[18]_i_1__15 
       (.I0(p_0_in__7[18]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[18]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[19]_i_1__15 
       (.I0(p_0_in__7[19]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[19]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[1]_i_1__18 
       (.I0(p_0_in__7[1]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[1]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[20]_i_1__15 
       (.I0(p_0_in__7[20]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[20]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[21]_i_1__15 
       (.I0(p_0_in__7[21]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[21]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[22]_i_1__15 
       (.I0(p_0_in__7[22]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[22]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[23]_i_1__15 
       (.I0(p_0_in__7[23]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[23]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[2]_i_1__18 
       (.I0(p_0_in__7[2]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[2]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[3]_i_1__18 
       (.I0(p_0_in__7[3]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[3]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[4]_i_1__18 
       (.I0(p_0_in__7[4]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[4]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[5]_i_1__18 
       (.I0(p_0_in__7[5]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[5]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[6]_i_1__18 
       (.I0(p_0_in__7[6]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[6]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[7]_i_1__18 
       (.I0(p_0_in__7[7]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[7]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[8]_i_1__17 
       (.I0(p_0_in__7[8]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[8]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[9]_i_1__18 
       (.I0(p_0_in__7[9]),
        .I1(\result_data_reg[0]_0 ),
        .O(\result_data[9]_i_1__18_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[0]_i_1__18_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[10]_i_1__18_n_0 ),
        .Q(p_0_in__7[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[11]_i_1__17_n_0 ),
        .Q(p_0_in__7[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[12]_i_1__18_n_0 ),
        .Q(p_0_in__7[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[13]_i_1__18_n_0 ),
        .Q(p_0_in__7[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[14]_i_1__16_n_0 ),
        .Q(p_0_in__7[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[15]_i_1__23_n_0 ),
        .Q(p_0_in__7[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[16]_i_1__15_n_0 ),
        .Q(p_0_in__7[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[17]_i_1__15_n_0 ),
        .Q(p_0_in__7[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[18]_i_1__15_n_0 ),
        .Q(p_0_in__7[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[19]_i_1__15_n_0 ),
        .Q(p_0_in__7[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[1]_i_1__18_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[20]_i_1__15_n_0 ),
        .Q(p_0_in__7[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[21]_i_1__15_n_0 ),
        .Q(p_0_in__7[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[22]_i_1__15_n_0 ),
        .Q(p_0_in__7[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[23]_i_1__15_n_0 ),
        .Q(p_0_in__7[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__7[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__7[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__7[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__7[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__7[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__7[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[2]_i_1__18_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__7[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__7[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[3]_i_1__18_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[4]_i_1__18_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[5]_i_1__18_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[6]_i_1__18_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[7]_i_1__18_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[8]_i_1__17_n_0 ),
        .Q(p_0_in__7[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\result_data[9]_i_1__18_n_0 ),
        .Q(p_0_in__7[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \rv_len[0]_i_1__46 
       (.I0(rv_len_reg__0[0]),
        .I1(\addr_reg[1]_0 ),
        .O(\rv_len[0]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \rv_len[1]_i_1__47 
       (.I0(\addr_reg[1]_0 ),
        .I1(rv_len_reg__0[0]),
        .I2(rv_len_reg__0[1]),
        .O(\rv_len[1]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \rv_len[2]_i_1__47 
       (.I0(\addr_reg[1]_0 ),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__0[0]),
        .I3(rv_len_reg__0[2]),
        .O(\rv_len[2]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \rv_len[3]_i_1__47 
       (.I0(\addr_reg[1]_0 ),
        .I1(rv_len_reg__0[0]),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(\rv_len[3]_i_1__47_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \rv_len[4]_i_1__47 
       (.I0(\addr_reg[1]_0 ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(\rv_len[4]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \rv_len[5]_i_1__47 
       (.I0(\addr_reg[1]_0 ),
        .I1(\rv_len[5]_i_2__21_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(\rv_len[5]_i_1__47_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__21 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0[0]),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \rv_len[6]_i_1__18 
       (.I0(\rv_len[7]_i_3__22_n_0 ),
        .I1(rv_len_reg__1[6]),
        .I2(\addr_reg[1]_0 ),
        .O(p_0_in__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \rv_len[7]_i_2__46 
       (.I0(\rv_len[7]_i_3__22_n_0 ),
        .I1(rv_len_reg__1[6]),
        .I2(\addr_reg[1]_0 ),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__6[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__22 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__22_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\rv_len[0]_i_1__46_n_0 ),
        .Q(rv_len_reg__0[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\rv_len[1]_i_1__47_n_0 ),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\rv_len[2]_i_1__47_n_0 ),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\rv_len[3]_i_1__47_n_0 ),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\rv_len[4]_i_1__47_n_0 ),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(\rv_len[5]_i_1__47_n_0 ),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__6[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(p_0_in__6[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'h5510)) 
    valid_i_1
       (.I0(\addr_reg[1]_0 ),
        .I1(\outreg[31]_i_3__15_n_0 ),
        .I2(\outreg[31]_i_4__16_n_0 ),
        .I3(wreg_ch_stop_susnum_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__15_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_stop_susnum_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized48
   (wreg_ch_stop_suscycle_valid,
    wreg_ch_stop_suscycle,
    \addr_reg[6] ,
    clk,
    reset,
    D,
    \getdata_reg[6]_rep );
  output wreg_ch_stop_suscycle_valid;
  output [7:0]wreg_ch_stop_suscycle;
  input [0:0]\addr_reg[6] ;
  input clk;
  input reset;
  input [6:0]D;
  input \getdata_reg[6]_rep ;

  wire [6:0]D;
  wire [0:0]\addr_reg[6] ;
  wire clk;
  wire \getdata_reg[6]_rep ;
  wire reset;
  wire [7:0]wreg_ch_stop_suscycle;
  wire wreg_ch_stop_suscycle_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_ch_stop_suscycle[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_ch_stop_suscycle[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_ch_stop_suscycle[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_ch_stop_suscycle[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_ch_stop_suscycle[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_ch_stop_suscycle[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(\getdata_reg[6]_rep ),
        .Q(wreg_ch_stop_suscycle[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_ch_stop_suscycle[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[6] ),
        .Q(wreg_ch_stop_suscycle_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized49
   (Q,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[3]_0 ,
    wreg_ch_trig_threshold_p,
    wreg_ch_trig_threshold_p_valid,
    \addr_reg[6] ,
    \addr_reg[4] ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    reset,
    \getdata_reg[0]_rep__0 ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[0]_rep__0_0 ,
    \rv_len_reg[0]_0 );
  output [0:0]Q;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_ch_trig_threshold_p;
  output wreg_ch_trig_threshold_p_valid;
  input \addr_reg[6] ;
  input \addr_reg[4] ;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [3:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input reset;
  input [0:0]\getdata_reg[0]_rep__0 ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[0]_rep__0_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [0:0]Q;
  wire \addr_reg[4] ;
  wire \addr_reg[6] ;
  wire [7:0]check;
  wire \check[7]_i_6__18_n_0 ;
  wire \check[7]_i_7__9_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[0]_rep__0_0 ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[15]_i_1__3_n_0 ;
  wire \outreg[15]_i_4__7_n_0 ;
  wire \outreg[15]_i_5__3_n_0 ;
  wire \outreg[15]_i_6__3_n_0 ;
  wire \outreg[15]_i_8__3_n_0 ;
  wire \outreg[15]_i_9__1_n_0 ;
  wire [7:1]p_0_in__7__0;
  wire [7:0]p_0_in__8;
  wire reset;
  wire \result_data[0]_i_1__22_n_0 ;
  wire \result_data[1]_i_1__22_n_0 ;
  wire \result_data[2]_i_1__22_n_0 ;
  wire \result_data[3]_i_1__22_n_0 ;
  wire \result_data[4]_i_1__22_n_0 ;
  wire \result_data[5]_i_1__22_n_0 ;
  wire \result_data[6]_i_1__22_n_0 ;
  wire \result_data[7]_i_1__22_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__22_n_0 ;
  wire \rv_len[7]_i_3__23_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_ch_trig_threshold_p;
  wire wreg_ch_trig_threshold_p_valid;

  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__35 
       (.I0(\check[7]_i_6__18_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__35 
       (.I0(\check[7]_i_6__18_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__35 
       (.I0(\check[7]_i_6__18_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__35 
       (.I0(\check[7]_i_6__18_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__35 
       (.I0(\check[7]_i_6__18_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__35 
       (.I0(\check[7]_i_6__18_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__35 
       (.I0(\check[7]_i_6__18_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__26 
       (.I0(\check[7]_i_6__18_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_4__23 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_5__23 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__18 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_7__9_n_0 ),
        .O(\check[7]_i_6__18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_7__9 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_7__9_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[4] ),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[4] ),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[4] ),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[4] ),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[4] ),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[4] ),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[4] ),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[4] ),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h20)) 
    \outreg[15]_i_1__3 
       (.I0(\addr_reg[6] ),
        .I1(\outreg[15]_i_4__7_n_0 ),
        .I2(\outreg[15]_i_5__3_n_0 ),
        .O(\outreg[15]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_4__7 
       (.I0(\outreg[15]_i_6__3_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[15]_i_8__3_n_0 ),
        .I5(\outreg[15]_i_9__1_n_0 ),
        .O(\outreg[15]_i_4__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_5__3 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_6__3 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [2]),
        .O(\outreg[15]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__3 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[15]_i_8__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_9__1 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_9__1_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_trig_threshold_p[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[2]),
        .Q(wreg_ch_trig_threshold_p[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[3]),
        .Q(wreg_ch_trig_threshold_p[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[4]),
        .Q(wreg_ch_trig_threshold_p[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[5]),
        .Q(wreg_ch_trig_threshold_p[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[6]),
        .Q(wreg_ch_trig_threshold_p[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[7]),
        .Q(wreg_ch_trig_threshold_p[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_trig_threshold_p[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_trig_threshold_p[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_trig_threshold_p[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_trig_threshold_p[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_trig_threshold_p[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_trig_threshold_p[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_trig_threshold_p[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[0]),
        .Q(wreg_ch_trig_threshold_p[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__3_n_0 ),
        .CLR(reset),
        .D(p_0_in__8[1]),
        .Q(wreg_ch_trig_threshold_p[9]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__22 
       (.I0(p_0_in__8[0]),
        .I1(\addr_reg[4] ),
        .O(\result_data[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__22 
       (.I0(p_0_in__8[1]),
        .I1(\addr_reg[4] ),
        .O(\result_data[1]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__22 
       (.I0(p_0_in__8[2]),
        .I1(\addr_reg[4] ),
        .O(\result_data[2]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__22 
       (.I0(p_0_in__8[3]),
        .I1(\addr_reg[4] ),
        .O(\result_data[3]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__22 
       (.I0(p_0_in__8[4]),
        .I1(\addr_reg[4] ),
        .O(\result_data[4]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__22 
       (.I0(p_0_in__8[5]),
        .I1(\addr_reg[4] ),
        .O(\result_data[5]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__22 
       (.I0(p_0_in__8[6]),
        .I1(\addr_reg[4] ),
        .O(\result_data[6]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__22 
       (.I0(p_0_in__8[7]),
        .I1(\addr_reg[4] ),
        .O(\result_data[7]_i_1__22_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[0]_i_1__22_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__8[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__8[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__8[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__8[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__8[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__8[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[1]_i_1__22_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[2]_i_1__22_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[3]_i_1__22_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[4]_i_1__22_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[5]_i_1__22_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[6]_i_1__22_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[7]_i_1__22_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__8[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__21 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .O(p_0_in__7__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__21 
       (.I0(\addr_reg[6] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__7__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__21 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__7__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__21 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__7__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \rv_len[5]_i_1__21 
       (.I0(rv_len_reg__1[5]),
        .I1(\rv_len[5]_i_2__22_n_0 ),
        .I2(\addr_reg[6] ),
        .O(p_0_in__7__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__22 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__22 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__23_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__7__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__20 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__23_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__7__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__23 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__23_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__7__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[15]_i_4__7_n_0 ),
        .I1(\outreg[15]_i_5__3_n_0 ),
        .I2(\addr_reg[6] ),
        .I3(wreg_ch_trig_threshold_p_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_trig_threshold_p_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized5
   (wreg_system_ch_sel_valid,
    wreg_system_ch_sel,
    \addr_reg[0] ,
    clk,
    reset,
    D);
  output wreg_system_ch_sel_valid;
  output [7:0]wreg_system_ch_sel;
  input [0:0]\addr_reg[0] ;
  input clk;
  input reset;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]\addr_reg[0] ;
  wire clk;
  wire reset;
  wire [7:0]wreg_system_ch_sel;
  wire wreg_system_ch_sel_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_system_ch_sel[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_system_ch_sel[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_system_ch_sel[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_system_ch_sel[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_system_ch_sel[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_system_ch_sel[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_system_ch_sel[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(D[7]),
        .Q(wreg_system_ch_sel[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[0] ),
        .Q(wreg_system_ch_sel_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized50
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_ch_trig_threshold_n,
    wreg_ch_trig_threshold_n_valid,
    \getdata_reg[7]_rep ,
    isa_cs_reg,
    \addr_reg[2] ,
    \addr_reg[6] ,
    D,
    \getdata_reg[6] ,
    \getdata_reg[3]_rep__0 ,
    clk,
    reset,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[2]_rep ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_ch_trig_threshold_n;
  output wreg_ch_trig_threshold_n_valid;
  input [3:0]\getdata_reg[7]_rep ;
  input isa_cs_reg;
  input \addr_reg[2] ;
  input \addr_reg[6] ;
  input [3:0]D;
  input [0:0]\getdata_reg[6] ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input reset;
  input [0:0]\getdata_reg[2] ;
  input [6:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[2]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[2] ;
  wire \addr_reg[6] ;
  wire [7:0]check;
  wire \check[7]_i_4__15_n_0 ;
  wire \check[7]_i_5__24_n_0 ;
  wire \check[7]_i_6__11_n_0 ;
  wire \check[7]_i_7__3_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[2] ;
  wire [0:0]\getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [0:0]\getdata_reg[6] ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [6:0]\getdata_reg[7]_rep_0 ;
  wire isa_cs_reg;
  wire \outreg[15]_i_1__0_n_0 ;
  wire \outreg[15]_i_3__6_n_0 ;
  wire \outreg[15]_i_4__2_n_0 ;
  wire \outreg[15]_i_5__4_n_0 ;
  wire \outreg[15]_i_7__4_n_0 ;
  wire \outreg[15]_i_8__4_n_0 ;
  wire [7:1]p_0_in__8__0;
  wire [7:0]p_0_in__9;
  wire reset;
  wire \result_data[0]_i_1__19_n_0 ;
  wire \result_data[14]_i_1__42_n_0 ;
  wire \result_data[1]_i_1__19_n_0 ;
  wire \result_data[2]_i_1__19_n_0 ;
  wire \result_data[3]_i_1__19_n_0 ;
  wire \result_data[4]_i_1__19_n_0 ;
  wire \result_data[5]_i_1__19_n_0 ;
  wire \result_data[6]_i_1__19_n_0 ;
  wire \result_data[7]_i_1__19_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__23_n_0 ;
  wire \rv_len[7]_i_3__24_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_ch_trig_threshold_n;
  wire wreg_ch_trig_threshold_n_valid;

  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__26 
       (.I0(\check[7]_i_6__11_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__26 
       (.I0(\check[7]_i_6__11_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__26 
       (.I0(\check[7]_i_6__11_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__26 
       (.I0(\check[7]_i_6__11_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__26 
       (.I0(\check[7]_i_6__11_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__26 
       (.I0(\check[7]_i_6__11_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__26 
       (.I0(\check[7]_i_6__11_n_0 ),
        .I1(\getdata_reg[6] ),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT6 #(
    .INIT(64'h1111111011111111)) 
    \check[7]_i_1__28 
       (.I0(\addr_reg[2] ),
        .I1(\addr_reg[6] ),
        .I2(\check[7]_i_4__15_n_0 ),
        .I3(rv_len_reg__1[3]),
        .I4(rv_len_reg__1[2]),
        .I5(\check[7]_i_5__24_n_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__17 
       (.I0(\check[7]_i_6__11_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \check[7]_i_4__15 
       (.I0(Q),
        .I1(rv_len_reg__0),
        .O(\check[7]_i_4__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_5__24 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check[7]_i_5__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__11 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_7__3_n_0 ),
        .O(\check[7]_i_6__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_7__3 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_7__3_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h20)) 
    \outreg[15]_i_1__0 
       (.I0(isa_cs_reg),
        .I1(\outreg[15]_i_3__6_n_0 ),
        .I2(\outreg[15]_i_4__2_n_0 ),
        .O(\outreg[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_3__6 
       (.I0(\outreg[15]_i_5__4_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[15]_i_7__4_n_0 ),
        .I5(\outreg[15]_i_8__4_n_0 ),
        .O(\outreg[15]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_4__2 
       (.I0(\check[7]_i_5__24_n_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_5__4 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[6] ),
        .O(\outreg[15]_i_5__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_7__4 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[3]),
        .O(\outreg[15]_i_7__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__4 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_8__4_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_trig_threshold_n[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[2]),
        .Q(wreg_ch_trig_threshold_n[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[3]),
        .Q(wreg_ch_trig_threshold_n[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[4]),
        .Q(wreg_ch_trig_threshold_n[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[5]),
        .Q(wreg_ch_trig_threshold_n[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[6]),
        .Q(wreg_ch_trig_threshold_n[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[7]),
        .Q(wreg_ch_trig_threshold_n[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_trig_threshold_n[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_trig_threshold_n[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_trig_threshold_n[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_trig_threshold_n[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_trig_threshold_n[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_trig_threshold_n[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_trig_threshold_n[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[0]),
        .Q(wreg_ch_trig_threshold_n[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__0_n_0 ),
        .CLR(reset),
        .D(p_0_in__9[1]),
        .Q(wreg_ch_trig_threshold_n[9]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__19 
       (.I0(p_0_in__9[0]),
        .I1(E),
        .O(\result_data[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__42 
       (.I0(E),
        .I1(\getdata_reg[7]_rep [2]),
        .O(\result_data[14]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__19 
       (.I0(p_0_in__9[1]),
        .I1(E),
        .O(\result_data[1]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__19 
       (.I0(p_0_in__9[2]),
        .I1(E),
        .O(\result_data[2]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__19 
       (.I0(p_0_in__9[3]),
        .I1(E),
        .O(\result_data[3]_i_1__19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__19 
       (.I0(p_0_in__9[4]),
        .I1(E),
        .O(\result_data[4]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__19 
       (.I0(p_0_in__9[5]),
        .I1(E),
        .O(\result_data[5]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__19 
       (.I0(p_0_in__9[6]),
        .I1(E),
        .O(\result_data[6]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__19 
       (.I0(p_0_in__9[7]),
        .I1(E),
        .O(\result_data[7]_i_1__19_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[0]_i_1__19_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__9[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__9[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__9[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__9[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[14]_i_1__42_n_0 ),
        .Q(p_0_in__9[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__9[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[1]_i_1__19_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[2]_i_1__19_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[3]_i_1__19_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[4]_i_1__19_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[5]_i_1__19_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[6]_i_1__19_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\result_data[7]_i_1__19_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__9[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__18 
       (.I0(isa_cs_reg),
        .I1(Q),
        .I2(rv_len_reg__0),
        .O(p_0_in__8__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__18 
       (.I0(isa_cs_reg),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__8__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__18 
       (.I0(isa_cs_reg),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__8__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__18 
       (.I0(isa_cs_reg),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__8__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \rv_len[5]_i_1__18 
       (.I0(rv_len_reg__1[5]),
        .I1(\rv_len[5]_i_2__23_n_0 ),
        .I2(isa_cs_reg),
        .O(p_0_in__8__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__23 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__19 
       (.I0(isa_cs_reg),
        .I1(\rv_len[7]_i_3__24_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__8__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__17 
       (.I0(isa_cs_reg),
        .I1(\rv_len[7]_i_3__24_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__8__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__24 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__24_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in__8__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in__8__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in__8__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in__8__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in__8__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in__8__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(reset),
        .D(p_0_in__8__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[15]_i_3__6_n_0 ),
        .I1(\outreg[15]_i_4__2_n_0 ),
        .I2(isa_cs_reg),
        .I3(wreg_ch_trig_threshold_n_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_trig_threshold_n_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized51
   (Q,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[3]_0 ,
    wreg_ch_trig_risetime,
    wreg_ch_trig_risetime_valid,
    \addr_reg[1] ,
    \addr_reg[6] ,
    D,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    reset,
    \getdata_reg[3]_rep__0_0 ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[3]_rep__0_1 ,
    \rv_len_reg[0]_0 );
  output [0:0]Q;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_ch_trig_risetime;
  output wreg_ch_trig_risetime_valid;
  input \addr_reg[1] ;
  input \addr_reg[6] ;
  input [2:0]D;
  input [4:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input reset;
  input [0:0]\getdata_reg[3]_rep__0_0 ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[3]_rep__0_1 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [0:0]Q;
  wire \addr_reg[1] ;
  wire \addr_reg[6] ;
  wire [7:0]check;
  wire \check[7]_i_6__19_n_0 ;
  wire \check[7]_i_7__10_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[3]_rep__0 ;
  wire [0:0]\getdata_reg[3]_rep__0_0 ;
  wire [0:0]\getdata_reg[3]_rep__0_1 ;
  wire [4:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[15]_i_1__11_n_0 ;
  wire \outreg[15]_i_2__11_n_0 ;
  wire \outreg[15]_i_3__7_n_0 ;
  wire \outreg[15]_i_5__5_n_0 ;
  wire \outreg[15]_i_7__5_n_0 ;
  wire \outreg[15]_i_8__5_n_0 ;
  wire [7:0]p_0_in__10;
  wire [7:1]p_0_in__9__0;
  wire reset;
  wire \result_data[0]_i_1__17_n_0 ;
  wire \result_data[1]_i_1__17_n_0 ;
  wire \result_data[2]_i_1__17_n_0 ;
  wire \result_data[3]_i_1__17_n_0 ;
  wire \result_data[4]_i_1__17_n_0 ;
  wire \result_data[5]_i_1__17_n_0 ;
  wire \result_data[6]_i_1__17_n_0 ;
  wire \result_data[7]_i_1__17_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__24_n_0 ;
  wire \rv_len[7]_i_3__25_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_ch_trig_risetime;
  wire wreg_ch_trig_risetime_valid;

  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__36 
       (.I0(\check[7]_i_6__19_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__36 
       (.I0(\check[7]_i_6__19_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__36 
       (.I0(\check[7]_i_6__19_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__36 
       (.I0(\check[7]_i_6__19_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__36 
       (.I0(\check[7]_i_6__19_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__36 
       (.I0(\check[7]_i_6__19_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__36 
       (.I0(\check[7]_i_6__19_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__27 
       (.I0(\check[7]_i_6__19_n_0 ),
        .I1(\getdata_reg[7]_rep [4]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_4__24 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_5__25 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__19 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_7__10_n_0 ),
        .O(\check[7]_i_6__19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_7__10 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_7__10_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[15]_i_1__11 
       (.I0(\outreg[15]_i_2__11_n_0 ),
        .I1(\outreg[15]_i_3__7_n_0 ),
        .I2(\addr_reg[1] ),
        .O(\outreg[15]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_2__11 
       (.I0(\outreg[15]_i_5__5_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [4]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[15]_i_7__5_n_0 ),
        .I5(\outreg[15]_i_8__5_n_0 ),
        .O(\outreg[15]_i_2__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_3__7 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_3__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_5__5 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [3]),
        .O(\outreg[15]_i_5__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_7__5 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [1]),
        .O(\outreg[15]_i_7__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__5 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_8__5_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_trig_risetime[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[2]),
        .Q(wreg_ch_trig_risetime[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[3]),
        .Q(wreg_ch_trig_risetime[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[4]),
        .Q(wreg_ch_trig_risetime[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[5]),
        .Q(wreg_ch_trig_risetime[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[6]),
        .Q(wreg_ch_trig_risetime[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[7]),
        .Q(wreg_ch_trig_risetime[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_trig_risetime[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_trig_risetime[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_trig_risetime[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_trig_risetime[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_trig_risetime[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_trig_risetime[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_trig_risetime[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[0]),
        .Q(wreg_ch_trig_risetime[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__11_n_0 ),
        .CLR(reset),
        .D(p_0_in__10[1]),
        .Q(wreg_ch_trig_risetime[9]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__17 
       (.I0(p_0_in__10[0]),
        .I1(\addr_reg[6] ),
        .O(\result_data[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__17 
       (.I0(p_0_in__10[1]),
        .I1(\addr_reg[6] ),
        .O(\result_data[1]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__17 
       (.I0(p_0_in__10[2]),
        .I1(\addr_reg[6] ),
        .O(\result_data[2]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__17 
       (.I0(p_0_in__10[3]),
        .I1(\addr_reg[6] ),
        .O(\result_data[3]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__17 
       (.I0(p_0_in__10[4]),
        .I1(\addr_reg[6] ),
        .O(\result_data[4]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__17 
       (.I0(p_0_in__10[5]),
        .I1(\addr_reg[6] ),
        .O(\result_data[5]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__17 
       (.I0(p_0_in__10[6]),
        .I1(\addr_reg[6] ),
        .O(\result_data[6]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__17 
       (.I0(p_0_in__10[7]),
        .I1(\addr_reg[6] ),
        .O(\result_data[7]_i_1__17_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[0]_i_1__17_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__10[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__10[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__10[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__10[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__10[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__10[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[1]_i_1__17_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[2]_i_1__17_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[3]_i_1__17_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[4]_i_1__17_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[5]_i_1__17_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[6]_i_1__17_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[7]_i_1__17_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__10[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__17 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .O(p_0_in__9__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__17 
       (.I0(\addr_reg[1] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__9__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__17 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__9__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__17 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(rv_len_reg__0),
        .I3(Q),
        .I4(rv_len_reg__1[2]),
        .I5(\addr_reg[1] ),
        .O(p_0_in__9__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__17 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[5]_i_2__24_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__9__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__24 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__17 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__25_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__9__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__16 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__25_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__9__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__25 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__25_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(reset),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__9__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__9__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__9__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__9__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__9__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__9__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__9__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[15]_i_2__11_n_0 ),
        .I1(\outreg[15]_i_3__7_n_0 ),
        .I2(\addr_reg[1] ),
        .I3(wreg_ch_trig_risetime_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_trig_risetime_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized52
   (E,
    \outreg_reg[7]_0 ,
    Q,
    \check_reg[3]_0 ,
    wreg_ch_trig_droptime,
    wreg_ch_trig_droptime_valid,
    \getdata_reg[7]_rep ,
    reset,
    \addr_reg[3] ,
    \addr_reg[2] ,
    \addr_reg[6] ,
    D,
    \getdata_reg[1]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[2]_rep ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output \outreg_reg[7]_0 ;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_ch_trig_droptime;
  output wreg_ch_trig_droptime_valid;
  input [4:0]\getdata_reg[7]_rep ;
  input reset;
  input \addr_reg[3] ;
  input \addr_reg[2] ;
  input \addr_reg[6] ;
  input [1:0]D;
  input \getdata_reg[1]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[2] ;
  input [6:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[2]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[2] ;
  wire \addr_reg[3] ;
  wire \addr_reg[6] ;
  wire [7:0]check;
  wire \check[7]_i_3__19_n_0 ;
  wire \check[7]_i_4__25_n_0 ;
  wire \check[7]_i_5__16_n_0 ;
  wire \check[7]_i_6__12_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[1]_rep ;
  wire [0:0]\getdata_reg[2] ;
  wire [0:0]\getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [4:0]\getdata_reg[7]_rep ;
  wire [6:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[15]_i_1__1_n_0 ;
  wire \outreg[15]_i_4__3_n_0 ;
  wire \outreg[15]_i_5__6_n_0 ;
  wire \outreg[15]_i_6__6_n_0 ;
  wire \outreg[15]_i_8__6_n_0 ;
  wire \outreg[15]_i_9__2_n_0 ;
  wire \outreg_reg[7]_0 ;
  wire [7:1]p_0_in__10__0;
  wire [7:0]p_0_in__11;
  wire reset;
  wire \result_data[0]_i_1__20_n_0 ;
  wire \result_data[14]_i_1__43_n_0 ;
  wire \result_data[1]_i_1__20_n_0 ;
  wire \result_data[2]_i_1__20_n_0 ;
  wire \result_data[3]_i_1__20_n_0 ;
  wire \result_data[4]_i_1__20_n_0 ;
  wire \result_data[5]_i_1__20_n_0 ;
  wire \result_data[6]_i_1__20_n_0 ;
  wire \result_data[7]_i_1__20_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__25_n_0 ;
  wire \rv_len[7]_i_3__26_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_ch_trig_droptime;
  wire wreg_ch_trig_droptime_valid;

  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__27 
       (.I0(\check[7]_i_5__16_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__27 
       (.I0(\check[7]_i_5__16_n_0 ),
        .I1(\getdata_reg[1]_rep ),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__27 
       (.I0(\check[7]_i_5__16_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__27 
       (.I0(\check[7]_i_5__16_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__27 
       (.I0(\check[7]_i_5__16_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__27 
       (.I0(\check[7]_i_5__16_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__27 
       (.I0(\check[7]_i_5__16_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT6 #(
    .INIT(64'h1111111011111111)) 
    \check[7]_i_1__29 
       (.I0(\addr_reg[2] ),
        .I1(\addr_reg[6] ),
        .I2(\check[7]_i_3__19_n_0 ),
        .I3(rv_len_reg__1[3]),
        .I4(rv_len_reg__1[2]),
        .I5(\check[7]_i_4__25_n_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__18 
       (.I0(\check[7]_i_5__16_n_0 ),
        .I1(\getdata_reg[7]_rep [4]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \check[7]_i_3__19 
       (.I0(Q),
        .I1(rv_len_reg__0),
        .O(\check[7]_i_3__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_4__25 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check[7]_i_4__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_5__16 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_6__12_n_0 ),
        .O(\check[7]_i_5__16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_6__12 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_6__12_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg_reg[7]_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \outreg[15]_i_1__1 
       (.I0(\addr_reg[3] ),
        .I1(\outreg[15]_i_4__3_n_0 ),
        .I2(\outreg[15]_i_5__6_n_0 ),
        .O(\outreg[15]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[15]_i_2__0 
       (.I0(reset),
        .O(\outreg_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_4__3 
       (.I0(\check[7]_i_4__25_n_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_5__6 
       (.I0(\outreg[15]_i_6__6_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [4]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[15]_i_8__6_n_0 ),
        .I5(\outreg[15]_i_9__2_n_0 ),
        .O(\outreg[15]_i_5__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_6__6 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [3]),
        .O(\outreg[15]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__6 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [1]),
        .O(\outreg[15]_i_8__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_9__2 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[1]_rep ),
        .O(\outreg[15]_i_9__2_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_trig_droptime[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__11[2]),
        .Q(wreg_ch_trig_droptime[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__11[3]),
        .Q(wreg_ch_trig_droptime[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__11[4]),
        .Q(wreg_ch_trig_droptime[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__11[5]),
        .Q(wreg_ch_trig_droptime[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__11[6]),
        .Q(wreg_ch_trig_droptime[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__11[7]),
        .Q(wreg_ch_trig_droptime[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_trig_droptime[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_trig_droptime[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_trig_droptime[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_trig_droptime[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_trig_droptime[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_trig_droptime[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_trig_droptime[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__11[0]),
        .Q(wreg_ch_trig_droptime[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__1_n_0 ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__11[1]),
        .Q(wreg_ch_trig_droptime[9]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__20 
       (.I0(p_0_in__11[0]),
        .I1(E),
        .O(\result_data[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__43 
       (.I0(E),
        .I1(\getdata_reg[7]_rep [3]),
        .O(\result_data[14]_i_1__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__20 
       (.I0(p_0_in__11[1]),
        .I1(E),
        .O(\result_data[1]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__20 
       (.I0(p_0_in__11[2]),
        .I1(E),
        .O(\result_data[2]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__20 
       (.I0(p_0_in__11[3]),
        .I1(E),
        .O(\result_data[3]_i_1__20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__20 
       (.I0(p_0_in__11[4]),
        .I1(E),
        .O(\result_data[4]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__20 
       (.I0(p_0_in__11[5]),
        .I1(E),
        .O(\result_data[5]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__20 
       (.I0(p_0_in__11[6]),
        .I1(E),
        .O(\result_data[6]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__20 
       (.I0(p_0_in__11[7]),
        .I1(E),
        .O(\result_data[7]_i_1__20_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[0]_i_1__20_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__11[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__11[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__11[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__11[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[14]_i_1__43_n_0 ),
        .Q(p_0_in__11[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__11[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[1]_i_1__20_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[2]_i_1__20_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[3]_i_1__20_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[4]_i_1__20_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[5]_i_1__20_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[6]_i_1__20_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\result_data[7]_i_1__20_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__11[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__19 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .O(p_0_in__10__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__19 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__10__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__19 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__10__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__19 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__10__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__19 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[5]_i_2__25_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__10__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__25 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__20 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3__26_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__10__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__18 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3__26_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__10__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__26 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__26_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg_reg[7]_0 ),
        .D(p_0_in__10__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hAA08)) 
    valid_i_1
       (.I0(\addr_reg[3] ),
        .I1(\outreg[15]_i_4__3_n_0 ),
        .I2(\outreg[15]_i_5__6_n_0 ),
        .I3(wreg_ch_trig_droptime_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg_reg[7]_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_trig_droptime_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized53
   (\rv_len_reg[0]_0 ,
    Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_ch_trig_pulsewidth,
    wreg_ch_trig_pulsewidth_valid,
    reset,
    \addr_reg[3] ,
    \addr_reg[6] ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    \getdata_reg[6]_rep ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[6]_rep_0 ,
    \rv_len_reg[0]_1 );
  output \rv_len_reg[0]_0 ;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [15:0]wreg_ch_trig_pulsewidth;
  output wreg_ch_trig_pulsewidth_valid;
  input reset;
  input \addr_reg[3] ;
  input \addr_reg[6] ;
  input [2:0]D;
  input \getdata_reg[3]_rep ;
  input [3:0]\getdata_reg[7]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input [0:0]\getdata_reg[6]_rep ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[6]_rep_0 ;
  input [0:0]\rv_len_reg[0]_1 ;

  wire [2:0]D;
  wire [0:0]Q;
  wire \addr_reg[3] ;
  wire \addr_reg[6] ;
  wire [7:0]check;
  wire \check[7]_i_6__13_n_0 ;
  wire \check[7]_i_7__4_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire [0:0]\getdata_reg[6]_rep ;
  wire [0:0]\getdata_reg[6]_rep_0 ;
  wire [3:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[15]_i_1__2_n_0 ;
  wire \outreg[15]_i_3__2_n_0 ;
  wire \outreg[15]_i_4__8_n_0 ;
  wire \outreg[15]_i_5__7_n_0 ;
  wire \outreg[15]_i_7__7_n_0 ;
  wire \outreg[15]_i_8__7_n_0 ;
  wire [7:1]p_0_in__11__0;
  wire [7:0]p_0_in__12;
  wire reset;
  wire \result_data[0]_i_1__21_n_0 ;
  wire \result_data[1]_i_1__21_n_0 ;
  wire \result_data[2]_i_1__21_n_0 ;
  wire \result_data[3]_i_1__21_n_0 ;
  wire \result_data[4]_i_1__21_n_0 ;
  wire \result_data[5]_i_1__21_n_0 ;
  wire \result_data[6]_i_1__21_n_0 ;
  wire \result_data[7]_i_1__21_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__26_n_0 ;
  wire \rv_len[7]_i_3__27_n_0 ;
  wire \rv_len_reg[0]_0 ;
  wire [0:0]\rv_len_reg[0]_1 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_ch_trig_pulsewidth;
  wire wreg_ch_trig_pulsewidth_valid;

  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__28 
       (.I0(\check[7]_i_6__13_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__28 
       (.I0(\check[7]_i_6__13_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__28 
       (.I0(\check[7]_i_6__13_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__28 
       (.I0(\check[7]_i_6__13_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__28 
       (.I0(\check[7]_i_6__13_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__28 
       (.I0(\check[7]_i_6__13_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__28 
       (.I0(\check[7]_i_6__13_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__19 
       (.I0(\check[7]_i_6__13_n_0 ),
        .I1(\getdata_reg[7]_rep [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_4__16 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_5__26 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__13 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_7__4_n_0 ),
        .O(\check[7]_i_6__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_7__4 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_7__4_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \outreg[15]_i_1__2 
       (.I0(\addr_reg[3] ),
        .I1(\outreg[15]_i_3__2_n_0 ),
        .I2(\outreg[15]_i_4__8_n_0 ),
        .O(\outreg[15]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[15]_i_2__2 
       (.I0(reset),
        .O(\rv_len_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_3__2 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_4__8 
       (.I0(\outreg[15]_i_5__7_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [3]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[15]_i_7__7_n_0 ),
        .I5(\outreg[15]_i_8__7_n_0 ),
        .O(\outreg[15]_i_4__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_5__7 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [2]),
        .O(\outreg[15]_i_5__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_7__7 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[15]_i_7__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__7 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[15]_i_8__7_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_trig_pulsewidth[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__12[2]),
        .Q(wreg_ch_trig_pulsewidth[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__12[3]),
        .Q(wreg_ch_trig_pulsewidth[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__12[4]),
        .Q(wreg_ch_trig_pulsewidth[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__12[5]),
        .Q(wreg_ch_trig_pulsewidth[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__12[6]),
        .Q(wreg_ch_trig_pulsewidth[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__12[7]),
        .Q(wreg_ch_trig_pulsewidth[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_trig_pulsewidth[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_trig_pulsewidth[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_trig_pulsewidth[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_trig_pulsewidth[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_trig_pulsewidth[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_trig_pulsewidth[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_trig_pulsewidth[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__12[0]),
        .Q(wreg_ch_trig_pulsewidth[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__2_n_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__12[1]),
        .Q(wreg_ch_trig_pulsewidth[9]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__21 
       (.I0(p_0_in__12[0]),
        .I1(\addr_reg[6] ),
        .O(\result_data[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__21 
       (.I0(p_0_in__12[1]),
        .I1(\addr_reg[6] ),
        .O(\result_data[1]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__21 
       (.I0(p_0_in__12[2]),
        .I1(\addr_reg[6] ),
        .O(\result_data[2]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__21 
       (.I0(p_0_in__12[3]),
        .I1(\addr_reg[6] ),
        .O(\result_data[3]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__21 
       (.I0(p_0_in__12[4]),
        .I1(\addr_reg[6] ),
        .O(\result_data[4]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__21 
       (.I0(p_0_in__12[5]),
        .I1(\addr_reg[6] ),
        .O(\result_data[5]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__21 
       (.I0(p_0_in__12[6]),
        .I1(\addr_reg[6] ),
        .O(\result_data[6]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__21 
       (.I0(p_0_in__12[7]),
        .I1(\addr_reg[6] ),
        .O(\result_data[7]_i_1__21_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[0]_i_1__21_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__12[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__12[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__12[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__12[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__12[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__12[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[1]_i_1__21_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[2]_i_1__21_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[3]_i_1__21_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[4]_i_1__21_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[5]_i_1__21_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[6]_i_1__21_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\result_data[7]_i_1__21_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__12[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__20 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .O(p_0_in__11__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__20 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__11__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__20 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__11__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__20 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__11__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__20 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[5]_i_2__26_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__11__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__26 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__21 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3__27_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__11__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__19 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3__27_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__11__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__27 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__27_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(\rv_len_reg[0]_1 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__11__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__11__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__11__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__11__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__11__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__11__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[6]_rep_0 ),
        .CLR(\rv_len_reg[0]_0 ),
        .D(p_0_in__11__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hAA08)) 
    valid_i_1
       (.I0(\addr_reg[3] ),
        .I1(\outreg[15]_i_3__2_n_0 ),
        .I2(\outreg[15]_i_4__8_n_0 ),
        .I3(wreg_ch_trig_pulsewidth_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\rv_len_reg[0]_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_trig_pulsewidth_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized54
   (wreg_ch_trig_riseratio_valid,
    wreg_ch_trig_riseratio,
    isa_cs_reg,
    clk,
    reset,
    D,
    \getdata_reg[6] );
  output wreg_ch_trig_riseratio_valid;
  output [7:0]wreg_ch_trig_riseratio;
  input [0:0]isa_cs_reg;
  input clk;
  input reset;
  input [6:0]D;
  input [0:0]\getdata_reg[6] ;

  wire [6:0]D;
  wire clk;
  wire [0:0]\getdata_reg[6] ;
  wire [0:0]isa_cs_reg;
  wire reset;
  wire [7:0]wreg_ch_trig_riseratio;
  wire wreg_ch_trig_riseratio_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_ch_trig_riseratio[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_ch_trig_riseratio[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_ch_trig_riseratio[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_ch_trig_riseratio[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_ch_trig_riseratio[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_ch_trig_riseratio[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(\getdata_reg[6] ),
        .Q(wreg_ch_trig_riseratio[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(isa_cs_reg),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_ch_trig_riseratio[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(isa_cs_reg),
        .Q(wreg_ch_trig_riseratio_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized55
   (wreg_ch_trig_dropratio_valid,
    valid_reg_0,
    wreg_ch_trig_dropratio,
    \addr_reg[2] ,
    clk,
    reset,
    D,
    \getdata_reg[6] );
  output wreg_ch_trig_dropratio_valid;
  output valid_reg_0;
  output [7:0]wreg_ch_trig_dropratio;
  input [0:0]\addr_reg[2] ;
  input clk;
  input reset;
  input [6:0]D;
  input [0:0]\getdata_reg[6] ;

  wire [6:0]D;
  wire [0:0]\addr_reg[2] ;
  wire clk;
  wire [0:0]\getdata_reg[6] ;
  wire reset;
  wire valid_reg_0;
  wire [7:0]wreg_ch_trig_dropratio;
  wire wreg_ch_trig_dropratio_valid;

  LUT1 #(
    .INIT(2'h1)) 
    \outreg[7]_i_2 
       (.I0(reset),
        .O(valid_reg_0));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(valid_reg_0),
        .D(D[0]),
        .Q(wreg_ch_trig_dropratio[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(valid_reg_0),
        .D(D[1]),
        .Q(wreg_ch_trig_dropratio[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(valid_reg_0),
        .D(D[2]),
        .Q(wreg_ch_trig_dropratio[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(valid_reg_0),
        .D(D[3]),
        .Q(wreg_ch_trig_dropratio[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(valid_reg_0),
        .D(D[4]),
        .Q(wreg_ch_trig_dropratio[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(valid_reg_0),
        .D(D[5]),
        .Q(wreg_ch_trig_dropratio[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(valid_reg_0),
        .D(\getdata_reg[6] ),
        .Q(wreg_ch_trig_dropratio[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(valid_reg_0),
        .D(D[6]),
        .Q(wreg_ch_trig_dropratio[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(valid_reg_0),
        .D(\addr_reg[2] ),
        .Q(wreg_ch_trig_dropratio_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized56
   (Q,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \check_reg[3]_0 ,
    wreg_ch_trig_rmsvalue,
    wreg_ch_trig_rmsvalue_valid,
    \addr_reg[7] ,
    \addr_reg[3] ,
    \getdata_reg[0]_rep ,
    D,
    \getdata_reg[3]_rep ,
    \getdata_reg[7]_rep ,
    \getdata_reg[5]_rep ,
    \getdata_reg[3]_rep_0 ,
    clk,
    reset,
    \getdata_reg[0]_rep__0 ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[0]_rep__0_0 ,
    \rv_len_reg[0]_0 );
  output [0:0]Q;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [0:0]\check_reg[3]_0 ;
  output [15:0]wreg_ch_trig_rmsvalue;
  output wreg_ch_trig_rmsvalue_valid;
  input \addr_reg[7] ;
  input \addr_reg[3] ;
  input \getdata_reg[0]_rep ;
  input [1:0]D;
  input \getdata_reg[3]_rep ;
  input [2:0]\getdata_reg[7]_rep ;
  input \getdata_reg[5]_rep ;
  input \getdata_reg[3]_rep_0 ;
  input clk;
  input reset;
  input [0:0]\getdata_reg[0]_rep__0 ;
  input [7:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[0]_rep__0_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire \addr_reg[3] ;
  wire \addr_reg[7] ;
  wire [7:0]check;
  wire \check[7]_i_6__20_n_0 ;
  wire \check[7]_i_7__11_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[0]_rep ;
  wire [0:0]\getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[0]_rep__0_0 ;
  wire \getdata_reg[3]_rep ;
  wire \getdata_reg[3]_rep_0 ;
  wire \getdata_reg[5]_rep ;
  wire [2:0]\getdata_reg[7]_rep ;
  wire [7:0]\getdata_reg[7]_rep_0 ;
  wire \outreg[15]_i_1__10_n_0 ;
  wire \outreg[15]_i_2__12_n_0 ;
  wire \outreg[15]_i_3__8_n_0 ;
  wire \outreg[15]_i_5__8_n_0 ;
  wire \outreg[15]_i_7__8_n_0 ;
  wire \outreg[15]_i_8__8_n_0 ;
  wire [7:1]p_0_in__12__0;
  wire [7:0]p_0_in__13;
  wire reset;
  wire \result_data[0]_i_1__15_n_0 ;
  wire \result_data[1]_i_1__15_n_0 ;
  wire \result_data[2]_i_1__15_n_0 ;
  wire \result_data[3]_i_1__15_n_0 ;
  wire \result_data[4]_i_1__15_n_0 ;
  wire \result_data[5]_i_1__15_n_0 ;
  wire \result_data[6]_i_1__15_n_0 ;
  wire \result_data[7]_i_1__15_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__27_n_0 ;
  wire \rv_len[7]_i_3__28_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_ch_trig_rmsvalue;
  wire wreg_ch_trig_rmsvalue_valid;

  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__37 
       (.I0(\check[7]_i_6__20_n_0 ),
        .I1(\getdata_reg[0]_rep ),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__37 
       (.I0(\check[7]_i_6__20_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__37 
       (.I0(\check[7]_i_6__20_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__37 
       (.I0(\check[7]_i_6__20_n_0 ),
        .I1(\getdata_reg[3]_rep ),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__37 
       (.I0(\check[7]_i_6__20_n_0 ),
        .I1(\getdata_reg[7]_rep [0]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__37 
       (.I0(\check[7]_i_6__20_n_0 ),
        .I1(\getdata_reg[5]_rep ),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__37 
       (.I0(\check[7]_i_6__20_n_0 ),
        .I1(\getdata_reg[7]_rep [1]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__28 
       (.I0(\check[7]_i_6__20_n_0 ),
        .I1(\getdata_reg[7]_rep [2]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_4__26 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_5__27 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__20 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_7__11_n_0 ),
        .O(\check[7]_i_6__20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_7__11 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_7__11_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[15]_i_1__10 
       (.I0(\outreg[15]_i_2__12_n_0 ),
        .I1(\outreg[15]_i_3__8_n_0 ),
        .I2(\addr_reg[7] ),
        .O(\outreg[15]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_2__12 
       (.I0(\outreg[15]_i_5__8_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7]_rep [2]),
        .I3(\getdata_reg[3]_rep_0 ),
        .I4(\outreg[15]_i_7__8_n_0 ),
        .I5(\outreg[15]_i_8__8_n_0 ),
        .O(\outreg[15]_i_2__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_3__8 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_3__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_5__8 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(\getdata_reg[7]_rep [1]),
        .O(\outreg[15]_i_5__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_7__8 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep ),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7]_rep [0]),
        .O(\outreg[15]_i_7__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8__8 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[5]_rep ),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[0]),
        .O(\outreg[15]_i_8__8_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ch_trig_rmsvalue[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[2]),
        .Q(wreg_ch_trig_rmsvalue[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[3]),
        .Q(wreg_ch_trig_rmsvalue[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[4]),
        .Q(wreg_ch_trig_rmsvalue[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[5]),
        .Q(wreg_ch_trig_rmsvalue[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[6]),
        .Q(wreg_ch_trig_rmsvalue[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[7]),
        .Q(wreg_ch_trig_rmsvalue[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ch_trig_rmsvalue[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ch_trig_rmsvalue[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ch_trig_rmsvalue[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ch_trig_rmsvalue[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ch_trig_rmsvalue[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ch_trig_rmsvalue[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ch_trig_rmsvalue[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[0]),
        .Q(wreg_ch_trig_rmsvalue[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1__10_n_0 ),
        .CLR(reset),
        .D(p_0_in__13[1]),
        .Q(wreg_ch_trig_rmsvalue[9]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__15 
       (.I0(p_0_in__13[0]),
        .I1(\addr_reg[3] ),
        .O(\result_data[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__15 
       (.I0(p_0_in__13[1]),
        .I1(\addr_reg[3] ),
        .O(\result_data[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__15 
       (.I0(p_0_in__13[2]),
        .I1(\addr_reg[3] ),
        .O(\result_data[2]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__15 
       (.I0(p_0_in__13[3]),
        .I1(\addr_reg[3] ),
        .O(\result_data[3]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__15 
       (.I0(p_0_in__13[4]),
        .I1(\addr_reg[3] ),
        .O(\result_data[4]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__15 
       (.I0(p_0_in__13[5]),
        .I1(\addr_reg[3] ),
        .O(\result_data[5]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__15 
       (.I0(p_0_in__13[6]),
        .I1(\addr_reg[3] ),
        .O(\result_data[6]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__15 
       (.I0(p_0_in__13[7]),
        .I1(\addr_reg[3] ),
        .O(\result_data[7]_i_1__15_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[0]_i_1__15_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__13[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__13[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__13[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__13[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [6]),
        .Q(p_0_in__13[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [7]),
        .Q(p_0_in__13[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[1]_i_1__15_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[2]_i_1__15_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[3]_i_1__15_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[4]_i_1__15_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[5]_i_1__15_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[6]_i_1__15_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\result_data[7]_i_1__15_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__13[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0 ),
        .CLR(reset),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__13[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__15 
       (.I0(\addr_reg[7] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .O(p_0_in__12__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__15 
       (.I0(\addr_reg[7] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__12__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__15 
       (.I0(\addr_reg[7] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__12__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__15 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(rv_len_reg__0),
        .I3(Q),
        .I4(rv_len_reg__1[2]),
        .I5(\addr_reg[7] ),
        .O(p_0_in__12__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__15 
       (.I0(\addr_reg[7] ),
        .I1(\rv_len[5]_i_2__27_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__12__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__27 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__15 
       (.I0(\addr_reg[7] ),
        .I1(\rv_len[7]_i_3__28_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__12__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__15 
       (.I0(\addr_reg[7] ),
        .I1(\rv_len[7]_i_3__28_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__12__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__28 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__28_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__12__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__12__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__12__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__12__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__12__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__12__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(p_0_in__12__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[15]_i_2__12_n_0 ),
        .I1(\outreg[15]_i_3__8_n_0 ),
        .I2(\addr_reg[7] ),
        .I3(wreg_ch_trig_rmsvalue_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1_n_0),
        .Q(wreg_ch_trig_rmsvalue_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized57
   (wreg_series_ctrl_valid,
    wreg_series_ctrl,
    E,
    clk,
    reset,
    D);
  output wreg_series_ctrl_valid;
  output [7:0]wreg_series_ctrl;
  input [0:0]E;
  input clk;
  input reset;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire clk;
  wire reset;
  wire [7:0]wreg_series_ctrl;
  wire wreg_series_ctrl_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_series_ctrl[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_series_ctrl[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_series_ctrl[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_series_ctrl[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_series_ctrl[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_series_ctrl[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_series_ctrl[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[7]),
        .Q(wreg_series_ctrl[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(E),
        .Q(wreg_series_ctrl_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized58
   (wreg_series_data_type_valid,
    wreg_series_data_type,
    \addr_reg[3] ,
    clk,
    reset,
    D,
    \getdata_reg[6] );
  output wreg_series_data_type_valid;
  output [7:0]wreg_series_data_type;
  input [0:0]\addr_reg[3] ;
  input clk;
  input reset;
  input [4:0]D;
  input [2:0]\getdata_reg[6] ;

  wire [4:0]D;
  wire [0:0]\addr_reg[3] ;
  wire clk;
  wire [2:0]\getdata_reg[6] ;
  wire reset;
  wire [7:0]wreg_series_data_type;
  wire wreg_series_data_type_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_series_data_type[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_series_data_type[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(\getdata_reg[6] [0]),
        .Q(wreg_series_data_type[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_series_data_type[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_series_data_type[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(\getdata_reg[6] [1]),
        .Q(wreg_series_data_type[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(\getdata_reg[6] [2]),
        .Q(wreg_series_data_type[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_series_data_type[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[3] ),
        .Q(wreg_series_data_type_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized59
   (wreg_series_sample_cycle_valid,
    wreg_series_sample_cycle,
    \addr_reg[3] ,
    clk,
    reset,
    D,
    \getdata_reg[6] );
  output wreg_series_sample_cycle_valid;
  output [7:0]wreg_series_sample_cycle;
  input [0:0]\addr_reg[3] ;
  input clk;
  input reset;
  input [4:0]D;
  input [2:0]\getdata_reg[6] ;

  wire [4:0]D;
  wire [0:0]\addr_reg[3] ;
  wire clk;
  wire [2:0]\getdata_reg[6] ;
  wire reset;
  wire [7:0]wreg_series_sample_cycle;
  wire wreg_series_sample_cycle_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_series_sample_cycle[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_series_sample_cycle[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(\getdata_reg[6] [0]),
        .Q(wreg_series_sample_cycle[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_series_sample_cycle[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_series_sample_cycle[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(\getdata_reg[6] [1]),
        .Q(wreg_series_sample_cycle[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(\getdata_reg[6] [2]),
        .Q(wreg_series_sample_cycle[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_series_sample_cycle[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[3] ),
        .Q(wreg_series_sample_cycle_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized6
   (wreg_ddr_ctrl_valid,
    wreg_ddr_ctrl,
    E,
    clk,
    reset,
    D);
  output wreg_ddr_ctrl_valid;
  output [7:0]wreg_ddr_ctrl;
  input [0:0]E;
  input clk;
  input reset;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire clk;
  wire reset;
  wire [7:0]wreg_ddr_ctrl;
  wire wreg_ddr_ctrl_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_ddr_ctrl[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_ddr_ctrl[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_ddr_ctrl[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_ddr_ctrl[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_ddr_ctrl[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_ddr_ctrl[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_ddr_ctrl[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[7]),
        .Q(wreg_ddr_ctrl[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(E),
        .Q(wreg_ddr_ctrl_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized60
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_comp_ratio,
    wreg_series_comp_ratio_valid,
    \addr_reg[3] ,
    D,
    reset,
    \addr_reg[4] ,
    wr_up_reg,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[7]_rep ,
    \getdata_reg[7]_rep_0 ,
    \getdata_reg[7]_rep_1 ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_comp_ratio;
  output wreg_series_comp_ratio_valid;
  input \addr_reg[3] ;
  input [7:0]D;
  input reset;
  input \addr_reg[4] ;
  input wr_up_reg;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[7]_rep ;
  input [5:0]\getdata_reg[7]_rep_0 ;
  input [0:0]\getdata_reg[7]_rep_1 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[3] ;
  wire \addr_reg[4] ;
  wire [7:0]check;
  wire \check[7]_i_5__2_n_0 ;
  wire \check[7]_i_6__1_n_0 ;
  wire \check[7]_i_7__0_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[3]_rep__0 ;
  wire [0:0]\getdata_reg[7]_rep ;
  wire [5:0]\getdata_reg[7]_rep_0 ;
  wire [0:0]\getdata_reg[7]_rep_1 ;
  wire \outreg[31]_i_1__17_n_0 ;
  wire \outreg[31]_i_2__14_n_0 ;
  wire \outreg[31]_i_3__1_n_0 ;
  wire \outreg[31]_i_4__0_n_0 ;
  wire \outreg[31]_i_6__0_n_0 ;
  wire \outreg[31]_i_8_n_0 ;
  wire \outreg[31]_i_9_n_0 ;
  wire [7:1]p_0_in_0;
  wire [23:0]p_0_in__0;
  wire reset;
  wire \result_data[0]_i_1__7_n_0 ;
  wire \result_data[10]_i_1__7_n_0 ;
  wire \result_data[11]_i_1__7_n_0 ;
  wire \result_data[12]_i_1__7_n_0 ;
  wire \result_data[13]_i_1__7_n_0 ;
  wire \result_data[14]_i_1__7_n_0 ;
  wire \result_data[15]_i_1__7_n_0 ;
  wire \result_data[16]_i_1__7_n_0 ;
  wire \result_data[17]_i_1__7_n_0 ;
  wire \result_data[18]_i_1__7_n_0 ;
  wire \result_data[19]_i_1__7_n_0 ;
  wire \result_data[1]_i_1__7_n_0 ;
  wire \result_data[20]_i_1__7_n_0 ;
  wire \result_data[21]_i_1__7_n_0 ;
  wire \result_data[22]_i_1__7_n_0 ;
  wire \result_data[23]_i_1__7_n_0 ;
  wire \result_data[24]_i_1__23_n_0 ;
  wire \result_data[27]_i_1__17_n_0 ;
  wire \result_data[2]_i_1__7_n_0 ;
  wire \result_data[3]_i_1__7_n_0 ;
  wire \result_data[4]_i_1__7_n_0 ;
  wire \result_data[5]_i_1__7_n_0 ;
  wire \result_data[6]_i_1__7_n_0 ;
  wire \result_data[7]_i_1__7_n_0 ;
  wire \result_data[8]_i_1__7_n_0 ;
  wire \result_data[9]_i_1__7_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2_n_0 ;
  wire \rv_len[7]_i_3_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire wr_up_reg;
  wire [31:0]wreg_series_comp_ratio;
  wire wreg_series_comp_ratio_valid;

  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__12 
       (.I0(\check[7]_i_7__0_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__12 
       (.I0(\check[7]_i_7__0_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__12 
       (.I0(\check[7]_i_7__0_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__12 
       (.I0(\check[7]_i_7__0_n_0 ),
        .I1(D[3]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__12 
       (.I0(\check[7]_i_7__0_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__12 
       (.I0(\check[7]_i_7__0_n_0 ),
        .I1(D[5]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__12 
       (.I0(\check[7]_i_7__0_n_0 ),
        .I1(D[6]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h44404444)) 
    \check[7]_i_1__16 
       (.I0(\addr_reg[4] ),
        .I1(wr_up_reg),
        .I2(\check[7]_i_5__2_n_0 ),
        .I3(\check[7]_i_6__1_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__3 
       (.I0(\check[7]_i_7__0_n_0 ),
        .I1(D[7]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_5__2 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_6__1 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_7__0 
       (.I0(\check[7]_i_6__1_n_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__0[2]),
        .O(\check[7]_i_7__0_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__17 
       (.I0(\outreg[31]_i_3__1_n_0 ),
        .I1(\outreg[31]_i_4__0_n_0 ),
        .I2(\addr_reg[3] ),
        .O(\outreg[31]_i_1__17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__14 
       (.I0(reset),
        .O(\outreg[31]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__1 
       (.I0(\outreg[31]_i_6__0_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[7]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8_n_0 ),
        .I5(\outreg[31]_i_9_n_0 ),
        .O(\outreg[31]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__0 
       (.I0(rv_len_reg__0[2]),
        .I1(\check[7]_i_6__1_n_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__0 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[6]),
        .O(\outreg[31]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[4]),
        .O(\outreg[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[5]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[31]_i_9_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_comp_ratio[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[2]),
        .Q(wreg_series_comp_ratio[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[3]),
        .Q(wreg_series_comp_ratio[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[4]),
        .Q(wreg_series_comp_ratio[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[5]),
        .Q(wreg_series_comp_ratio[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[6]),
        .Q(wreg_series_comp_ratio[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[7]),
        .Q(wreg_series_comp_ratio[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[8]),
        .Q(wreg_series_comp_ratio[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[9]),
        .Q(wreg_series_comp_ratio[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[10]),
        .Q(wreg_series_comp_ratio[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[11]),
        .Q(wreg_series_comp_ratio[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_comp_ratio[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[12]),
        .Q(wreg_series_comp_ratio[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[13]),
        .Q(wreg_series_comp_ratio[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[14]),
        .Q(wreg_series_comp_ratio[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[15]),
        .Q(wreg_series_comp_ratio[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[16]),
        .Q(wreg_series_comp_ratio[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[17]),
        .Q(wreg_series_comp_ratio[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[18]),
        .Q(wreg_series_comp_ratio[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[19]),
        .Q(wreg_series_comp_ratio[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[20]),
        .Q(wreg_series_comp_ratio[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[21]),
        .Q(wreg_series_comp_ratio[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_comp_ratio[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[22]),
        .Q(wreg_series_comp_ratio[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[23]),
        .Q(wreg_series_comp_ratio[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_comp_ratio[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_comp_ratio[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_comp_ratio[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_comp_ratio[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_comp_ratio[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[0]),
        .Q(wreg_series_comp_ratio[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__17_n_0 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in__0[1]),
        .Q(wreg_series_comp_ratio[9]));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__7 
       (.I0(p_0_in__0[0]),
        .I1(E),
        .O(\result_data[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__7 
       (.I0(p_0_in__0[10]),
        .I1(E),
        .O(\result_data[10]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__7 
       (.I0(p_0_in__0[11]),
        .I1(E),
        .O(\result_data[11]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__7 
       (.I0(p_0_in__0[12]),
        .I1(E),
        .O(\result_data[12]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__7 
       (.I0(p_0_in__0[13]),
        .I1(E),
        .O(\result_data[13]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__7 
       (.I0(p_0_in__0[14]),
        .I1(E),
        .O(\result_data[14]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__7 
       (.I0(p_0_in__0[15]),
        .I1(E),
        .O(\result_data[15]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__7 
       (.I0(p_0_in__0[16]),
        .I1(E),
        .O(\result_data[16]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__7 
       (.I0(p_0_in__0[17]),
        .I1(E),
        .O(\result_data[17]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__7 
       (.I0(p_0_in__0[18]),
        .I1(E),
        .O(\result_data[18]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__7 
       (.I0(p_0_in__0[19]),
        .I1(E),
        .O(\result_data[19]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__7 
       (.I0(p_0_in__0[1]),
        .I1(E),
        .O(\result_data[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__7 
       (.I0(p_0_in__0[20]),
        .I1(E),
        .O(\result_data[20]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__7 
       (.I0(p_0_in__0[21]),
        .I1(E),
        .O(\result_data[21]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__7 
       (.I0(p_0_in__0[22]),
        .I1(E),
        .O(\result_data[22]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__7 
       (.I0(p_0_in__0[23]),
        .I1(E),
        .O(\result_data[23]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__23 
       (.I0(E),
        .I1(D[0]),
        .O(\result_data[24]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__17 
       (.I0(E),
        .I1(D[3]),
        .O(\result_data[27]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__7 
       (.I0(p_0_in__0[2]),
        .I1(E),
        .O(\result_data[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__7 
       (.I0(p_0_in__0[3]),
        .I1(E),
        .O(\result_data[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__7 
       (.I0(p_0_in__0[4]),
        .I1(E),
        .O(\result_data[4]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__7 
       (.I0(p_0_in__0[5]),
        .I1(E),
        .O(\result_data[5]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__7 
       (.I0(p_0_in__0[6]),
        .I1(E),
        .O(\result_data[6]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__7 
       (.I0(p_0_in__0[7]),
        .I1(E),
        .O(\result_data[7]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__7 
       (.I0(p_0_in__0[8]),
        .I1(E),
        .O(\result_data[8]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__7 
       (.I0(p_0_in__0[9]),
        .I1(E),
        .O(\result_data[9]_i_1__7_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[0]_i_1__7_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[10]_i_1__7_n_0 ),
        .Q(p_0_in__0[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[11]_i_1__7_n_0 ),
        .Q(p_0_in__0[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[12]_i_1__7_n_0 ),
        .Q(p_0_in__0[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[13]_i_1__7_n_0 ),
        .Q(p_0_in__0[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[14]_i_1__7_n_0 ),
        .Q(p_0_in__0[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[15]_i_1__7_n_0 ),
        .Q(p_0_in__0[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[16]_i_1__7_n_0 ),
        .Q(p_0_in__0[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[17]_i_1__7_n_0 ),
        .Q(p_0_in__0[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[18]_i_1__7_n_0 ),
        .Q(p_0_in__0[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[19]_i_1__7_n_0 ),
        .Q(p_0_in__0[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[1]_i_1__7_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[20]_i_1__7_n_0 ),
        .Q(p_0_in__0[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[21]_i_1__7_n_0 ),
        .Q(p_0_in__0[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[22]_i_1__7_n_0 ),
        .Q(p_0_in__0[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[23]_i_1__7_n_0 ),
        .Q(p_0_in__0[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[24]_i_1__23_n_0 ),
        .Q(p_0_in__0[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\getdata_reg[7]_rep_0 [0]),
        .Q(p_0_in__0[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\getdata_reg[7]_rep_0 [1]),
        .Q(p_0_in__0[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[27]_i_1__17_n_0 ),
        .Q(p_0_in__0[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\getdata_reg[7]_rep_0 [2]),
        .Q(p_0_in__0[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\getdata_reg[7]_rep_0 [3]),
        .Q(p_0_in__0[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[2]_i_1__7_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\getdata_reg[7]_rep_0 [4]),
        .Q(p_0_in__0[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\getdata_reg[7]_rep_0 [5]),
        .Q(p_0_in__0[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[3]_i_1__7_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[4]_i_1__7_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[5]_i_1__7_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[6]_i_1__7_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[7]_i_1__7_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[8]_i_1__7_n_0 ),
        .Q(p_0_in__0[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\result_data[9]_i_1__7_n_0 ),
        .Q(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__7 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__7 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__7 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in_0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__7 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(Q),
        .I3(rv_len_reg__0[1]),
        .I4(rv_len_reg__0[2]),
        .I5(\addr_reg[3] ),
        .O(p_0_in_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__7 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[5]_i_2_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in_0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2 
       (.I0(rv_len_reg__1[3]),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__7 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__7 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in_0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep_1 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep_1 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in_0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep_1 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in_0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep_1 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in_0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep_1 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in_0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep_1 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in_0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep_1 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in_0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[7]_rep_1 ),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(p_0_in_0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__1_n_0 ),
        .I1(\outreg[31]_i_4__0_n_0 ),
        .I2(\addr_reg[3] ),
        .I3(wreg_series_comp_ratio_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__14_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_comp_ratio_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized61
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_series_comp_num,
    wreg_series_comp_num_valid,
    \addr_reg[1] ,
    \addr_reg[0] ,
    \getdata_reg[0]_rep__0 ,
    D,
    \getdata_reg[5]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    reset,
    \getdata_reg[0]_rep__0_0 ,
    \getdata_reg[7] ,
    \getdata_reg[0]_rep__0_1 ,
    \rv_len_reg[0]_0 );
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [15:0]wreg_series_comp_num;
  output wreg_series_comp_num_valid;
  input \addr_reg[1] ;
  input \addr_reg[0] ;
  input \getdata_reg[0]_rep__0 ;
  input [4:0]D;
  input [1:0]\getdata_reg[5]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input reset;
  input [0:0]\getdata_reg[0]_rep__0_0 ;
  input [7:0]\getdata_reg[7] ;
  input [0:0]\getdata_reg[0]_rep__0_1 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [4:0]D;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[1] ;
  wire [7:0]check;
  wire \check[7]_i_7_n_0 ;
  wire \check[7]_i_8_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[0]_rep__0_0 ;
  wire [0:0]\getdata_reg[0]_rep__0_1 ;
  wire \getdata_reg[3]_rep__0 ;
  wire [1:0]\getdata_reg[5]_rep ;
  wire [7:0]\getdata_reg[7] ;
  wire \outreg[15]_i_1_n_0 ;
  wire \outreg[15]_i_3_n_0 ;
  wire \outreg[15]_i_4_n_0 ;
  wire \outreg[15]_i_5_n_0 ;
  wire \outreg[15]_i_7_n_0 ;
  wire \outreg[15]_i_8_n_0 ;
  wire [7:1]p_0_in__0__0;
  wire [7:0]p_0_in__1;
  wire reset;
  wire \result_data[0]_i_1__8_n_0 ;
  wire \result_data[1]_i_1__8_n_0 ;
  wire \result_data[2]_i_1__8_n_0 ;
  wire \result_data[3]_i_1__8_n_0 ;
  wire \result_data[4]_i_1__8_n_0 ;
  wire \result_data[5]_i_1__8_n_0 ;
  wire \result_data[6]_i_1__8_n_0 ;
  wire \result_data[7]_i_1__8_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__0_n_0 ;
  wire \rv_len[7]_i_3__0_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:2]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [15:0]wreg_series_comp_num;
  wire wreg_series_comp_num_valid;

  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__8 
       (.I0(\check[7]_i_7_n_0 ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__8 
       (.I0(\check[7]_i_7_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__8 
       (.I0(\check[7]_i_7_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__8 
       (.I0(\check[7]_i_7_n_0 ),
        .I1(\getdata_reg[5]_rep [0]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__8 
       (.I0(\check[7]_i_7_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__8 
       (.I0(\check[7]_i_7_n_0 ),
        .I1(\getdata_reg[5]_rep [1]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__8 
       (.I0(\check[7]_i_7_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2 
       (.I0(\check[7]_i_7_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \check[7]_i_5 
       (.I0(rv_len_reg__0),
        .I1(Q),
        .I2(rv_len_reg__1[3]),
        .I3(rv_len_reg__1[2]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \check[7]_i_6__2 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[6]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_7 
       (.I0(rv_len_reg__1[6]),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(\check[7]_i_8_n_0 ),
        .O(\check[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \check[7]_i_8 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__1[4]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__1[5]),
        .O(\check[7]_i_8_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(reset),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h08)) 
    \outreg[15]_i_1 
       (.I0(\addr_reg[1] ),
        .I1(\outreg[15]_i_3_n_0 ),
        .I2(\outreg[15]_i_4_n_0 ),
        .O(\outreg[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \outreg[15]_i_3 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[3]),
        .I3(Q),
        .I4(rv_len_reg__0),
        .O(\outreg[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[15]_i_4 
       (.I0(\outreg[15]_i_5_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[4]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[15]_i_7_n_0 ),
        .I5(\outreg[15]_i_8_n_0 ),
        .O(\outreg[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_5 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[3]),
        .O(\outreg[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_7 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[2]),
        .O(\outreg[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[15]_i_8 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\getdata_reg[5]_rep [1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[0]),
        .O(\outreg[15]_i_8_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_comp_num[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[2]),
        .Q(wreg_series_comp_num[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[3]),
        .Q(wreg_series_comp_num[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[4]),
        .Q(wreg_series_comp_num[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[5]),
        .Q(wreg_series_comp_num[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[6]),
        .Q(wreg_series_comp_num[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[7]),
        .Q(wreg_series_comp_num[15]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_comp_num[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_comp_num[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_comp_num[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_comp_num[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_comp_num[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_comp_num[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_comp_num[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[0]),
        .Q(wreg_series_comp_num[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(p_0_in__1[1]),
        .Q(wreg_series_comp_num[9]));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__8 
       (.I0(p_0_in__1[0]),
        .I1(\addr_reg[0] ),
        .O(\result_data[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__8 
       (.I0(p_0_in__1[1]),
        .I1(\addr_reg[0] ),
        .O(\result_data[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__8 
       (.I0(p_0_in__1[2]),
        .I1(\addr_reg[0] ),
        .O(\result_data[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__8 
       (.I0(p_0_in__1[3]),
        .I1(\addr_reg[0] ),
        .O(\result_data[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__8 
       (.I0(p_0_in__1[4]),
        .I1(\addr_reg[0] ),
        .O(\result_data[4]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__8 
       (.I0(p_0_in__1[5]),
        .I1(\addr_reg[0] ),
        .O(\result_data[5]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__8 
       (.I0(p_0_in__1[6]),
        .I1(\addr_reg[0] ),
        .O(\result_data[6]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__8 
       (.I0(p_0_in__1[7]),
        .I1(\addr_reg[0] ),
        .O(\result_data[7]_i_1__8_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[0]_i_1__8_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7] [2]),
        .Q(p_0_in__1[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7] [3]),
        .Q(p_0_in__1[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7] [4]),
        .Q(p_0_in__1[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7] [5]),
        .Q(p_0_in__1[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7] [6]),
        .Q(p_0_in__1[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7] [7]),
        .Q(p_0_in__1[7]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[1]_i_1__8_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[2]_i_1__8_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[3]_i_1__8_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[4]_i_1__8_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[5]_i_1__8_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[6]_i_1__8_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\result_data[7]_i_1__8_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7] [0]),
        .Q(p_0_in__1[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_0 ),
        .CLR(reset),
        .D(\getdata_reg[7] [1]),
        .Q(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__8 
       (.I0(\addr_reg[1] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__8 
       (.I0(\addr_reg[1] ),
        .I1(Q),
        .I2(rv_len_reg__0),
        .I3(rv_len_reg__1[2]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__8 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__0__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__8 
       (.I0(\addr_reg[1] ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__0__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__8 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[5]_i_2__0_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__0__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__0 
       (.I0(rv_len_reg__1[3]),
        .I1(rv_len_reg__0),
        .I2(Q),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__8 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__0_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__8 
       (.I0(\addr_reg[1] ),
        .I1(\rv_len[7]_i_3__0_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__0__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__0 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__0),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__0_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_1 ),
        .CLR(reset),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__0__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__0__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__0__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__0__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__0__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__0__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep__0_1 ),
        .CLR(reset),
        .D(p_0_in__0__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hAA08)) 
    valid_i_1
       (.I0(\addr_reg[1] ),
        .I1(\outreg[15]_i_3_n_0 ),
        .I2(\outreg[15]_i_4_n_0 ),
        .I3(wreg_series_comp_num_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(valid_i_1_n_0),
        .Q(wreg_series_comp_num_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized62
   (\check_reg[0]_0 ,
    Q,
    \check_reg[3]_0 ,
    wreg_series_validmode_data,
    wreg_series_validmode_data_valid,
    reset,
    \addr_reg[5] ,
    \addr_reg[4] ,
    \addr_reg[0] ,
    \getdata_reg[0]_rep__0 ,
    \getdata_reg[2]_rep ,
    D,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[2]_rep_0 ,
    \rv_len_reg[0]_0 );
  output \check_reg[0]_0 ;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_validmode_data;
  output wreg_series_validmode_data_valid;
  input reset;
  input \addr_reg[5] ;
  input \addr_reg[4] ;
  input \addr_reg[0] ;
  input \getdata_reg[0]_rep__0 ;
  input [1:0]\getdata_reg[2]_rep ;
  input [4:0]D;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[2] ;
  input [7:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[2]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [4:0]D;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[4] ;
  wire \addr_reg[5] ;
  wire [7:0]check;
  wire \check[7]_i_1__19_n_0 ;
  wire \check[7]_i_4__2_n_0 ;
  wire \check[7]_i_5__0_n_0 ;
  wire \check_reg[0]_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[2] ;
  wire [1:0]\getdata_reg[2]_rep ;
  wire [0:0]\getdata_reg[2]_rep_0 ;
  wire \getdata_reg[3]_rep__0 ;
  wire [7:0]\getdata_reg[7]_rep ;
  wire \outreg[31]_i_10__1_n_0 ;
  wire \outreg[31]_i_11_n_0 ;
  wire \outreg[31]_i_1_n_0 ;
  wire \outreg[31]_i_2__7_n_0 ;
  wire \outreg[31]_i_4__1_n_0 ;
  wire \outreg[31]_i_5__11_n_0 ;
  wire \outreg[31]_i_7__0_n_0 ;
  wire \outreg[31]_i_9__0_n_0 ;
  wire [7:1]p_0_in__1__0;
  wire [23:0]p_0_in__2;
  wire reset;
  wire \result_data[0]_i_1__10_n_0 ;
  wire \result_data[10]_i_1__10_n_0 ;
  wire \result_data[11]_i_1__9_n_0 ;
  wire \result_data[12]_i_1__10_n_0 ;
  wire \result_data[13]_i_1__10_n_0 ;
  wire \result_data[14]_i_1__10_n_0 ;
  wire \result_data[15]_i_1__9_n_0 ;
  wire \result_data[16]_i_1__9_n_0 ;
  wire \result_data[17]_i_1__9_n_0 ;
  wire \result_data[18]_i_1__9_n_0 ;
  wire \result_data[19]_i_1__9_n_0 ;
  wire \result_data[1]_i_1__10_n_0 ;
  wire \result_data[20]_i_1__9_n_0 ;
  wire \result_data[21]_i_1__9_n_0 ;
  wire \result_data[22]_i_1__9_n_0 ;
  wire \result_data[23]_i_1__9_n_0 ;
  wire \result_data[2]_i_1__10_n_0 ;
  wire \result_data[3]_i_1__10_n_0 ;
  wire \result_data[4]_i_1__10_n_0 ;
  wire \result_data[5]_i_1__10_n_0 ;
  wire \result_data[6]_i_1__10_n_0 ;
  wire \result_data[7]_i_1__10_n_0 ;
  wire \result_data[8]_i_1__9_n_0 ;
  wire \result_data[9]_i_1__10_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__1_n_0 ;
  wire \rv_len[6]_i_2_n_0 ;
  wire \rv_len[7]_i_3__1_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_series_validmode_data;
  wire wreg_series_validmode_data_valid;

  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[0]_i_1__9 
       (.I0(\outreg[31]_i_5__11_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(\getdata_reg[0]_rep__0 ),
        .I4(\check_reg_n_0_[0] ),
        .O(check[0]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[1]_i_1__9 
       (.I0(\outreg[31]_i_5__11_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(\getdata_reg[2]_rep [0]),
        .I4(\check_reg_n_0_[1] ),
        .O(check[1]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[2]_i_1__9 
       (.I0(\outreg[31]_i_5__11_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(\getdata_reg[2]_rep [1]),
        .I4(\check_reg_n_0_[2] ),
        .O(check[2]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[3]_i_1__9 
       (.I0(\outreg[31]_i_5__11_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[0]),
        .I4(\check_reg[3]_0 ),
        .O(check[3]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[4]_i_1__9 
       (.I0(\outreg[31]_i_5__11_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[1]),
        .I4(\check_reg_n_0_[4] ),
        .O(check[4]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[5]_i_1__9 
       (.I0(\outreg[31]_i_5__11_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[2]),
        .I4(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[6]_i_1__9 
       (.I0(\outreg[31]_i_5__11_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[3]),
        .I4(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \check[7]_i_1__19 
       (.I0(\check_reg[0]_0 ),
        .O(\check[7]_i_1__19_n_0 ));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[7]_i_2__0 
       (.I0(\outreg[31]_i_5__11_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[4]),
        .I4(\check_reg_n_0_[7] ),
        .O(check[7]));
  LUT5 #(
    .INIT(32'hFF10FFFF)) 
    \check[7]_i_3__4 
       (.I0(\check[7]_i_4__2_n_0 ),
        .I1(\check[7]_i_5__0_n_0 ),
        .I2(rv_len_reg__0[2]),
        .I3(\addr_reg[4] ),
        .I4(\addr_reg[0] ),
        .O(\check_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_4__2 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1173" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_5__0 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_5__0_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\check[7]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\check[7]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\check[7]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\check[7]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\check[7]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\check[7]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\check[7]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\check[7]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \outreg[31]_i_1 
       (.I0(\addr_reg[5] ),
        .I1(\outreg[31]_i_4__1_n_0 ),
        .I2(rv_len_reg__0[2]),
        .I3(\outreg[31]_i_5__11_n_0 ),
        .O(\outreg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_10__1 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[2]_rep [0]),
        .O(\outreg[31]_i_10__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1186" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \outreg[31]_i_11 
       (.I0(rv_len_reg__0[1]),
        .I1(Q),
        .O(\outreg[31]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__7 
       (.I0(reset),
        .O(\outreg[31]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_4__1 
       (.I0(\outreg[31]_i_7__0_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[4]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_9__0_n_0 ),
        .I5(\outreg[31]_i_10__1_n_0 ),
        .O(\outreg[31]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outreg[31]_i_5__11 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[3]),
        .I4(rv_len_reg__1[6]),
        .I5(\outreg[31]_i_11_n_0 ),
        .O(\outreg[31]_i_5__11_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_7__0 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[2]_rep [1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[3]),
        .O(\outreg[31]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__0 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[1]),
        .O(\outreg[31]_i_9__0_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_validmode_data[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[2]),
        .Q(wreg_series_validmode_data[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[3]),
        .Q(wreg_series_validmode_data[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[4]),
        .Q(wreg_series_validmode_data[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[5]),
        .Q(wreg_series_validmode_data[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[6]),
        .Q(wreg_series_validmode_data[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[7]),
        .Q(wreg_series_validmode_data[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[8]),
        .Q(wreg_series_validmode_data[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[9]),
        .Q(wreg_series_validmode_data[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[10]),
        .Q(wreg_series_validmode_data[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[11]),
        .Q(wreg_series_validmode_data[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_validmode_data[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[12]),
        .Q(wreg_series_validmode_data[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[13]),
        .Q(wreg_series_validmode_data[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[14]),
        .Q(wreg_series_validmode_data[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[15]),
        .Q(wreg_series_validmode_data[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[16]),
        .Q(wreg_series_validmode_data[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[17]),
        .Q(wreg_series_validmode_data[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[18]),
        .Q(wreg_series_validmode_data[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[19]),
        .Q(wreg_series_validmode_data[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[20]),
        .Q(wreg_series_validmode_data[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[21]),
        .Q(wreg_series_validmode_data[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_validmode_data[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[22]),
        .Q(wreg_series_validmode_data[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[23]),
        .Q(wreg_series_validmode_data[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_validmode_data[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_validmode_data[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_validmode_data[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_validmode_data[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_validmode_data[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[0]),
        .Q(wreg_series_validmode_data[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1_n_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__2[1]),
        .Q(wreg_series_validmode_data[9]));
  (* SOFT_HLUTNM = "soft_lutpair1175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[0]_i_1__10 
       (.I0(p_0_in__2[0]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[10]_i_1__10 
       (.I0(p_0_in__2[10]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[10]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[11]_i_1__9 
       (.I0(p_0_in__2[11]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[11]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[12]_i_1__10 
       (.I0(p_0_in__2[12]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[12]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[13]_i_1__10 
       (.I0(p_0_in__2[13]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[13]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[14]_i_1__10 
       (.I0(p_0_in__2[14]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[14]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[15]_i_1__9 
       (.I0(p_0_in__2[15]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[15]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[16]_i_1__9 
       (.I0(p_0_in__2[16]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[16]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[17]_i_1__9 
       (.I0(p_0_in__2[17]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[17]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[18]_i_1__9 
       (.I0(p_0_in__2[18]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[18]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[19]_i_1__9 
       (.I0(p_0_in__2[19]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[19]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[1]_i_1__10 
       (.I0(p_0_in__2[1]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[20]_i_1__9 
       (.I0(p_0_in__2[20]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[20]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[21]_i_1__9 
       (.I0(p_0_in__2[21]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[21]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[22]_i_1__9 
       (.I0(p_0_in__2[22]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[22]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[23]_i_1__9 
       (.I0(p_0_in__2[23]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[23]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[2]_i_1__10 
       (.I0(p_0_in__2[2]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[3]_i_1__10 
       (.I0(p_0_in__2[3]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[4]_i_1__10 
       (.I0(p_0_in__2[4]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[4]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[5]_i_1__10 
       (.I0(p_0_in__2[5]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[5]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[6]_i_1__10 
       (.I0(p_0_in__2[6]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[6]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[7]_i_1__10 
       (.I0(p_0_in__2[7]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[7]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[8]_i_1__9 
       (.I0(p_0_in__2[8]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[8]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \result_data[9]_i_1__10 
       (.I0(p_0_in__2[9]),
        .I1(\check_reg[0]_0 ),
        .O(\result_data[9]_i_1__10_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[0]_i_1__10_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[10]_i_1__10_n_0 ),
        .Q(p_0_in__2[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[11]_i_1__9_n_0 ),
        .Q(p_0_in__2[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[12]_i_1__10_n_0 ),
        .Q(p_0_in__2[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[13]_i_1__10_n_0 ),
        .Q(p_0_in__2[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[14]_i_1__10_n_0 ),
        .Q(p_0_in__2[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[15]_i_1__9_n_0 ),
        .Q(p_0_in__2[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[16]_i_1__9_n_0 ),
        .Q(p_0_in__2[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[17]_i_1__9_n_0 ),
        .Q(p_0_in__2[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[18]_i_1__9_n_0 ),
        .Q(p_0_in__2[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[19]_i_1__9_n_0 ),
        .Q(p_0_in__2[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[1]_i_1__10_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[20]_i_1__9_n_0 ),
        .Q(p_0_in__2[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[21]_i_1__9_n_0 ),
        .Q(p_0_in__2[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[22]_i_1__9_n_0 ),
        .Q(p_0_in__2[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[23]_i_1__9_n_0 ),
        .Q(p_0_in__2[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__2[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__2[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__2[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__2[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__2[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__2[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[2]_i_1__10_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\getdata_reg[7]_rep [6]),
        .Q(p_0_in__2[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\getdata_reg[7]_rep [7]),
        .Q(p_0_in__2[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[3]_i_1__10_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[4]_i_1__10_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[5]_i_1__10_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[6]_i_1__10_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[7]_i_1__10_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[8]_i_1__9_n_0 ),
        .Q(p_0_in__2[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\result_data[9]_i_1__10_n_0 ),
        .Q(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair1173" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__10 
       (.I0(\addr_reg[5] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .O(p_0_in__1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1172" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__10 
       (.I0(\addr_reg[5] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1172" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__10 
       (.I0(\addr_reg[5] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__1__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__10 
       (.I0(\addr_reg[5] ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__1__0[4]));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \rv_len[5]_i_1__10 
       (.I0(\addr_reg[5] ),
        .I1(rv_len_reg__1[3]),
        .I2(\rv_len[5]_i_2__1_n_0 ),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .I5(rv_len_reg__1[5]),
        .O(p_0_in__1__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair1186" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rv_len[5]_i_2__1 
       (.I0(rv_len_reg__0[1]),
        .I1(Q),
        .O(\rv_len[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1174" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__10 
       (.I0(\addr_reg[5] ),
        .I1(\rv_len[6]_i_2_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__1__0[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[6]_i_2 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1174" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[7]_i_2__10 
       (.I0(\addr_reg[5] ),
        .I1(\rv_len[7]_i_3__1_n_0 ),
        .I2(rv_len_reg__1[7]),
        .O(p_0_in__1__0[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__1 
       (.I0(rv_len_reg__1[5]),
        .I1(rv_len_reg__1[3]),
        .I2(\rv_len[5]_i_2__1_n_0 ),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .I5(rv_len_reg__1[6]),
        .O(\rv_len[7]_i_3__1_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__1__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__1__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__1__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__1__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__1__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__1__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(p_0_in__1__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT5 #(
    .INIT(32'hFF000400)) 
    valid_i_1
       (.I0(\outreg[31]_i_4__1_n_0 ),
        .I1(rv_len_reg__0[2]),
        .I2(\outreg[31]_i_5__11_n_0 ),
        .I3(\addr_reg[5] ),
        .I4(wreg_series_validmode_data_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__7_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_validmode_data_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized63
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_start_ddraddr,
    wreg_series_start_ddraddr_valid,
    isa_cs_reg,
    \getdata_reg[0]_rep__0 ,
    D,
    reset,
    \addr_reg[0] ,
    \addr_reg[5] ,
    \getdata_reg[7] ,
    p_0_in,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[2] ,
    \getdata_reg[7]_0 ,
    \getdata_reg[2]_rep ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_start_ddraddr;
  output wreg_series_start_ddraddr_valid;
  input isa_cs_reg;
  input \getdata_reg[0]_rep__0 ;
  input [0:0]D;
  input reset;
  input \addr_reg[0] ;
  input \addr_reg[5] ;
  input [3:0]\getdata_reg[7] ;
  input [1:0]p_0_in;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[2] ;
  input [5:0]\getdata_reg[7]_0 ;
  input [0:0]\getdata_reg[2]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[5] ;
  wire [7:0]check;
  wire \check[7]_i_4__3_n_0 ;
  wire \check[7]_i_5__3_n_0 ;
  wire \check[7]_i_6__3_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[2] ;
  wire [0:0]\getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [3:0]\getdata_reg[7] ;
  wire [5:0]\getdata_reg[7]_0 ;
  wire isa_cs_reg;
  wire \outreg[31]_i_1__11_n_0 ;
  wire \outreg[31]_i_2__6_n_0 ;
  wire \outreg[31]_i_3__2_n_0 ;
  wire \outreg[31]_i_4__2_n_0 ;
  wire \outreg[31]_i_6__1_n_0 ;
  wire \outreg[31]_i_8__1_n_0 ;
  wire \outreg[31]_i_9__1_n_0 ;
  wire [1:0]p_0_in;
  wire [7:1]p_0_in__2__0;
  wire [23:0]p_0_in__3;
  wire reset;
  wire \result_data[0]_i_1__0_n_0 ;
  wire \result_data[10]_i_1__0_n_0 ;
  wire \result_data[11]_i_1__0_n_0 ;
  wire \result_data[12]_i_1__0_n_0 ;
  wire \result_data[13]_i_1__0_n_0 ;
  wire \result_data[14]_i_1__0_n_0 ;
  wire \result_data[15]_i_1__0_n_0 ;
  wire \result_data[16]_i_1__0_n_0 ;
  wire \result_data[17]_i_1__0_n_0 ;
  wire \result_data[18]_i_1__0_n_0 ;
  wire \result_data[19]_i_1__0_n_0 ;
  wire \result_data[1]_i_1__0_n_0 ;
  wire \result_data[20]_i_1__0_n_0 ;
  wire \result_data[21]_i_1__0_n_0 ;
  wire \result_data[22]_i_1__0_n_0 ;
  wire \result_data[23]_i_1__0_n_0 ;
  wire \result_data[24]_i_1__17_n_0 ;
  wire \result_data[27]_i_1__11_n_0 ;
  wire \result_data[2]_i_1__0_n_0 ;
  wire \result_data[3]_i_1__0_n_0 ;
  wire \result_data[4]_i_1__0_n_0 ;
  wire \result_data[5]_i_1__0_n_0 ;
  wire \result_data[6]_i_1__0_n_0 ;
  wire \result_data[7]_i_1__0_n_0 ;
  wire \result_data[8]_i_1__0_n_0 ;
  wire \result_data[9]_i_1__0_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__2_n_0 ;
  wire \rv_len[7]_i_3__2_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_series_start_ddraddr;
  wire wreg_series_start_ddraddr_valid;

  (* SOFT_HLUTNM = "soft_lutpair1039" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__13 
       (.I0(\check[7]_i_6__3_n_0 ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair1043" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__13 
       (.I0(\check[7]_i_6__3_n_0 ),
        .I1(\getdata_reg[7] [0]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair1037" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__13 
       (.I0(\check[7]_i_6__3_n_0 ),
        .I1(\getdata_reg[7] [1]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair1044" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__13 
       (.I0(\check[7]_i_6__3_n_0 ),
        .I1(D),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__13 
       (.I0(\check[7]_i_6__3_n_0 ),
        .I1(\getdata_reg[7] [2]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair1038" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__13 
       (.I0(\check[7]_i_6__3_n_0 ),
        .I1(p_0_in[0]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair1044" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__13 
       (.I0(\check[7]_i_6__3_n_0 ),
        .I1(p_0_in[1]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h11101111)) 
    \check[7]_i_1__9 
       (.I0(\addr_reg[0] ),
        .I1(\addr_reg[5] ),
        .I2(\check[7]_i_4__3_n_0 ),
        .I3(\check[7]_i_5__3_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair1043" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__4 
       (.I0(\check[7]_i_6__3_n_0 ),
        .I1(\getdata_reg[7] [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair1042" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_4__3 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1040" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_5__3 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1035" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__3 
       (.I0(\check[7]_i_5__3_n_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__0[2]),
        .O(\check[7]_i_6__3_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__11 
       (.I0(\outreg[31]_i_3__2_n_0 ),
        .I1(\outreg[31]_i_4__2_n_0 ),
        .I2(isa_cs_reg),
        .O(\outreg[31]_i_1__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__6 
       (.I0(reset),
        .O(\outreg[31]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__2 
       (.I0(\outreg[31]_i_6__1_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7] [3]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__1_n_0 ),
        .I5(\outreg[31]_i_9__1_n_0 ),
        .O(\outreg[31]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1035" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__2 
       (.I0(rv_len_reg__0[2]),
        .I1(\check[7]_i_5__3_n_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1037" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__1 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[7] [1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(p_0_in[1]),
        .O(\outreg[31]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1039" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__1 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7] [2]),
        .O(\outreg[31]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1038" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__1 
       (.I0(\check_reg_n_0_[5] ),
        .I1(p_0_in[0]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[7] [0]),
        .O(\outreg[31]_i_9__1_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_start_ddraddr[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[2]),
        .Q(wreg_series_start_ddraddr[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[3]),
        .Q(wreg_series_start_ddraddr[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[4]),
        .Q(wreg_series_start_ddraddr[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[5]),
        .Q(wreg_series_start_ddraddr[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[6]),
        .Q(wreg_series_start_ddraddr[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[7]),
        .Q(wreg_series_start_ddraddr[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[8]),
        .Q(wreg_series_start_ddraddr[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[9]),
        .Q(wreg_series_start_ddraddr[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[10]),
        .Q(wreg_series_start_ddraddr[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[11]),
        .Q(wreg_series_start_ddraddr[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_start_ddraddr[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[12]),
        .Q(wreg_series_start_ddraddr[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[13]),
        .Q(wreg_series_start_ddraddr[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[14]),
        .Q(wreg_series_start_ddraddr[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[15]),
        .Q(wreg_series_start_ddraddr[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[16]),
        .Q(wreg_series_start_ddraddr[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[17]),
        .Q(wreg_series_start_ddraddr[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[18]),
        .Q(wreg_series_start_ddraddr[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[19]),
        .Q(wreg_series_start_ddraddr[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[20]),
        .Q(wreg_series_start_ddraddr[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[21]),
        .Q(wreg_series_start_ddraddr[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_start_ddraddr[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[22]),
        .Q(wreg_series_start_ddraddr[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[23]),
        .Q(wreg_series_start_ddraddr[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_start_ddraddr[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_start_ddraddr[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_start_ddraddr[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_start_ddraddr[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_start_ddraddr[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[0]),
        .Q(wreg_series_start_ddraddr[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__11_n_0 ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__3[1]),
        .Q(wreg_series_start_ddraddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair1048" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__0 
       (.I0(p_0_in__3[0]),
        .I1(E),
        .O(\result_data[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1055" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__0 
       (.I0(p_0_in__3[10]),
        .I1(E),
        .O(\result_data[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1054" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__0 
       (.I0(p_0_in__3[11]),
        .I1(E),
        .O(\result_data[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1049" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__0 
       (.I0(p_0_in__3[12]),
        .I1(E),
        .O(\result_data[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1045" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__0 
       (.I0(p_0_in__3[13]),
        .I1(E),
        .O(\result_data[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1047" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__0 
       (.I0(p_0_in__3[14]),
        .I1(E),
        .O(\result_data[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1050" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__0 
       (.I0(p_0_in__3[15]),
        .I1(E),
        .O(\result_data[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1053" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__0 
       (.I0(p_0_in__3[16]),
        .I1(E),
        .O(\result_data[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1052" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__0 
       (.I0(p_0_in__3[17]),
        .I1(E),
        .O(\result_data[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1051" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__0 
       (.I0(p_0_in__3[18]),
        .I1(E),
        .O(\result_data[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1050" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__0 
       (.I0(p_0_in__3[19]),
        .I1(E),
        .O(\result_data[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1057" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__0 
       (.I0(p_0_in__3[1]),
        .I1(E),
        .O(\result_data[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1046" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__0 
       (.I0(p_0_in__3[20]),
        .I1(E),
        .O(\result_data[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1049" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__0 
       (.I0(p_0_in__3[21]),
        .I1(E),
        .O(\result_data[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1048" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__0 
       (.I0(p_0_in__3[22]),
        .I1(E),
        .O(\result_data[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1047" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__0 
       (.I0(p_0_in__3[23]),
        .I1(E),
        .O(\result_data[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1045" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__17 
       (.I0(E),
        .I1(\getdata_reg[0]_rep__0 ),
        .O(\result_data[24]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1046" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__11 
       (.I0(E),
        .I1(D),
        .O(\result_data[27]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1057" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__0 
       (.I0(p_0_in__3[2]),
        .I1(E),
        .O(\result_data[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1051" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__0 
       (.I0(p_0_in__3[3]),
        .I1(E),
        .O(\result_data[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1052" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__0 
       (.I0(p_0_in__3[4]),
        .I1(E),
        .O(\result_data[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1053" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__0 
       (.I0(p_0_in__3[5]),
        .I1(E),
        .O(\result_data[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1054" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__0 
       (.I0(p_0_in__3[6]),
        .I1(E),
        .O(\result_data[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1055" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__0 
       (.I0(p_0_in__3[7]),
        .I1(E),
        .O(\result_data[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1056" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__0 
       (.I0(p_0_in__3[8]),
        .I1(E),
        .O(\result_data[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1056" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__0 
       (.I0(p_0_in__3[9]),
        .I1(E),
        .O(\result_data[9]_i_1__0_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[0]_i_1__0_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[10]_i_1__0_n_0 ),
        .Q(p_0_in__3[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[11]_i_1__0_n_0 ),
        .Q(p_0_in__3[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[12]_i_1__0_n_0 ),
        .Q(p_0_in__3[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[13]_i_1__0_n_0 ),
        .Q(p_0_in__3[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[14]_i_1__0_n_0 ),
        .Q(p_0_in__3[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[15]_i_1__0_n_0 ),
        .Q(p_0_in__3[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[16]_i_1__0_n_0 ),
        .Q(p_0_in__3[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[17]_i_1__0_n_0 ),
        .Q(p_0_in__3[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[18]_i_1__0_n_0 ),
        .Q(p_0_in__3[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[19]_i_1__0_n_0 ),
        .Q(p_0_in__3[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[1]_i_1__0_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[20]_i_1__0_n_0 ),
        .Q(p_0_in__3[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[21]_i_1__0_n_0 ),
        .Q(p_0_in__3[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[22]_i_1__0_n_0 ),
        .Q(p_0_in__3[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[23]_i_1__0_n_0 ),
        .Q(p_0_in__3[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[24]_i_1__17_n_0 ),
        .Q(p_0_in__3[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\getdata_reg[7]_0 [0]),
        .Q(p_0_in__3[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\getdata_reg[7]_0 [1]),
        .Q(p_0_in__3[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[27]_i_1__11_n_0 ),
        .Q(p_0_in__3[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\getdata_reg[7]_0 [2]),
        .Q(p_0_in__3[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\getdata_reg[7]_0 [3]),
        .Q(p_0_in__3[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[2]_i_1__0_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\getdata_reg[7]_0 [4]),
        .Q(p_0_in__3[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\getdata_reg[7]_0 [5]),
        .Q(p_0_in__3[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[3]_i_1__0_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[4]_i_1__0_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[5]_i_1__0_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[6]_i_1__0_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[7]_i_1__0_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[8]_i_1__0_n_0 ),
        .Q(p_0_in__3[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\result_data[9]_i_1__0_n_0 ),
        .Q(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair1040" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__0 
       (.I0(isa_cs_reg),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .O(p_0_in__2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1036" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__0 
       (.I0(isa_cs_reg),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1036" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__0 
       (.I0(isa_cs_reg),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__2__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__0 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(Q),
        .I3(rv_len_reg__0[1]),
        .I4(rv_len_reg__0[2]),
        .I5(isa_cs_reg),
        .O(p_0_in__2__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1042" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__0 
       (.I0(isa_cs_reg),
        .I1(\rv_len[5]_i_2__2_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__2__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__2 
       (.I0(rv_len_reg__1[3]),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1041" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__0 
       (.I0(isa_cs_reg),
        .I1(\rv_len[7]_i_3__2_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1041" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__0 
       (.I0(isa_cs_reg),
        .I1(\rv_len[7]_i_3__2_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__2__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__2 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__2_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__2__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__2__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__2__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__2__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__2__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__2__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(p_0_in__2__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__2_n_0 ),
        .I1(\outreg[31]_i_4__2_n_0 ),
        .I2(isa_cs_reg),
        .I3(wreg_series_start_ddraddr_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__6_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_start_ddraddr_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized64
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_stop_ddraddr,
    wreg_series_stop_ddraddr_valid,
    \addr_reg[7] ,
    \getdata_reg[0]_rep__0 ,
    D,
    reset,
    isa_cs_reg,
    \addr_reg[3] ,
    \getdata_reg[0]_rep ,
    \getdata_reg[1]_rep__0 ,
    p_0_in,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[2]_rep ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_stop_ddraddr;
  output wreg_series_stop_ddraddr_valid;
  input \addr_reg[7] ;
  input \getdata_reg[0]_rep__0 ;
  input [4:0]D;
  input reset;
  input isa_cs_reg;
  input \addr_reg[3] ;
  input \getdata_reg[0]_rep ;
  input \getdata_reg[1]_rep__0 ;
  input [0:0]p_0_in;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[2] ;
  input [5:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[2]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[3] ;
  wire \addr_reg[7] ;
  wire [7:0]check;
  wire \check[7]_i_5__4_n_0 ;
  wire \check[7]_i_6__4_n_0 ;
  wire \check[7]_i_7__1_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[0]_rep ;
  wire \getdata_reg[0]_rep__0 ;
  wire \getdata_reg[1]_rep__0 ;
  wire [0:0]\getdata_reg[2] ;
  wire [0:0]\getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [5:0]\getdata_reg[7]_rep ;
  wire isa_cs_reg;
  wire \outreg[31]_i_1__16_n_0 ;
  wire \outreg[31]_i_2__8_n_0 ;
  wire \outreg[31]_i_3__3_n_0 ;
  wire \outreg[31]_i_4__3_n_0 ;
  wire \outreg[31]_i_6__2_n_0 ;
  wire \outreg[31]_i_8__2_n_0 ;
  wire \outreg[31]_i_9__2_n_0 ;
  wire [0:0]p_0_in;
  wire [7:1]p_0_in__3__0;
  wire [23:0]p_0_in__4;
  wire reset;
  wire \result_data[0]_i_1__6_n_0 ;
  wire \result_data[10]_i_1__6_n_0 ;
  wire \result_data[11]_i_1__6_n_0 ;
  wire \result_data[12]_i_1__6_n_0 ;
  wire \result_data[13]_i_1__6_n_0 ;
  wire \result_data[14]_i_1__6_n_0 ;
  wire \result_data[15]_i_1__6_n_0 ;
  wire \result_data[16]_i_1__6_n_0 ;
  wire \result_data[17]_i_1__6_n_0 ;
  wire \result_data[18]_i_1__6_n_0 ;
  wire \result_data[19]_i_1__6_n_0 ;
  wire \result_data[1]_i_1__6_n_0 ;
  wire \result_data[20]_i_1__6_n_0 ;
  wire \result_data[21]_i_1__6_n_0 ;
  wire \result_data[22]_i_1__6_n_0 ;
  wire \result_data[23]_i_1__6_n_0 ;
  wire \result_data[24]_i_1__22_n_0 ;
  wire \result_data[27]_i_1__16_n_0 ;
  wire \result_data[2]_i_1__6_n_0 ;
  wire \result_data[3]_i_1__6_n_0 ;
  wire \result_data[4]_i_1__6_n_0 ;
  wire \result_data[5]_i_1__6_n_0 ;
  wire \result_data[6]_i_1__6_n_0 ;
  wire \result_data[7]_i_1__6_n_0 ;
  wire \result_data[8]_i_1__6_n_0 ;
  wire \result_data[9]_i_1__6_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[7]_i_3__3_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_series_stop_ddraddr;
  wire wreg_series_stop_ddraddr_valid;

  (* SOFT_HLUTNM = "soft_lutpair1063" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__14 
       (.I0(\check[7]_i_7__1_n_0 ),
        .I1(\getdata_reg[0]_rep ),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair1066" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__14 
       (.I0(\check[7]_i_7__1_n_0 ),
        .I1(\getdata_reg[1]_rep__0 ),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair1061" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__14 
       (.I0(\check[7]_i_7__1_n_0 ),
        .I1(p_0_in),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair1067" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__14 
       (.I0(\check[7]_i_7__1_n_0 ),
        .I1(D[0]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair1067" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__14 
       (.I0(\check[7]_i_7__1_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair1062" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__14 
       (.I0(\check[7]_i_7__1_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair1066" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__14 
       (.I0(\check[7]_i_7__1_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h44404444)) 
    \check[7]_i_1__15 
       (.I0(isa_cs_reg),
        .I1(\addr_reg[3] ),
        .I2(\check[7]_i_5__4_n_0 ),
        .I3(\check[7]_i_6__4_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__5 
       (.I0(\check[7]_i_7__1_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair1065" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_5__4 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_5__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1064" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_6__4 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1058" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_7__1 
       (.I0(\check[7]_i_6__4_n_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__0[2]),
        .O(\check[7]_i_7__1_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__16 
       (.I0(\outreg[31]_i_3__3_n_0 ),
        .I1(\outreg[31]_i_4__3_n_0 ),
        .I2(\addr_reg[7] ),
        .O(\outreg[31]_i_1__16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__8 
       (.I0(reset),
        .O(\outreg[31]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__3 
       (.I0(\outreg[31]_i_6__2_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[4]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__2_n_0 ),
        .I5(\outreg[31]_i_9__2_n_0 ),
        .O(\outreg[31]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1058" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__3 
       (.I0(rv_len_reg__0[2]),
        .I1(\check[7]_i_6__4_n_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1061" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__2 
       (.I0(\check_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[3]),
        .O(\outreg[31]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1063" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__2 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep ),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[1]),
        .O(\outreg[31]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1062" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__2 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[1]_rep__0 ),
        .O(\outreg[31]_i_9__2_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_stop_ddraddr[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[2]),
        .Q(wreg_series_stop_ddraddr[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[3]),
        .Q(wreg_series_stop_ddraddr[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[4]),
        .Q(wreg_series_stop_ddraddr[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[5]),
        .Q(wreg_series_stop_ddraddr[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[6]),
        .Q(wreg_series_stop_ddraddr[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[7]),
        .Q(wreg_series_stop_ddraddr[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[8]),
        .Q(wreg_series_stop_ddraddr[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[9]),
        .Q(wreg_series_stop_ddraddr[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[10]),
        .Q(wreg_series_stop_ddraddr[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[11]),
        .Q(wreg_series_stop_ddraddr[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_stop_ddraddr[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[12]),
        .Q(wreg_series_stop_ddraddr[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[13]),
        .Q(wreg_series_stop_ddraddr[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[14]),
        .Q(wreg_series_stop_ddraddr[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[15]),
        .Q(wreg_series_stop_ddraddr[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[16]),
        .Q(wreg_series_stop_ddraddr[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[17]),
        .Q(wreg_series_stop_ddraddr[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[18]),
        .Q(wreg_series_stop_ddraddr[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[19]),
        .Q(wreg_series_stop_ddraddr[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[20]),
        .Q(wreg_series_stop_ddraddr[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[21]),
        .Q(wreg_series_stop_ddraddr[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_stop_ddraddr[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[22]),
        .Q(wreg_series_stop_ddraddr[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[23]),
        .Q(wreg_series_stop_ddraddr[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_stop_ddraddr[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_stop_ddraddr[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_stop_ddraddr[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_stop_ddraddr[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_stop_ddraddr[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[0]),
        .Q(wreg_series_stop_ddraddr[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__16_n_0 ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__4[1]),
        .Q(wreg_series_stop_ddraddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair1071" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__6 
       (.I0(p_0_in__4[0]),
        .I1(E),
        .O(\result_data[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1074" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__6 
       (.I0(p_0_in__4[10]),
        .I1(E),
        .O(\result_data[10]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1079" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__6 
       (.I0(p_0_in__4[11]),
        .I1(E),
        .O(\result_data[11]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1072" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__6 
       (.I0(p_0_in__4[12]),
        .I1(E),
        .O(\result_data[12]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1078" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__6 
       (.I0(p_0_in__4[13]),
        .I1(E),
        .O(\result_data[13]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1069" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__6 
       (.I0(p_0_in__4[14]),
        .I1(E),
        .O(\result_data[14]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1077" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__6 
       (.I0(p_0_in__4[15]),
        .I1(E),
        .O(\result_data[15]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1076" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__6 
       (.I0(p_0_in__4[16]),
        .I1(E),
        .O(\result_data[16]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1075" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__6 
       (.I0(p_0_in__4[17]),
        .I1(E),
        .O(\result_data[17]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1070" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__6 
       (.I0(p_0_in__4[18]),
        .I1(E),
        .O(\result_data[18]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1074" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__6 
       (.I0(p_0_in__4[19]),
        .I1(E),
        .O(\result_data[19]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1080" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__6 
       (.I0(p_0_in__4[1]),
        .I1(E),
        .O(\result_data[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1073" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__6 
       (.I0(p_0_in__4[20]),
        .I1(E),
        .O(\result_data[20]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1072" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__6 
       (.I0(p_0_in__4[21]),
        .I1(E),
        .O(\result_data[21]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1071" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__6 
       (.I0(p_0_in__4[22]),
        .I1(E),
        .O(\result_data[22]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1070" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__6 
       (.I0(p_0_in__4[23]),
        .I1(E),
        .O(\result_data[23]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1068" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__22 
       (.I0(E),
        .I1(\getdata_reg[0]_rep__0 ),
        .O(\result_data[24]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1069" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__16 
       (.I0(E),
        .I1(D[0]),
        .O(\result_data[27]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1068" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__6 
       (.I0(p_0_in__4[2]),
        .I1(E),
        .O(\result_data[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1073" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__6 
       (.I0(p_0_in__4[3]),
        .I1(E),
        .O(\result_data[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1075" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__6 
       (.I0(p_0_in__4[4]),
        .I1(E),
        .O(\result_data[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1076" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__6 
       (.I0(p_0_in__4[5]),
        .I1(E),
        .O(\result_data[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1077" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__6 
       (.I0(p_0_in__4[6]),
        .I1(E),
        .O(\result_data[6]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1078" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__6 
       (.I0(p_0_in__4[7]),
        .I1(E),
        .O(\result_data[7]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1079" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__6 
       (.I0(p_0_in__4[8]),
        .I1(E),
        .O(\result_data[8]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1080" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__6 
       (.I0(p_0_in__4[9]),
        .I1(E),
        .O(\result_data[9]_i_1__6_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[0]_i_1__6_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[10]_i_1__6_n_0 ),
        .Q(p_0_in__4[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[11]_i_1__6_n_0 ),
        .Q(p_0_in__4[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[12]_i_1__6_n_0 ),
        .Q(p_0_in__4[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[13]_i_1__6_n_0 ),
        .Q(p_0_in__4[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[14]_i_1__6_n_0 ),
        .Q(p_0_in__4[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[15]_i_1__6_n_0 ),
        .Q(p_0_in__4[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[16]_i_1__6_n_0 ),
        .Q(p_0_in__4[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[17]_i_1__6_n_0 ),
        .Q(p_0_in__4[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[18]_i_1__6_n_0 ),
        .Q(p_0_in__4[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[19]_i_1__6_n_0 ),
        .Q(p_0_in__4[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[1]_i_1__6_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[20]_i_1__6_n_0 ),
        .Q(p_0_in__4[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[21]_i_1__6_n_0 ),
        .Q(p_0_in__4[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[22]_i_1__6_n_0 ),
        .Q(p_0_in__4[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[23]_i_1__6_n_0 ),
        .Q(p_0_in__4[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[24]_i_1__22_n_0 ),
        .Q(p_0_in__4[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__4[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__4[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[27]_i_1__16_n_0 ),
        .Q(p_0_in__4[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__4[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__4[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[2]_i_1__6_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__4[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__4[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[3]_i_1__6_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[4]_i_1__6_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[5]_i_1__6_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[6]_i_1__6_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[7]_i_1__6_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[8]_i_1__6_n_0 ),
        .Q(p_0_in__4[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\result_data[9]_i_1__6_n_0 ),
        .Q(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair1064" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__6 
       (.I0(\addr_reg[7] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .O(p_0_in__3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1060" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__6 
       (.I0(\addr_reg[7] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__3__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1060" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__6 
       (.I0(\addr_reg[7] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__3__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__6 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(Q),
        .I3(rv_len_reg__0[1]),
        .I4(rv_len_reg__0[2]),
        .I5(\addr_reg[7] ),
        .O(p_0_in__3__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1065" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__6 
       (.I0(\addr_reg[7] ),
        .I1(\rv_len[7]_i_3__3_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__3__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair1059" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \rv_len[6]_i_1__6 
       (.I0(\addr_reg[7] ),
        .I1(rv_len_reg__1[5]),
        .I2(\rv_len[7]_i_3__3_n_0 ),
        .I3(rv_len_reg__1[6]),
        .O(p_0_in__3__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1059" *) 
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    \rv_len[7]_i_2__6 
       (.I0(\addr_reg[7] ),
        .I1(rv_len_reg__1[5]),
        .I2(\rv_len[7]_i_3__3_n_0 ),
        .I3(rv_len_reg__1[6]),
        .I4(rv_len_reg__1[7]),
        .O(p_0_in__3__0[7]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[7]_i_3__3 
       (.I0(rv_len_reg__1[3]),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[7]_i_3__3_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__3__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__3__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__3__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__3__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__3__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__3__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(p_0_in__3__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__3_n_0 ),
        .I1(\outreg[31]_i_4__3_n_0 ),
        .I2(\addr_reg[7] ),
        .I3(wreg_series_stop_ddraddr_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__8_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_stop_ddraddr_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized65
   (wreg_series_startmode_valid,
    wreg_series_startmode,
    \addr_reg[6] ,
    clk,
    reset,
    D,
    p_0_in);
  output wreg_series_startmode_valid;
  output [7:0]wreg_series_startmode;
  input [0:0]\addr_reg[6] ;
  input clk;
  input reset;
  input [6:0]D;
  input [0:0]p_0_in;

  wire [6:0]D;
  wire [0:0]\addr_reg[6] ;
  wire clk;
  wire [0:0]p_0_in;
  wire reset;
  wire [7:0]wreg_series_startmode;
  wire wreg_series_startmode_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_series_startmode[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_series_startmode[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(p_0_in),
        .Q(wreg_series_startmode[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_series_startmode[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_series_startmode[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_series_startmode[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_series_startmode[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[6] ),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_series_startmode[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[6] ),
        .Q(wreg_series_startmode_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized66
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_star_trigmode1,
    wreg_series_star_trigmode1_valid,
    \addr_reg[2] ,
    \getdata_reg[0]_rep__0 ,
    D,
    reset,
    \addr_reg[0] ,
    \addr_reg[4] ,
    \getdata_reg[0]_rep ,
    \getdata_reg[2]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[2]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_star_trigmode1;
  output wreg_series_star_trigmode1_valid;
  input \addr_reg[2] ;
  input \getdata_reg[0]_rep__0 ;
  input [5:0]D;
  input reset;
  input \addr_reg[0] ;
  input \addr_reg[4] ;
  input \getdata_reg[0]_rep ;
  input \getdata_reg[2]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[2] ;
  input [5:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[2]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[2] ;
  wire \addr_reg[4] ;
  wire [7:0]check;
  wire \check[7]_i_4__4_n_0 ;
  wire \check[7]_i_5__5_n_0 ;
  wire \check[7]_i_6__5_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[0]_rep ;
  wire \getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[2] ;
  wire \getdata_reg[2]_rep ;
  wire [0:0]\getdata_reg[2]_rep_0 ;
  wire \getdata_reg[3]_rep__0 ;
  wire [5:0]\getdata_reg[7]_rep ;
  wire \outreg[31]_i_1__15_n_0 ;
  wire \outreg[31]_i_2__5_n_0 ;
  wire \outreg[31]_i_3__4_n_0 ;
  wire \outreg[31]_i_4__4_n_0 ;
  wire \outreg[31]_i_6__3_n_0 ;
  wire \outreg[31]_i_8__3_n_0 ;
  wire \outreg[31]_i_9__3_n_0 ;
  wire [7:1]p_0_in__4__0;
  wire [23:0]p_0_in__5;
  wire reset;
  wire \result_data[0]_i_1__5_n_0 ;
  wire \result_data[10]_i_1__5_n_0 ;
  wire \result_data[11]_i_1__5_n_0 ;
  wire \result_data[12]_i_1__5_n_0 ;
  wire \result_data[13]_i_1__5_n_0 ;
  wire \result_data[14]_i_1__5_n_0 ;
  wire \result_data[15]_i_1__5_n_0 ;
  wire \result_data[16]_i_1__5_n_0 ;
  wire \result_data[17]_i_1__5_n_0 ;
  wire \result_data[18]_i_1__5_n_0 ;
  wire \result_data[19]_i_1__5_n_0 ;
  wire \result_data[1]_i_1__5_n_0 ;
  wire \result_data[20]_i_1__5_n_0 ;
  wire \result_data[21]_i_1__5_n_0 ;
  wire \result_data[22]_i_1__5_n_0 ;
  wire \result_data[23]_i_1__5_n_0 ;
  wire \result_data[24]_i_1__21_n_0 ;
  wire \result_data[27]_i_1__15_n_0 ;
  wire \result_data[2]_i_1__5_n_0 ;
  wire \result_data[3]_i_1__5_n_0 ;
  wire \result_data[4]_i_1__5_n_0 ;
  wire \result_data[5]_i_1__5_n_0 ;
  wire \result_data[6]_i_1__5_n_0 ;
  wire \result_data[7]_i_1__5_n_0 ;
  wire \result_data[8]_i_1__5_n_0 ;
  wire \result_data[9]_i_1__5_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__3_n_0 ;
  wire \rv_len[7]_i_3__4_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_series_star_trigmode1;
  wire wreg_series_star_trigmode1_valid;

  (* SOFT_HLUTNM = "soft_lutpair954" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__15 
       (.I0(\check[7]_i_6__5_n_0 ),
        .I1(\getdata_reg[0]_rep ),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair958" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__15 
       (.I0(\check[7]_i_6__5_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair952" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__15 
       (.I0(\check[7]_i_6__5_n_0 ),
        .I1(\getdata_reg[2]_rep ),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair959" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__15 
       (.I0(\check[7]_i_6__5_n_0 ),
        .I1(D[1]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__15 
       (.I0(\check[7]_i_6__5_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair953" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__15 
       (.I0(\check[7]_i_6__5_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair959" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__15 
       (.I0(\check[7]_i_6__5_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h44404444)) 
    \check[7]_i_1__14 
       (.I0(\addr_reg[0] ),
        .I1(\addr_reg[4] ),
        .I2(\check[7]_i_4__4_n_0 ),
        .I3(\check[7]_i_5__5_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair958" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__6 
       (.I0(\check[7]_i_6__5_n_0 ),
        .I1(D[5]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair957" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_4__4 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair955" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_5__5 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_5__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair950" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__5 
       (.I0(\check[7]_i_5__5_n_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__0[2]),
        .O(\check[7]_i_6__5_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__15 
       (.I0(\outreg[31]_i_3__4_n_0 ),
        .I1(\outreg[31]_i_4__4_n_0 ),
        .I2(\addr_reg[2] ),
        .O(\outreg[31]_i_1__15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__5 
       (.I0(reset),
        .O(\outreg[31]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__4 
       (.I0(\outreg[31]_i_6__3_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[5]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__3_n_0 ),
        .I5(\outreg[31]_i_9__3_n_0 ),
        .O(\outreg[31]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair950" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__4 
       (.I0(rv_len_reg__0[2]),
        .I1(\check[7]_i_5__5_n_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair952" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__3 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[2]_rep ),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[4]),
        .O(\outreg[31]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair954" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__3 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep ),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[2]),
        .O(\outreg[31]_i_8__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair953" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__3 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[0]),
        .O(\outreg[31]_i_9__3_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_star_trigmode1[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[2]),
        .Q(wreg_series_star_trigmode1[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[3]),
        .Q(wreg_series_star_trigmode1[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[4]),
        .Q(wreg_series_star_trigmode1[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[5]),
        .Q(wreg_series_star_trigmode1[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[6]),
        .Q(wreg_series_star_trigmode1[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[7]),
        .Q(wreg_series_star_trigmode1[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[8]),
        .Q(wreg_series_star_trigmode1[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[9]),
        .Q(wreg_series_star_trigmode1[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[10]),
        .Q(wreg_series_star_trigmode1[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[11]),
        .Q(wreg_series_star_trigmode1[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_star_trigmode1[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[12]),
        .Q(wreg_series_star_trigmode1[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[13]),
        .Q(wreg_series_star_trigmode1[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[14]),
        .Q(wreg_series_star_trigmode1[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[15]),
        .Q(wreg_series_star_trigmode1[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[16]),
        .Q(wreg_series_star_trigmode1[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[17]),
        .Q(wreg_series_star_trigmode1[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[18]),
        .Q(wreg_series_star_trigmode1[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[19]),
        .Q(wreg_series_star_trigmode1[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[20]),
        .Q(wreg_series_star_trigmode1[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[21]),
        .Q(wreg_series_star_trigmode1[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_star_trigmode1[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[22]),
        .Q(wreg_series_star_trigmode1[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[23]),
        .Q(wreg_series_star_trigmode1[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_star_trigmode1[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_star_trigmode1[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_star_trigmode1[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_star_trigmode1[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_star_trigmode1[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[0]),
        .Q(wreg_series_star_trigmode1[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__15_n_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__5[1]),
        .Q(wreg_series_star_trigmode1[9]));
  (* SOFT_HLUTNM = "soft_lutpair963" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__5 
       (.I0(p_0_in__5[0]),
        .I1(E),
        .O(\result_data[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair970" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__5 
       (.I0(p_0_in__5[10]),
        .I1(E),
        .O(\result_data[10]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair969" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__5 
       (.I0(p_0_in__5[11]),
        .I1(E),
        .O(\result_data[11]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair964" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__5 
       (.I0(p_0_in__5[12]),
        .I1(E),
        .O(\result_data[12]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair960" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__5 
       (.I0(p_0_in__5[13]),
        .I1(E),
        .O(\result_data[13]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair962" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__5 
       (.I0(p_0_in__5[14]),
        .I1(E),
        .O(\result_data[14]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair965" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__5 
       (.I0(p_0_in__5[15]),
        .I1(E),
        .O(\result_data[15]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair968" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__5 
       (.I0(p_0_in__5[16]),
        .I1(E),
        .O(\result_data[16]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair967" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__5 
       (.I0(p_0_in__5[17]),
        .I1(E),
        .O(\result_data[17]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair966" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__5 
       (.I0(p_0_in__5[18]),
        .I1(E),
        .O(\result_data[18]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair965" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__5 
       (.I0(p_0_in__5[19]),
        .I1(E),
        .O(\result_data[19]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair972" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__5 
       (.I0(p_0_in__5[1]),
        .I1(E),
        .O(\result_data[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair961" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__5 
       (.I0(p_0_in__5[20]),
        .I1(E),
        .O(\result_data[20]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair964" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__5 
       (.I0(p_0_in__5[21]),
        .I1(E),
        .O(\result_data[21]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair963" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__5 
       (.I0(p_0_in__5[22]),
        .I1(E),
        .O(\result_data[22]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair962" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__5 
       (.I0(p_0_in__5[23]),
        .I1(E),
        .O(\result_data[23]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair960" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__21 
       (.I0(E),
        .I1(\getdata_reg[0]_rep__0 ),
        .O(\result_data[24]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair961" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__15 
       (.I0(E),
        .I1(D[1]),
        .O(\result_data[27]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair972" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__5 
       (.I0(p_0_in__5[2]),
        .I1(E),
        .O(\result_data[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair966" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__5 
       (.I0(p_0_in__5[3]),
        .I1(E),
        .O(\result_data[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair967" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__5 
       (.I0(p_0_in__5[4]),
        .I1(E),
        .O(\result_data[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair968" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__5 
       (.I0(p_0_in__5[5]),
        .I1(E),
        .O(\result_data[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair969" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__5 
       (.I0(p_0_in__5[6]),
        .I1(E),
        .O(\result_data[6]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair970" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__5 
       (.I0(p_0_in__5[7]),
        .I1(E),
        .O(\result_data[7]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair971" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__5 
       (.I0(p_0_in__5[8]),
        .I1(E),
        .O(\result_data[8]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair971" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__5 
       (.I0(p_0_in__5[9]),
        .I1(E),
        .O(\result_data[9]_i_1__5_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[0]_i_1__5_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[10]_i_1__5_n_0 ),
        .Q(p_0_in__5[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[11]_i_1__5_n_0 ),
        .Q(p_0_in__5[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[12]_i_1__5_n_0 ),
        .Q(p_0_in__5[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[13]_i_1__5_n_0 ),
        .Q(p_0_in__5[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[14]_i_1__5_n_0 ),
        .Q(p_0_in__5[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[15]_i_1__5_n_0 ),
        .Q(p_0_in__5[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[16]_i_1__5_n_0 ),
        .Q(p_0_in__5[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[17]_i_1__5_n_0 ),
        .Q(p_0_in__5[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[18]_i_1__5_n_0 ),
        .Q(p_0_in__5[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[19]_i_1__5_n_0 ),
        .Q(p_0_in__5[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[1]_i_1__5_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[20]_i_1__5_n_0 ),
        .Q(p_0_in__5[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[21]_i_1__5_n_0 ),
        .Q(p_0_in__5[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[22]_i_1__5_n_0 ),
        .Q(p_0_in__5[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[23]_i_1__5_n_0 ),
        .Q(p_0_in__5[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[24]_i_1__21_n_0 ),
        .Q(p_0_in__5[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__5[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__5[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[27]_i_1__15_n_0 ),
        .Q(p_0_in__5[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__5[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__5[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[2]_i_1__5_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__5[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__5[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[3]_i_1__5_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[4]_i_1__5_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[5]_i_1__5_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[6]_i_1__5_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[7]_i_1__5_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[8]_i_1__5_n_0 ),
        .Q(p_0_in__5[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\result_data[9]_i_1__5_n_0 ),
        .Q(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair955" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__5 
       (.I0(\addr_reg[2] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .O(p_0_in__4__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair951" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__5 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__4__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair951" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__5 
       (.I0(\addr_reg[2] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__4__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__5 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__4__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair957" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__5 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[5]_i_2__3_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__4__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__3 
       (.I0(rv_len_reg__1[3]),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair956" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__5 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[7]_i_3__4_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__4__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair956" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__5 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[7]_i_3__4_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__4__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__4 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__4_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__4__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__4__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__4__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__4__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__4__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__4__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(p_0_in__4__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__4_n_0 ),
        .I1(\outreg[31]_i_4__4_n_0 ),
        .I2(\addr_reg[2] ),
        .I3(wreg_series_star_trigmode1_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__5_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_star_trigmode1_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized67
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_star_trigmode2,
    wreg_series_star_trigmode2_valid,
    \addr_reg[2] ,
    \getdata_reg[0]_rep__0 ,
    D,
    reset,
    \addr_reg[1] ,
    \addr_reg[4] ,
    \getdata_reg[0]_rep ,
    \getdata_reg[2]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[1] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[1]_rep__0 ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_star_trigmode2;
  output wreg_series_star_trigmode2_valid;
  input \addr_reg[2] ;
  input \getdata_reg[0]_rep__0 ;
  input [5:0]D;
  input reset;
  input \addr_reg[1] ;
  input \addr_reg[4] ;
  input \getdata_reg[0]_rep ;
  input \getdata_reg[2]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[1] ;
  input [5:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[1]_rep__0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[1] ;
  wire \addr_reg[2] ;
  wire \addr_reg[4] ;
  wire [7:0]check;
  wire \check[7]_i_3__8_n_0 ;
  wire \check[7]_i_4__5_n_0 ;
  wire \check[7]_i_5__6_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[0]_rep ;
  wire \getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[1] ;
  wire [0:0]\getdata_reg[1]_rep__0 ;
  wire \getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [5:0]\getdata_reg[7]_rep ;
  wire \outreg[31]_i_1__13_n_0 ;
  wire \outreg[31]_i_2__9_n_0 ;
  wire \outreg[31]_i_3__5_n_0 ;
  wire \outreg[31]_i_4__5_n_0 ;
  wire \outreg[31]_i_6__4_n_0 ;
  wire \outreg[31]_i_8__4_n_0 ;
  wire \outreg[31]_i_9__4_n_0 ;
  wire [7:1]p_0_in__5__0;
  wire [23:0]p_0_in__6;
  wire reset;
  wire \result_data[0]_i_1__3_n_0 ;
  wire \result_data[10]_i_1__3_n_0 ;
  wire \result_data[11]_i_1__3_n_0 ;
  wire \result_data[12]_i_1__3_n_0 ;
  wire \result_data[13]_i_1__3_n_0 ;
  wire \result_data[14]_i_1__3_n_0 ;
  wire \result_data[15]_i_1__3_n_0 ;
  wire \result_data[16]_i_1__3_n_0 ;
  wire \result_data[17]_i_1__3_n_0 ;
  wire \result_data[18]_i_1__3_n_0 ;
  wire \result_data[19]_i_1__3_n_0 ;
  wire \result_data[1]_i_1__3_n_0 ;
  wire \result_data[20]_i_1__3_n_0 ;
  wire \result_data[21]_i_1__3_n_0 ;
  wire \result_data[22]_i_1__3_n_0 ;
  wire \result_data[23]_i_1__3_n_0 ;
  wire \result_data[24]_i_1__19_n_0 ;
  wire \result_data[27]_i_1__13_n_0 ;
  wire \result_data[2]_i_1__3_n_0 ;
  wire \result_data[3]_i_1__3_n_0 ;
  wire \result_data[4]_i_1__3_n_0 ;
  wire \result_data[5]_i_1__3_n_0 ;
  wire \result_data[6]_i_1__3_n_0 ;
  wire \result_data[7]_i_1__3_n_0 ;
  wire \result_data[8]_i_1__3_n_0 ;
  wire \result_data[9]_i_1__3_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__4_n_0 ;
  wire \rv_len[7]_i_3__5_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_series_star_trigmode2;
  wire wreg_series_star_trigmode2_valid;

  (* SOFT_HLUTNM = "soft_lutpair1016" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__16 
       (.I0(\check[7]_i_5__6_n_0 ),
        .I1(\getdata_reg[0]_rep ),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair1020" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__16 
       (.I0(\check[7]_i_5__6_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair1014" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__16 
       (.I0(\check[7]_i_5__6_n_0 ),
        .I1(\getdata_reg[2]_rep ),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair1021" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__16 
       (.I0(\check[7]_i_5__6_n_0 ),
        .I1(D[1]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__16 
       (.I0(\check[7]_i_5__6_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair1015" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__16 
       (.I0(\check[7]_i_5__6_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair1021" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__16 
       (.I0(\check[7]_i_5__6_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h44404444)) 
    \check[7]_i_1__12 
       (.I0(\addr_reg[1] ),
        .I1(\addr_reg[4] ),
        .I2(\check[7]_i_3__8_n_0 ),
        .I3(\check[7]_i_4__5_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair1020" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__7 
       (.I0(\check[7]_i_5__6_n_0 ),
        .I1(D[5]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair1019" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_3__8 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_3__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1017" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_4__5 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1012" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_5__6 
       (.I0(\check[7]_i_4__5_n_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__0[2]),
        .O(\check[7]_i_5__6_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__13 
       (.I0(\outreg[31]_i_3__5_n_0 ),
        .I1(\outreg[31]_i_4__5_n_0 ),
        .I2(\addr_reg[2] ),
        .O(\outreg[31]_i_1__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__9 
       (.I0(reset),
        .O(\outreg[31]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__5 
       (.I0(\outreg[31]_i_6__4_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[5]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__4_n_0 ),
        .I5(\outreg[31]_i_9__4_n_0 ),
        .O(\outreg[31]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1012" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__5 
       (.I0(rv_len_reg__0[2]),
        .I1(\check[7]_i_4__5_n_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1014" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__4 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[2]_rep ),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[4]),
        .O(\outreg[31]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1016" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__4 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep ),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[2]),
        .O(\outreg[31]_i_8__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1015" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__4 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[0]),
        .O(\outreg[31]_i_9__4_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_star_trigmode2[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[2]),
        .Q(wreg_series_star_trigmode2[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[3]),
        .Q(wreg_series_star_trigmode2[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[4]),
        .Q(wreg_series_star_trigmode2[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[5]),
        .Q(wreg_series_star_trigmode2[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[6]),
        .Q(wreg_series_star_trigmode2[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[7]),
        .Q(wreg_series_star_trigmode2[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[8]),
        .Q(wreg_series_star_trigmode2[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[9]),
        .Q(wreg_series_star_trigmode2[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[10]),
        .Q(wreg_series_star_trigmode2[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[11]),
        .Q(wreg_series_star_trigmode2[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_star_trigmode2[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[12]),
        .Q(wreg_series_star_trigmode2[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[13]),
        .Q(wreg_series_star_trigmode2[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[14]),
        .Q(wreg_series_star_trigmode2[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[15]),
        .Q(wreg_series_star_trigmode2[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[16]),
        .Q(wreg_series_star_trigmode2[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[17]),
        .Q(wreg_series_star_trigmode2[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[18]),
        .Q(wreg_series_star_trigmode2[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[19]),
        .Q(wreg_series_star_trigmode2[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[20]),
        .Q(wreg_series_star_trigmode2[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[21]),
        .Q(wreg_series_star_trigmode2[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_star_trigmode2[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[22]),
        .Q(wreg_series_star_trigmode2[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[23]),
        .Q(wreg_series_star_trigmode2[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_star_trigmode2[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_star_trigmode2[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_star_trigmode2[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_star_trigmode2[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_star_trigmode2[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[0]),
        .Q(wreg_series_star_trigmode2[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__13_n_0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__6[1]),
        .Q(wreg_series_star_trigmode2[9]));
  (* SOFT_HLUTNM = "soft_lutpair1034" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__3 
       (.I0(p_0_in__6[0]),
        .I1(E),
        .O(\result_data[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1031" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__3 
       (.I0(p_0_in__6[10]),
        .I1(E),
        .O(\result_data[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1027" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__3 
       (.I0(p_0_in__6[11]),
        .I1(E),
        .O(\result_data[11]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1024" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__3 
       (.I0(p_0_in__6[12]),
        .I1(E),
        .O(\result_data[12]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1025" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__3 
       (.I0(p_0_in__6[13]),
        .I1(E),
        .O(\result_data[13]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1028" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__3 
       (.I0(p_0_in__6[14]),
        .I1(E),
        .O(\result_data[14]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1030" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__3 
       (.I0(p_0_in__6[15]),
        .I1(E),
        .O(\result_data[15]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1029" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__3 
       (.I0(p_0_in__6[16]),
        .I1(E),
        .O(\result_data[16]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1028" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__3 
       (.I0(p_0_in__6[17]),
        .I1(E),
        .O(\result_data[17]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1027" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__3 
       (.I0(p_0_in__6[18]),
        .I1(E),
        .O(\result_data[18]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1022" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__3 
       (.I0(p_0_in__6[19]),
        .I1(E),
        .O(\result_data[19]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1034" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__3 
       (.I0(p_0_in__6[1]),
        .I1(E),
        .O(\result_data[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1026" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__3 
       (.I0(p_0_in__6[20]),
        .I1(E),
        .O(\result_data[20]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1026" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__3 
       (.I0(p_0_in__6[21]),
        .I1(E),
        .O(\result_data[21]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1025" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__3 
       (.I0(p_0_in__6[22]),
        .I1(E),
        .O(\result_data[22]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1024" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__3 
       (.I0(p_0_in__6[23]),
        .I1(E),
        .O(\result_data[23]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1022" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__19 
       (.I0(E),
        .I1(\getdata_reg[0]_rep__0 ),
        .O(\result_data[24]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1023" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__13 
       (.I0(E),
        .I1(D[1]),
        .O(\result_data[27]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1023" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__3 
       (.I0(p_0_in__6[2]),
        .I1(E),
        .O(\result_data[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1029" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__3 
       (.I0(p_0_in__6[3]),
        .I1(E),
        .O(\result_data[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1030" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__3 
       (.I0(p_0_in__6[4]),
        .I1(E),
        .O(\result_data[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1031" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__3 
       (.I0(p_0_in__6[5]),
        .I1(E),
        .O(\result_data[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1032" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__3 
       (.I0(p_0_in__6[6]),
        .I1(E),
        .O(\result_data[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1033" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__3 
       (.I0(p_0_in__6[7]),
        .I1(E),
        .O(\result_data[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1033" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__3 
       (.I0(p_0_in__6[8]),
        .I1(E),
        .O(\result_data[8]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1032" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__3 
       (.I0(p_0_in__6[9]),
        .I1(E),
        .O(\result_data[9]_i_1__3_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[0]_i_1__3_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[10]_i_1__3_n_0 ),
        .Q(p_0_in__6[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[11]_i_1__3_n_0 ),
        .Q(p_0_in__6[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[12]_i_1__3_n_0 ),
        .Q(p_0_in__6[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[13]_i_1__3_n_0 ),
        .Q(p_0_in__6[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[14]_i_1__3_n_0 ),
        .Q(p_0_in__6[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[15]_i_1__3_n_0 ),
        .Q(p_0_in__6[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[16]_i_1__3_n_0 ),
        .Q(p_0_in__6[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[17]_i_1__3_n_0 ),
        .Q(p_0_in__6[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[18]_i_1__3_n_0 ),
        .Q(p_0_in__6[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[19]_i_1__3_n_0 ),
        .Q(p_0_in__6[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[1]_i_1__3_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[20]_i_1__3_n_0 ),
        .Q(p_0_in__6[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[21]_i_1__3_n_0 ),
        .Q(p_0_in__6[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[22]_i_1__3_n_0 ),
        .Q(p_0_in__6[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[23]_i_1__3_n_0 ),
        .Q(p_0_in__6[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[24]_i_1__19_n_0 ),
        .Q(p_0_in__6[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__6[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__6[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[27]_i_1__13_n_0 ),
        .Q(p_0_in__6[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__6[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__6[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[2]_i_1__3_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__6[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__6[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[3]_i_1__3_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[4]_i_1__3_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[5]_i_1__3_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[6]_i_1__3_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[7]_i_1__3_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[8]_i_1__3_n_0 ),
        .Q(p_0_in__6[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\result_data[9]_i_1__3_n_0 ),
        .Q(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair1017" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__3 
       (.I0(\addr_reg[2] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .O(p_0_in__5__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1013" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__3 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__5__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1013" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__3 
       (.I0(\addr_reg[2] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__5__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__3 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__5__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1019" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__3 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[5]_i_2__4_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__5__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__4 
       (.I0(rv_len_reg__1[3]),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1018" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__3 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[7]_i_3__5_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__5__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1018" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__3 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[7]_i_3__5_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__5__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__5 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__5_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__5__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__5__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__5__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__5__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__5__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__5__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(p_0_in__5__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__5_n_0 ),
        .I1(\outreg[31]_i_4__5_n_0 ),
        .I2(\addr_reg[2] ),
        .I3(wreg_series_star_trigmode2_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__9_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_star_trigmode2_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized68
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_star_trigmode3,
    wreg_series_star_trigmode3_valid,
    \addr_reg[2] ,
    D,
    reset,
    \addr_reg[5] ,
    wr_up_reg,
    \getdata_reg[0]_rep__0 ,
    \getdata_reg[7] ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[3]_rep__0_0 ,
    \getdata_reg[7]_0 ,
    \getdata_reg[3]_rep__0_1 ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_star_trigmode3;
  output wreg_series_star_trigmode3_valid;
  input \addr_reg[2] ;
  input [4:0]D;
  input reset;
  input \addr_reg[5] ;
  input wr_up_reg;
  input \getdata_reg[0]_rep__0 ;
  input [2:0]\getdata_reg[7] ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[3]_rep__0_0 ;
  input [5:0]\getdata_reg[7]_0 ;
  input [0:0]\getdata_reg[3]_rep__0_1 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[2] ;
  wire \addr_reg[5] ;
  wire [7:0]check;
  wire \check[7]_i_3__9_n_0 ;
  wire \check[7]_i_4__6_n_0 ;
  wire \check[7]_i_5__7_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[0]_rep__0 ;
  wire \getdata_reg[3]_rep__0 ;
  wire [0:0]\getdata_reg[3]_rep__0_0 ;
  wire [0:0]\getdata_reg[3]_rep__0_1 ;
  wire [2:0]\getdata_reg[7] ;
  wire [5:0]\getdata_reg[7]_0 ;
  wire \outreg[31]_i_1__18_n_0 ;
  wire \outreg[31]_i_2__4_n_0 ;
  wire \outreg[31]_i_3__6_n_0 ;
  wire \outreg[31]_i_4__6_n_0 ;
  wire \outreg[31]_i_6__5_n_0 ;
  wire \outreg[31]_i_8__5_n_0 ;
  wire \outreg[31]_i_9__5_n_0 ;
  wire [7:1]p_0_in__6__0;
  wire [23:0]p_0_in__7;
  wire reset;
  wire \result_data[0]_i_1__9_n_0 ;
  wire \result_data[10]_i_1__9_n_0 ;
  wire \result_data[11]_i_1__8_n_0 ;
  wire \result_data[12]_i_1__9_n_0 ;
  wire \result_data[13]_i_1__9_n_0 ;
  wire \result_data[14]_i_1__9_n_0 ;
  wire \result_data[15]_i_1__8_n_0 ;
  wire \result_data[16]_i_1__8_n_0 ;
  wire \result_data[17]_i_1__8_n_0 ;
  wire \result_data[18]_i_1__8_n_0 ;
  wire \result_data[19]_i_1__8_n_0 ;
  wire \result_data[1]_i_1__9_n_0 ;
  wire \result_data[20]_i_1__8_n_0 ;
  wire \result_data[21]_i_1__8_n_0 ;
  wire \result_data[22]_i_1__8_n_0 ;
  wire \result_data[23]_i_1__8_n_0 ;
  wire \result_data[24]_i_1__24_n_0 ;
  wire \result_data[27]_i_1__18_n_0 ;
  wire \result_data[2]_i_1__9_n_0 ;
  wire \result_data[3]_i_1__9_n_0 ;
  wire \result_data[4]_i_1__9_n_0 ;
  wire \result_data[5]_i_1__9_n_0 ;
  wire \result_data[6]_i_1__9_n_0 ;
  wire \result_data[7]_i_1__9_n_0 ;
  wire \result_data[8]_i_1__8_n_0 ;
  wire \result_data[9]_i_1__9_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__5_n_0 ;
  wire \rv_len[7]_i_3__6_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire wr_up_reg;
  wire [31:0]wreg_series_star_trigmode3;
  wire wreg_series_star_trigmode3_valid;

  (* SOFT_HLUTNM = "soft_lutpair978" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__17 
       (.I0(\check[7]_i_5__7_n_0 ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair981" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__17 
       (.I0(\check[7]_i_5__7_n_0 ),
        .I1(\getdata_reg[7] [0]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair976" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__17 
       (.I0(\check[7]_i_5__7_n_0 ),
        .I1(\getdata_reg[7] [1]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair982" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__17 
       (.I0(\check[7]_i_5__7_n_0 ),
        .I1(D[1]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair982" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__17 
       (.I0(\check[7]_i_5__7_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair977" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__17 
       (.I0(\check[7]_i_5__7_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair981" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__17 
       (.I0(\check[7]_i_5__7_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h44404444)) 
    \check[7]_i_1__18 
       (.I0(\addr_reg[5] ),
        .I1(wr_up_reg),
        .I2(\check[7]_i_3__9_n_0 ),
        .I3(\check[7]_i_4__6_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__8 
       (.I0(\check[7]_i_5__7_n_0 ),
        .I1(\getdata_reg[7] [2]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair980" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_3__9 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_3__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair979" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_4__6 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_4__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair973" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_5__7 
       (.I0(\check[7]_i_4__6_n_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__0[2]),
        .O(\check[7]_i_5__7_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__18 
       (.I0(\outreg[31]_i_3__6_n_0 ),
        .I1(\outreg[31]_i_4__6_n_0 ),
        .I2(\addr_reg[2] ),
        .O(\outreg[31]_i_1__18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__4 
       (.I0(reset),
        .O(\outreg[31]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__6 
       (.I0(\outreg[31]_i_6__5_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7] [2]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__5_n_0 ),
        .I5(\outreg[31]_i_9__5_n_0 ),
        .O(\outreg[31]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair973" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__6 
       (.I0(rv_len_reg__0[2]),
        .I1(\check[7]_i_4__6_n_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair976" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__5 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[7] [1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[4]),
        .O(\outreg[31]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair978" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__5 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[2]),
        .O(\outreg[31]_i_8__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair977" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__5 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[7] [0]),
        .O(\outreg[31]_i_9__5_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_star_trigmode3[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[2]),
        .Q(wreg_series_star_trigmode3[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[3]),
        .Q(wreg_series_star_trigmode3[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[4]),
        .Q(wreg_series_star_trigmode3[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[5]),
        .Q(wreg_series_star_trigmode3[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[6]),
        .Q(wreg_series_star_trigmode3[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[7]),
        .Q(wreg_series_star_trigmode3[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[8]),
        .Q(wreg_series_star_trigmode3[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[9]),
        .Q(wreg_series_star_trigmode3[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[10]),
        .Q(wreg_series_star_trigmode3[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[11]),
        .Q(wreg_series_star_trigmode3[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_star_trigmode3[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[12]),
        .Q(wreg_series_star_trigmode3[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[13]),
        .Q(wreg_series_star_trigmode3[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[14]),
        .Q(wreg_series_star_trigmode3[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[15]),
        .Q(wreg_series_star_trigmode3[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[16]),
        .Q(wreg_series_star_trigmode3[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[17]),
        .Q(wreg_series_star_trigmode3[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[18]),
        .Q(wreg_series_star_trigmode3[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[19]),
        .Q(wreg_series_star_trigmode3[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[20]),
        .Q(wreg_series_star_trigmode3[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[21]),
        .Q(wreg_series_star_trigmode3[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_star_trigmode3[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[22]),
        .Q(wreg_series_star_trigmode3[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[23]),
        .Q(wreg_series_star_trigmode3[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_star_trigmode3[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_star_trigmode3[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_star_trigmode3[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_star_trigmode3[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_star_trigmode3[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[0]),
        .Q(wreg_series_star_trigmode3[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__18_n_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__7[1]),
        .Q(wreg_series_star_trigmode3[9]));
  (* SOFT_HLUTNM = "soft_lutpair995" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__9 
       (.I0(p_0_in__7[0]),
        .I1(E),
        .O(\result_data[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair994" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__9 
       (.I0(p_0_in__7[10]),
        .I1(E),
        .O(\result_data[10]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair993" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__8 
       (.I0(p_0_in__7[11]),
        .I1(E),
        .O(\result_data[11]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair984" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__9 
       (.I0(p_0_in__7[12]),
        .I1(E),
        .O(\result_data[12]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair986" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__9 
       (.I0(p_0_in__7[13]),
        .I1(E),
        .O(\result_data[13]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair992" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__9 
       (.I0(p_0_in__7[14]),
        .I1(E),
        .O(\result_data[14]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair989" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__8 
       (.I0(p_0_in__7[15]),
        .I1(E),
        .O(\result_data[15]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair991" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__8 
       (.I0(p_0_in__7[16]),
        .I1(E),
        .O(\result_data[16]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair990" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__8 
       (.I0(p_0_in__7[17]),
        .I1(E),
        .O(\result_data[17]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair983" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__8 
       (.I0(p_0_in__7[18]),
        .I1(E),
        .O(\result_data[18]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair989" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__8 
       (.I0(p_0_in__7[19]),
        .I1(E),
        .O(\result_data[19]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair995" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__9 
       (.I0(p_0_in__7[1]),
        .I1(E),
        .O(\result_data[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair988" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__8 
       (.I0(p_0_in__7[20]),
        .I1(E),
        .O(\result_data[20]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair987" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__8 
       (.I0(p_0_in__7[21]),
        .I1(E),
        .O(\result_data[21]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair986" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__8 
       (.I0(p_0_in__7[22]),
        .I1(E),
        .O(\result_data[22]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair985" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__8 
       (.I0(p_0_in__7[23]),
        .I1(E),
        .O(\result_data[23]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair983" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__24 
       (.I0(E),
        .I1(D[0]),
        .O(\result_data[24]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair984" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__18 
       (.I0(E),
        .I1(D[1]),
        .O(\result_data[27]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair987" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__9 
       (.I0(p_0_in__7[2]),
        .I1(E),
        .O(\result_data[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair988" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__9 
       (.I0(p_0_in__7[3]),
        .I1(E),
        .O(\result_data[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair985" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__9 
       (.I0(p_0_in__7[4]),
        .I1(E),
        .O(\result_data[4]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair990" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__9 
       (.I0(p_0_in__7[5]),
        .I1(E),
        .O(\result_data[5]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair991" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__9 
       (.I0(p_0_in__7[6]),
        .I1(E),
        .O(\result_data[6]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair992" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__9 
       (.I0(p_0_in__7[7]),
        .I1(E),
        .O(\result_data[7]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair993" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__8 
       (.I0(p_0_in__7[8]),
        .I1(E),
        .O(\result_data[8]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair994" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__9 
       (.I0(p_0_in__7[9]),
        .I1(E),
        .O(\result_data[9]_i_1__9_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[0]_i_1__9_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[10]_i_1__9_n_0 ),
        .Q(p_0_in__7[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[11]_i_1__8_n_0 ),
        .Q(p_0_in__7[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[12]_i_1__9_n_0 ),
        .Q(p_0_in__7[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[13]_i_1__9_n_0 ),
        .Q(p_0_in__7[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[14]_i_1__9_n_0 ),
        .Q(p_0_in__7[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[15]_i_1__8_n_0 ),
        .Q(p_0_in__7[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[16]_i_1__8_n_0 ),
        .Q(p_0_in__7[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[17]_i_1__8_n_0 ),
        .Q(p_0_in__7[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[18]_i_1__8_n_0 ),
        .Q(p_0_in__7[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[19]_i_1__8_n_0 ),
        .Q(p_0_in__7[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[1]_i_1__9_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[20]_i_1__8_n_0 ),
        .Q(p_0_in__7[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[21]_i_1__8_n_0 ),
        .Q(p_0_in__7[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[22]_i_1__8_n_0 ),
        .Q(p_0_in__7[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[23]_i_1__8_n_0 ),
        .Q(p_0_in__7[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[24]_i_1__24_n_0 ),
        .Q(p_0_in__7[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\getdata_reg[7]_0 [0]),
        .Q(p_0_in__7[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\getdata_reg[7]_0 [1]),
        .Q(p_0_in__7[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[27]_i_1__18_n_0 ),
        .Q(p_0_in__7[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\getdata_reg[7]_0 [2]),
        .Q(p_0_in__7[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\getdata_reg[7]_0 [3]),
        .Q(p_0_in__7[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[2]_i_1__9_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\getdata_reg[7]_0 [4]),
        .Q(p_0_in__7[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\getdata_reg[7]_0 [5]),
        .Q(p_0_in__7[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[3]_i_1__9_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[4]_i_1__9_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[5]_i_1__9_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[6]_i_1__9_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[7]_i_1__9_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[8]_i_1__8_n_0 ),
        .Q(p_0_in__7[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\result_data[9]_i_1__9_n_0 ),
        .Q(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair979" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__9 
       (.I0(\addr_reg[2] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .O(p_0_in__6__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair974" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__9 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__6__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair974" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__9 
       (.I0(\addr_reg[2] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__6__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__9 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__6__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair980" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__9 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[5]_i_2__5_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__6__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__5 
       (.I0(rv_len_reg__1[3]),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair975" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__9 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[7]_i_3__6_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__6__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair975" *) 
  LUT4 #(
    .INIT(16'h8288)) 
    \rv_len[7]_i_2__9 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__1[7]),
        .I2(\rv_len[7]_i_3__6_n_0 ),
        .I3(rv_len_reg__1[6]),
        .O(p_0_in__6__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__6 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__6_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__6__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__6__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__6__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__6__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__6__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__6__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(p_0_in__6__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__6_n_0 ),
        .I1(\outreg[31]_i_4__6_n_0 ),
        .I2(\addr_reg[2] ),
        .I3(wreg_series_star_trigmode3_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__4_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_star_trigmode3_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized69
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_series_star_trigmode4,
    wreg_series_star_trigmode4_valid,
    \addr_reg[2] ,
    reset,
    \rv_len_reg[2]_0 ,
    \getdata_reg[0]_rep ,
    \getdata_reg[1]_rep ,
    \getdata_reg[7] ,
    D,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[0] ,
    \getdata_reg[7]_0 ,
    \getdata_reg[0]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [1:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [31:0]wreg_series_star_trigmode4;
  output wreg_series_star_trigmode4_valid;
  input \addr_reg[2] ;
  input reset;
  input \rv_len_reg[2]_0 ;
  input \getdata_reg[0]_rep ;
  input \getdata_reg[1]_rep ;
  input [2:0]\getdata_reg[7] ;
  input [2:0]D;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[0] ;
  input [7:0]\getdata_reg[7]_0 ;
  input [0:0]\getdata_reg[0]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [1:0]Q;
  wire \addr_reg[2] ;
  wire [7:0]check;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[0] ;
  wire \getdata_reg[0]_rep ;
  wire [0:0]\getdata_reg[0]_rep_0 ;
  wire \getdata_reg[1]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [2:0]\getdata_reg[7] ;
  wire [7:0]\getdata_reg[7]_0 ;
  wire \outreg[31]_i_10_n_0 ;
  wire \outreg[31]_i_1__20_n_0 ;
  wire \outreg[31]_i_2__10_n_0 ;
  wire \outreg[31]_i_3__7_n_0 ;
  wire \outreg[31]_i_4_n_0 ;
  wire \outreg[31]_i_6__6_n_0 ;
  wire \outreg[31]_i_8__6_n_0 ;
  wire \outreg[31]_i_9__6_n_0 ;
  wire [7:1]p_0_in__7__0;
  wire [23:0]p_0_in__8;
  wire reset;
  wire \result_data[0]_i_1__12_n_0 ;
  wire \result_data[10]_i_1__12_n_0 ;
  wire \result_data[11]_i_1__11_n_0 ;
  wire \result_data[12]_i_1__12_n_0 ;
  wire \result_data[13]_i_1__12_n_0 ;
  wire \result_data[14]_i_1__12_n_0 ;
  wire \result_data[15]_i_1__11_n_0 ;
  wire \result_data[16]_i_1__11_n_0 ;
  wire \result_data[17]_i_1__11_n_0 ;
  wire \result_data[18]_i_1__11_n_0 ;
  wire \result_data[19]_i_1__11_n_0 ;
  wire \result_data[1]_i_1__12_n_0 ;
  wire \result_data[20]_i_1__11_n_0 ;
  wire \result_data[21]_i_1__11_n_0 ;
  wire \result_data[22]_i_1__11_n_0 ;
  wire \result_data[23]_i_1__11_n_0 ;
  wire \result_data[2]_i_1__12_n_0 ;
  wire \result_data[3]_i_1__12_n_0 ;
  wire \result_data[4]_i_1__12_n_0 ;
  wire \result_data[5]_i_1__12_n_0 ;
  wire \result_data[6]_i_1__12_n_0 ;
  wire \result_data[7]_i_1__12_n_0 ;
  wire \result_data[8]_i_1__11_n_0 ;
  wire \result_data[9]_i_1__12_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__6_n_0 ;
  wire \rv_len[7]_i_3__7_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire \rv_len_reg[2]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_series_star_trigmode4;
  wire wreg_series_star_trigmode4_valid;

  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[0]_i_1__10 
       (.I0(\outreg[31]_i_4_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[0]_rep ),
        .I4(\check_reg_n_0_[0] ),
        .O(check[0]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[1]_i_1__10 
       (.I0(\outreg[31]_i_4_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[1]_rep ),
        .I4(\check_reg_n_0_[1] ),
        .O(check[1]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[2]_i_1__10 
       (.I0(\outreg[31]_i_4_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[7] [0]),
        .I4(\check_reg_n_0_[2] ),
        .O(check[2]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[3]_i_1__10 
       (.I0(\outreg[31]_i_4_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(D[0]),
        .I4(\check_reg[3]_0 ),
        .O(check[3]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[4]_i_1__10 
       (.I0(\outreg[31]_i_4_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[7] [1]),
        .I4(\check_reg_n_0_[4] ),
        .O(check[4]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[5]_i_1__10 
       (.I0(\outreg[31]_i_4_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(D[1]),
        .I4(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[6]_i_1__10 
       (.I0(\outreg[31]_i_4_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(D[2]),
        .I4(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[7]_i_2__1 
       (.I0(\outreg[31]_i_4_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(Q[1]),
        .I3(\getdata_reg[7] [2]),
        .I4(\check_reg_n_0_[7] ),
        .O(check[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_4__7 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair998" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_5__1 
       (.I0(Q[0]),
        .I1(rv_len_reg__0),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check_reg[0]_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair1010" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \outreg[31]_i_10 
       (.I0(rv_len_reg__0),
        .I1(Q[0]),
        .O(\outreg[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \outreg[31]_i_1__20 
       (.I0(\outreg[31]_i_3__7_n_0 ),
        .I1(Q[1]),
        .I2(\outreg[31]_i_4_n_0 ),
        .I3(\addr_reg[2] ),
        .O(\outreg[31]_i_1__20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__10 
       (.I0(reset),
        .O(\outreg[31]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__7 
       (.I0(\outreg[31]_i_6__6_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7] [2]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__6_n_0 ),
        .I5(\outreg[31]_i_9__6_n_0 ),
        .O(\outreg[31]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outreg[31]_i_4 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[3]),
        .I4(rv_len_reg__1[6]),
        .I5(\outreg[31]_i_10_n_0 ),
        .O(\outreg[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__6 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[7] [0]),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[2]),
        .O(\outreg[31]_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__6 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep ),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7] [1]),
        .O(\outreg[31]_i_8__6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__6 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[1]_rep ),
        .O(\outreg[31]_i_9__6_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_star_trigmode4[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[2]),
        .Q(wreg_series_star_trigmode4[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[3]),
        .Q(wreg_series_star_trigmode4[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[4]),
        .Q(wreg_series_star_trigmode4[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[5]),
        .Q(wreg_series_star_trigmode4[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[6]),
        .Q(wreg_series_star_trigmode4[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[7]),
        .Q(wreg_series_star_trigmode4[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[8]),
        .Q(wreg_series_star_trigmode4[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[9]),
        .Q(wreg_series_star_trigmode4[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[10]),
        .Q(wreg_series_star_trigmode4[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[11]),
        .Q(wreg_series_star_trigmode4[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_star_trigmode4[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[12]),
        .Q(wreg_series_star_trigmode4[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[13]),
        .Q(wreg_series_star_trigmode4[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[14]),
        .Q(wreg_series_star_trigmode4[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[15]),
        .Q(wreg_series_star_trigmode4[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[16]),
        .Q(wreg_series_star_trigmode4[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[17]),
        .Q(wreg_series_star_trigmode4[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[18]),
        .Q(wreg_series_star_trigmode4[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[19]),
        .Q(wreg_series_star_trigmode4[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[20]),
        .Q(wreg_series_star_trigmode4[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[21]),
        .Q(wreg_series_star_trigmode4[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_star_trigmode4[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[22]),
        .Q(wreg_series_star_trigmode4[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[23]),
        .Q(wreg_series_star_trigmode4[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_star_trigmode4[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_star_trigmode4[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_star_trigmode4[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_star_trigmode4[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_star_trigmode4[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[0]),
        .Q(wreg_series_star_trigmode4[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__20_n_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__8[1]),
        .Q(wreg_series_star_trigmode4[9]));
  (* SOFT_HLUTNM = "soft_lutpair1000" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__12 
       (.I0(p_0_in__8[0]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1004" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__12 
       (.I0(p_0_in__8[10]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[10]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1003" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__11 
       (.I0(p_0_in__8[11]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[11]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1011" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__12 
       (.I0(p_0_in__8[12]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[12]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1009" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__12 
       (.I0(p_0_in__8[13]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[13]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1008" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__12 
       (.I0(p_0_in__8[14]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[14]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1007" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__11 
       (.I0(p_0_in__8[15]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[15]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1006" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__11 
       (.I0(p_0_in__8[16]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[16]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1005" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__11 
       (.I0(p_0_in__8[17]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[17]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1004" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__11 
       (.I0(p_0_in__8[18]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[18]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1003" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__11 
       (.I0(p_0_in__8[19]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[19]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair999" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__12 
       (.I0(p_0_in__8[1]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1002" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__11 
       (.I0(p_0_in__8[20]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[20]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1001" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__11 
       (.I0(p_0_in__8[21]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[21]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1000" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__11 
       (.I0(p_0_in__8[22]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[22]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair999" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__11 
       (.I0(p_0_in__8[23]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[23]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1002" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__12 
       (.I0(p_0_in__8[2]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1005" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__12 
       (.I0(p_0_in__8[3]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[3]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1006" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__12 
       (.I0(p_0_in__8[4]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[4]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1009" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__12 
       (.I0(p_0_in__8[5]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[5]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1008" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__12 
       (.I0(p_0_in__8[6]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[6]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1011" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__12 
       (.I0(p_0_in__8[7]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[7]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1007" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__11 
       (.I0(p_0_in__8[8]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[8]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1001" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__12 
       (.I0(p_0_in__8[9]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[9]_i_1__12_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[0]_i_1__12_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[10]_i_1__12_n_0 ),
        .Q(p_0_in__8[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[11]_i_1__11_n_0 ),
        .Q(p_0_in__8[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[12]_i_1__12_n_0 ),
        .Q(p_0_in__8[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[13]_i_1__12_n_0 ),
        .Q(p_0_in__8[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[14]_i_1__12_n_0 ),
        .Q(p_0_in__8[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[15]_i_1__11_n_0 ),
        .Q(p_0_in__8[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[16]_i_1__11_n_0 ),
        .Q(p_0_in__8[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[17]_i_1__11_n_0 ),
        .Q(p_0_in__8[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[18]_i_1__11_n_0 ),
        .Q(p_0_in__8[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[19]_i_1__11_n_0 ),
        .Q(p_0_in__8[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[1]_i_1__12_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[20]_i_1__11_n_0 ),
        .Q(p_0_in__8[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[21]_i_1__11_n_0 ),
        .Q(p_0_in__8[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[22]_i_1__11_n_0 ),
        .Q(p_0_in__8[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[23]_i_1__11_n_0 ),
        .Q(p_0_in__8[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\getdata_reg[7]_0 [0]),
        .Q(p_0_in__8[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\getdata_reg[7]_0 [1]),
        .Q(p_0_in__8[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\getdata_reg[7]_0 [2]),
        .Q(p_0_in__8[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\getdata_reg[7]_0 [3]),
        .Q(p_0_in__8[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\getdata_reg[7]_0 [4]),
        .Q(p_0_in__8[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\getdata_reg[7]_0 [5]),
        .Q(p_0_in__8[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[2]_i_1__12_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\getdata_reg[7]_0 [6]),
        .Q(p_0_in__8[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\getdata_reg[7]_0 [7]),
        .Q(p_0_in__8[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[3]_i_1__12_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[4]_i_1__12_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[5]_i_1__12_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[6]_i_1__12_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[7]_i_1__12_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[8]_i_1__11_n_0 ),
        .Q(p_0_in__8[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\result_data[9]_i_1__12_n_0 ),
        .Q(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair998" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__12 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .O(p_0_in__7__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair996" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__12 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in__7__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair996" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__12 
       (.I0(\addr_reg[2] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__7__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__12 
       (.I0(\addr_reg[2] ),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__7__0[4]));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \rv_len[5]_i_1__12 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__1[4]),
        .I2(Q[1]),
        .I3(\rv_len[5]_i_2__6_n_0 ),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(p_0_in__7__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair1010" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rv_len[5]_i_2__6 
       (.I0(rv_len_reg__0),
        .I1(Q[0]),
        .O(\rv_len[5]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair997" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__12 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[7]_i_3__7_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__7__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair997" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__12 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[7]_i_3__7_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__7__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__7 
       (.I0(rv_len_reg__1[4]),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__7_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__7__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__7__0[2]),
        .Q(Q[1]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__7__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__7__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__7__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__7__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep_0 ),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(p_0_in__7__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT5 #(
    .INIT(32'hFF000400)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__7_n_0 ),
        .I1(Q[1]),
        .I2(\outreg[31]_i_4_n_0 ),
        .I3(\addr_reg[2] ),
        .I4(wreg_series_star_trigmode4_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__10_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_star_trigmode4_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized7
   (wreg_ddr_addr_valid,
    Q,
    E,
    \rv_len_reg[4]_0 ,
    wreg_ddr_addr,
    clk,
    D,
    \getdata_reg[1]_rep ,
    reset,
    result_data1,
    p_0_in,
    \addr_reg[2] ,
    \addr_reg[5] ,
    \getdata_reg[7] ,
    \getdata_reg[0] ,
    reset_0,
    \getdata_reg[0]_rep ,
    \rv_len_reg[0]_0 );
  output wreg_ddr_addr_valid;
  output [0:0]Q;
  output [0:0]E;
  output [0:0]\rv_len_reg[4]_0 ;
  output [31:0]wreg_ddr_addr;
  input clk;
  input [6:0]D;
  input \getdata_reg[1]_rep ;
  input reset;
  input result_data1;
  input [0:0]p_0_in;
  input \addr_reg[2] ;
  input \addr_reg[5] ;
  input \getdata_reg[7] ;
  input [0:0]\getdata_reg[0] ;
  input reset_0;
  input [0:0]\getdata_reg[0]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[2] ;
  wire \addr_reg[5] ;
  wire [7:0]check;
  wire \check[7]_i_3__33_n_0 ;
  wire \check[7]_i_5__41_n_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire clk;
  wire [0:0]\getdata_reg[0] ;
  wire [0:0]\getdata_reg[0]_rep ;
  wire \getdata_reg[1]_rep ;
  wire \getdata_reg[7] ;
  wire outreg;
  wire \outreg[31]_i_2__0_n_0 ;
  wire \outreg[31]_i_3__20_n_0 ;
  wire \outreg[31]_i_4__23_n_0 ;
  wire \outreg[31]_i_6__23_n_0 ;
  wire \outreg[31]_i_8__23_n_0 ;
  wire \outreg[31]_i_9__23_n_0 ;
  wire [0:0]p_0_in;
  wire [23:0]p_0_in_0;
  wire [7:1]p_0_in__0__0;
  wire reset;
  wire reset_0;
  wire result_data1;
  wire \result_data[0]_i_1__47_n_0 ;
  wire \result_data[10]_i_1__47_n_0 ;
  wire \result_data[11]_i_1__40_n_0 ;
  wire \result_data[12]_i_1__47_n_0 ;
  wire \result_data[13]_i_1__41_n_0 ;
  wire \result_data[14]_i_1__39_n_0 ;
  wire \result_data[15]_i_1__42_n_0 ;
  wire \result_data[16]_i_1__28_n_0 ;
  wire \result_data[17]_i_1__28_n_0 ;
  wire \result_data[18]_i_1__28_n_0 ;
  wire \result_data[19]_i_1__28_n_0 ;
  wire \result_data[1]_i_1__47_n_0 ;
  wire \result_data[20]_i_1__28_n_0 ;
  wire \result_data[21]_i_1__28_n_0 ;
  wire \result_data[22]_i_1__28_n_0 ;
  wire \result_data[23]_i_1__28_n_0 ;
  wire \result_data[24]_i_1__15_n_0 ;
  wire \result_data[25]_i_1__28_n_0 ;
  wire \result_data[26]_i_1__28_n_0 ;
  wire \result_data[27]_i_1__9_n_0 ;
  wire \result_data[28]_i_1__28_n_0 ;
  wire \result_data[29]_i_1__22_n_0 ;
  wire \result_data[2]_i_1__47_n_0 ;
  wire \result_data[30]_i_1__25_n_0 ;
  wire \result_data[31]_i_2__24_n_0 ;
  wire \result_data[3]_i_1__47_n_0 ;
  wire \result_data[4]_i_1__47_n_0 ;
  wire \result_data[5]_i_1__47_n_0 ;
  wire \result_data[6]_i_1__47_n_0 ;
  wire \result_data[7]_i_1__47_n_0 ;
  wire \result_data[8]_i_1__46_n_0 ;
  wire \result_data[9]_i_1__47_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__42_n_0 ;
  wire \rv_len[7]_i_3__43_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [0:0]\rv_len_reg[4]_0 ;
  wire [7:3]rv_len_reg__0;
  wire [2:1]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_ddr_addr;
  wire wreg_ddr_addr_valid;

  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[0]_i_1__51 
       (.I0(\check[7]_i_5__41_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[0] ),
        .I5(D[0]),
        .O(check[0]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[1]_i_1__51 
       (.I0(\check[7]_i_5__41_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[1] ),
        .I5(\getdata_reg[1]_rep ),
        .O(check[1]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[2]_i_1__51 
       (.I0(\check[7]_i_5__41_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[2] ),
        .I5(D[1]),
        .O(check[2]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[3]_i_1__51 
       (.I0(\check[7]_i_5__41_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[3] ),
        .I5(D[2]),
        .O(check[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[4]_i_1__51 
       (.I0(\check[7]_i_5__41_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[4] ),
        .I5(D[3]),
        .O(check[4]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[5]_i_1__51 
       (.I0(\check[7]_i_5__41_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[5] ),
        .I5(D[4]),
        .O(check[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[6]_i_1__51 
       (.I0(\check[7]_i_5__41_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[6] ),
        .I5(D[5]),
        .O(check[6]));
  LUT6 #(
    .INIT(64'hFFFB000000000000)) 
    \check[7]_i_1__56 
       (.I0(\check[7]_i_3__33_n_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(\rv_len_reg[4]_0 ),
        .I3(rv_len_reg__1[1]),
        .I4(\addr_reg[2] ),
        .I5(\addr_reg[5] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[7]_i_2__42 
       (.I0(\check[7]_i_5__41_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(Q),
        .I5(D[6]),
        .O(check[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \check[7]_i_3__33 
       (.I0(rv_len_reg__0[4]),
        .I1(rv_len_reg__0[3]),
        .I2(rv_len_reg__0[7]),
        .I3(rv_len_reg__0[6]),
        .I4(rv_len_reg__0[5]),
        .O(\check[7]_i_3__33_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \check[7]_i_5__41 
       (.I0(rv_len_reg__1[1]),
        .I1(\rv_len_reg[4]_0 ),
        .I2(rv_len_reg__1[2]),
        .I3(rv_len_reg__0[6]),
        .I4(rv_len_reg__0[7]),
        .O(\check[7]_i_5__41_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(check[3]),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(check[7]),
        .Q(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__9 
       (.I0(\outreg[31]_i_3__20_n_0 ),
        .I1(\outreg[31]_i_4__23_n_0 ),
        .I2(result_data1),
        .O(outreg));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__0 
       (.I0(reset),
        .O(\outreg[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \outreg[31]_i_3__20 
       (.I0(rv_len_reg__1[1]),
        .I1(\rv_len_reg[4]_0 ),
        .I2(rv_len_reg__1[2]),
        .I3(\check[7]_i_3__33_n_0 ),
        .O(\outreg[31]_i_3__20_n_0 ));
  LUT6 #(
    .INIT(64'h8200000000000000)) 
    \outreg[31]_i_4__23 
       (.I0(\outreg[31]_i_6__23_n_0 ),
        .I1(\check_reg_n_0_[6] ),
        .I2(D[5]),
        .I3(\getdata_reg[7] ),
        .I4(\outreg[31]_i_8__23_n_0 ),
        .I5(\outreg[31]_i_9__23_n_0 ),
        .O(\outreg[31]_i_4__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[31]_i_6__23 
       (.I0(\check_reg_n_0_[1] ),
        .I1(\getdata_reg[1]_rep ),
        .I2(\check_reg_n_0_[2] ),
        .I3(D[1]),
        .O(\outreg[31]_i_6__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[31]_i_8__23 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[0] ),
        .I3(D[0]),
        .O(\outreg[31]_i_8__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[31]_i_9__23 
       (.I0(\check_reg_n_0_[3] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[3]),
        .O(\outreg[31]_i_9__23_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ddr_addr[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[2]),
        .Q(wreg_ddr_addr[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[3]),
        .Q(wreg_ddr_addr[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[4]),
        .Q(wreg_ddr_addr[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[5]),
        .Q(wreg_ddr_addr[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[6]),
        .Q(wreg_ddr_addr[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[7]),
        .Q(wreg_ddr_addr[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[8]),
        .Q(wreg_ddr_addr[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[9]),
        .Q(wreg_ddr_addr[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[10]),
        .Q(wreg_ddr_addr[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[11]),
        .Q(wreg_ddr_addr[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ddr_addr[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[12]),
        .Q(wreg_ddr_addr[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[13]),
        .Q(wreg_ddr_addr[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[14]),
        .Q(wreg_ddr_addr[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[15]),
        .Q(wreg_ddr_addr[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[16]),
        .Q(wreg_ddr_addr[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[17]),
        .Q(wreg_ddr_addr[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[18]),
        .Q(wreg_ddr_addr[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[19]),
        .Q(wreg_ddr_addr[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[20]),
        .Q(wreg_ddr_addr[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[21]),
        .Q(wreg_ddr_addr[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ddr_addr[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[22]),
        .Q(wreg_ddr_addr[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[23]),
        .Q(wreg_ddr_addr[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ddr_addr[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ddr_addr[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ddr_addr[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ddr_addr[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(outreg),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ddr_addr[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[0]),
        .Q(wreg_ddr_addr[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(outreg),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in_0[1]),
        .Q(wreg_ddr_addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__47 
       (.I0(E),
        .I1(p_0_in_0[0]),
        .O(\result_data[0]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__47 
       (.I0(E),
        .I1(p_0_in_0[10]),
        .O(\result_data[10]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__40 
       (.I0(E),
        .I1(p_0_in_0[11]),
        .O(\result_data[11]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__47 
       (.I0(E),
        .I1(p_0_in_0[12]),
        .O(\result_data[12]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__41 
       (.I0(E),
        .I1(p_0_in_0[13]),
        .O(\result_data[13]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__39 
       (.I0(E),
        .I1(p_0_in_0[14]),
        .O(\result_data[14]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__42 
       (.I0(E),
        .I1(p_0_in_0[15]),
        .O(\result_data[15]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__28 
       (.I0(E),
        .I1(p_0_in_0[16]),
        .O(\result_data[16]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__28 
       (.I0(E),
        .I1(p_0_in_0[17]),
        .O(\result_data[17]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__28 
       (.I0(E),
        .I1(p_0_in_0[18]),
        .O(\result_data[18]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__28 
       (.I0(E),
        .I1(p_0_in_0[19]),
        .O(\result_data[19]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__47 
       (.I0(E),
        .I1(p_0_in_0[1]),
        .O(\result_data[1]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__28 
       (.I0(E),
        .I1(p_0_in_0[20]),
        .O(\result_data[20]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__28 
       (.I0(E),
        .I1(p_0_in_0[21]),
        .O(\result_data[21]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__28 
       (.I0(E),
        .I1(p_0_in_0[22]),
        .O(\result_data[22]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__28 
       (.I0(E),
        .I1(p_0_in_0[23]),
        .O(\result_data[23]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__15 
       (.I0(E),
        .I1(p_0_in),
        .O(\result_data[24]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__28 
       (.I0(E),
        .I1(\getdata_reg[1]_rep ),
        .O(\result_data[25]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__28 
       (.I0(E),
        .I1(D[1]),
        .O(\result_data[26]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__9 
       (.I0(E),
        .I1(D[2]),
        .O(\result_data[27]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__28 
       (.I0(E),
        .I1(D[3]),
        .O(\result_data[28]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__22 
       (.I0(E),
        .I1(D[4]),
        .O(\result_data[29]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__47 
       (.I0(E),
        .I1(p_0_in_0[2]),
        .O(\result_data[2]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__25 
       (.I0(E),
        .I1(D[5]),
        .O(\result_data[30]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__24 
       (.I0(E),
        .I1(D[6]),
        .O(\result_data[31]_i_2__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__47 
       (.I0(E),
        .I1(p_0_in_0[3]),
        .O(\result_data[3]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__47 
       (.I0(E),
        .I1(p_0_in_0[4]),
        .O(\result_data[4]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__47 
       (.I0(E),
        .I1(p_0_in_0[5]),
        .O(\result_data[5]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__47 
       (.I0(E),
        .I1(p_0_in_0[6]),
        .O(\result_data[6]_i_1__47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__47 
       (.I0(E),
        .I1(p_0_in_0[7]),
        .O(\result_data[7]_i_1__47_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__46 
       (.I0(E),
        .I1(p_0_in_0[8]),
        .O(\result_data[8]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__47 
       (.I0(E),
        .I1(p_0_in_0[9]),
        .O(\result_data[9]_i_1__47_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[0]_i_1__47_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[10]_i_1__47_n_0 ),
        .Q(p_0_in_0[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[11]_i_1__40_n_0 ),
        .Q(p_0_in_0[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[12]_i_1__47_n_0 ),
        .Q(p_0_in_0[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[13]_i_1__41_n_0 ),
        .Q(p_0_in_0[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[14]_i_1__39_n_0 ),
        .Q(p_0_in_0[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[15]_i_1__42_n_0 ),
        .Q(p_0_in_0[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[16]_i_1__28_n_0 ),
        .Q(p_0_in_0[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[17]_i_1__28_n_0 ),
        .Q(p_0_in_0[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[18]_i_1__28_n_0 ),
        .Q(p_0_in_0[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[19]_i_1__28_n_0 ),
        .Q(p_0_in_0[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[1]_i_1__47_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[20]_i_1__28_n_0 ),
        .Q(p_0_in_0[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[21]_i_1__28_n_0 ),
        .Q(p_0_in_0[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[22]_i_1__28_n_0 ),
        .Q(p_0_in_0[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[23]_i_1__28_n_0 ),
        .Q(p_0_in_0[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[24]_i_1__15_n_0 ),
        .Q(p_0_in_0[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[25]_i_1__28_n_0 ),
        .Q(p_0_in_0[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[26]_i_1__28_n_0 ),
        .Q(p_0_in_0[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[27]_i_1__9_n_0 ),
        .Q(p_0_in_0[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[28]_i_1__28_n_0 ),
        .Q(p_0_in_0[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[29]_i_1__22_n_0 ),
        .Q(p_0_in_0[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[2]_i_1__47_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[30]_i_1__25_n_0 ),
        .Q(p_0_in_0[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[31]_i_2__24_n_0 ),
        .Q(p_0_in_0[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[3]_i_1__47_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[4]_i_1__47_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[5]_i_1__47_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[6]_i_1__47_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[7]_i_1__47_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[8]_i_1__46_n_0 ),
        .Q(p_0_in_0[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\result_data[9]_i_1__47_n_0 ),
        .Q(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__46 
       (.I0(result_data1),
        .I1(\rv_len_reg[4]_0 ),
        .I2(rv_len_reg__1[1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h48C0)) 
    \rv_len[2]_i_1__46 
       (.I0(\rv_len_reg[4]_0 ),
        .I1(result_data1),
        .I2(rv_len_reg__1[2]),
        .I3(rv_len_reg__1[1]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__46 
       (.I0(result_data1),
        .I1(\rv_len_reg[4]_0 ),
        .I2(rv_len_reg__1[1]),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__0[3]),
        .O(p_0_in__0__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__46 
       (.I0(result_data1),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[1]),
        .I3(\rv_len_reg[4]_0 ),
        .I4(rv_len_reg__0[3]),
        .I5(rv_len_reg__0[4]),
        .O(p_0_in__0__0[4]));
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[5]_i_1__46 
       (.I0(result_data1),
        .I1(\rv_len[5]_i_2__42_n_0 ),
        .I2(rv_len_reg__0[5]),
        .O(p_0_in__0__0[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rv_len[5]_i_2__42 
       (.I0(rv_len_reg__0[4]),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[1]),
        .I3(\rv_len_reg[4]_0 ),
        .I4(rv_len_reg__0[3]),
        .O(\rv_len[5]_i_2__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__47 
       (.I0(result_data1),
        .I1(\rv_len[7]_i_3__43_n_0 ),
        .I2(rv_len_reg__0[6]),
        .O(p_0_in__0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rv_len[7]_i_2__43 
       (.I0(\rv_len[7]_i_3__43_n_0 ),
        .I1(rv_len_reg__0[6]),
        .I2(result_data1),
        .I3(rv_len_reg__0[7]),
        .O(p_0_in__0__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__43 
       (.I0(rv_len_reg__0[5]),
        .I1(rv_len_reg__0[3]),
        .I2(\rv_len_reg[4]_0 ),
        .I3(rv_len_reg__1[1]),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__0[4]),
        .O(\rv_len[7]_i_3__43_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(\rv_len_reg[4]_0 ));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in__0__0[1]),
        .Q(rv_len_reg__1[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in__0__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in__0__0[3]),
        .Q(rv_len_reg__0[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in__0__0[4]),
        .Q(rv_len_reg__0[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in__0__0[5]),
        .Q(rv_len_reg__0[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in__0__0[6]),
        .Q(rv_len_reg__0[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(p_0_in__0__0[7]),
        .Q(rv_len_reg__0[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__20_n_0 ),
        .I1(\outreg[31]_i_4__23_n_0 ),
        .I2(result_data1),
        .I3(wreg_ddr_addr_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__0_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_ddr_addr_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized70
   (wreg_series_stopmode_valid,
    wreg_series_stopmode,
    \addr_reg[2] ,
    clk,
    reset,
    p_0_in,
    D,
    \getdata_reg[2]_rep ,
    \getdata_reg[0]_rep__0 );
  output wreg_series_stopmode_valid;
  output [7:0]wreg_series_stopmode;
  input [0:0]\addr_reg[2] ;
  input clk;
  input reset;
  input [3:0]p_0_in;
  input [0:0]D;
  input [1:0]\getdata_reg[2]_rep ;
  input \getdata_reg[0]_rep__0 ;

  wire [0:0]D;
  wire [0:0]\addr_reg[2] ;
  wire clk;
  wire \getdata_reg[0]_rep__0 ;
  wire [1:0]\getdata_reg[2]_rep ;
  wire [3:0]p_0_in;
  wire reset;
  wire [7:0]wreg_series_stopmode;
  wire wreg_series_stopmode_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[0]_rep__0 ),
        .Q(wreg_series_stopmode[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[2]_rep [0]),
        .Q(wreg_series_stopmode[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(\getdata_reg[2]_rep [1]),
        .Q(wreg_series_stopmode[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(p_0_in[0]),
        .Q(wreg_series_stopmode[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(p_0_in[1]),
        .Q(wreg_series_stopmode[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(p_0_in[2]),
        .Q(wreg_series_stopmode[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(D),
        .Q(wreg_series_stopmode[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[2] ),
        .CLR(reset),
        .D(p_0_in[3]),
        .Q(wreg_series_stopmode[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\addr_reg[2] ),
        .Q(wreg_series_stopmode_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized71
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_stop_trigmode1,
    wreg_series_stop_trigmode1_valid,
    isa_cs_reg,
    p_0_in,
    D,
    reset,
    \addr_reg[3] ,
    \addr_reg[0] ,
    \getdata_reg[0]_rep__0 ,
    \getdata_reg[2]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[2] ,
    \getdata_reg[7] ,
    \getdata_reg[2]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_stop_trigmode1;
  output wreg_series_stop_trigmode1_valid;
  input isa_cs_reg;
  input [5:0]p_0_in;
  input [0:0]D;
  input reset;
  input \addr_reg[3] ;
  input \addr_reg[0] ;
  input \getdata_reg[0]_rep__0 ;
  input [1:0]\getdata_reg[2]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[2] ;
  input [5:0]\getdata_reg[7] ;
  input [0:0]\getdata_reg[2]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[3] ;
  wire [7:0]check;
  wire \check[7]_i_4__8_n_0 ;
  wire \check[7]_i_5__8_n_0 ;
  wire \check[7]_i_6__6_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[2] ;
  wire [1:0]\getdata_reg[2]_rep ;
  wire [0:0]\getdata_reg[2]_rep_0 ;
  wire \getdata_reg[3]_rep__0 ;
  wire [5:0]\getdata_reg[7] ;
  wire isa_cs_reg;
  wire \outreg[31]_i_1__10_n_0 ;
  wire \outreg[31]_i_2__3_n_0 ;
  wire \outreg[31]_i_3__8_n_0 ;
  wire \outreg[31]_i_4__7_n_0 ;
  wire \outreg[31]_i_6__7_n_0 ;
  wire \outreg[31]_i_8__7_n_0 ;
  wire \outreg[31]_i_9__7_n_0 ;
  wire [5:0]p_0_in;
  wire [7:1]p_0_in__8__0;
  wire [23:0]p_0_in__9;
  wire reset;
  wire \result_data[0]_i_1_n_0 ;
  wire \result_data[10]_i_1_n_0 ;
  wire \result_data[11]_i_1_n_0 ;
  wire \result_data[12]_i_1_n_0 ;
  wire \result_data[13]_i_1_n_0 ;
  wire \result_data[14]_i_1_n_0 ;
  wire \result_data[15]_i_1_n_0 ;
  wire \result_data[16]_i_1_n_0 ;
  wire \result_data[17]_i_1_n_0 ;
  wire \result_data[18]_i_1_n_0 ;
  wire \result_data[19]_i_1_n_0 ;
  wire \result_data[1]_i_1_n_0 ;
  wire \result_data[20]_i_1_n_0 ;
  wire \result_data[21]_i_1_n_0 ;
  wire \result_data[22]_i_1_n_0 ;
  wire \result_data[23]_i_1_n_0 ;
  wire \result_data[24]_i_1__16_n_0 ;
  wire \result_data[27]_i_1__10_n_0 ;
  wire \result_data[2]_i_1_n_0 ;
  wire \result_data[3]_i_1_n_0 ;
  wire \result_data[4]_i_1_n_0 ;
  wire \result_data[5]_i_1_n_0 ;
  wire \result_data[6]_i_1_n_0 ;
  wire \result_data[7]_i_1_n_0 ;
  wire \result_data[8]_i_1_n_0 ;
  wire \result_data[9]_i_1_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__7_n_0 ;
  wire \rv_len[7]_i_3__8_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_series_stop_trigmode1;
  wire wreg_series_stop_trigmode1_valid;

  (* SOFT_HLUTNM = "soft_lutpair1085" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__18 
       (.I0(\check[7]_i_6__6_n_0 ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair1089" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__18 
       (.I0(\check[7]_i_6__6_n_0 ),
        .I1(\getdata_reg[2]_rep [0]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair1084" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__18 
       (.I0(\check[7]_i_6__6_n_0 ),
        .I1(\getdata_reg[2]_rep [1]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair1090" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__18 
       (.I0(\check[7]_i_6__6_n_0 ),
        .I1(D),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__18 
       (.I0(\check[7]_i_6__6_n_0 ),
        .I1(p_0_in[2]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair1087" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__18 
       (.I0(\check[7]_i_6__6_n_0 ),
        .I1(p_0_in[3]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair1090" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__18 
       (.I0(\check[7]_i_6__6_n_0 ),
        .I1(p_0_in[4]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h11101111)) 
    \check[7]_i_1__8 
       (.I0(\addr_reg[3] ),
        .I1(\addr_reg[0] ),
        .I2(\check[7]_i_4__8_n_0 ),
        .I3(\check[7]_i_5__8_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair1089" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__9 
       (.I0(\check[7]_i_6__6_n_0 ),
        .I1(p_0_in[5]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair1088" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_4__8 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_4__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1086" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_5__8 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_5__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1081" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__6 
       (.I0(\check[7]_i_5__8_n_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__0[2]),
        .O(\check[7]_i_6__6_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__10 
       (.I0(\outreg[31]_i_3__8_n_0 ),
        .I1(\outreg[31]_i_4__7_n_0 ),
        .I2(isa_cs_reg),
        .O(\outreg[31]_i_1__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__3 
       (.I0(reset),
        .O(\outreg[31]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__8 
       (.I0(\outreg[31]_i_6__7_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(p_0_in[5]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__7_n_0 ),
        .I5(\outreg[31]_i_9__7_n_0 ),
        .O(\outreg[31]_i_3__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1081" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__7 
       (.I0(rv_len_reg__0[2]),
        .I1(\check[7]_i_5__8_n_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1084" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__7 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[2]_rep [1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(p_0_in[4]),
        .O(\outreg[31]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1085" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__7 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[4] ),
        .I3(p_0_in[2]),
        .O(\outreg[31]_i_8__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1087" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__7 
       (.I0(\check_reg_n_0_[5] ),
        .I1(p_0_in[3]),
        .I2(\check_reg_n_0_[1] ),
        .I3(p_0_in[1]),
        .O(\outreg[31]_i_9__7_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_stop_trigmode1[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[2]),
        .Q(wreg_series_stop_trigmode1[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[3]),
        .Q(wreg_series_stop_trigmode1[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[4]),
        .Q(wreg_series_stop_trigmode1[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[5]),
        .Q(wreg_series_stop_trigmode1[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[6]),
        .Q(wreg_series_stop_trigmode1[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[7]),
        .Q(wreg_series_stop_trigmode1[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[8]),
        .Q(wreg_series_stop_trigmode1[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[9]),
        .Q(wreg_series_stop_trigmode1[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[10]),
        .Q(wreg_series_stop_trigmode1[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[11]),
        .Q(wreg_series_stop_trigmode1[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_stop_trigmode1[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[12]),
        .Q(wreg_series_stop_trigmode1[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[13]),
        .Q(wreg_series_stop_trigmode1[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[14]),
        .Q(wreg_series_stop_trigmode1[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[15]),
        .Q(wreg_series_stop_trigmode1[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[16]),
        .Q(wreg_series_stop_trigmode1[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[17]),
        .Q(wreg_series_stop_trigmode1[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[18]),
        .Q(wreg_series_stop_trigmode1[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[19]),
        .Q(wreg_series_stop_trigmode1[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[20]),
        .Q(wreg_series_stop_trigmode1[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[21]),
        .Q(wreg_series_stop_trigmode1[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_stop_trigmode1[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[22]),
        .Q(wreg_series_stop_trigmode1[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[23]),
        .Q(wreg_series_stop_trigmode1[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_stop_trigmode1[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_stop_trigmode1[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_stop_trigmode1[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_stop_trigmode1[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_stop_trigmode1[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[0]),
        .Q(wreg_series_stop_trigmode1[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__10_n_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__9[1]),
        .Q(wreg_series_stop_trigmode1[9]));
  (* SOFT_HLUTNM = "soft_lutpair1095" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1 
       (.I0(p_0_in__9[0]),
        .I1(E),
        .O(\result_data[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1 
       (.I0(p_0_in__9[10]),
        .I1(E),
        .O(\result_data[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1 
       (.I0(p_0_in__9[11]),
        .I1(E),
        .O(\result_data[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1096" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1 
       (.I0(p_0_in__9[12]),
        .I1(E),
        .O(\result_data[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1091" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1 
       (.I0(p_0_in__9[13]),
        .I1(E),
        .O(\result_data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1093" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1 
       (.I0(p_0_in__9[14]),
        .I1(E),
        .O(\result_data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1 
       (.I0(p_0_in__9[15]),
        .I1(E),
        .O(\result_data[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1099" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1 
       (.I0(p_0_in__9[16]),
        .I1(E),
        .O(\result_data[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1098" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1 
       (.I0(p_0_in__9[17]),
        .I1(E),
        .O(\result_data[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1097" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1 
       (.I0(p_0_in__9[18]),
        .I1(E),
        .O(\result_data[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1092" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1 
       (.I0(p_0_in__9[19]),
        .I1(E),
        .O(\result_data[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1 
       (.I0(p_0_in__9[1]),
        .I1(E),
        .O(\result_data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1096" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1 
       (.I0(p_0_in__9[20]),
        .I1(E),
        .O(\result_data[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1095" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1 
       (.I0(p_0_in__9[21]),
        .I1(E),
        .O(\result_data[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1094" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1 
       (.I0(p_0_in__9[22]),
        .I1(E),
        .O(\result_data[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1093" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1 
       (.I0(p_0_in__9[23]),
        .I1(E),
        .O(\result_data[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1091" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__16 
       (.I0(E),
        .I1(p_0_in[0]),
        .O(\result_data[24]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1092" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__10 
       (.I0(E),
        .I1(D),
        .O(\result_data[27]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1 
       (.I0(p_0_in__9[2]),
        .I1(E),
        .O(\result_data[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1094" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1 
       (.I0(p_0_in__9[3]),
        .I1(E),
        .O(\result_data[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1097" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1 
       (.I0(p_0_in__9[4]),
        .I1(E),
        .O(\result_data[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1098" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1 
       (.I0(p_0_in__9[5]),
        .I1(E),
        .O(\result_data[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1099" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1 
       (.I0(p_0_in__9[6]),
        .I1(E),
        .O(\result_data[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1 
       (.I0(p_0_in__9[7]),
        .I1(E),
        .O(\result_data[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1 
       (.I0(p_0_in__9[8]),
        .I1(E),
        .O(\result_data[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1 
       (.I0(p_0_in__9[9]),
        .I1(E),
        .O(\result_data[9]_i_1_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[0]_i_1_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[10]_i_1_n_0 ),
        .Q(p_0_in__9[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[11]_i_1_n_0 ),
        .Q(p_0_in__9[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[12]_i_1_n_0 ),
        .Q(p_0_in__9[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[13]_i_1_n_0 ),
        .Q(p_0_in__9[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[14]_i_1_n_0 ),
        .Q(p_0_in__9[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[15]_i_1_n_0 ),
        .Q(p_0_in__9[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[16]_i_1_n_0 ),
        .Q(p_0_in__9[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[17]_i_1_n_0 ),
        .Q(p_0_in__9[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[18]_i_1_n_0 ),
        .Q(p_0_in__9[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[19]_i_1_n_0 ),
        .Q(p_0_in__9[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[1]_i_1_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[20]_i_1_n_0 ),
        .Q(p_0_in__9[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[21]_i_1_n_0 ),
        .Q(p_0_in__9[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[22]_i_1_n_0 ),
        .Q(p_0_in__9[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[23]_i_1_n_0 ),
        .Q(p_0_in__9[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[24]_i_1__16_n_0 ),
        .Q(p_0_in__9[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\getdata_reg[7] [0]),
        .Q(p_0_in__9[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\getdata_reg[7] [1]),
        .Q(p_0_in__9[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[27]_i_1__10_n_0 ),
        .Q(p_0_in__9[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\getdata_reg[7] [2]),
        .Q(p_0_in__9[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\getdata_reg[7] [3]),
        .Q(p_0_in__9[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[2]_i_1_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\getdata_reg[7] [4]),
        .Q(p_0_in__9[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\getdata_reg[7] [5]),
        .Q(p_0_in__9[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[3]_i_1_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[4]_i_1_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[5]_i_1_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[6]_i_1_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[7]_i_1_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[8]_i_1_n_0 ),
        .Q(p_0_in__9[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\result_data[9]_i_1_n_0 ),
        .Q(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair1086" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1 
       (.I0(isa_cs_reg),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .O(p_0_in__8__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1082" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1 
       (.I0(isa_cs_reg),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__8__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1082" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1 
       (.I0(isa_cs_reg),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__8__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1 
       (.I0(isa_cs_reg),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__8__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1088" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1 
       (.I0(isa_cs_reg),
        .I1(\rv_len[5]_i_2__7_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__8__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__7 
       (.I0(rv_len_reg__1[3]),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1083" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1 
       (.I0(isa_cs_reg),
        .I1(\rv_len[7]_i_3__8_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__8__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1083" *) 
  LUT4 #(
    .INIT(16'h8288)) 
    \rv_len[7]_i_2 
       (.I0(isa_cs_reg),
        .I1(rv_len_reg__1[7]),
        .I2(\rv_len[7]_i_3__8_n_0 ),
        .I3(rv_len_reg__1[6]),
        .O(p_0_in__8__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__8 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__8_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__8__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__8__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__8__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__8__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__8__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__8__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(p_0_in__8__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__8_n_0 ),
        .I1(\outreg[31]_i_4__7_n_0 ),
        .I2(isa_cs_reg),
        .I3(wreg_series_stop_trigmode1_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__3_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_stop_trigmode1_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized72
   (Q,
    \check_reg[3]_0 ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    wreg_series_stop_trigmode2,
    wreg_series_stop_trigmode2_valid,
    \addr_reg[7] ,
    reset,
    \rv_len_reg[2]_0 ,
    p_0_in,
    \getdata_reg[1]_rep__0 ,
    D,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[2]_rep ,
    \rv_len_reg[0]_0 );
  output [1:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output \check_reg[0]_0 ;
  output \check_reg[0]_1 ;
  output [31:0]wreg_series_stop_trigmode2;
  output wreg_series_stop_trigmode2_valid;
  input \addr_reg[7] ;
  input reset;
  input \rv_len_reg[2]_0 ;
  input [3:0]p_0_in;
  input \getdata_reg[1]_rep__0 ;
  input [2:0]D;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[2] ;
  input [7:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[2]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [2:0]D;
  wire [1:0]Q;
  wire \addr_reg[7] ;
  wire [7:0]check;
  wire \check[7]_i_7__2_n_0 ;
  wire \check_reg[0]_0 ;
  wire \check_reg[0]_1 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[1]_rep__0 ;
  wire [0:0]\getdata_reg[2] ;
  wire [0:0]\getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [7:0]\getdata_reg[7]_rep ;
  wire \outreg[31]_i_1__12_n_0 ;
  wire \outreg[31]_i_2__11_n_0 ;
  wire \outreg[31]_i_3__9_n_0 ;
  wire \outreg[31]_i_4__8_n_0 ;
  wire \outreg[31]_i_6__8_n_0 ;
  wire \outreg[31]_i_8__8_n_0 ;
  wire \outreg[31]_i_9__8_n_0 ;
  wire [3:0]p_0_in;
  wire [23:0]p_0_in__10;
  wire [7:1]p_0_in__9__0;
  wire reset;
  wire \result_data[0]_i_1__1_n_0 ;
  wire \result_data[10]_i_1__1_n_0 ;
  wire \result_data[11]_i_1__1_n_0 ;
  wire \result_data[12]_i_1__1_n_0 ;
  wire \result_data[13]_i_1__1_n_0 ;
  wire \result_data[14]_i_1__1_n_0 ;
  wire \result_data[15]_i_1__1_n_0 ;
  wire \result_data[16]_i_1__1_n_0 ;
  wire \result_data[17]_i_1__1_n_0 ;
  wire \result_data[18]_i_1__1_n_0 ;
  wire \result_data[19]_i_1__1_n_0 ;
  wire \result_data[1]_i_1__1_n_0 ;
  wire \result_data[20]_i_1__1_n_0 ;
  wire \result_data[21]_i_1__1_n_0 ;
  wire \result_data[22]_i_1__1_n_0 ;
  wire \result_data[23]_i_1__1_n_0 ;
  wire \result_data[2]_i_1__1_n_0 ;
  wire \result_data[3]_i_1__1_n_0 ;
  wire \result_data[4]_i_1__1_n_0 ;
  wire \result_data[5]_i_1__1_n_0 ;
  wire \result_data[6]_i_1__1_n_0 ;
  wire \result_data[7]_i_1__1_n_0 ;
  wire \result_data[8]_i_1__1_n_0 ;
  wire \result_data[9]_i_1__1_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__8_n_0 ;
  wire \rv_len[7]_i_3__9_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire \rv_len_reg[2]_0 ;
  wire [1:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_series_stop_trigmode2;
  wire wreg_series_stop_trigmode2_valid;

  (* SOFT_HLUTNM = "soft_lutpair1107" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__19 
       (.I0(\check[7]_i_7__2_n_0 ),
        .I1(p_0_in[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair1112" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__19 
       (.I0(\check[7]_i_7__2_n_0 ),
        .I1(\getdata_reg[1]_rep__0 ),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair1108" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__19 
       (.I0(\check[7]_i_7__2_n_0 ),
        .I1(p_0_in[1]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair1113" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__19 
       (.I0(\check[7]_i_7__2_n_0 ),
        .I1(D[0]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  (* SOFT_HLUTNM = "soft_lutpair1113" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__19 
       (.I0(\check[7]_i_7__2_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair1106" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__19 
       (.I0(\check[7]_i_7__2_n_0 ),
        .I1(p_0_in[2]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair1112" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__19 
       (.I0(\check[7]_i_7__2_n_0 ),
        .I1(p_0_in[3]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__10 
       (.I0(\check[7]_i_7__2_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair1111" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_5__9 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1109" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_6__7 
       (.I0(Q[0]),
        .I1(rv_len_reg__0),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1105" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_7__2 
       (.I0(\check_reg[0]_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(Q[1]),
        .O(\check[7]_i_7__2_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\rv_len_reg[2]_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__12 
       (.I0(\outreg[31]_i_3__9_n_0 ),
        .I1(\outreg[31]_i_4__8_n_0 ),
        .I2(\addr_reg[7] ),
        .O(\outreg[31]_i_1__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__11 
       (.I0(reset),
        .O(\outreg[31]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__9 
       (.I0(\outreg[31]_i_6__8_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[2]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__8_n_0 ),
        .I5(\outreg[31]_i_9__8_n_0 ),
        .O(\outreg[31]_i_3__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1105" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__8 
       (.I0(Q[1]),
        .I1(\check_reg[0]_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1108" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__8 
       (.I0(\check_reg_n_0_[2] ),
        .I1(p_0_in[1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(p_0_in[3]),
        .O(\outreg[31]_i_6__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1107" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__8 
       (.I0(\check_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[1]),
        .O(\outreg[31]_i_8__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1106" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__8 
       (.I0(\check_reg_n_0_[5] ),
        .I1(p_0_in[2]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[1]_rep__0 ),
        .O(\outreg[31]_i_9__8_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_stop_trigmode2[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[2]),
        .Q(wreg_series_stop_trigmode2[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[3]),
        .Q(wreg_series_stop_trigmode2[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[4]),
        .Q(wreg_series_stop_trigmode2[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[5]),
        .Q(wreg_series_stop_trigmode2[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[6]),
        .Q(wreg_series_stop_trigmode2[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[7]),
        .Q(wreg_series_stop_trigmode2[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[8]),
        .Q(wreg_series_stop_trigmode2[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[9]),
        .Q(wreg_series_stop_trigmode2[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[10]),
        .Q(wreg_series_stop_trigmode2[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[11]),
        .Q(wreg_series_stop_trigmode2[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_stop_trigmode2[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[12]),
        .Q(wreg_series_stop_trigmode2[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[13]),
        .Q(wreg_series_stop_trigmode2[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[14]),
        .Q(wreg_series_stop_trigmode2[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[15]),
        .Q(wreg_series_stop_trigmode2[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[16]),
        .Q(wreg_series_stop_trigmode2[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[17]),
        .Q(wreg_series_stop_trigmode2[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[18]),
        .Q(wreg_series_stop_trigmode2[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[19]),
        .Q(wreg_series_stop_trigmode2[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[20]),
        .Q(wreg_series_stop_trigmode2[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[21]),
        .Q(wreg_series_stop_trigmode2[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_stop_trigmode2[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[22]),
        .Q(wreg_series_stop_trigmode2[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[23]),
        .Q(wreg_series_stop_trigmode2[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_stop_trigmode2[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_stop_trigmode2[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_stop_trigmode2[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_stop_trigmode2[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_stop_trigmode2[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[0]),
        .Q(wreg_series_stop_trigmode2[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__12_n_0 ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__10[1]),
        .Q(wreg_series_stop_trigmode2[9]));
  (* SOFT_HLUTNM = "soft_lutpair1125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__1 
       (.I0(p_0_in__10[0]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__1 
       (.I0(p_0_in__10[10]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__1 
       (.I0(p_0_in__10[11]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__1 
       (.I0(p_0_in__10[12]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__1 
       (.I0(p_0_in__10[13]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__1 
       (.I0(p_0_in__10[14]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__1 
       (.I0(p_0_in__10[15]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__1 
       (.I0(p_0_in__10[16]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__1 
       (.I0(p_0_in__10[17]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__1 
       (.I0(p_0_in__10[18]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__1 
       (.I0(p_0_in__10[19]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__1 
       (.I0(p_0_in__10[1]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__1 
       (.I0(p_0_in__10[20]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__1 
       (.I0(p_0_in__10[21]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__1 
       (.I0(p_0_in__10[22]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__1 
       (.I0(p_0_in__10[23]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__1 
       (.I0(p_0_in__10[2]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__1 
       (.I0(p_0_in__10[3]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__1 
       (.I0(p_0_in__10[4]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__1 
       (.I0(p_0_in__10[5]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__1 
       (.I0(p_0_in__10[6]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__1 
       (.I0(p_0_in__10[7]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__1 
       (.I0(p_0_in__10[8]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__1 
       (.I0(p_0_in__10[9]),
        .I1(\rv_len_reg[2]_0 ),
        .O(\result_data[9]_i_1__1_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[0]_i_1__1_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[10]_i_1__1_n_0 ),
        .Q(p_0_in__10[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[11]_i_1__1_n_0 ),
        .Q(p_0_in__10[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[12]_i_1__1_n_0 ),
        .Q(p_0_in__10[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[13]_i_1__1_n_0 ),
        .Q(p_0_in__10[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[14]_i_1__1_n_0 ),
        .Q(p_0_in__10[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[15]_i_1__1_n_0 ),
        .Q(p_0_in__10[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[16]_i_1__1_n_0 ),
        .Q(p_0_in__10[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[17]_i_1__1_n_0 ),
        .Q(p_0_in__10[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[18]_i_1__1_n_0 ),
        .Q(p_0_in__10[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[19]_i_1__1_n_0 ),
        .Q(p_0_in__10[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[1]_i_1__1_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[20]_i_1__1_n_0 ),
        .Q(p_0_in__10[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[21]_i_1__1_n_0 ),
        .Q(p_0_in__10[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[22]_i_1__1_n_0 ),
        .Q(p_0_in__10[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[23]_i_1__1_n_0 ),
        .Q(p_0_in__10[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__10[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__10[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__10[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__10[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__10[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__10[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[2]_i_1__1_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\getdata_reg[7]_rep [6]),
        .Q(p_0_in__10[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\getdata_reg[7]_rep [7]),
        .Q(p_0_in__10[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[3]_i_1__1_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[4]_i_1__1_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[5]_i_1__1_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[6]_i_1__1_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[7]_i_1__1_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[8]_i_1__1_n_0 ),
        .Q(p_0_in__10[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\result_data[9]_i_1__1_n_0 ),
        .Q(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair1109" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__1 
       (.I0(\addr_reg[7] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .O(p_0_in__9__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1104" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__1 
       (.I0(\addr_reg[7] ),
        .I1(rv_len_reg__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in__9__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1104" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__1 
       (.I0(\addr_reg[7] ),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__9__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__1 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(Q[0]),
        .I3(rv_len_reg__0),
        .I4(Q[1]),
        .I5(\addr_reg[7] ),
        .O(p_0_in__9__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1111" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__1 
       (.I0(\addr_reg[7] ),
        .I1(\rv_len[5]_i_2__8_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__9__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__8 
       (.I0(rv_len_reg__1[3]),
        .I1(Q[0]),
        .I2(rv_len_reg__0),
        .I3(Q[1]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1110" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__1 
       (.I0(\addr_reg[7] ),
        .I1(\rv_len[7]_i_3__9_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__9__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1110" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__1 
       (.I0(\addr_reg[7] ),
        .I1(\rv_len[7]_i_3__9_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__9__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__9 
       (.I0(rv_len_reg__1[4]),
        .I1(Q[1]),
        .I2(rv_len_reg__0),
        .I3(Q[0]),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__9_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q[0]));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__9__0[1]),
        .Q(rv_len_reg__0));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__9__0[2]),
        .Q(Q[1]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__9__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__9__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__9__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__9__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep ),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(p_0_in__9__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__9_n_0 ),
        .I1(\outreg[31]_i_4__8_n_0 ),
        .I2(\addr_reg[7] ),
        .I3(wreg_series_stop_trigmode2_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__11_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_stop_trigmode2_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized73
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_stop_trigmode3,
    wreg_series_stop_trigmode3_valid,
    \addr_reg[6] ,
    D,
    reset,
    \addr_reg[2] ,
    \addr_reg[3] ,
    p_0_in,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[1] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[1]_rep ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_stop_trigmode3;
  output wreg_series_stop_trigmode3_valid;
  input \addr_reg[6] ;
  input [6:0]D;
  input reset;
  input \addr_reg[2] ;
  input \addr_reg[3] ;
  input [0:0]p_0_in;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[1] ;
  input [5:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[1]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[2] ;
  wire \addr_reg[3] ;
  wire \addr_reg[6] ;
  wire [7:0]check;
  wire \check[7]_i_3__10_n_0 ;
  wire \check[7]_i_4__9_n_0 ;
  wire \check[7]_i_5__10_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[1] ;
  wire [0:0]\getdata_reg[1]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [5:0]\getdata_reg[7]_rep ;
  wire \outreg[31]_i_1__21_n_0 ;
  wire \outreg[31]_i_2__2_n_0 ;
  wire \outreg[31]_i_3__10_n_0 ;
  wire \outreg[31]_i_4__9_n_0 ;
  wire \outreg[31]_i_6__9_n_0 ;
  wire \outreg[31]_i_8__9_n_0 ;
  wire \outreg[31]_i_9__9_n_0 ;
  wire [0:0]p_0_in;
  wire [7:1]p_0_in__10__0;
  wire [23:0]p_0_in__11;
  wire reset;
  wire \result_data[0]_i_1__14_n_0 ;
  wire \result_data[10]_i_1__14_n_0 ;
  wire \result_data[11]_i_1__13_n_0 ;
  wire \result_data[12]_i_1__14_n_0 ;
  wire \result_data[13]_i_1__14_n_0 ;
  wire \result_data[14]_i_1__14_n_0 ;
  wire \result_data[15]_i_1__13_n_0 ;
  wire \result_data[16]_i_1__13_n_0 ;
  wire \result_data[17]_i_1__13_n_0 ;
  wire \result_data[18]_i_1__13_n_0 ;
  wire \result_data[19]_i_1__13_n_0 ;
  wire \result_data[1]_i_1__14_n_0 ;
  wire \result_data[20]_i_1__13_n_0 ;
  wire \result_data[21]_i_1__13_n_0 ;
  wire \result_data[22]_i_1__13_n_0 ;
  wire \result_data[23]_i_1__13_n_0 ;
  wire \result_data[24]_i_1__28_n_0 ;
  wire \result_data[27]_i_1__22_n_0 ;
  wire \result_data[2]_i_1__14_n_0 ;
  wire \result_data[3]_i_1__14_n_0 ;
  wire \result_data[4]_i_1__14_n_0 ;
  wire \result_data[5]_i_1__14_n_0 ;
  wire \result_data[6]_i_1__14_n_0 ;
  wire \result_data[7]_i_1__14_n_0 ;
  wire \result_data[8]_i_1__13_n_0 ;
  wire \result_data[9]_i_1__14_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__9_n_0 ;
  wire \rv_len[7]_i_3__10_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_series_stop_trigmode3;
  wire wreg_series_stop_trigmode3_valid;

  (* SOFT_HLUTNM = "soft_lutpair1130" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__20 
       (.I0(\check[7]_i_5__10_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair1134" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__20 
       (.I0(\check[7]_i_5__10_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair1128" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__20 
       (.I0(\check[7]_i_5__10_n_0 ),
        .I1(p_0_in),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair1135" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__20 
       (.I0(\check[7]_i_5__10_n_0 ),
        .I1(D[2]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__20 
       (.I0(\check[7]_i_5__10_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair1129" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__20 
       (.I0(\check[7]_i_5__10_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair1135" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__20 
       (.I0(\check[7]_i_5__10_n_0 ),
        .I1(D[5]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h11101111)) 
    \check[7]_i_1__23 
       (.I0(\addr_reg[2] ),
        .I1(\addr_reg[3] ),
        .I2(\check[7]_i_3__10_n_0 ),
        .I3(\check[7]_i_4__9_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair1134" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__11 
       (.I0(\check[7]_i_5__10_n_0 ),
        .I1(D[6]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair1133" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_3__10 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_3__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1131" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_4__9 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_4__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1126" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_5__10 
       (.I0(\check[7]_i_4__9_n_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__0[2]),
        .O(\check[7]_i_5__10_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__21 
       (.I0(\outreg[31]_i_3__10_n_0 ),
        .I1(\outreg[31]_i_4__9_n_0 ),
        .I2(\addr_reg[6] ),
        .O(\outreg[31]_i_1__21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__2 
       (.I0(reset),
        .O(\outreg[31]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__10 
       (.I0(\outreg[31]_i_6__9_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[6]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__9_n_0 ),
        .I5(\outreg[31]_i_9__9_n_0 ),
        .O(\outreg[31]_i_3__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1126" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__9 
       (.I0(rv_len_reg__0[2]),
        .I1(\check[7]_i_4__9_n_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1128" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__9 
       (.I0(\check_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[5]),
        .O(\outreg[31]_i_6__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1130" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__9 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[3]),
        .O(\outreg[31]_i_8__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1129" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__9 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[31]_i_9__9_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_stop_trigmode3[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[2]),
        .Q(wreg_series_stop_trigmode3[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[3]),
        .Q(wreg_series_stop_trigmode3[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[4]),
        .Q(wreg_series_stop_trigmode3[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[5]),
        .Q(wreg_series_stop_trigmode3[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[6]),
        .Q(wreg_series_stop_trigmode3[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[7]),
        .Q(wreg_series_stop_trigmode3[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[8]),
        .Q(wreg_series_stop_trigmode3[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[9]),
        .Q(wreg_series_stop_trigmode3[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[10]),
        .Q(wreg_series_stop_trigmode3[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[11]),
        .Q(wreg_series_stop_trigmode3[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_stop_trigmode3[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[12]),
        .Q(wreg_series_stop_trigmode3[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[13]),
        .Q(wreg_series_stop_trigmode3[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[14]),
        .Q(wreg_series_stop_trigmode3[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[15]),
        .Q(wreg_series_stop_trigmode3[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[16]),
        .Q(wreg_series_stop_trigmode3[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[17]),
        .Q(wreg_series_stop_trigmode3[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[18]),
        .Q(wreg_series_stop_trigmode3[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[19]),
        .Q(wreg_series_stop_trigmode3[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[20]),
        .Q(wreg_series_stop_trigmode3[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[21]),
        .Q(wreg_series_stop_trigmode3[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_stop_trigmode3[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[22]),
        .Q(wreg_series_stop_trigmode3[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[23]),
        .Q(wreg_series_stop_trigmode3[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_stop_trigmode3[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_stop_trigmode3[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_stop_trigmode3[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_stop_trigmode3[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_stop_trigmode3[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[0]),
        .Q(wreg_series_stop_trigmode3[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__21_n_0 ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__11[1]),
        .Q(wreg_series_stop_trigmode3[9]));
  (* SOFT_HLUTNM = "soft_lutpair1139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__14 
       (.I0(p_0_in__11[0]),
        .I1(E),
        .O(\result_data[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__14 
       (.I0(p_0_in__11[10]),
        .I1(E),
        .O(\result_data[10]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__13 
       (.I0(p_0_in__11[11]),
        .I1(E),
        .O(\result_data[11]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__14 
       (.I0(p_0_in__11[12]),
        .I1(E),
        .O(\result_data[12]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__14 
       (.I0(p_0_in__11[13]),
        .I1(E),
        .O(\result_data[13]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__14 
       (.I0(p_0_in__11[14]),
        .I1(E),
        .O(\result_data[14]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__13 
       (.I0(p_0_in__11[15]),
        .I1(E),
        .O(\result_data[15]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__13 
       (.I0(p_0_in__11[16]),
        .I1(E),
        .O(\result_data[16]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__13 
       (.I0(p_0_in__11[17]),
        .I1(E),
        .O(\result_data[17]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__13 
       (.I0(p_0_in__11[18]),
        .I1(E),
        .O(\result_data[18]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__13 
       (.I0(p_0_in__11[19]),
        .I1(E),
        .O(\result_data[19]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__14 
       (.I0(p_0_in__11[1]),
        .I1(E),
        .O(\result_data[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__13 
       (.I0(p_0_in__11[20]),
        .I1(E),
        .O(\result_data[20]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__13 
       (.I0(p_0_in__11[21]),
        .I1(E),
        .O(\result_data[21]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__13 
       (.I0(p_0_in__11[22]),
        .I1(E),
        .O(\result_data[22]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__13 
       (.I0(p_0_in__11[23]),
        .I1(E),
        .O(\result_data[23]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__28 
       (.I0(E),
        .I1(D[0]),
        .O(\result_data[24]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__22 
       (.I0(E),
        .I1(D[2]),
        .O(\result_data[27]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__14 
       (.I0(p_0_in__11[2]),
        .I1(E),
        .O(\result_data[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__14 
       (.I0(p_0_in__11[3]),
        .I1(E),
        .O(\result_data[3]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__14 
       (.I0(p_0_in__11[4]),
        .I1(E),
        .O(\result_data[4]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__14 
       (.I0(p_0_in__11[5]),
        .I1(E),
        .O(\result_data[5]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__14 
       (.I0(p_0_in__11[6]),
        .I1(E),
        .O(\result_data[6]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__14 
       (.I0(p_0_in__11[7]),
        .I1(E),
        .O(\result_data[7]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__13 
       (.I0(p_0_in__11[8]),
        .I1(E),
        .O(\result_data[8]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__14 
       (.I0(p_0_in__11[9]),
        .I1(E),
        .O(\result_data[9]_i_1__14_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[0]_i_1__14_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[10]_i_1__14_n_0 ),
        .Q(p_0_in__11[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[11]_i_1__13_n_0 ),
        .Q(p_0_in__11[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[12]_i_1__14_n_0 ),
        .Q(p_0_in__11[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[13]_i_1__14_n_0 ),
        .Q(p_0_in__11[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[14]_i_1__14_n_0 ),
        .Q(p_0_in__11[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[15]_i_1__13_n_0 ),
        .Q(p_0_in__11[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[16]_i_1__13_n_0 ),
        .Q(p_0_in__11[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[17]_i_1__13_n_0 ),
        .Q(p_0_in__11[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[18]_i_1__13_n_0 ),
        .Q(p_0_in__11[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[19]_i_1__13_n_0 ),
        .Q(p_0_in__11[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[1]_i_1__14_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[20]_i_1__13_n_0 ),
        .Q(p_0_in__11[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[21]_i_1__13_n_0 ),
        .Q(p_0_in__11[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[22]_i_1__13_n_0 ),
        .Q(p_0_in__11[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[23]_i_1__13_n_0 ),
        .Q(p_0_in__11[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[24]_i_1__28_n_0 ),
        .Q(p_0_in__11[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__11[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__11[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[27]_i_1__22_n_0 ),
        .Q(p_0_in__11[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__11[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__11[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[2]_i_1__14_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__11[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__11[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[3]_i_1__14_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[4]_i_1__14_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[5]_i_1__14_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[6]_i_1__14_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[7]_i_1__14_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[8]_i_1__13_n_0 ),
        .Q(p_0_in__11[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\result_data[9]_i_1__14_n_0 ),
        .Q(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair1131" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__14 
       (.I0(\addr_reg[6] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .O(p_0_in__10__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1127" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__14 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__10__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1127" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__14 
       (.I0(\addr_reg[6] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__10__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__14 
       (.I0(\addr_reg[6] ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__10__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1133" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__14 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[5]_i_2__9_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__10__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__9 
       (.I0(rv_len_reg__1[3]),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1132" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__14 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__10_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__10__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1132" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__14 
       (.I0(\addr_reg[6] ),
        .I1(\rv_len[7]_i_3__10_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__10__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__10 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__10_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__10__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__10__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__10__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__10__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__10__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__10__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep ),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(p_0_in__10__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__10_n_0 ),
        .I1(\outreg[31]_i_4__9_n_0 ),
        .I2(\addr_reg[6] ),
        .I3(wreg_series_stop_trigmode3_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__2_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_stop_trigmode3_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized74
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_stop_trigmode4,
    wreg_series_stop_trigmode4_valid,
    \addr_reg[3] ,
    D,
    reset,
    \addr_reg[4] ,
    \addr_reg[0] ,
    \getdata_reg[2]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[2] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[2]_rep_0 ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_stop_trigmode4;
  output wreg_series_stop_trigmode4_valid;
  input \addr_reg[3] ;
  input [6:0]D;
  input reset;
  input \addr_reg[4] ;
  input \addr_reg[0] ;
  input \getdata_reg[2]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[2] ;
  input [5:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[2]_rep_0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[3] ;
  wire \addr_reg[4] ;
  wire [7:0]check;
  wire \check[7]_i_4__10_n_0 ;
  wire \check[7]_i_5__11_n_0 ;
  wire \check[7]_i_6__8_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[2] ;
  wire \getdata_reg[2]_rep ;
  wire [0:0]\getdata_reg[2]_rep_0 ;
  wire \getdata_reg[3]_rep__0 ;
  wire [5:0]\getdata_reg[7]_rep ;
  wire \outreg[31]_i_1__14_n_0 ;
  wire \outreg[31]_i_2__12_n_0 ;
  wire \outreg[31]_i_3__11_n_0 ;
  wire \outreg[31]_i_4__10_n_0 ;
  wire \outreg[31]_i_6__10_n_0 ;
  wire \outreg[31]_i_8__10_n_0 ;
  wire \outreg[31]_i_9__10_n_0 ;
  wire [7:1]p_0_in__11__0;
  wire [23:0]p_0_in__12;
  wire reset;
  wire \result_data[0]_i_1__4_n_0 ;
  wire \result_data[10]_i_1__4_n_0 ;
  wire \result_data[11]_i_1__4_n_0 ;
  wire \result_data[12]_i_1__4_n_0 ;
  wire \result_data[13]_i_1__4_n_0 ;
  wire \result_data[14]_i_1__4_n_0 ;
  wire \result_data[15]_i_1__4_n_0 ;
  wire \result_data[16]_i_1__4_n_0 ;
  wire \result_data[17]_i_1__4_n_0 ;
  wire \result_data[18]_i_1__4_n_0 ;
  wire \result_data[19]_i_1__4_n_0 ;
  wire \result_data[1]_i_1__4_n_0 ;
  wire \result_data[20]_i_1__4_n_0 ;
  wire \result_data[21]_i_1__4_n_0 ;
  wire \result_data[22]_i_1__4_n_0 ;
  wire \result_data[23]_i_1__4_n_0 ;
  wire \result_data[24]_i_1__20_n_0 ;
  wire \result_data[27]_i_1__14_n_0 ;
  wire \result_data[2]_i_1__4_n_0 ;
  wire \result_data[3]_i_1__4_n_0 ;
  wire \result_data[4]_i_1__4_n_0 ;
  wire \result_data[5]_i_1__4_n_0 ;
  wire \result_data[6]_i_1__4_n_0 ;
  wire \result_data[7]_i_1__4_n_0 ;
  wire \result_data[8]_i_1__4_n_0 ;
  wire \result_data[9]_i_1__4_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__10_n_0 ;
  wire \rv_len[7]_i_3__11_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_series_stop_trigmode4;
  wire wreg_series_stop_trigmode4_valid;

  (* SOFT_HLUTNM = "soft_lutpair1153" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__21 
       (.I0(\check[7]_i_6__8_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair1157" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__21 
       (.I0(\check[7]_i_6__8_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair1151" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__21 
       (.I0(\check[7]_i_6__8_n_0 ),
        .I1(\getdata_reg[2]_rep ),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair1158" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__21 
       (.I0(\check[7]_i_6__8_n_0 ),
        .I1(D[2]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__21 
       (.I0(\check[7]_i_6__8_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair1152" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__21 
       (.I0(\check[7]_i_6__8_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair1158" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__21 
       (.I0(\check[7]_i_6__8_n_0 ),
        .I1(D[5]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h11101111)) 
    \check[7]_i_1__13 
       (.I0(\addr_reg[4] ),
        .I1(\addr_reg[0] ),
        .I2(\check[7]_i_4__10_n_0 ),
        .I3(\check[7]_i_5__11_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair1157" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__12 
       (.I0(\check[7]_i_6__8_n_0 ),
        .I1(D[6]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair1156" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_4__10 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_4__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1154" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_5__11 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_5__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1149" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_6__8 
       (.I0(\check[7]_i_5__11_n_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__0[2]),
        .O(\check[7]_i_6__8_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__14 
       (.I0(\outreg[31]_i_3__11_n_0 ),
        .I1(\outreg[31]_i_4__10_n_0 ),
        .I2(\addr_reg[3] ),
        .O(\outreg[31]_i_1__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__12 
       (.I0(reset),
        .O(\outreg[31]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__11 
       (.I0(\outreg[31]_i_6__10_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[6]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__10_n_0 ),
        .I5(\outreg[31]_i_9__10_n_0 ),
        .O(\outreg[31]_i_3__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1149" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__10 
       (.I0(rv_len_reg__0[2]),
        .I1(\check[7]_i_5__11_n_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1151" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__10 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[2]_rep ),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[5]),
        .O(\outreg[31]_i_6__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1153" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__10 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[3]),
        .O(\outreg[31]_i_8__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1152" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__10 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[31]_i_9__10_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_stop_trigmode4[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[2]),
        .Q(wreg_series_stop_trigmode4[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[3]),
        .Q(wreg_series_stop_trigmode4[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[4]),
        .Q(wreg_series_stop_trigmode4[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[5]),
        .Q(wreg_series_stop_trigmode4[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[6]),
        .Q(wreg_series_stop_trigmode4[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[7]),
        .Q(wreg_series_stop_trigmode4[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[8]),
        .Q(wreg_series_stop_trigmode4[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[9]),
        .Q(wreg_series_stop_trigmode4[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[10]),
        .Q(wreg_series_stop_trigmode4[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[11]),
        .Q(wreg_series_stop_trigmode4[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_stop_trigmode4[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[12]),
        .Q(wreg_series_stop_trigmode4[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[13]),
        .Q(wreg_series_stop_trigmode4[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[14]),
        .Q(wreg_series_stop_trigmode4[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[15]),
        .Q(wreg_series_stop_trigmode4[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[16]),
        .Q(wreg_series_stop_trigmode4[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[17]),
        .Q(wreg_series_stop_trigmode4[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[18]),
        .Q(wreg_series_stop_trigmode4[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[19]),
        .Q(wreg_series_stop_trigmode4[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[20]),
        .Q(wreg_series_stop_trigmode4[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[21]),
        .Q(wreg_series_stop_trigmode4[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_stop_trigmode4[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[22]),
        .Q(wreg_series_stop_trigmode4[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[23]),
        .Q(wreg_series_stop_trigmode4[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_stop_trigmode4[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_stop_trigmode4[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_stop_trigmode4[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_stop_trigmode4[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_stop_trigmode4[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[0]),
        .Q(wreg_series_stop_trigmode4[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__14_n_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__12[1]),
        .Q(wreg_series_stop_trigmode4[9]));
  (* SOFT_HLUTNM = "soft_lutpair1162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__4 
       (.I0(p_0_in__12[0]),
        .I1(E),
        .O(\result_data[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__4 
       (.I0(p_0_in__12[10]),
        .I1(E),
        .O(\result_data[10]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__4 
       (.I0(p_0_in__12[11]),
        .I1(E),
        .O(\result_data[11]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__4 
       (.I0(p_0_in__12[12]),
        .I1(E),
        .O(\result_data[12]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__4 
       (.I0(p_0_in__12[13]),
        .I1(E),
        .O(\result_data[13]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__4 
       (.I0(p_0_in__12[14]),
        .I1(E),
        .O(\result_data[14]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__4 
       (.I0(p_0_in__12[15]),
        .I1(E),
        .O(\result_data[15]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__4 
       (.I0(p_0_in__12[16]),
        .I1(E),
        .O(\result_data[16]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__4 
       (.I0(p_0_in__12[17]),
        .I1(E),
        .O(\result_data[17]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__4 
       (.I0(p_0_in__12[18]),
        .I1(E),
        .O(\result_data[18]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__4 
       (.I0(p_0_in__12[19]),
        .I1(E),
        .O(\result_data[19]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__4 
       (.I0(p_0_in__12[1]),
        .I1(E),
        .O(\result_data[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__4 
       (.I0(p_0_in__12[20]),
        .I1(E),
        .O(\result_data[20]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__4 
       (.I0(p_0_in__12[21]),
        .I1(E),
        .O(\result_data[21]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__4 
       (.I0(p_0_in__12[22]),
        .I1(E),
        .O(\result_data[22]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__4 
       (.I0(p_0_in__12[23]),
        .I1(E),
        .O(\result_data[23]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__20 
       (.I0(E),
        .I1(D[0]),
        .O(\result_data[24]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__14 
       (.I0(E),
        .I1(D[2]),
        .O(\result_data[27]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__4 
       (.I0(p_0_in__12[2]),
        .I1(E),
        .O(\result_data[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__4 
       (.I0(p_0_in__12[3]),
        .I1(E),
        .O(\result_data[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__4 
       (.I0(p_0_in__12[4]),
        .I1(E),
        .O(\result_data[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__4 
       (.I0(p_0_in__12[5]),
        .I1(E),
        .O(\result_data[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__4 
       (.I0(p_0_in__12[6]),
        .I1(E),
        .O(\result_data[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__4 
       (.I0(p_0_in__12[7]),
        .I1(E),
        .O(\result_data[7]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__4 
       (.I0(p_0_in__12[8]),
        .I1(E),
        .O(\result_data[8]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__4 
       (.I0(p_0_in__12[9]),
        .I1(E),
        .O(\result_data[9]_i_1__4_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[0]_i_1__4_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[10]_i_1__4_n_0 ),
        .Q(p_0_in__12[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[11]_i_1__4_n_0 ),
        .Q(p_0_in__12[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[12]_i_1__4_n_0 ),
        .Q(p_0_in__12[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[13]_i_1__4_n_0 ),
        .Q(p_0_in__12[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[14]_i_1__4_n_0 ),
        .Q(p_0_in__12[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[15]_i_1__4_n_0 ),
        .Q(p_0_in__12[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[16]_i_1__4_n_0 ),
        .Q(p_0_in__12[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[17]_i_1__4_n_0 ),
        .Q(p_0_in__12[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[18]_i_1__4_n_0 ),
        .Q(p_0_in__12[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[19]_i_1__4_n_0 ),
        .Q(p_0_in__12[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[1]_i_1__4_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[20]_i_1__4_n_0 ),
        .Q(p_0_in__12[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[21]_i_1__4_n_0 ),
        .Q(p_0_in__12[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[22]_i_1__4_n_0 ),
        .Q(p_0_in__12[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[23]_i_1__4_n_0 ),
        .Q(p_0_in__12[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[24]_i_1__20_n_0 ),
        .Q(p_0_in__12[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__12[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__12[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[27]_i_1__14_n_0 ),
        .Q(p_0_in__12[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__12[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__12[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[2]_i_1__4_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__12[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__12[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[3]_i_1__4_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[4]_i_1__4_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[5]_i_1__4_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[6]_i_1__4_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[7]_i_1__4_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[8]_i_1__4_n_0 ),
        .Q(p_0_in__12[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[2] ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\result_data[9]_i_1__4_n_0 ),
        .Q(p_0_in__12[1]));
  (* SOFT_HLUTNM = "soft_lutpair1154" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__4 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .O(p_0_in__11__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1150" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__4 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__11__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1150" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__4 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__11__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__4 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[3]),
        .I2(Q),
        .I3(rv_len_reg__0[1]),
        .I4(rv_len_reg__0[2]),
        .I5(\addr_reg[3] ),
        .O(p_0_in__11__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1156" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__4 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[5]_i_2__10_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__11__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__10 
       (.I0(rv_len_reg__1[3]),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1155" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__4 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3__11_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__11__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1155" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__4 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3__11_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__11__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__11 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__11_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__11__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__11__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__11__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__11__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__11__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__11__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[2]_rep_0 ),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(p_0_in__11__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__11_n_0 ),
        .I1(\outreg[31]_i_4__10_n_0 ),
        .I2(\addr_reg[3] ),
        .I3(wreg_series_stop_trigmode4_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__12_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_stop_trigmode4_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized75
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_seek_startime,
    wreg_series_seek_startime_valid,
    \addr_reg[3] ,
    D,
    reset,
    \addr_reg[4] ,
    \addr_reg[1] ,
    \getdata_reg[2]_rep ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[1] ,
    \getdata_reg[7]_rep ,
    \getdata_reg[1]_rep__0 ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [63:0]wreg_series_seek_startime;
  output wreg_series_seek_startime_valid;
  input \addr_reg[3] ;
  input [6:0]D;
  input reset;
  input \addr_reg[4] ;
  input \addr_reg[1] ;
  input \getdata_reg[2]_rep ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[1] ;
  input [5:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[1]_rep__0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[1] ;
  wire \addr_reg[3] ;
  wire \addr_reg[4] ;
  wire [7:0]check;
  wire \check[7]_i_3__11_n_0 ;
  wire \check[7]_i_4__11_n_0 ;
  wire \check[7]_i_5__12_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [0:0]\getdata_reg[1] ;
  wire [0:0]\getdata_reg[1]_rep__0 ;
  wire \getdata_reg[2]_rep ;
  wire \getdata_reg[3]_rep__0 ;
  wire [5:0]\getdata_reg[7]_rep ;
  wire \outreg[63]_i_1__1_n_0 ;
  wire \outreg[63]_i_2__0_n_0 ;
  wire \outreg[63]_i_3_n_0 ;
  wire \outreg[63]_i_4_n_0 ;
  wire \outreg[63]_i_6_n_0 ;
  wire \outreg[63]_i_8_n_0 ;
  wire \outreg[63]_i_9_n_0 ;
  wire [7:1]p_0_in__12__0;
  wire [55:0]p_0_in__13;
  wire reset;
  wire \result_data[0]_i_1__2_n_0 ;
  wire \result_data[10]_i_1__2_n_0 ;
  wire \result_data[11]_i_1__2_n_0 ;
  wire \result_data[12]_i_1__2_n_0 ;
  wire \result_data[13]_i_1__2_n_0 ;
  wire \result_data[14]_i_1__2_n_0 ;
  wire \result_data[15]_i_1__2_n_0 ;
  wire \result_data[16]_i_1__2_n_0 ;
  wire \result_data[17]_i_1__2_n_0 ;
  wire \result_data[18]_i_1__2_n_0 ;
  wire \result_data[19]_i_1__2_n_0 ;
  wire \result_data[1]_i_1__2_n_0 ;
  wire \result_data[20]_i_1__2_n_0 ;
  wire \result_data[21]_i_1__2_n_0 ;
  wire \result_data[22]_i_1__2_n_0 ;
  wire \result_data[23]_i_1__2_n_0 ;
  wire \result_data[24]_i_1_n_0 ;
  wire \result_data[25]_i_1__2_n_0 ;
  wire \result_data[26]_i_1__2_n_0 ;
  wire \result_data[27]_i_1_n_0 ;
  wire \result_data[28]_i_1__2_n_0 ;
  wire \result_data[29]_i_1__2_n_0 ;
  wire \result_data[2]_i_1__2_n_0 ;
  wire \result_data[30]_i_1__2_n_0 ;
  wire \result_data[31]_i_1__7_n_0 ;
  wire \result_data[32]_i_1_n_0 ;
  wire \result_data[33]_i_1_n_0 ;
  wire \result_data[34]_i_1_n_0 ;
  wire \result_data[35]_i_1_n_0 ;
  wire \result_data[36]_i_1_n_0 ;
  wire \result_data[37]_i_1_n_0 ;
  wire \result_data[38]_i_1_n_0 ;
  wire \result_data[39]_i_1_n_0 ;
  wire \result_data[3]_i_1__2_n_0 ;
  wire \result_data[40]_i_1_n_0 ;
  wire \result_data[41]_i_1_n_0 ;
  wire \result_data[42]_i_1_n_0 ;
  wire \result_data[43]_i_1_n_0 ;
  wire \result_data[44]_i_1_n_0 ;
  wire \result_data[45]_i_1_n_0 ;
  wire \result_data[46]_i_1_n_0 ;
  wire \result_data[47]_i_1_n_0 ;
  wire \result_data[48]_i_1_n_0 ;
  wire \result_data[49]_i_1_n_0 ;
  wire \result_data[4]_i_1__2_n_0 ;
  wire \result_data[50]_i_1_n_0 ;
  wire \result_data[51]_i_1_n_0 ;
  wire \result_data[52]_i_1_n_0 ;
  wire \result_data[53]_i_1_n_0 ;
  wire \result_data[54]_i_1_n_0 ;
  wire \result_data[55]_i_1_n_0 ;
  wire \result_data[56]_i_1__2_n_0 ;
  wire \result_data[59]_i_1__1_n_0 ;
  wire \result_data[5]_i_1__2_n_0 ;
  wire \result_data[6]_i_1__2_n_0 ;
  wire \result_data[7]_i_1__2_n_0 ;
  wire \result_data[8]_i_1__2_n_0 ;
  wire \result_data[9]_i_1__2_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__11_n_0 ;
  wire \rv_len[7]_i_3__12_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [3:1]rv_len_reg__0;
  wire [7:4]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [63:0]wreg_series_seek_startime;
  wire wreg_series_seek_startime_valid;

  (* SOFT_HLUTNM = "soft_lutpair892" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__22 
       (.I0(\check[7]_i_5__12_n_0 ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair896" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__22 
       (.I0(\check[7]_i_5__12_n_0 ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair891" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__22 
       (.I0(\check[7]_i_5__12_n_0 ),
        .I1(\getdata_reg[2]_rep ),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair897" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__22 
       (.I0(\check[7]_i_5__12_n_0 ),
        .I1(D[2]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__22 
       (.I0(\check[7]_i_5__12_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair895" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__22 
       (.I0(\check[7]_i_5__12_n_0 ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair897" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__22 
       (.I0(\check[7]_i_5__12_n_0 ),
        .I1(D[5]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h11101111)) 
    \check[7]_i_1__11 
       (.I0(\addr_reg[4] ),
        .I1(\addr_reg[1] ),
        .I2(\check[7]_i_3__11_n_0 ),
        .I3(\check[7]_i_4__11_n_0 ),
        .I4(rv_len_reg__0[3]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair896" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__13 
       (.I0(\check[7]_i_5__12_n_0 ),
        .I1(D[6]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_3__11 
       (.I0(rv_len_reg__0[2]),
        .I1(rv_len_reg__1[6]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_3__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair893" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_4__11 
       (.I0(rv_len_reg__0[1]),
        .I1(Q),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .O(\check[7]_i_4__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair889" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_5__12 
       (.I0(\check[7]_i_4__11_n_0 ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[4]),
        .I4(rv_len_reg__0[3]),
        .O(\check[7]_i_5__12_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[63]_i_1__1 
       (.I0(\outreg[63]_i_3_n_0 ),
        .I1(\outreg[63]_i_4_n_0 ),
        .I2(\addr_reg[3] ),
        .O(\outreg[63]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[63]_i_2__0 
       (.I0(reset),
        .O(\outreg[63]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[63]_i_3 
       (.I0(\outreg[63]_i_6_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[6]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[63]_i_8_n_0 ),
        .I5(\outreg[63]_i_9_n_0 ),
        .O(\outreg[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair889" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[63]_i_4 
       (.I0(rv_len_reg__0[3]),
        .I1(\check[7]_i_4__11_n_0 ),
        .I2(rv_len_reg__0[2]),
        .I3(rv_len_reg__1[6]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[63]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair891" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[63]_i_6 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[2]_rep ),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[5]),
        .O(\outreg[63]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair892" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[63]_i_8 
       (.I0(\check_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[3]),
        .O(\outreg[63]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair895" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[63]_i_9 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[1]),
        .O(\outreg[63]_i_9_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_seek_startime[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[2]),
        .Q(wreg_series_seek_startime[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[3]),
        .Q(wreg_series_seek_startime[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[4]),
        .Q(wreg_series_seek_startime[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[5]),
        .Q(wreg_series_seek_startime[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[6]),
        .Q(wreg_series_seek_startime[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[7]),
        .Q(wreg_series_seek_startime[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[8]),
        .Q(wreg_series_seek_startime[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[9]),
        .Q(wreg_series_seek_startime[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[10]),
        .Q(wreg_series_seek_startime[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[11]),
        .Q(wreg_series_seek_startime[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_seek_startime[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[12]),
        .Q(wreg_series_seek_startime[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[13]),
        .Q(wreg_series_seek_startime[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[14]),
        .Q(wreg_series_seek_startime[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[15]),
        .Q(wreg_series_seek_startime[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[16]),
        .Q(wreg_series_seek_startime[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[17]),
        .Q(wreg_series_seek_startime[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[18]),
        .Q(wreg_series_seek_startime[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[19]),
        .Q(wreg_series_seek_startime[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[20]),
        .Q(wreg_series_seek_startime[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[21]),
        .Q(wreg_series_seek_startime[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_seek_startime[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[22]),
        .Q(wreg_series_seek_startime[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[23]),
        .Q(wreg_series_seek_startime[31]));
  FDCE \outreg_reg[32] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[24]),
        .Q(wreg_series_seek_startime[32]));
  FDCE \outreg_reg[33] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[25]),
        .Q(wreg_series_seek_startime[33]));
  FDCE \outreg_reg[34] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[26]),
        .Q(wreg_series_seek_startime[34]));
  FDCE \outreg_reg[35] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[27]),
        .Q(wreg_series_seek_startime[35]));
  FDCE \outreg_reg[36] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[28]),
        .Q(wreg_series_seek_startime[36]));
  FDCE \outreg_reg[37] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[29]),
        .Q(wreg_series_seek_startime[37]));
  FDCE \outreg_reg[38] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[30]),
        .Q(wreg_series_seek_startime[38]));
  FDCE \outreg_reg[39] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[31]),
        .Q(wreg_series_seek_startime[39]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_seek_startime[3]));
  FDCE \outreg_reg[40] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[32]),
        .Q(wreg_series_seek_startime[40]));
  FDCE \outreg_reg[41] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[33]),
        .Q(wreg_series_seek_startime[41]));
  FDCE \outreg_reg[42] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[34]),
        .Q(wreg_series_seek_startime[42]));
  FDCE \outreg_reg[43] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[35]),
        .Q(wreg_series_seek_startime[43]));
  FDCE \outreg_reg[44] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[36]),
        .Q(wreg_series_seek_startime[44]));
  FDCE \outreg_reg[45] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[37]),
        .Q(wreg_series_seek_startime[45]));
  FDCE \outreg_reg[46] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[38]),
        .Q(wreg_series_seek_startime[46]));
  FDCE \outreg_reg[47] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[39]),
        .Q(wreg_series_seek_startime[47]));
  FDCE \outreg_reg[48] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[40]),
        .Q(wreg_series_seek_startime[48]));
  FDCE \outreg_reg[49] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[41]),
        .Q(wreg_series_seek_startime[49]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_seek_startime[4]));
  FDCE \outreg_reg[50] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[42]),
        .Q(wreg_series_seek_startime[50]));
  FDCE \outreg_reg[51] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[43]),
        .Q(wreg_series_seek_startime[51]));
  FDCE \outreg_reg[52] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[44]),
        .Q(wreg_series_seek_startime[52]));
  FDCE \outreg_reg[53] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[45]),
        .Q(wreg_series_seek_startime[53]));
  FDCE \outreg_reg[54] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[46]),
        .Q(wreg_series_seek_startime[54]));
  FDCE \outreg_reg[55] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[47]),
        .Q(wreg_series_seek_startime[55]));
  FDCE \outreg_reg[56] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[48]),
        .Q(wreg_series_seek_startime[56]));
  FDCE \outreg_reg[57] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[49]),
        .Q(wreg_series_seek_startime[57]));
  FDCE \outreg_reg[58] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[50]),
        .Q(wreg_series_seek_startime[58]));
  FDCE \outreg_reg[59] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[51]),
        .Q(wreg_series_seek_startime[59]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_seek_startime[5]));
  FDCE \outreg_reg[60] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[52]),
        .Q(wreg_series_seek_startime[60]));
  FDCE \outreg_reg[61] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[53]),
        .Q(wreg_series_seek_startime[61]));
  FDCE \outreg_reg[62] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[54]),
        .Q(wreg_series_seek_startime[62]));
  FDCE \outreg_reg[63] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[55]),
        .Q(wreg_series_seek_startime[63]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_seek_startime[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_seek_startime[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[0]),
        .Q(wreg_series_seek_startime[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[63]_i_1__1_n_0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__13[1]),
        .Q(wreg_series_seek_startime[9]));
  (* SOFT_HLUTNM = "soft_lutpair926" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__2 
       (.I0(p_0_in__13[0]),
        .I1(E),
        .O(\result_data[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair917" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__2 
       (.I0(p_0_in__13[10]),
        .I1(E),
        .O(\result_data[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair916" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__2 
       (.I0(p_0_in__13[11]),
        .I1(E),
        .O(\result_data[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair915" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__2 
       (.I0(p_0_in__13[12]),
        .I1(E),
        .O(\result_data[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair914" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__2 
       (.I0(p_0_in__13[13]),
        .I1(E),
        .O(\result_data[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair925" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__2 
       (.I0(p_0_in__13[14]),
        .I1(E),
        .O(\result_data[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair924" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__2 
       (.I0(p_0_in__13[15]),
        .I1(E),
        .O(\result_data[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair923" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__2 
       (.I0(p_0_in__13[16]),
        .I1(E),
        .O(\result_data[16]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair922" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__2 
       (.I0(p_0_in__13[17]),
        .I1(E),
        .O(\result_data[17]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair921" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__2 
       (.I0(p_0_in__13[18]),
        .I1(E),
        .O(\result_data[18]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair912" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__2 
       (.I0(p_0_in__13[19]),
        .I1(E),
        .O(\result_data[19]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair926" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__2 
       (.I0(p_0_in__13[1]),
        .I1(E),
        .O(\result_data[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair911" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__2 
       (.I0(p_0_in__13[20]),
        .I1(E),
        .O(\result_data[20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair910" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__2 
       (.I0(p_0_in__13[21]),
        .I1(E),
        .O(\result_data[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair909" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__2 
       (.I0(p_0_in__13[22]),
        .I1(E),
        .O(\result_data[22]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair908" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__2 
       (.I0(p_0_in__13[23]),
        .I1(E),
        .O(\result_data[23]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair907" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1 
       (.I0(p_0_in__13[24]),
        .I1(E),
        .O(\result_data[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair913" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__2 
       (.I0(p_0_in__13[25]),
        .I1(E),
        .O(\result_data[25]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair906" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__2 
       (.I0(p_0_in__13[26]),
        .I1(E),
        .O(\result_data[26]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair904" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1 
       (.I0(p_0_in__13[27]),
        .I1(E),
        .O(\result_data[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair903" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__2 
       (.I0(p_0_in__13[28]),
        .I1(E),
        .O(\result_data[28]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair902" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__2 
       (.I0(p_0_in__13[29]),
        .I1(E),
        .O(\result_data[29]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair925" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__2 
       (.I0(p_0_in__13[2]),
        .I1(E),
        .O(\result_data[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair901" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__2 
       (.I0(p_0_in__13[30]),
        .I1(E),
        .O(\result_data[30]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair900" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_1__7 
       (.I0(p_0_in__13[31]),
        .I1(E),
        .O(\result_data[31]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair899" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[32]_i_1 
       (.I0(p_0_in__13[32]),
        .I1(E),
        .O(\result_data[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair898" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[33]_i_1 
       (.I0(p_0_in__13[33]),
        .I1(E),
        .O(\result_data[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair905" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[34]_i_1 
       (.I0(p_0_in__13[34]),
        .I1(E),
        .O(\result_data[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair920" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[35]_i_1 
       (.I0(p_0_in__13[35]),
        .I1(E),
        .O(\result_data[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair919" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[36]_i_1 
       (.I0(p_0_in__13[36]),
        .I1(E),
        .O(\result_data[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair918" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[37]_i_1 
       (.I0(p_0_in__13[37]),
        .I1(E),
        .O(\result_data[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair917" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[38]_i_1 
       (.I0(p_0_in__13[38]),
        .I1(E),
        .O(\result_data[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair916" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[39]_i_1 
       (.I0(p_0_in__13[39]),
        .I1(E),
        .O(\result_data[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair924" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__2 
       (.I0(p_0_in__13[3]),
        .I1(E),
        .O(\result_data[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair915" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[40]_i_1 
       (.I0(p_0_in__13[40]),
        .I1(E),
        .O(\result_data[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair914" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[41]_i_1 
       (.I0(p_0_in__13[41]),
        .I1(E),
        .O(\result_data[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair913" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[42]_i_1 
       (.I0(p_0_in__13[42]),
        .I1(E),
        .O(\result_data[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair912" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[43]_i_1 
       (.I0(p_0_in__13[43]),
        .I1(E),
        .O(\result_data[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair911" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[44]_i_1 
       (.I0(p_0_in__13[44]),
        .I1(E),
        .O(\result_data[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair910" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[45]_i_1 
       (.I0(p_0_in__13[45]),
        .I1(E),
        .O(\result_data[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair909" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[46]_i_1 
       (.I0(p_0_in__13[46]),
        .I1(E),
        .O(\result_data[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair908" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[47]_i_1 
       (.I0(p_0_in__13[47]),
        .I1(E),
        .O(\result_data[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair907" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[48]_i_1 
       (.I0(p_0_in__13[48]),
        .I1(E),
        .O(\result_data[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair906" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[49]_i_1 
       (.I0(p_0_in__13[49]),
        .I1(E),
        .O(\result_data[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair923" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__2 
       (.I0(p_0_in__13[4]),
        .I1(E),
        .O(\result_data[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair905" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[50]_i_1 
       (.I0(p_0_in__13[50]),
        .I1(E),
        .O(\result_data[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair904" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[51]_i_1 
       (.I0(p_0_in__13[51]),
        .I1(E),
        .O(\result_data[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair903" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[52]_i_1 
       (.I0(p_0_in__13[52]),
        .I1(E),
        .O(\result_data[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair902" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[53]_i_1 
       (.I0(p_0_in__13[53]),
        .I1(E),
        .O(\result_data[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair901" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[54]_i_1 
       (.I0(p_0_in__13[54]),
        .I1(E),
        .O(\result_data[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair900" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[55]_i_1 
       (.I0(p_0_in__13[55]),
        .I1(E),
        .O(\result_data[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair898" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[56]_i_1__2 
       (.I0(E),
        .I1(D[0]),
        .O(\result_data[56]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair899" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[59]_i_1__1 
       (.I0(E),
        .I1(D[2]),
        .O(\result_data[59]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair922" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__2 
       (.I0(p_0_in__13[5]),
        .I1(E),
        .O(\result_data[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair921" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__2 
       (.I0(p_0_in__13[6]),
        .I1(E),
        .O(\result_data[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair920" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__2 
       (.I0(p_0_in__13[7]),
        .I1(E),
        .O(\result_data[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair919" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__2 
       (.I0(p_0_in__13[8]),
        .I1(E),
        .O(\result_data[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair918" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__2 
       (.I0(p_0_in__13[9]),
        .I1(E),
        .O(\result_data[9]_i_1__2_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[0]_i_1__2_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[10]_i_1__2_n_0 ),
        .Q(p_0_in__13[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[11]_i_1__2_n_0 ),
        .Q(p_0_in__13[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[12]_i_1__2_n_0 ),
        .Q(p_0_in__13[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[13]_i_1__2_n_0 ),
        .Q(p_0_in__13[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[14]_i_1__2_n_0 ),
        .Q(p_0_in__13[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[15]_i_1__2_n_0 ),
        .Q(p_0_in__13[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[16]_i_1__2_n_0 ),
        .Q(p_0_in__13[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[17]_i_1__2_n_0 ),
        .Q(p_0_in__13[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[18]_i_1__2_n_0 ),
        .Q(p_0_in__13[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[19]_i_1__2_n_0 ),
        .Q(p_0_in__13[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[1]_i_1__2_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[20]_i_1__2_n_0 ),
        .Q(p_0_in__13[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[21]_i_1__2_n_0 ),
        .Q(p_0_in__13[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[22]_i_1__2_n_0 ),
        .Q(p_0_in__13[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[23]_i_1__2_n_0 ),
        .Q(p_0_in__13[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[24]_i_1_n_0 ),
        .Q(p_0_in__13[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[25]_i_1__2_n_0 ),
        .Q(p_0_in__13[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[26]_i_1__2_n_0 ),
        .Q(p_0_in__13[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[27]_i_1_n_0 ),
        .Q(p_0_in__13[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[28]_i_1__2_n_0 ),
        .Q(p_0_in__13[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[29]_i_1__2_n_0 ),
        .Q(p_0_in__13[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[2]_i_1__2_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[30]_i_1__2_n_0 ),
        .Q(p_0_in__13[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[31]_i_1__7_n_0 ),
        .Q(p_0_in__13[23]));
  FDCE \result_data_reg[32] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[32]_i_1_n_0 ),
        .Q(p_0_in__13[24]));
  FDCE \result_data_reg[33] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[33]_i_1_n_0 ),
        .Q(p_0_in__13[25]));
  FDCE \result_data_reg[34] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[34]_i_1_n_0 ),
        .Q(p_0_in__13[26]));
  FDCE \result_data_reg[35] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[35]_i_1_n_0 ),
        .Q(p_0_in__13[27]));
  FDCE \result_data_reg[36] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[36]_i_1_n_0 ),
        .Q(p_0_in__13[28]));
  FDCE \result_data_reg[37] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[37]_i_1_n_0 ),
        .Q(p_0_in__13[29]));
  FDCE \result_data_reg[38] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[38]_i_1_n_0 ),
        .Q(p_0_in__13[30]));
  FDCE \result_data_reg[39] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[39]_i_1_n_0 ),
        .Q(p_0_in__13[31]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[3]_i_1__2_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[40] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[40]_i_1_n_0 ),
        .Q(p_0_in__13[32]));
  FDCE \result_data_reg[41] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[41]_i_1_n_0 ),
        .Q(p_0_in__13[33]));
  FDCE \result_data_reg[42] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[42]_i_1_n_0 ),
        .Q(p_0_in__13[34]));
  FDCE \result_data_reg[43] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[43]_i_1_n_0 ),
        .Q(p_0_in__13[35]));
  FDCE \result_data_reg[44] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[44]_i_1_n_0 ),
        .Q(p_0_in__13[36]));
  FDCE \result_data_reg[45] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[45]_i_1_n_0 ),
        .Q(p_0_in__13[37]));
  FDCE \result_data_reg[46] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[46]_i_1_n_0 ),
        .Q(p_0_in__13[38]));
  FDCE \result_data_reg[47] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[47]_i_1_n_0 ),
        .Q(p_0_in__13[39]));
  FDCE \result_data_reg[48] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[48]_i_1_n_0 ),
        .Q(p_0_in__13[40]));
  FDCE \result_data_reg[49] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[49]_i_1_n_0 ),
        .Q(p_0_in__13[41]));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[4]_i_1__2_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[50] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[50]_i_1_n_0 ),
        .Q(p_0_in__13[42]));
  FDCE \result_data_reg[51] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[51]_i_1_n_0 ),
        .Q(p_0_in__13[43]));
  FDCE \result_data_reg[52] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[52]_i_1_n_0 ),
        .Q(p_0_in__13[44]));
  FDCE \result_data_reg[53] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[53]_i_1_n_0 ),
        .Q(p_0_in__13[45]));
  FDCE \result_data_reg[54] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[54]_i_1_n_0 ),
        .Q(p_0_in__13[46]));
  FDCE \result_data_reg[55] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[55]_i_1_n_0 ),
        .Q(p_0_in__13[47]));
  FDCE \result_data_reg[56] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[56]_i_1__2_n_0 ),
        .Q(p_0_in__13[48]));
  FDCE \result_data_reg[57] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__13[49]));
  FDCE \result_data_reg[58] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__13[50]));
  FDCE \result_data_reg[59] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[59]_i_1__1_n_0 ),
        .Q(p_0_in__13[51]));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[5]_i_1__2_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[60] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__13[52]));
  FDCE \result_data_reg[61] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__13[53]));
  FDCE \result_data_reg[62] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__13[54]));
  FDCE \result_data_reg[63] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__13[55]));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[6]_i_1__2_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[7]_i_1__2_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[8]_i_1__2_n_0 ),
        .Q(p_0_in__13[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\result_data[9]_i_1__2_n_0 ),
        .Q(p_0_in__13[1]));
  (* SOFT_HLUTNM = "soft_lutpair893" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__2 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .O(p_0_in__12__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair890" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__2 
       (.I0(\addr_reg[3] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__12__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair890" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__2 
       (.I0(\addr_reg[3] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__0[3]),
        .O(p_0_in__12__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \rv_len[4]_i_1__2 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[3]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__0[2]),
        .I5(\addr_reg[3] ),
        .O(p_0_in__12__0[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__2 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[5]_i_2__11_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__12__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__11 
       (.I0(rv_len_reg__0[3]),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair894" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__2 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3__12_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__12__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair894" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__2 
       (.I0(\addr_reg[3] ),
        .I1(\rv_len[7]_i_3__12_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__12__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__12 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(Q),
        .I3(rv_len_reg__0[1]),
        .I4(rv_len_reg__0[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__12_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__12__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__12__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__12__0[3]),
        .Q(rv_len_reg__0[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__12__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__12__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__12__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(p_0_in__12__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[63]_i_3_n_0 ),
        .I1(\outreg[63]_i_4_n_0 ),
        .I2(\addr_reg[3] ),
        .I3(wreg_series_seek_startime_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[63]_i_2__0_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_seek_startime_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized76
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_seek_zoom,
    wreg_series_seek_zoom_valid,
    \addr_reg[2] ,
    D,
    reset,
    \addr_reg[3] ,
    wr_up_reg,
    \getdata_reg[0]_rep__0 ,
    \getdata_reg[7] ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[1] ,
    \getdata_reg[7]_0 ,
    \getdata_reg[1]_rep__0 ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_seek_zoom;
  output wreg_series_seek_zoom_valid;
  input \addr_reg[2] ;
  input [3:0]D;
  input reset;
  input \addr_reg[3] ;
  input wr_up_reg;
  input \getdata_reg[0]_rep__0 ;
  input [3:0]\getdata_reg[7] ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[1] ;
  input [5:0]\getdata_reg[7]_0 ;
  input [0:0]\getdata_reg[1]_rep__0 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[2] ;
  wire \addr_reg[3] ;
  wire [7:0]check;
  wire \check[7]_i_3__12_n_0 ;
  wire \check[7]_i_4__12_n_0 ;
  wire \check[7]_i_5__13_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[0]_rep__0 ;
  wire [0:0]\getdata_reg[1] ;
  wire [0:0]\getdata_reg[1]_rep__0 ;
  wire \getdata_reg[3]_rep__0 ;
  wire [3:0]\getdata_reg[7] ;
  wire [5:0]\getdata_reg[7]_0 ;
  wire \outreg[31]_i_1__19_n_0 ;
  wire \outreg[31]_i_2__13_n_0 ;
  wire \outreg[31]_i_3__12_n_0 ;
  wire \outreg[31]_i_4__11_n_0 ;
  wire \outreg[31]_i_6__11_n_0 ;
  wire \outreg[31]_i_8__11_n_0 ;
  wire \outreg[31]_i_9__11_n_0 ;
  wire [7:1]p_0_in__13__0;
  wire [23:0]p_0_in__14;
  wire reset;
  wire \result_data[0]_i_1__11_n_0 ;
  wire \result_data[10]_i_1__11_n_0 ;
  wire \result_data[11]_i_1__10_n_0 ;
  wire \result_data[12]_i_1__11_n_0 ;
  wire \result_data[13]_i_1__11_n_0 ;
  wire \result_data[14]_i_1__11_n_0 ;
  wire \result_data[15]_i_1__10_n_0 ;
  wire \result_data[16]_i_1__10_n_0 ;
  wire \result_data[17]_i_1__10_n_0 ;
  wire \result_data[18]_i_1__10_n_0 ;
  wire \result_data[19]_i_1__10_n_0 ;
  wire \result_data[1]_i_1__11_n_0 ;
  wire \result_data[20]_i_1__10_n_0 ;
  wire \result_data[21]_i_1__10_n_0 ;
  wire \result_data[22]_i_1__10_n_0 ;
  wire \result_data[23]_i_1__10_n_0 ;
  wire \result_data[24]_i_1__25_n_0 ;
  wire \result_data[27]_i_1__19_n_0 ;
  wire \result_data[2]_i_1__11_n_0 ;
  wire \result_data[3]_i_1__11_n_0 ;
  wire \result_data[4]_i_1__11_n_0 ;
  wire \result_data[5]_i_1__11_n_0 ;
  wire \result_data[6]_i_1__11_n_0 ;
  wire \result_data[7]_i_1__11_n_0 ;
  wire \result_data[8]_i_1__10_n_0 ;
  wire \result_data[9]_i_1__11_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__12_n_0 ;
  wire \rv_len[7]_i_3__13_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire wr_up_reg;
  wire [31:0]wreg_series_seek_zoom;
  wire wreg_series_seek_zoom_valid;

  (* SOFT_HLUTNM = "soft_lutpair931" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[0]_i_1__23 
       (.I0(\check[7]_i_5__13_n_0 ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[0] ),
        .O(check[0]));
  (* SOFT_HLUTNM = "soft_lutpair935" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[1]_i_1__23 
       (.I0(\check[7]_i_5__13_n_0 ),
        .I1(\getdata_reg[7] [0]),
        .I2(\check_reg_n_0_[1] ),
        .O(check[1]));
  (* SOFT_HLUTNM = "soft_lutpair929" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[2]_i_1__23 
       (.I0(\check[7]_i_5__13_n_0 ),
        .I1(\getdata_reg[7] [1]),
        .I2(\check_reg_n_0_[2] ),
        .O(check[2]));
  (* SOFT_HLUTNM = "soft_lutpair936" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[3]_i_1__23 
       (.I0(\check[7]_i_5__13_n_0 ),
        .I1(D[1]),
        .I2(\check_reg[3]_0 ),
        .O(check[3]));
  LUT3 #(
    .INIT(8'h9C)) 
    \check[4]_i_1__23 
       (.I0(\check[7]_i_5__13_n_0 ),
        .I1(\getdata_reg[7] [2]),
        .I2(\check_reg_n_0_[4] ),
        .O(check[4]));
  (* SOFT_HLUTNM = "soft_lutpair930" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[5]_i_1__23 
       (.I0(\check[7]_i_5__13_n_0 ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[5] ),
        .O(check[5]));
  (* SOFT_HLUTNM = "soft_lutpair936" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[6]_i_1__23 
       (.I0(\check[7]_i_5__13_n_0 ),
        .I1(D[3]),
        .I2(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h44404444)) 
    \check[7]_i_1__20 
       (.I0(\addr_reg[3] ),
        .I1(wr_up_reg),
        .I2(\check[7]_i_3__12_n_0 ),
        .I3(\check[7]_i_4__12_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair935" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \check[7]_i_2__14 
       (.I0(\check[7]_i_5__13_n_0 ),
        .I1(\getdata_reg[7] [3]),
        .I2(\check_reg_n_0_[7] ),
        .O(check[7]));
  (* SOFT_HLUTNM = "soft_lutpair934" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_3__12 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_3__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair932" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_4__12 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_4__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair927" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \check[7]_i_5__13 
       (.I0(\check[7]_i_4__12_n_0 ),
        .I1(rv_len_reg__1[7]),
        .I2(rv_len_reg__1[4]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__0[2]),
        .O(\check[7]_i_5__13_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__19 
       (.I0(\outreg[31]_i_3__12_n_0 ),
        .I1(\outreg[31]_i_4__11_n_0 ),
        .I2(\addr_reg[2] ),
        .O(\outreg[31]_i_1__19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__13 
       (.I0(reset),
        .O(\outreg[31]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_3__12 
       (.I0(\outreg[31]_i_6__11_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\getdata_reg[7] [3]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__11_n_0 ),
        .I5(\outreg[31]_i_9__11_n_0 ),
        .O(\outreg[31]_i_3__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair927" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \outreg[31]_i_4__11 
       (.I0(rv_len_reg__0[2]),
        .I1(\check[7]_i_4__12_n_0 ),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[5]),
        .I4(rv_len_reg__1[4]),
        .O(\outreg[31]_i_4__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair929" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__11 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\getdata_reg[7] [1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[3]),
        .O(\outreg[31]_i_6__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair931" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__11 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[4] ),
        .I3(\getdata_reg[7] [2]),
        .O(\outreg[31]_i_8__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair930" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__11 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[1] ),
        .I3(\getdata_reg[7] [0]),
        .O(\outreg[31]_i_9__11_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_seek_zoom[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[2]),
        .Q(wreg_series_seek_zoom[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[3]),
        .Q(wreg_series_seek_zoom[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[4]),
        .Q(wreg_series_seek_zoom[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[5]),
        .Q(wreg_series_seek_zoom[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[6]),
        .Q(wreg_series_seek_zoom[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[7]),
        .Q(wreg_series_seek_zoom[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[8]),
        .Q(wreg_series_seek_zoom[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[9]),
        .Q(wreg_series_seek_zoom[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[10]),
        .Q(wreg_series_seek_zoom[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[11]),
        .Q(wreg_series_seek_zoom[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_seek_zoom[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[12]),
        .Q(wreg_series_seek_zoom[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[13]),
        .Q(wreg_series_seek_zoom[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[14]),
        .Q(wreg_series_seek_zoom[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[15]),
        .Q(wreg_series_seek_zoom[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[16]),
        .Q(wreg_series_seek_zoom[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[17]),
        .Q(wreg_series_seek_zoom[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[18]),
        .Q(wreg_series_seek_zoom[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[19]),
        .Q(wreg_series_seek_zoom[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[20]),
        .Q(wreg_series_seek_zoom[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[21]),
        .Q(wreg_series_seek_zoom[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_seek_zoom[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[22]),
        .Q(wreg_series_seek_zoom[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[23]),
        .Q(wreg_series_seek_zoom[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_seek_zoom[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_seek_zoom[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_seek_zoom[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_seek_zoom[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_seek_zoom[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[0]),
        .Q(wreg_series_seek_zoom[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__19_n_0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__14[1]),
        .Q(wreg_series_seek_zoom[9]));
  (* SOFT_HLUTNM = "soft_lutpair940" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__11 
       (.I0(p_0_in__14[0]),
        .I1(E),
        .O(\result_data[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair947" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__11 
       (.I0(p_0_in__14[10]),
        .I1(E),
        .O(\result_data[10]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair946" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__10 
       (.I0(p_0_in__14[11]),
        .I1(E),
        .O(\result_data[11]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair941" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__11 
       (.I0(p_0_in__14[12]),
        .I1(E),
        .O(\result_data[12]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair937" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__11 
       (.I0(p_0_in__14[13]),
        .I1(E),
        .O(\result_data[13]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair939" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__11 
       (.I0(p_0_in__14[14]),
        .I1(E),
        .O(\result_data[14]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair942" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__10 
       (.I0(p_0_in__14[15]),
        .I1(E),
        .O(\result_data[15]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair945" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__10 
       (.I0(p_0_in__14[16]),
        .I1(E),
        .O(\result_data[16]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair944" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__10 
       (.I0(p_0_in__14[17]),
        .I1(E),
        .O(\result_data[17]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair943" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__10 
       (.I0(p_0_in__14[18]),
        .I1(E),
        .O(\result_data[18]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair942" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__10 
       (.I0(p_0_in__14[19]),
        .I1(E),
        .O(\result_data[19]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair949" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__11 
       (.I0(p_0_in__14[1]),
        .I1(E),
        .O(\result_data[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair938" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__10 
       (.I0(p_0_in__14[20]),
        .I1(E),
        .O(\result_data[20]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair941" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__10 
       (.I0(p_0_in__14[21]),
        .I1(E),
        .O(\result_data[21]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair940" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__10 
       (.I0(p_0_in__14[22]),
        .I1(E),
        .O(\result_data[22]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair939" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__10 
       (.I0(p_0_in__14[23]),
        .I1(E),
        .O(\result_data[23]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair937" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__25 
       (.I0(E),
        .I1(D[0]),
        .O(\result_data[24]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair938" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__19 
       (.I0(E),
        .I1(D[1]),
        .O(\result_data[27]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair949" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__11 
       (.I0(p_0_in__14[2]),
        .I1(E),
        .O(\result_data[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair943" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__11 
       (.I0(p_0_in__14[3]),
        .I1(E),
        .O(\result_data[3]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair944" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__11 
       (.I0(p_0_in__14[4]),
        .I1(E),
        .O(\result_data[4]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair945" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__11 
       (.I0(p_0_in__14[5]),
        .I1(E),
        .O(\result_data[5]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair946" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__11 
       (.I0(p_0_in__14[6]),
        .I1(E),
        .O(\result_data[6]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair947" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__11 
       (.I0(p_0_in__14[7]),
        .I1(E),
        .O(\result_data[7]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair948" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__10 
       (.I0(p_0_in__14[8]),
        .I1(E),
        .O(\result_data[8]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair948" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__11 
       (.I0(p_0_in__14[9]),
        .I1(E),
        .O(\result_data[9]_i_1__11_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[0]_i_1__11_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[10]_i_1__11_n_0 ),
        .Q(p_0_in__14[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[11]_i_1__10_n_0 ),
        .Q(p_0_in__14[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[12]_i_1__11_n_0 ),
        .Q(p_0_in__14[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[13]_i_1__11_n_0 ),
        .Q(p_0_in__14[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[14]_i_1__11_n_0 ),
        .Q(p_0_in__14[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[15]_i_1__10_n_0 ),
        .Q(p_0_in__14[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[16]_i_1__10_n_0 ),
        .Q(p_0_in__14[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[17]_i_1__10_n_0 ),
        .Q(p_0_in__14[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[18]_i_1__10_n_0 ),
        .Q(p_0_in__14[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[19]_i_1__10_n_0 ),
        .Q(p_0_in__14[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[1]_i_1__11_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[20]_i_1__10_n_0 ),
        .Q(p_0_in__14[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[21]_i_1__10_n_0 ),
        .Q(p_0_in__14[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[22]_i_1__10_n_0 ),
        .Q(p_0_in__14[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[23]_i_1__10_n_0 ),
        .Q(p_0_in__14[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[24]_i_1__25_n_0 ),
        .Q(p_0_in__14[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\getdata_reg[7]_0 [0]),
        .Q(p_0_in__14[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\getdata_reg[7]_0 [1]),
        .Q(p_0_in__14[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[27]_i_1__19_n_0 ),
        .Q(p_0_in__14[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\getdata_reg[7]_0 [2]),
        .Q(p_0_in__14[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\getdata_reg[7]_0 [3]),
        .Q(p_0_in__14[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[2]_i_1__11_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\getdata_reg[7]_0 [4]),
        .Q(p_0_in__14[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\getdata_reg[7]_0 [5]),
        .Q(p_0_in__14[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[3]_i_1__11_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[4]_i_1__11_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[5]_i_1__11_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[6]_i_1__11_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[7]_i_1__11_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[8]_i_1__10_n_0 ),
        .Q(p_0_in__14[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[1] ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\result_data[9]_i_1__11_n_0 ),
        .Q(p_0_in__14[1]));
  (* SOFT_HLUTNM = "soft_lutpair932" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__11 
       (.I0(\addr_reg[2] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .O(p_0_in__13__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair928" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__11 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__13__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair928" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__11 
       (.I0(\addr_reg[2] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__13__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__11 
       (.I0(\addr_reg[2] ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__13__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair934" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[5]_i_1__11 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[5]_i_2__12_n_0 ),
        .I2(rv_len_reg__1[5]),
        .O(p_0_in__13__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rv_len[5]_i_2__12 
       (.I0(rv_len_reg__1[3]),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[4]),
        .O(\rv_len[5]_i_2__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair933" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__11 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[7]_i_3__13_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__13__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair933" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__11 
       (.I0(\addr_reg[2] ),
        .I1(\rv_len[7]_i_3__13_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__13__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__13 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__13_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__13__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__13__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__13__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__13__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__13__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__13__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[1]_rep__0 ),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(p_0_in__13__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1
       (.I0(\outreg[31]_i_3__12_n_0 ),
        .I1(\outreg[31]_i_4__11_n_0 ),
        .I2(\addr_reg[2] ),
        .I3(wreg_series_seek_zoom_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__13_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_seek_zoom_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized77
   (E,
    Q,
    \check_reg[3]_0 ,
    wreg_series_seek_datalen,
    wreg_series_seek_datalen_valid,
    \getdata_reg[0]_rep__0 ,
    D,
    reset,
    \addr_reg[0] ,
    \addr_reg[3] ,
    \addr_reg[2] ,
    \getdata_reg[3]_rep__0 ,
    clk,
    \getdata_reg[3]_rep__0_0 ,
    \getdata_reg[7]_rep ,
    \getdata_reg[3]_rep__0_1 ,
    \rv_len_reg[0]_0 );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]\check_reg[3]_0 ;
  output [31:0]wreg_series_seek_datalen;
  output wreg_series_seek_datalen_valid;
  input \getdata_reg[0]_rep__0 ;
  input [6:0]D;
  input reset;
  input \addr_reg[0] ;
  input \addr_reg[3] ;
  input \addr_reg[2] ;
  input \getdata_reg[3]_rep__0 ;
  input clk;
  input [0:0]\getdata_reg[3]_rep__0_0 ;
  input [5:0]\getdata_reg[7]_rep ;
  input [0:0]\getdata_reg[3]_rep__0_1 ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[2] ;
  wire \addr_reg[3] ;
  wire [7:0]check;
  wire \check[7]_i_5__14_n_0 ;
  wire \check[7]_i_6__0_n_0 ;
  wire [0:0]\check_reg[3]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire \getdata_reg[0]_rep__0 ;
  wire \getdata_reg[3]_rep__0 ;
  wire [0:0]\getdata_reg[3]_rep__0_0 ;
  wire [0:0]\getdata_reg[3]_rep__0_1 ;
  wire [5:0]\getdata_reg[7]_rep ;
  wire \outreg[31]_i_10__0_n_0 ;
  wire \outreg[31]_i_1__0_n_0 ;
  wire \outreg[31]_i_2__1_n_0 ;
  wire \outreg[31]_i_4__12_n_0 ;
  wire \outreg[31]_i_5__12_n_0 ;
  wire \outreg[31]_i_6__12_n_0 ;
  wire \outreg[31]_i_8__12_n_0 ;
  wire \outreg[31]_i_9__12_n_0 ;
  wire [7:1]p_0_in__14__0;
  wire [23:0]p_0_in__15;
  wire reset;
  wire \result_data[0]_i_1__13_n_0 ;
  wire \result_data[10]_i_1__13_n_0 ;
  wire \result_data[11]_i_1__12_n_0 ;
  wire \result_data[12]_i_1__13_n_0 ;
  wire \result_data[13]_i_1__13_n_0 ;
  wire \result_data[14]_i_1__13_n_0 ;
  wire \result_data[15]_i_1__12_n_0 ;
  wire \result_data[16]_i_1__12_n_0 ;
  wire \result_data[17]_i_1__12_n_0 ;
  wire \result_data[18]_i_1__12_n_0 ;
  wire \result_data[19]_i_1__12_n_0 ;
  wire \result_data[1]_i_1__13_n_0 ;
  wire \result_data[20]_i_1__12_n_0 ;
  wire \result_data[21]_i_1__12_n_0 ;
  wire \result_data[22]_i_1__12_n_0 ;
  wire \result_data[23]_i_1__12_n_0 ;
  wire \result_data[24]_i_1__27_n_0 ;
  wire \result_data[27]_i_1__21_n_0 ;
  wire \result_data[2]_i_1__13_n_0 ;
  wire \result_data[3]_i_1__13_n_0 ;
  wire \result_data[4]_i_1__13_n_0 ;
  wire \result_data[5]_i_1__13_n_0 ;
  wire \result_data[6]_i_1__13_n_0 ;
  wire \result_data[7]_i_1__13_n_0 ;
  wire \result_data[8]_i_1__12_n_0 ;
  wire \result_data[9]_i_1__13_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__13_n_0 ;
  wire \rv_len[7]_i_3__14_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [2:1]rv_len_reg__0;
  wire [7:3]rv_len_reg__1;
  wire valid_i_1_n_0;
  wire [31:0]wreg_series_seek_datalen;
  wire wreg_series_seek_datalen_valid;

  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[0]_i_1__11 
       (.I0(\outreg[31]_i_5__12_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(\getdata_reg[0]_rep__0 ),
        .I4(\check_reg_n_0_[0] ),
        .O(check[0]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[1]_i_1__11 
       (.I0(\outreg[31]_i_5__12_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[0]),
        .I4(\check_reg_n_0_[1] ),
        .O(check[1]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[2]_i_1__11 
       (.I0(\outreg[31]_i_5__12_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[1]),
        .I4(\check_reg_n_0_[2] ),
        .O(check[2]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[3]_i_1__11 
       (.I0(\outreg[31]_i_5__12_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[2]),
        .I4(\check_reg[3]_0 ),
        .O(check[3]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[4]_i_1__11 
       (.I0(\outreg[31]_i_5__12_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[3]),
        .I4(\check_reg_n_0_[4] ),
        .O(check[4]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[5]_i_1__11 
       (.I0(\outreg[31]_i_5__12_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[4]),
        .I4(\check_reg_n_0_[5] ),
        .O(check[5]));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[6]_i_1__11 
       (.I0(\outreg[31]_i_5__12_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[5]),
        .I4(\check_reg_n_0_[6] ),
        .O(check[6]));
  LUT5 #(
    .INIT(32'h11101111)) 
    \check[7]_i_1__22 
       (.I0(\addr_reg[3] ),
        .I1(\addr_reg[2] ),
        .I2(\check[7]_i_5__14_n_0 ),
        .I3(\check[7]_i_6__0_n_0 ),
        .I4(rv_len_reg__0[2]),
        .O(E));
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \check[7]_i_2__2 
       (.I0(\outreg[31]_i_5__12_n_0 ),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__0[2]),
        .I3(D[6]),
        .I4(\check_reg_n_0_[7] ),
        .O(check[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \check[7]_i_5__14 
       (.I0(rv_len_reg__1[7]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[4]),
        .O(\check[7]_i_5__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \check[7]_i_6__0 
       (.I0(Q),
        .I1(rv_len_reg__0[1]),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[3]),
        .O(\check[7]_i_6__0_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(check[3]),
        .Q(\check_reg[3]_0 ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(check[7]),
        .Q(\check_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair888" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \outreg[31]_i_10__0 
       (.I0(rv_len_reg__0[1]),
        .I1(Q),
        .O(\outreg[31]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \outreg[31]_i_1__0 
       (.I0(\addr_reg[0] ),
        .I1(\outreg[31]_i_4__12_n_0 ),
        .I2(rv_len_reg__0[2]),
        .I3(\outreg[31]_i_5__12_n_0 ),
        .O(\outreg[31]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2__1 
       (.I0(reset),
        .O(\outreg[31]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    \outreg[31]_i_4__12 
       (.I0(\outreg[31]_i_6__12_n_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(D[6]),
        .I3(\getdata_reg[3]_rep__0 ),
        .I4(\outreg[31]_i_8__12_n_0 ),
        .I5(\outreg[31]_i_9__12_n_0 ),
        .O(\outreg[31]_i_4__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outreg[31]_i_5__12 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__1[5]),
        .I2(rv_len_reg__1[7]),
        .I3(rv_len_reg__1[3]),
        .I4(rv_len_reg__1[6]),
        .I5(\outreg[31]_i_10__0_n_0 ),
        .O(\outreg[31]_i_5__12_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_6__12 
       (.I0(\check_reg_n_0_[2] ),
        .I1(D[1]),
        .I2(\check_reg_n_0_[6] ),
        .I3(D[5]),
        .O(\outreg[31]_i_6__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_8__12 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\getdata_reg[0]_rep__0 ),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[3]),
        .O(\outreg[31]_i_8__12_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \outreg[31]_i_9__12 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[1] ),
        .I3(D[0]),
        .O(\outreg[31]_i_9__12_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_series_seek_datalen[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[2]),
        .Q(wreg_series_seek_datalen[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[3]),
        .Q(wreg_series_seek_datalen[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[4]),
        .Q(wreg_series_seek_datalen[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[5]),
        .Q(wreg_series_seek_datalen[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[6]),
        .Q(wreg_series_seek_datalen[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[7]),
        .Q(wreg_series_seek_datalen[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[8]),
        .Q(wreg_series_seek_datalen[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[9]),
        .Q(wreg_series_seek_datalen[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[10]),
        .Q(wreg_series_seek_datalen[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[11]),
        .Q(wreg_series_seek_datalen[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_series_seek_datalen[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[12]),
        .Q(wreg_series_seek_datalen[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[13]),
        .Q(wreg_series_seek_datalen[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[14]),
        .Q(wreg_series_seek_datalen[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[15]),
        .Q(wreg_series_seek_datalen[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[16]),
        .Q(wreg_series_seek_datalen[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[17]),
        .Q(wreg_series_seek_datalen[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[18]),
        .Q(wreg_series_seek_datalen[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[19]),
        .Q(wreg_series_seek_datalen[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[20]),
        .Q(wreg_series_seek_datalen[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[21]),
        .Q(wreg_series_seek_datalen[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_series_seek_datalen[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[22]),
        .Q(wreg_series_seek_datalen[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[23]),
        .Q(wreg_series_seek_datalen[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_series_seek_datalen[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_series_seek_datalen[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_series_seek_datalen[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_series_seek_datalen[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_series_seek_datalen[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[0]),
        .Q(wreg_series_seek_datalen[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__0_n_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__15[1]),
        .Q(wreg_series_seek_datalen[9]));
  (* SOFT_HLUTNM = "soft_lutpair878" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__13 
       (.I0(p_0_in__15[0]),
        .I1(E),
        .O(\result_data[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair885" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__13 
       (.I0(p_0_in__15[10]),
        .I1(E),
        .O(\result_data[10]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair887" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__12 
       (.I0(p_0_in__15[11]),
        .I1(E),
        .O(\result_data[11]_i_1__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__13 
       (.I0(p_0_in__15[12]),
        .I1(E),
        .O(\result_data[12]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair887" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__13 
       (.I0(p_0_in__15[13]),
        .I1(E),
        .O(\result_data[13]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair886" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__13 
       (.I0(p_0_in__15[14]),
        .I1(E),
        .O(\result_data[14]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair885" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__12 
       (.I0(p_0_in__15[15]),
        .I1(E),
        .O(\result_data[15]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair884" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__12 
       (.I0(p_0_in__15[16]),
        .I1(E),
        .O(\result_data[16]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair883" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__12 
       (.I0(p_0_in__15[17]),
        .I1(E),
        .O(\result_data[17]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair882" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__12 
       (.I0(p_0_in__15[18]),
        .I1(E),
        .O(\result_data[18]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair881" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__12 
       (.I0(p_0_in__15[19]),
        .I1(E),
        .O(\result_data[19]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__13 
       (.I0(p_0_in__15[1]),
        .I1(E),
        .O(\result_data[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair880" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__12 
       (.I0(p_0_in__15[20]),
        .I1(E),
        .O(\result_data[20]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair879" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__12 
       (.I0(p_0_in__15[21]),
        .I1(E),
        .O(\result_data[21]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair878" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__12 
       (.I0(p_0_in__15[22]),
        .I1(E),
        .O(\result_data[22]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__12 
       (.I0(p_0_in__15[23]),
        .I1(E),
        .O(\result_data[23]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__27 
       (.I0(E),
        .I1(\getdata_reg[0]_rep__0 ),
        .O(\result_data[24]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__21 
       (.I0(E),
        .I1(D[2]),
        .O(\result_data[27]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__13 
       (.I0(p_0_in__15[2]),
        .I1(E),
        .O(\result_data[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair880" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__13 
       (.I0(p_0_in__15[3]),
        .I1(E),
        .O(\result_data[3]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair881" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__13 
       (.I0(p_0_in__15[4]),
        .I1(E),
        .O(\result_data[4]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair879" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__13 
       (.I0(p_0_in__15[5]),
        .I1(E),
        .O(\result_data[5]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair883" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__13 
       (.I0(p_0_in__15[6]),
        .I1(E),
        .O(\result_data[6]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair886" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__13 
       (.I0(p_0_in__15[7]),
        .I1(E),
        .O(\result_data[7]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair882" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__12 
       (.I0(p_0_in__15[8]),
        .I1(E),
        .O(\result_data[8]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair884" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__13 
       (.I0(p_0_in__15[9]),
        .I1(E),
        .O(\result_data[9]_i_1__13_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[0]_i_1__13_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[10]_i_1__13_n_0 ),
        .Q(p_0_in__15[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[11]_i_1__12_n_0 ),
        .Q(p_0_in__15[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[12]_i_1__13_n_0 ),
        .Q(p_0_in__15[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[13]_i_1__13_n_0 ),
        .Q(p_0_in__15[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[14]_i_1__13_n_0 ),
        .Q(p_0_in__15[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[15]_i_1__12_n_0 ),
        .Q(p_0_in__15[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[16]_i_1__12_n_0 ),
        .Q(p_0_in__15[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[17]_i_1__12_n_0 ),
        .Q(p_0_in__15[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[18]_i_1__12_n_0 ),
        .Q(p_0_in__15[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[19]_i_1__12_n_0 ),
        .Q(p_0_in__15[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[1]_i_1__13_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[20]_i_1__12_n_0 ),
        .Q(p_0_in__15[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[21]_i_1__12_n_0 ),
        .Q(p_0_in__15[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[22]_i_1__12_n_0 ),
        .Q(p_0_in__15[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[23]_i_1__12_n_0 ),
        .Q(p_0_in__15[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[24]_i_1__27_n_0 ),
        .Q(p_0_in__15[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep [0]),
        .Q(p_0_in__15[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep [1]),
        .Q(p_0_in__15[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[27]_i_1__21_n_0 ),
        .Q(p_0_in__15[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep [2]),
        .Q(p_0_in__15[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep [3]),
        .Q(p_0_in__15[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[2]_i_1__13_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep [4]),
        .Q(p_0_in__15[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\getdata_reg[7]_rep [5]),
        .Q(p_0_in__15[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[3]_i_1__13_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[4]_i_1__13_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[5]_i_1__13_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[6]_i_1__13_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[7]_i_1__13_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[8]_i_1__12_n_0 ),
        .Q(p_0_in__15[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_0 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\result_data[9]_i_1__13_n_0 ),
        .Q(p_0_in__15[1]));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__13 
       (.I0(\addr_reg[0] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .O(p_0_in__14__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \rv_len[2]_i_1__13 
       (.I0(\addr_reg[0] ),
        .I1(rv_len_reg__0[1]),
        .I2(Q),
        .I3(rv_len_reg__0[2]),
        .O(p_0_in__14__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__13 
       (.I0(\addr_reg[0] ),
        .I1(Q),
        .I2(rv_len_reg__0[1]),
        .I3(rv_len_reg__0[2]),
        .I4(rv_len_reg__1[3]),
        .O(p_0_in__14__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__13 
       (.I0(\addr_reg[0] ),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[4]),
        .O(p_0_in__14__0[4]));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \rv_len[5]_i_1__13 
       (.I0(\addr_reg[0] ),
        .I1(rv_len_reg__1[4]),
        .I2(rv_len_reg__0[2]),
        .I3(\rv_len[5]_i_2__13_n_0 ),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(p_0_in__14__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair888" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rv_len[5]_i_2__13 
       (.I0(rv_len_reg__0[1]),
        .I1(Q),
        .O(\rv_len[5]_i_2__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__13 
       (.I0(\addr_reg[0] ),
        .I1(\rv_len[7]_i_3__14_n_0 ),
        .I2(rv_len_reg__1[6]),
        .O(p_0_in__14__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \rv_len[7]_i_2__13 
       (.I0(\addr_reg[0] ),
        .I1(\rv_len[7]_i_3__14_n_0 ),
        .I2(rv_len_reg__1[6]),
        .I3(rv_len_reg__1[7]),
        .O(p_0_in__14__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__14 
       (.I0(rv_len_reg__1[4]),
        .I1(rv_len_reg__0[2]),
        .I2(rv_len_reg__0[1]),
        .I3(Q),
        .I4(rv_len_reg__1[3]),
        .I5(rv_len_reg__1[5]),
        .O(\rv_len[7]_i_3__14_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__14__0[1]),
        .Q(rv_len_reg__0[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__14__0[2]),
        .Q(rv_len_reg__0[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__14__0[3]),
        .Q(rv_len_reg__1[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__14__0[4]),
        .Q(rv_len_reg__1[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__14__0[5]),
        .Q(rv_len_reg__1[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__14__0[6]),
        .Q(rv_len_reg__1[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[3]_rep__0_1 ),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(p_0_in__14__0[7]),
        .Q(rv_len_reg__1[7]));
  LUT5 #(
    .INIT(32'hFF000400)) 
    valid_i_1
       (.I0(\outreg[31]_i_4__12_n_0 ),
        .I1(rv_len_reg__0[2]),
        .I2(\outreg[31]_i_5__12_n_0 ),
        .I3(\addr_reg[0] ),
        .I4(wreg_series_seek_datalen_valid),
        .O(valid_i_1_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2__1_n_0 ),
        .D(valid_i_1_n_0),
        .Q(wreg_series_seek_datalen_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized8
   (wreg_ddr_len_valid,
    \check_reg[7]_0 ,
    E,
    Q,
    wreg_ddr_len,
    clk,
    D,
    \getdata_reg[1]_rep ,
    reset,
    \addr_reg[0] ,
    p_0_in,
    \addr_reg[2] ,
    \addr_reg[5] ,
    \getdata_reg[7] ,
    \getdata_reg[0] ,
    reset_0,
    \getdata_reg[0]_rep ,
    \rv_len_reg[0]_0 );
  output wreg_ddr_len_valid;
  output [0:0]\check_reg[7]_0 ;
  output [0:0]E;
  output [0:0]Q;
  output [31:0]wreg_ddr_len;
  input clk;
  input [6:0]D;
  input \getdata_reg[1]_rep ;
  input reset;
  input \addr_reg[0] ;
  input [0:0]p_0_in;
  input \addr_reg[2] ;
  input \addr_reg[5] ;
  input \getdata_reg[7] ;
  input [0:0]\getdata_reg[0] ;
  input reset_0;
  input [0:0]\getdata_reg[0]_rep ;
  input [0:0]\rv_len_reg[0]_0 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire \addr_reg[2] ;
  wire \addr_reg[5] ;
  wire [7:0]check;
  wire \check[7]_i_3__34_n_0 ;
  wire \check[7]_i_5__42_n_0 ;
  wire [0:0]\check_reg[7]_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire clk;
  wire [0:0]\getdata_reg[0] ;
  wire [0:0]\getdata_reg[0]_rep ;
  wire \getdata_reg[1]_rep ;
  wire \getdata_reg[7] ;
  wire \outreg[31]_i_1__8_n_0 ;
  wire \outreg[31]_i_2_n_0 ;
  wire \outreg[31]_i_3__21_n_0 ;
  wire \outreg[31]_i_4__24_n_0 ;
  wire \outreg[31]_i_6__24_n_0 ;
  wire \outreg[31]_i_8__24_n_0 ;
  wire \outreg[31]_i_9__24_n_0 ;
  wire [0:0]p_0_in;
  wire [23:0]p_0_in__0;
  wire [7:1]p_0_in__1__0;
  wire reset;
  wire reset_0;
  wire \result_data[0]_i_1__46_n_0 ;
  wire \result_data[10]_i_1__46_n_0 ;
  wire \result_data[11]_i_1__39_n_0 ;
  wire \result_data[12]_i_1__46_n_0 ;
  wire \result_data[13]_i_1__40_n_0 ;
  wire \result_data[14]_i_1__38_n_0 ;
  wire \result_data[15]_i_1__41_n_0 ;
  wire \result_data[16]_i_1__27_n_0 ;
  wire \result_data[17]_i_1__27_n_0 ;
  wire \result_data[18]_i_1__27_n_0 ;
  wire \result_data[19]_i_1__27_n_0 ;
  wire \result_data[1]_i_1__46_n_0 ;
  wire \result_data[20]_i_1__27_n_0 ;
  wire \result_data[21]_i_1__27_n_0 ;
  wire \result_data[22]_i_1__27_n_0 ;
  wire \result_data[23]_i_1__27_n_0 ;
  wire \result_data[24]_i_1__14_n_0 ;
  wire \result_data[25]_i_1__27_n_0 ;
  wire \result_data[26]_i_1__27_n_0 ;
  wire \result_data[27]_i_1__8_n_0 ;
  wire \result_data[28]_i_1__27_n_0 ;
  wire \result_data[29]_i_1__21_n_0 ;
  wire \result_data[2]_i_1__46_n_0 ;
  wire \result_data[30]_i_1__24_n_0 ;
  wire \result_data[31]_i_2__23_n_0 ;
  wire \result_data[3]_i_1__46_n_0 ;
  wire \result_data[4]_i_1__46_n_0 ;
  wire \result_data[5]_i_1__46_n_0 ;
  wire \result_data[6]_i_1__46_n_0 ;
  wire \result_data[7]_i_1__46_n_0 ;
  wire \result_data[8]_i_1__45_n_0 ;
  wire \result_data[9]_i_1__46_n_0 ;
  wire \result_data_reg_n_0_[0] ;
  wire \result_data_reg_n_0_[1] ;
  wire \result_data_reg_n_0_[2] ;
  wire \result_data_reg_n_0_[3] ;
  wire \result_data_reg_n_0_[4] ;
  wire \result_data_reg_n_0_[5] ;
  wire \result_data_reg_n_0_[6] ;
  wire \result_data_reg_n_0_[7] ;
  wire \rv_len[5]_i_2__43_n_0 ;
  wire \rv_len[7]_i_3__44_n_0 ;
  wire [0:0]\rv_len_reg[0]_0 ;
  wire [7:3]rv_len_reg__0;
  wire [2:1]rv_len_reg__1;
  wire valid_i_1__0_n_0;
  wire [31:0]wreg_ddr_len;
  wire wreg_ddr_len_valid;

  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[0]_i_1__52 
       (.I0(\check[7]_i_5__42_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[0] ),
        .I5(D[0]),
        .O(check[0]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[1]_i_1__52 
       (.I0(\check[7]_i_5__42_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[1] ),
        .I5(\getdata_reg[1]_rep ),
        .O(check[1]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[2]_i_1__52 
       (.I0(\check[7]_i_5__42_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[2] ),
        .I5(D[1]),
        .O(check[2]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[3]_i_1__52 
       (.I0(\check[7]_i_5__42_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[3] ),
        .I5(D[2]),
        .O(check[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[4]_i_1__52 
       (.I0(\check[7]_i_5__42_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[4] ),
        .I5(D[3]),
        .O(check[4]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[5]_i_1__52 
       (.I0(\check[7]_i_5__42_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[5] ),
        .I5(D[4]),
        .O(check[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[6]_i_1__52 
       (.I0(\check[7]_i_5__42_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg_n_0_[6] ),
        .I5(D[5]),
        .O(check[6]));
  LUT6 #(
    .INIT(64'hFFFB000000000000)) 
    \check[7]_i_1__55 
       (.I0(\check[7]_i_3__34_n_0 ),
        .I1(rv_len_reg__1[2]),
        .I2(Q),
        .I3(rv_len_reg__1[1]),
        .I4(\addr_reg[2] ),
        .I5(\addr_reg[5] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \check[7]_i_2__43 
       (.I0(\check[7]_i_5__42_n_0 ),
        .I1(rv_len_reg__0[4]),
        .I2(rv_len_reg__0[3]),
        .I3(rv_len_reg__0[5]),
        .I4(\check_reg[7]_0 ),
        .I5(D[6]),
        .O(check[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \check[7]_i_3__34 
       (.I0(rv_len_reg__0[4]),
        .I1(rv_len_reg__0[3]),
        .I2(rv_len_reg__0[7]),
        .I3(rv_len_reg__0[6]),
        .I4(rv_len_reg__0[5]),
        .O(\check[7]_i_3__34_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \check[7]_i_5__42 
       (.I0(rv_len_reg__1[1]),
        .I1(Q),
        .I2(rv_len_reg__1[2]),
        .I3(rv_len_reg__0[6]),
        .I4(rv_len_reg__0[7]),
        .O(\check[7]_i_5__42_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(check[0]),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(check[1]),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(check[2]),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(check[3]),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(check[4]),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(check[5]),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(check[6]),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(check[7]),
        .Q(\check_reg[7]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \outreg[31]_i_1__8 
       (.I0(\outreg[31]_i_3__21_n_0 ),
        .I1(\outreg[31]_i_4__24_n_0 ),
        .I2(\addr_reg[0] ),
        .O(\outreg[31]_i_1__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outreg[31]_i_2 
       (.I0(reset),
        .O(\outreg[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \outreg[31]_i_3__21 
       (.I0(rv_len_reg__1[1]),
        .I1(Q),
        .I2(rv_len_reg__1[2]),
        .I3(\check[7]_i_3__34_n_0 ),
        .O(\outreg[31]_i_3__21_n_0 ));
  LUT6 #(
    .INIT(64'h8200000000000000)) 
    \outreg[31]_i_4__24 
       (.I0(\outreg[31]_i_6__24_n_0 ),
        .I1(\check_reg_n_0_[6] ),
        .I2(D[5]),
        .I3(\getdata_reg[7] ),
        .I4(\outreg[31]_i_8__24_n_0 ),
        .I5(\outreg[31]_i_9__24_n_0 ),
        .O(\outreg[31]_i_4__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[31]_i_6__24 
       (.I0(\check_reg_n_0_[1] ),
        .I1(\getdata_reg[1]_rep ),
        .I2(\check_reg_n_0_[2] ),
        .I3(D[1]),
        .O(\outreg[31]_i_6__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[31]_i_8__24 
       (.I0(\check_reg_n_0_[5] ),
        .I1(D[4]),
        .I2(\check_reg_n_0_[0] ),
        .I3(D[0]),
        .O(\outreg[31]_i_8__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \outreg[31]_i_9__24 
       (.I0(\check_reg_n_0_[3] ),
        .I1(D[2]),
        .I2(\check_reg_n_0_[4] ),
        .I3(D[3]),
        .O(\outreg[31]_i_9__24_n_0 ));
  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[0] ),
        .Q(wreg_ddr_len[0]));
  FDCE \outreg_reg[10] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(wreg_ddr_len[10]));
  FDCE \outreg_reg[11] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(wreg_ddr_len[11]));
  FDCE \outreg_reg[12] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[4]),
        .Q(wreg_ddr_len[12]));
  FDCE \outreg_reg[13] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[5]),
        .Q(wreg_ddr_len[13]));
  FDCE \outreg_reg[14] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[6]),
        .Q(wreg_ddr_len[14]));
  FDCE \outreg_reg[15] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[7]),
        .Q(wreg_ddr_len[15]));
  FDCE \outreg_reg[16] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[8]),
        .Q(wreg_ddr_len[16]));
  FDCE \outreg_reg[17] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[9]),
        .Q(wreg_ddr_len[17]));
  FDCE \outreg_reg[18] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[10]),
        .Q(wreg_ddr_len[18]));
  FDCE \outreg_reg[19] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[11]),
        .Q(wreg_ddr_len[19]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[1] ),
        .Q(wreg_ddr_len[1]));
  FDCE \outreg_reg[20] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[12]),
        .Q(wreg_ddr_len[20]));
  FDCE \outreg_reg[21] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[13]),
        .Q(wreg_ddr_len[21]));
  FDCE \outreg_reg[22] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[14]),
        .Q(wreg_ddr_len[22]));
  FDCE \outreg_reg[23] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[15]),
        .Q(wreg_ddr_len[23]));
  FDCE \outreg_reg[24] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[16]),
        .Q(wreg_ddr_len[24]));
  FDCE \outreg_reg[25] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[17]),
        .Q(wreg_ddr_len[25]));
  FDCE \outreg_reg[26] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[18]),
        .Q(wreg_ddr_len[26]));
  FDCE \outreg_reg[27] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[19]),
        .Q(wreg_ddr_len[27]));
  FDCE \outreg_reg[28] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[20]),
        .Q(wreg_ddr_len[28]));
  FDCE \outreg_reg[29] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[21]),
        .Q(wreg_ddr_len[29]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[2] ),
        .Q(wreg_ddr_len[2]));
  FDCE \outreg_reg[30] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[22]),
        .Q(wreg_ddr_len[30]));
  FDCE \outreg_reg[31] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[23]),
        .Q(wreg_ddr_len[31]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[3] ),
        .Q(wreg_ddr_len[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[4] ),
        .Q(wreg_ddr_len[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[5] ),
        .Q(wreg_ddr_len[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[6] ),
        .Q(wreg_ddr_len[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(reset_0),
        .D(\result_data_reg_n_0_[7] ),
        .Q(wreg_ddr_len[7]));
  FDCE \outreg_reg[8] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(wreg_ddr_len[8]));
  FDCE \outreg_reg[9] 
       (.C(clk),
        .CE(\outreg[31]_i_1__8_n_0 ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(wreg_ddr_len[9]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[0]_i_1__46 
       (.I0(E),
        .I1(p_0_in__0[0]),
        .O(\result_data[0]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[10]_i_1__46 
       (.I0(E),
        .I1(p_0_in__0[10]),
        .O(\result_data[10]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[11]_i_1__39 
       (.I0(E),
        .I1(p_0_in__0[11]),
        .O(\result_data[11]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[12]_i_1__46 
       (.I0(E),
        .I1(p_0_in__0[12]),
        .O(\result_data[12]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[13]_i_1__40 
       (.I0(E),
        .I1(p_0_in__0[13]),
        .O(\result_data[13]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[14]_i_1__38 
       (.I0(E),
        .I1(p_0_in__0[14]),
        .O(\result_data[14]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[15]_i_1__41 
       (.I0(E),
        .I1(p_0_in__0[15]),
        .O(\result_data[15]_i_1__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[16]_i_1__27 
       (.I0(E),
        .I1(p_0_in__0[16]),
        .O(\result_data[16]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[17]_i_1__27 
       (.I0(E),
        .I1(p_0_in__0[17]),
        .O(\result_data[17]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[18]_i_1__27 
       (.I0(E),
        .I1(p_0_in__0[18]),
        .O(\result_data[18]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[19]_i_1__27 
       (.I0(E),
        .I1(p_0_in__0[19]),
        .O(\result_data[19]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[1]_i_1__46 
       (.I0(E),
        .I1(p_0_in__0[1]),
        .O(\result_data[1]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[20]_i_1__27 
       (.I0(E),
        .I1(p_0_in__0[20]),
        .O(\result_data[20]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[21]_i_1__27 
       (.I0(E),
        .I1(p_0_in__0[21]),
        .O(\result_data[21]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[22]_i_1__27 
       (.I0(E),
        .I1(p_0_in__0[22]),
        .O(\result_data[22]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[23]_i_1__27 
       (.I0(E),
        .I1(p_0_in__0[23]),
        .O(\result_data[23]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[24]_i_1__14 
       (.I0(E),
        .I1(p_0_in),
        .O(\result_data[24]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[25]_i_1__27 
       (.I0(E),
        .I1(\getdata_reg[1]_rep ),
        .O(\result_data[25]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[26]_i_1__27 
       (.I0(E),
        .I1(D[1]),
        .O(\result_data[26]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[27]_i_1__8 
       (.I0(E),
        .I1(D[2]),
        .O(\result_data[27]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[28]_i_1__27 
       (.I0(E),
        .I1(D[3]),
        .O(\result_data[28]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[29]_i_1__21 
       (.I0(E),
        .I1(D[4]),
        .O(\result_data[29]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[2]_i_1__46 
       (.I0(E),
        .I1(p_0_in__0[2]),
        .O(\result_data[2]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[30]_i_1__24 
       (.I0(E),
        .I1(D[5]),
        .O(\result_data[30]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[31]_i_2__23 
       (.I0(E),
        .I1(D[6]),
        .O(\result_data[31]_i_2__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[3]_i_1__46 
       (.I0(E),
        .I1(p_0_in__0[3]),
        .O(\result_data[3]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[4]_i_1__46 
       (.I0(E),
        .I1(p_0_in__0[4]),
        .O(\result_data[4]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[5]_i_1__46 
       (.I0(E),
        .I1(p_0_in__0[5]),
        .O(\result_data[5]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[6]_i_1__46 
       (.I0(E),
        .I1(p_0_in__0[6]),
        .O(\result_data[6]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[7]_i_1__46 
       (.I0(E),
        .I1(p_0_in__0[7]),
        .O(\result_data[7]_i_1__46_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[8]_i_1__45 
       (.I0(E),
        .I1(p_0_in__0[8]),
        .O(\result_data[8]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \result_data[9]_i_1__46 
       (.I0(E),
        .I1(p_0_in__0[9]),
        .O(\result_data[9]_i_1__46_n_0 ));
  FDCE \result_data_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[0]_i_1__46_n_0 ),
        .Q(\result_data_reg_n_0_[0] ));
  FDCE \result_data_reg[10] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[10]_i_1__46_n_0 ),
        .Q(p_0_in__0[2]));
  FDCE \result_data_reg[11] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[11]_i_1__39_n_0 ),
        .Q(p_0_in__0[3]));
  FDCE \result_data_reg[12] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[12]_i_1__46_n_0 ),
        .Q(p_0_in__0[4]));
  FDCE \result_data_reg[13] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[13]_i_1__40_n_0 ),
        .Q(p_0_in__0[5]));
  FDCE \result_data_reg[14] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[14]_i_1__38_n_0 ),
        .Q(p_0_in__0[6]));
  FDCE \result_data_reg[15] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[15]_i_1__41_n_0 ),
        .Q(p_0_in__0[7]));
  FDCE \result_data_reg[16] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[16]_i_1__27_n_0 ),
        .Q(p_0_in__0[8]));
  FDCE \result_data_reg[17] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[17]_i_1__27_n_0 ),
        .Q(p_0_in__0[9]));
  FDCE \result_data_reg[18] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[18]_i_1__27_n_0 ),
        .Q(p_0_in__0[10]));
  FDCE \result_data_reg[19] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[19]_i_1__27_n_0 ),
        .Q(p_0_in__0[11]));
  FDCE \result_data_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[1]_i_1__46_n_0 ),
        .Q(\result_data_reg_n_0_[1] ));
  FDCE \result_data_reg[20] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[20]_i_1__27_n_0 ),
        .Q(p_0_in__0[12]));
  FDCE \result_data_reg[21] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[21]_i_1__27_n_0 ),
        .Q(p_0_in__0[13]));
  FDCE \result_data_reg[22] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[22]_i_1__27_n_0 ),
        .Q(p_0_in__0[14]));
  FDCE \result_data_reg[23] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[23]_i_1__27_n_0 ),
        .Q(p_0_in__0[15]));
  FDCE \result_data_reg[24] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[24]_i_1__14_n_0 ),
        .Q(p_0_in__0[16]));
  FDCE \result_data_reg[25] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[25]_i_1__27_n_0 ),
        .Q(p_0_in__0[17]));
  FDCE \result_data_reg[26] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[26]_i_1__27_n_0 ),
        .Q(p_0_in__0[18]));
  FDCE \result_data_reg[27] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[27]_i_1__8_n_0 ),
        .Q(p_0_in__0[19]));
  FDCE \result_data_reg[28] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[28]_i_1__27_n_0 ),
        .Q(p_0_in__0[20]));
  FDCE \result_data_reg[29] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[29]_i_1__21_n_0 ),
        .Q(p_0_in__0[21]));
  FDCE \result_data_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[2]_i_1__46_n_0 ),
        .Q(\result_data_reg_n_0_[2] ));
  FDCE \result_data_reg[30] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[30]_i_1__24_n_0 ),
        .Q(p_0_in__0[22]));
  FDCE \result_data_reg[31] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[31]_i_2__23_n_0 ),
        .Q(p_0_in__0[23]));
  FDCE \result_data_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[3]_i_1__46_n_0 ),
        .Q(\result_data_reg_n_0_[3] ));
  FDCE \result_data_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[4]_i_1__46_n_0 ),
        .Q(\result_data_reg_n_0_[4] ));
  FDCE \result_data_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[5]_i_1__46_n_0 ),
        .Q(\result_data_reg_n_0_[5] ));
  FDCE \result_data_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[6]_i_1__46_n_0 ),
        .Q(\result_data_reg_n_0_[6] ));
  FDCE \result_data_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(reset_0),
        .D(\result_data[7]_i_1__46_n_0 ),
        .Q(\result_data_reg_n_0_[7] ));
  FDCE \result_data_reg[8] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[8]_i_1__45_n_0 ),
        .Q(p_0_in__0[0]));
  FDCE \result_data_reg[9] 
       (.C(clk),
        .CE(\getdata_reg[0] ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\result_data[9]_i_1__46_n_0 ),
        .Q(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[1]_i_1__45 
       (.I0(\addr_reg[0] ),
        .I1(Q),
        .I2(rv_len_reg__1[1]),
        .O(p_0_in__1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h48C0)) 
    \rv_len[2]_i_1__45 
       (.I0(Q),
        .I1(\addr_reg[0] ),
        .I2(rv_len_reg__1[2]),
        .I3(rv_len_reg__1[1]),
        .O(p_0_in__1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \rv_len[3]_i_1__45 
       (.I0(\addr_reg[0] ),
        .I1(Q),
        .I2(rv_len_reg__1[1]),
        .I3(rv_len_reg__1[2]),
        .I4(rv_len_reg__0[3]),
        .O(p_0_in__1__0[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \rv_len[4]_i_1__45 
       (.I0(\addr_reg[0] ),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[1]),
        .I3(Q),
        .I4(rv_len_reg__0[3]),
        .I5(rv_len_reg__0[4]),
        .O(p_0_in__1__0[4]));
  LUT3 #(
    .INIT(8'h28)) 
    \rv_len[5]_i_1__45 
       (.I0(\addr_reg[0] ),
        .I1(\rv_len[5]_i_2__43_n_0 ),
        .I2(rv_len_reg__0[5]),
        .O(p_0_in__1__0[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rv_len[5]_i_2__43 
       (.I0(rv_len_reg__0[4]),
        .I1(rv_len_reg__1[2]),
        .I2(rv_len_reg__1[1]),
        .I3(Q),
        .I4(rv_len_reg__0[3]),
        .O(\rv_len[5]_i_2__43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \rv_len[6]_i_1__46 
       (.I0(\addr_reg[0] ),
        .I1(\rv_len[7]_i_3__44_n_0 ),
        .I2(rv_len_reg__0[6]),
        .O(p_0_in__1__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \rv_len[7]_i_2__42 
       (.I0(\rv_len[7]_i_3__44_n_0 ),
        .I1(rv_len_reg__0[6]),
        .I2(\addr_reg[0] ),
        .I3(rv_len_reg__0[7]),
        .O(p_0_in__1__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rv_len[7]_i_3__44 
       (.I0(rv_len_reg__0[5]),
        .I1(rv_len_reg__0[3]),
        .I2(Q),
        .I3(rv_len_reg__1[1]),
        .I4(rv_len_reg__1[2]),
        .I5(rv_len_reg__0[4]),
        .O(\rv_len[7]_i_3__44_n_0 ));
  FDCE \rv_len_reg[0] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(\rv_len_reg[0]_0 ),
        .Q(Q));
  FDCE \rv_len_reg[1] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__1__0[1]),
        .Q(rv_len_reg__1[1]));
  FDCE \rv_len_reg[2] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__1__0[2]),
        .Q(rv_len_reg__1[2]));
  FDCE \rv_len_reg[3] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__1__0[3]),
        .Q(rv_len_reg__0[3]));
  FDCE \rv_len_reg[4] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__1__0[4]),
        .Q(rv_len_reg__0[4]));
  FDCE \rv_len_reg[5] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__1__0[5]),
        .Q(rv_len_reg__0[5]));
  FDCE \rv_len_reg[6] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__1__0[6]),
        .Q(rv_len_reg__0[6]));
  FDCE \rv_len_reg[7] 
       (.C(clk),
        .CE(\getdata_reg[0]_rep ),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(p_0_in__1__0[7]),
        .Q(rv_len_reg__0[7]));
  LUT4 #(
    .INIT(16'hF040)) 
    valid_i_1__0
       (.I0(\outreg[31]_i_3__21_n_0 ),
        .I1(\outreg[31]_i_4__24_n_0 ),
        .I2(\addr_reg[0] ),
        .I3(wreg_ddr_len_valid),
        .O(valid_i_1__0_n_0));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\outreg[31]_i_2_n_0 ),
        .D(valid_i_1__0_n_0),
        .Q(wreg_ddr_len_valid));
endmodule

(* ORIG_REF_NAME = "isa_get_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_get_reg__parameterized9
   (wreg_out_ctrl_valid,
    wreg_out_ctrl,
    E,
    clk,
    reset,
    D,
    \getdata_reg[3]_rep__0 );
  output wreg_out_ctrl_valid;
  output [7:0]wreg_out_ctrl;
  input [0:0]E;
  input clk;
  input reset;
  input [6:0]D;
  input [0:0]\getdata_reg[3]_rep__0 ;

  wire [6:0]D;
  wire [0:0]E;
  wire clk;
  wire [0:0]\getdata_reg[3]_rep__0 ;
  wire reset;
  wire [7:0]wreg_out_ctrl;
  wire wreg_out_ctrl_valid;

  FDCE \outreg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[0]),
        .Q(wreg_out_ctrl[0]));
  FDCE \outreg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[1]),
        .Q(wreg_out_ctrl[1]));
  FDCE \outreg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[2]),
        .Q(wreg_out_ctrl[2]));
  FDCE \outreg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_reg[3]_rep__0 ),
        .Q(wreg_out_ctrl[3]));
  FDCE \outreg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[3]),
        .Q(wreg_out_ctrl[4]));
  FDCE \outreg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[4]),
        .Q(wreg_out_ctrl[5]));
  FDCE \outreg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[5]),
        .Q(wreg_out_ctrl[6]));
  FDCE \outreg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(D[6]),
        .Q(wreg_out_ctrl[7]));
  FDCE valid_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(E),
        .Q(wreg_out_ctrl_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_handle
   (isa_getdata,
    wreg_mem_addr_valid,
    wreg_system_sync_minfrq_valid,
    wreg_system_sync_max_valid,
    wreg_series_ctrl,
    wreg_series_ctrl_valid,
    wreg_series_data_type,
    wreg_series_data_type_valid,
    wreg_series_sample_cycle,
    wreg_series_sample_cycle_valid,
    wreg_series_comp_ratio,
    wreg_series_comp_ratio_valid,
    wreg_series_comp_num,
    wreg_series_comp_num_valid,
    wreg_series_validmode_data,
    wreg_series_validmode_data_valid,
    wreg_series_start_ddraddr,
    wreg_series_start_ddraddr_valid,
    wreg_series_stop_ddraddr,
    wreg_series_stop_ddraddr_valid,
    wreg_series_startmode,
    wreg_series_startmode_valid,
    wreg_series_star_trigmode1,
    wreg_series_star_trigmode1_valid,
    wreg_series_star_trigmode2,
    wreg_series_star_trigmode2_valid,
    wreg_series_star_trigmode3,
    wreg_series_star_trigmode3_valid,
    wreg_series_star_trigmode4,
    wreg_series_star_trigmode4_valid,
    wreg_series_stopmode,
    wreg_series_stopmode_valid,
    wreg_series_stop_trigmode1,
    wreg_series_stop_trigmode1_valid,
    wreg_series_stop_trigmode2,
    wreg_series_stop_trigmode2_valid,
    wreg_series_stop_trigmode3,
    wreg_series_stop_trigmode3_valid,
    wreg_series_stop_trigmode4,
    wreg_series_stop_trigmode4_valid,
    wreg_series_seek_startime,
    wreg_series_seek_startime_valid,
    wreg_series_seek_zoom,
    wreg_series_seek_zoom_valid,
    wreg_series_seek_datalen,
    wreg_series_seek_datalen_valid,
    wreg_ch_filter_rd_data,
    wreg_ch_filter_rd_len,
    wreg_ch_zero_cal,
    wreg_ch_zero_cal_valid,
    wreg_ch_sample_rate,
    wreg_ch_sample_rate_valid,
    wreg_ch_sign_handle,
    wreg_ch_sign_handle_valid,
    wreg_ch_main_amp,
    wreg_ch_main_amp_valid,
    wreg_ch_pre_amp,
    wreg_ch_pre_amp_valid,
    wreg_ch_v_amp,
    wreg_ch_v_amp_valid,
    wreg_ch_i_amp,
    wreg_ch_i_amp_valid,
    wreg_ch_noise_comp,
    wreg_ch_noise_comp_valid,
    wreg_ch_noise_amp_cof,
    wreg_ch_noise_amp_cof_valid,
    wreg_ch_noise_delay,
    wreg_ch_noise_delay_valid,
    wreg_ch_start_targettime,
    wreg_ch_start_targettime_valid,
    wreg_ch_start_sustime,
    wreg_ch_start_sustime_valid,
    wreg_ch_start_susnum,
    wreg_ch_start_susnum_valid,
    wreg_ch_start_suscycle,
    wreg_ch_start_suscycle_valid,
    wreg_ch_stop_sustime,
    wreg_ch_stop_sustime_valid,
    wreg_ch_stop_susnum,
    wreg_ch_stop_susnum_valid,
    wreg_ch_stop_suscycle,
    wreg_ch_stop_suscycle_valid,
    wreg_ch_trig_threshold_p,
    wreg_ch_trig_threshold_p_valid,
    wreg_ch_trig_threshold_n,
    wreg_ch_trig_threshold_n_valid,
    wreg_ch_trig_risetime,
    wreg_ch_trig_risetime_valid,
    wreg_ch_trig_droptime,
    wreg_ch_trig_droptime_valid,
    wreg_ch_trig_pulsewidth,
    wreg_ch_trig_pulsewidth_valid,
    wreg_ch_trig_riseratio,
    wreg_ch_trig_riseratio_valid,
    wreg_ch_trig_dropratio,
    wreg_ch_trig_dropratio_valid,
    wreg_ch_trig_rmsvalue,
    wreg_ch_trig_rmsvalue_valid,
    wreg_out_time_rd_data,
    wreg_out_time_rd_len,
    wreg_out_ctrl,
    wreg_out_ctrl_valid,
    wreg_out_sel,
    wreg_out_sel_valid,
    wreg_out_level,
    wreg_out_level_valid,
    wreg_out_startmode,
    wreg_out_startmode_valid,
    wreg_out_start_targettime,
    wreg_out_start_targettime_valid,
    wreg_out_start_subtime,
    wreg_out_start_subtime_valid,
    wreg_out_start_subnum,
    wreg_out_start_subnum_valid,
    wreg_out_start_subcycle,
    wreg_out_start_subcycle_valid,
    wreg_out_start_trigmode1,
    wreg_out_start_trigmode1_valid,
    wreg_out_start_trigmode2,
    wreg_out_start_trigmode2_valid,
    wreg_out_start_trigmode3,
    wreg_out_start_trigmode3_valid,
    wreg_out_start_trigmode4,
    wreg_out_start_trigmode4_valid,
    wreg_out_trig_threshold_p,
    wreg_out_trig_threshold_p_valid,
    wreg_out_trig_threshold_n,
    wreg_out_trig_threshold_n_valid,
    wreg_out_trig_risetime,
    wreg_out_trig_risetime_valid,
    wreg_out_trig_droptime,
    wreg_out_trig_droptime_valid,
    wreg_out_trig_pulsewidth,
    wreg_out_trig_pulsewidth_valid,
    wreg_out_trig_riseratio,
    wreg_out_trig_riseratio_valid,
    wreg_out_trig_dropratio,
    wreg_out_trig_dropratio_valid,
    wreg_out_trig_rmsvalue,
    wreg_out_trig_rmsvalue_valid,
    wreg_mem_rd_data,
    wreg_mem_rd_len,
    wreg_mem_ctrl,
    wreg_mem_ctrl_valid,
    wreg_mem_addr,
    wreg_mem_len,
    wreg_mem_len_valid,
    wreg_ddr_ctrl,
    wreg_ddr_ctrl_valid,
    wreg_ddr_addr,
    wreg_ddr_len,
    wreg_system_ctrl,
    wreg_system_ctrl_valid,
    wreg_system_sel_rtc,
    wreg_system_sel_rtc_valid,
    wreg_system_set_rtctime,
    wreg_system_sync_minfrq,
    wreg_system_sync_max,
    wreg_system_sync_sel,
    wreg_system_sync_sel_valid,
    wreg_system_ch_sel,
    wreg_system_ch_sel_valid,
    wreg_ddr_addr_valid,
    wreg_ddr_len_valid,
    wreg_system_set_rtctime_valid,
    pin_isa_data,
    reset,
    pin_isa_cs,
    clk,
    pin_isa_rd,
    pin_isa_wr,
    pin_isa_adv,
    rreg_system_version_valid,
    rreg_system_version,
    rreg_system_rtctime_valid,
    rreg_system_rtctime,
    rreg_system_batteryvalue_valid,
    rreg_system_batteryvalue,
    rreg_system_syncstatus_valid,
    rreg_system_syncstatus,
    rreg_system_syncfrq_valid,
    rreg_system_syncfrq,
    rreg_mem_data_wr_en,
    rreg_mem_data_wr_addr,
    rreg_mem_data_wr_data,
    rreg_ddr_status_valid,
    rreg_ddr_status,
    rreg_ddr_data_wr_clk,
    rreg_ddr_data_wr_en,
    rreg_ddr_data_wr_addr,
    rreg_ddr_data_wr_data,
    rreg_series_status_valid,
    rreg_series_status,
    rreg_series_starttime_valid,
    rreg_series_starttime,
    rreg_series_stoptime_valid,
    rreg_series_stoptime,
    rreg_series_maxdata_valid,
    rreg_series_maxdata,
    rreg_series_data_wr_clk,
    rreg_series_data_wr_en,
    rreg_series_data_wr_addr,
    rreg_series_data_wr_data,
    rreg_series_trigger_starttime_valid,
    rreg_series_trigger_starttime,
    rreg_series_trigger_stoptime_valid,
    rreg_series_trigger_stoptime,
    rreg_system_debug1_valid,
    rreg_system_debug1,
    rreg_system_debug2_valid,
    rreg_system_debug2,
    rreg_system_debug3_valid,
    rreg_system_debug3,
    rreg_system_debug4_valid,
    rreg_system_debug4,
    rreg_system_status_valid,
    rreg_system_status,
    rreg_mem_status_valid,
    rreg_mem_status,
    wreg_ch_filter_rd_en,
    wreg_out_time_rd_en,
    wreg_mem_rd_en);
  output [7:0]isa_getdata;
  output wreg_mem_addr_valid;
  output wreg_system_sync_minfrq_valid;
  output wreg_system_sync_max_valid;
  output [7:0]wreg_series_ctrl;
  output wreg_series_ctrl_valid;
  output [7:0]wreg_series_data_type;
  output wreg_series_data_type_valid;
  output [7:0]wreg_series_sample_cycle;
  output wreg_series_sample_cycle_valid;
  output [31:0]wreg_series_comp_ratio;
  output wreg_series_comp_ratio_valid;
  output [15:0]wreg_series_comp_num;
  output wreg_series_comp_num_valid;
  output [31:0]wreg_series_validmode_data;
  output wreg_series_validmode_data_valid;
  output [31:0]wreg_series_start_ddraddr;
  output wreg_series_start_ddraddr_valid;
  output [31:0]wreg_series_stop_ddraddr;
  output wreg_series_stop_ddraddr_valid;
  output [7:0]wreg_series_startmode;
  output wreg_series_startmode_valid;
  output [31:0]wreg_series_star_trigmode1;
  output wreg_series_star_trigmode1_valid;
  output [31:0]wreg_series_star_trigmode2;
  output wreg_series_star_trigmode2_valid;
  output [31:0]wreg_series_star_trigmode3;
  output wreg_series_star_trigmode3_valid;
  output [31:0]wreg_series_star_trigmode4;
  output wreg_series_star_trigmode4_valid;
  output [7:0]wreg_series_stopmode;
  output wreg_series_stopmode_valid;
  output [31:0]wreg_series_stop_trigmode1;
  output wreg_series_stop_trigmode1_valid;
  output [31:0]wreg_series_stop_trigmode2;
  output wreg_series_stop_trigmode2_valid;
  output [31:0]wreg_series_stop_trigmode3;
  output wreg_series_stop_trigmode3_valid;
  output [31:0]wreg_series_stop_trigmode4;
  output wreg_series_stop_trigmode4_valid;
  output [63:0]wreg_series_seek_startime;
  output wreg_series_seek_startime_valid;
  output [31:0]wreg_series_seek_zoom;
  output wreg_series_seek_zoom_valid;
  output [31:0]wreg_series_seek_datalen;
  output wreg_series_seek_datalen_valid;
  output [7:0]wreg_ch_filter_rd_data;
  output [3:0]wreg_ch_filter_rd_len;
  output [15:0]wreg_ch_zero_cal;
  output wreg_ch_zero_cal_valid;
  output [15:0]wreg_ch_sample_rate;
  output wreg_ch_sample_rate_valid;
  output [7:0]wreg_ch_sign_handle;
  output wreg_ch_sign_handle_valid;
  output [7:0]wreg_ch_main_amp;
  output wreg_ch_main_amp_valid;
  output [7:0]wreg_ch_pre_amp;
  output wreg_ch_pre_amp_valid;
  output [7:0]wreg_ch_v_amp;
  output wreg_ch_v_amp_valid;
  output [7:0]wreg_ch_i_amp;
  output wreg_ch_i_amp_valid;
  output [7:0]wreg_ch_noise_comp;
  output wreg_ch_noise_comp_valid;
  output [15:0]wreg_ch_noise_amp_cof;
  output wreg_ch_noise_amp_cof_valid;
  output [7:0]wreg_ch_noise_delay;
  output wreg_ch_noise_delay_valid;
  output [63:0]wreg_ch_start_targettime;
  output wreg_ch_start_targettime_valid;
  output [31:0]wreg_ch_start_sustime;
  output wreg_ch_start_sustime_valid;
  output [31:0]wreg_ch_start_susnum;
  output wreg_ch_start_susnum_valid;
  output [7:0]wreg_ch_start_suscycle;
  output wreg_ch_start_suscycle_valid;
  output [31:0]wreg_ch_stop_sustime;
  output wreg_ch_stop_sustime_valid;
  output [31:0]wreg_ch_stop_susnum;
  output wreg_ch_stop_susnum_valid;
  output [7:0]wreg_ch_stop_suscycle;
  output wreg_ch_stop_suscycle_valid;
  output [15:0]wreg_ch_trig_threshold_p;
  output wreg_ch_trig_threshold_p_valid;
  output [15:0]wreg_ch_trig_threshold_n;
  output wreg_ch_trig_threshold_n_valid;
  output [15:0]wreg_ch_trig_risetime;
  output wreg_ch_trig_risetime_valid;
  output [15:0]wreg_ch_trig_droptime;
  output wreg_ch_trig_droptime_valid;
  output [15:0]wreg_ch_trig_pulsewidth;
  output wreg_ch_trig_pulsewidth_valid;
  output [7:0]wreg_ch_trig_riseratio;
  output wreg_ch_trig_riseratio_valid;
  output [7:0]wreg_ch_trig_dropratio;
  output wreg_ch_trig_dropratio_valid;
  output [15:0]wreg_ch_trig_rmsvalue;
  output wreg_ch_trig_rmsvalue_valid;
  output [7:0]wreg_out_time_rd_data;
  output [4:0]wreg_out_time_rd_len;
  output [7:0]wreg_out_ctrl;
  output wreg_out_ctrl_valid;
  output [7:0]wreg_out_sel;
  output wreg_out_sel_valid;
  output [7:0]wreg_out_level;
  output wreg_out_level_valid;
  output [7:0]wreg_out_startmode;
  output wreg_out_startmode_valid;
  output [63:0]wreg_out_start_targettime;
  output wreg_out_start_targettime_valid;
  output [31:0]wreg_out_start_subtime;
  output wreg_out_start_subtime_valid;
  output [31:0]wreg_out_start_subnum;
  output wreg_out_start_subnum_valid;
  output [7:0]wreg_out_start_subcycle;
  output wreg_out_start_subcycle_valid;
  output [31:0]wreg_out_start_trigmode1;
  output wreg_out_start_trigmode1_valid;
  output [31:0]wreg_out_start_trigmode2;
  output wreg_out_start_trigmode2_valid;
  output [31:0]wreg_out_start_trigmode3;
  output wreg_out_start_trigmode3_valid;
  output [31:0]wreg_out_start_trigmode4;
  output wreg_out_start_trigmode4_valid;
  output [15:0]wreg_out_trig_threshold_p;
  output wreg_out_trig_threshold_p_valid;
  output [15:0]wreg_out_trig_threshold_n;
  output wreg_out_trig_threshold_n_valid;
  output [15:0]wreg_out_trig_risetime;
  output wreg_out_trig_risetime_valid;
  output [15:0]wreg_out_trig_droptime;
  output wreg_out_trig_droptime_valid;
  output [15:0]wreg_out_trig_pulsewidth;
  output wreg_out_trig_pulsewidth_valid;
  output [7:0]wreg_out_trig_riseratio;
  output wreg_out_trig_riseratio_valid;
  output [7:0]wreg_out_trig_dropratio;
  output wreg_out_trig_dropratio_valid;
  output [15:0]wreg_out_trig_rmsvalue;
  output wreg_out_trig_rmsvalue_valid;
  output [7:0]wreg_mem_rd_data;
  output [4:0]wreg_mem_rd_len;
  output [7:0]wreg_mem_ctrl;
  output wreg_mem_ctrl_valid;
  output [15:0]wreg_mem_addr;
  output [7:0]wreg_mem_len;
  output wreg_mem_len_valid;
  output [7:0]wreg_ddr_ctrl;
  output wreg_ddr_ctrl_valid;
  output [31:0]wreg_ddr_addr;
  output [31:0]wreg_ddr_len;
  output [7:0]wreg_system_ctrl;
  output wreg_system_ctrl_valid;
  output [7:0]wreg_system_sel_rtc;
  output wreg_system_sel_rtc_valid;
  output [63:0]wreg_system_set_rtctime;
  output [15:0]wreg_system_sync_minfrq;
  output [15:0]wreg_system_sync_max;
  output [7:0]wreg_system_sync_sel;
  output wreg_system_sync_sel_valid;
  output [7:0]wreg_system_ch_sel;
  output wreg_system_ch_sel_valid;
  output wreg_ddr_addr_valid;
  output wreg_ddr_len_valid;
  output wreg_system_set_rtctime_valid;
  inout [7:0]pin_isa_data;
  input reset;
  input pin_isa_cs;
  input clk;
  input pin_isa_rd;
  input pin_isa_wr;
  input pin_isa_adv;
  input rreg_system_version_valid;
  input [47:0]rreg_system_version;
  input rreg_system_rtctime_valid;
  input [63:0]rreg_system_rtctime;
  input rreg_system_batteryvalue_valid;
  input [15:0]rreg_system_batteryvalue;
  input rreg_system_syncstatus_valid;
  input [7:0]rreg_system_syncstatus;
  input rreg_system_syncfrq_valid;
  input [31:0]rreg_system_syncfrq;
  input rreg_mem_data_wr_en;
  input [7:0]rreg_mem_data_wr_addr;
  input [7:0]rreg_mem_data_wr_data;
  input rreg_ddr_status_valid;
  input [7:0]rreg_ddr_status;
  input rreg_ddr_data_wr_clk;
  input rreg_ddr_data_wr_en;
  input [9:0]rreg_ddr_data_wr_addr;
  input [31:0]rreg_ddr_data_wr_data;
  input rreg_series_status_valid;
  input [7:0]rreg_series_status;
  input rreg_series_starttime_valid;
  input [63:0]rreg_series_starttime;
  input rreg_series_stoptime_valid;
  input [63:0]rreg_series_stoptime;
  input rreg_series_maxdata_valid;
  input [79:0]rreg_series_maxdata;
  input rreg_series_data_wr_clk;
  input rreg_series_data_wr_en;
  input [9:0]rreg_series_data_wr_addr;
  input [31:0]rreg_series_data_wr_data;
  input rreg_series_trigger_starttime_valid;
  input [63:0]rreg_series_trigger_starttime;
  input rreg_series_trigger_stoptime_valid;
  input [63:0]rreg_series_trigger_stoptime;
  input rreg_system_debug1_valid;
  input [7:0]rreg_system_debug1;
  input rreg_system_debug2_valid;
  input [7:0]rreg_system_debug2;
  input rreg_system_debug3_valid;
  input [7:0]rreg_system_debug3;
  input rreg_system_debug4_valid;
  input [7:0]rreg_system_debug4;
  input rreg_system_status_valid;
  input [7:0]rreg_system_status;
  input rreg_mem_status_valid;
  input [7:0]rreg_mem_status;
  input wreg_ch_filter_rd_en;
  input wreg_out_time_rd_en;
  input wreg_mem_rd_en;

  wire [3:3]addr;
  wire check;
  wire check_13;
  wire check_3;
  wire check_40;
  wire check_42;
  wire clk;
  wire get_ch_param_n_13;
  wire get_ch_param_n_24;
  wire get_ch_param_n_25;
  wire get_ch_param_n_26;
  wire get_ch_param_n_27;
  wire get_ch_param_n_30;
  wire get_ch_param_n_31;
  wire get_ch_param_n_47;
  wire get_ch_param_n_48;
  wire get_ch_param_n_49;
  wire get_ch_param_n_50;
  wire get_ch_param_n_51;
  wire get_ch_param_n_52;
  wire get_ch_param_n_53;
  wire get_ch_param_n_54;
  wire get_ch_param_n_55;
  wire get_ch_param_n_56;
  wire get_ch_param_n_57;
  wire get_ch_param_n_58;
  wire get_ch_param_n_59;
  wire get_ch_param_n_60;
  wire get_ch_param_n_61;
  wire get_ch_param_n_62;
  wire get_ch_param_n_63;
  wire get_ch_param_n_64;
  wire get_ch_param_n_65;
  wire get_ch_param_n_66;
  wire get_ch_param_n_67;
  wire get_ch_param_n_68;
  wire get_ch_param_n_69;
  wire get_ch_param_n_70;
  wire get_ch_param_n_71;
  wire get_ch_param_n_72;
  wire get_ch_param_n_73;
  wire get_ch_param_n_74;
  wire get_ch_param_n_75;
  wire get_ch_param_n_76;
  wire get_ch_param_n_77;
  wire get_ch_param_n_78;
  wire get_ch_param_n_79;
  wire get_ch_param_n_80;
  wire get_ddr_param_n_3;
  wire get_ddr_param_n_4;
  wire get_ddr_param_n_5;
  wire get_mem_param_n_100;
  wire get_mem_param_n_101;
  wire get_mem_param_n_102;
  wire get_mem_param_n_103;
  wire get_mem_param_n_104;
  wire get_mem_param_n_105;
  wire get_mem_param_n_106;
  wire get_mem_param_n_107;
  wire get_mem_param_n_108;
  wire get_mem_param_n_109;
  wire get_mem_param_n_110;
  wire get_mem_param_n_111;
  wire get_mem_param_n_112;
  wire get_mem_param_n_113;
  wire get_mem_param_n_114;
  wire get_mem_param_n_115;
  wire get_mem_param_n_116;
  wire get_mem_param_n_117;
  wire get_mem_param_n_118;
  wire get_mem_param_n_119;
  wire get_mem_param_n_120;
  wire get_mem_param_n_121;
  wire get_mem_param_n_122;
  wire get_mem_param_n_123;
  wire get_mem_param_n_124;
  wire get_mem_param_n_125;
  wire get_mem_param_n_126;
  wire get_mem_param_n_127;
  wire get_mem_param_n_128;
  wire get_mem_param_n_129;
  wire get_mem_param_n_130;
  wire get_mem_param_n_131;
  wire get_mem_param_n_132;
  wire get_mem_param_n_133;
  wire get_mem_param_n_134;
  wire get_mem_param_n_135;
  wire get_mem_param_n_136;
  wire get_mem_param_n_137;
  wire get_mem_param_n_138;
  wire get_mem_param_n_139;
  wire get_mem_param_n_140;
  wire get_mem_param_n_141;
  wire get_mem_param_n_142;
  wire get_mem_param_n_143;
  wire get_mem_param_n_144;
  wire get_mem_param_n_145;
  wire get_mem_param_n_146;
  wire get_mem_param_n_147;
  wire get_mem_param_n_148;
  wire get_mem_param_n_149;
  wire get_mem_param_n_150;
  wire get_mem_param_n_151;
  wire get_mem_param_n_152;
  wire get_mem_param_n_153;
  wire get_mem_param_n_154;
  wire get_mem_param_n_155;
  wire get_mem_param_n_156;
  wire get_mem_param_n_157;
  wire get_mem_param_n_158;
  wire get_mem_param_n_159;
  wire get_mem_param_n_160;
  wire get_mem_param_n_161;
  wire get_mem_param_n_162;
  wire get_mem_param_n_163;
  wire get_mem_param_n_164;
  wire get_mem_param_n_165;
  wire get_mem_param_n_166;
  wire get_mem_param_n_167;
  wire get_mem_param_n_168;
  wire get_mem_param_n_169;
  wire get_mem_param_n_170;
  wire get_mem_param_n_171;
  wire get_mem_param_n_172;
  wire get_mem_param_n_173;
  wire get_mem_param_n_174;
  wire get_mem_param_n_175;
  wire get_mem_param_n_176;
  wire get_mem_param_n_177;
  wire get_mem_param_n_178;
  wire get_mem_param_n_180;
  wire get_mem_param_n_181;
  wire get_mem_param_n_182;
  wire get_mem_param_n_183;
  wire get_mem_param_n_184;
  wire get_mem_param_n_185;
  wire get_mem_param_n_186;
  wire get_mem_param_n_187;
  wire get_mem_param_n_188;
  wire get_mem_param_n_189;
  wire get_mem_param_n_190;
  wire get_mem_param_n_191;
  wire get_mem_param_n_192;
  wire get_mem_param_n_193;
  wire get_mem_param_n_194;
  wire get_mem_param_n_195;
  wire get_mem_param_n_196;
  wire get_mem_param_n_197;
  wire get_mem_param_n_198;
  wire get_mem_param_n_199;
  wire get_mem_param_n_200;
  wire get_mem_param_n_201;
  wire get_mem_param_n_202;
  wire get_mem_param_n_203;
  wire get_mem_param_n_204;
  wire get_mem_param_n_205;
  wire get_mem_param_n_206;
  wire get_mem_param_n_207;
  wire get_mem_param_n_208;
  wire get_mem_param_n_209;
  wire get_mem_param_n_210;
  wire get_mem_param_n_211;
  wire get_mem_param_n_212;
  wire get_mem_param_n_213;
  wire get_mem_param_n_214;
  wire get_mem_param_n_215;
  wire get_mem_param_n_216;
  wire get_mem_param_n_217;
  wire get_mem_param_n_218;
  wire get_mem_param_n_219;
  wire get_mem_param_n_220;
  wire get_mem_param_n_221;
  wire get_mem_param_n_222;
  wire get_mem_param_n_223;
  wire get_mem_param_n_224;
  wire get_mem_param_n_225;
  wire get_mem_param_n_226;
  wire get_mem_param_n_227;
  wire get_mem_param_n_228;
  wire get_mem_param_n_229;
  wire get_mem_param_n_230;
  wire get_mem_param_n_231;
  wire get_mem_param_n_232;
  wire get_mem_param_n_233;
  wire get_mem_param_n_234;
  wire get_mem_param_n_235;
  wire get_mem_param_n_236;
  wire get_mem_param_n_237;
  wire get_mem_param_n_238;
  wire get_mem_param_n_239;
  wire get_mem_param_n_24;
  wire get_mem_param_n_240;
  wire get_mem_param_n_241;
  wire get_mem_param_n_242;
  wire get_mem_param_n_243;
  wire get_mem_param_n_244;
  wire get_mem_param_n_245;
  wire get_mem_param_n_246;
  wire get_mem_param_n_247;
  wire get_mem_param_n_248;
  wire get_mem_param_n_249;
  wire get_mem_param_n_25;
  wire get_mem_param_n_250;
  wire get_mem_param_n_251;
  wire get_mem_param_n_252;
  wire get_mem_param_n_253;
  wire get_mem_param_n_254;
  wire get_mem_param_n_255;
  wire get_mem_param_n_256;
  wire get_mem_param_n_257;
  wire get_mem_param_n_258;
  wire get_mem_param_n_259;
  wire get_mem_param_n_26;
  wire get_mem_param_n_260;
  wire get_mem_param_n_261;
  wire get_mem_param_n_262;
  wire get_mem_param_n_263;
  wire get_mem_param_n_264;
  wire get_mem_param_n_265;
  wire get_mem_param_n_266;
  wire get_mem_param_n_267;
  wire get_mem_param_n_268;
  wire get_mem_param_n_269;
  wire get_mem_param_n_27;
  wire get_mem_param_n_270;
  wire get_mem_param_n_271;
  wire get_mem_param_n_272;
  wire get_mem_param_n_273;
  wire get_mem_param_n_274;
  wire get_mem_param_n_275;
  wire get_mem_param_n_276;
  wire get_mem_param_n_277;
  wire get_mem_param_n_278;
  wire get_mem_param_n_279;
  wire get_mem_param_n_28;
  wire get_mem_param_n_280;
  wire get_mem_param_n_281;
  wire get_mem_param_n_282;
  wire get_mem_param_n_283;
  wire get_mem_param_n_284;
  wire get_mem_param_n_285;
  wire get_mem_param_n_286;
  wire get_mem_param_n_287;
  wire get_mem_param_n_288;
  wire get_mem_param_n_289;
  wire get_mem_param_n_29;
  wire get_mem_param_n_290;
  wire get_mem_param_n_291;
  wire get_mem_param_n_292;
  wire get_mem_param_n_293;
  wire get_mem_param_n_294;
  wire get_mem_param_n_295;
  wire get_mem_param_n_296;
  wire get_mem_param_n_297;
  wire get_mem_param_n_298;
  wire get_mem_param_n_299;
  wire get_mem_param_n_30;
  wire get_mem_param_n_300;
  wire get_mem_param_n_301;
  wire get_mem_param_n_302;
  wire get_mem_param_n_303;
  wire get_mem_param_n_304;
  wire get_mem_param_n_305;
  wire get_mem_param_n_306;
  wire get_mem_param_n_307;
  wire get_mem_param_n_308;
  wire get_mem_param_n_31;
  wire get_mem_param_n_310;
  wire get_mem_param_n_311;
  wire get_mem_param_n_312;
  wire get_mem_param_n_313;
  wire get_mem_param_n_314;
  wire get_mem_param_n_315;
  wire get_mem_param_n_316;
  wire get_mem_param_n_317;
  wire get_mem_param_n_319;
  wire get_mem_param_n_32;
  wire get_mem_param_n_320;
  wire get_mem_param_n_321;
  wire get_mem_param_n_322;
  wire get_mem_param_n_324;
  wire get_mem_param_n_325;
  wire get_mem_param_n_326;
  wire get_mem_param_n_327;
  wire get_mem_param_n_328;
  wire get_mem_param_n_329;
  wire get_mem_param_n_330;
  wire get_mem_param_n_331;
  wire get_mem_param_n_332;
  wire get_mem_param_n_333;
  wire get_mem_param_n_334;
  wire get_mem_param_n_335;
  wire get_mem_param_n_336;
  wire get_mem_param_n_337;
  wire get_mem_param_n_338;
  wire get_mem_param_n_339;
  wire get_mem_param_n_340;
  wire get_mem_param_n_341;
  wire get_mem_param_n_342;
  wire get_mem_param_n_343;
  wire get_mem_param_n_344;
  wire get_mem_param_n_345;
  wire get_mem_param_n_346;
  wire get_mem_param_n_347;
  wire get_mem_param_n_348;
  wire get_mem_param_n_349;
  wire get_mem_param_n_35;
  wire get_mem_param_n_350;
  wire get_mem_param_n_351;
  wire get_mem_param_n_352;
  wire get_mem_param_n_353;
  wire get_mem_param_n_354;
  wire get_mem_param_n_355;
  wire get_mem_param_n_356;
  wire get_mem_param_n_357;
  wire get_mem_param_n_358;
  wire get_mem_param_n_359;
  wire get_mem_param_n_36;
  wire get_mem_param_n_360;
  wire get_mem_param_n_361;
  wire get_mem_param_n_363;
  wire get_mem_param_n_364;
  wire get_mem_param_n_365;
  wire get_mem_param_n_366;
  wire get_mem_param_n_367;
  wire get_mem_param_n_368;
  wire get_mem_param_n_37;
  wire get_mem_param_n_370;
  wire get_mem_param_n_371;
  wire get_mem_param_n_372;
  wire get_mem_param_n_373;
  wire get_mem_param_n_374;
  wire get_mem_param_n_375;
  wire get_mem_param_n_376;
  wire get_mem_param_n_377;
  wire get_mem_param_n_379;
  wire get_mem_param_n_38;
  wire get_mem_param_n_380;
  wire get_mem_param_n_381;
  wire get_mem_param_n_382;
  wire get_mem_param_n_383;
  wire get_mem_param_n_384;
  wire get_mem_param_n_386;
  wire get_mem_param_n_387;
  wire get_mem_param_n_388;
  wire get_mem_param_n_389;
  wire get_mem_param_n_39;
  wire get_mem_param_n_390;
  wire get_mem_param_n_391;
  wire get_mem_param_n_394;
  wire get_mem_param_n_395;
  wire get_mem_param_n_396;
  wire get_mem_param_n_397;
  wire get_mem_param_n_398;
  wire get_mem_param_n_399;
  wire get_mem_param_n_40;
  wire get_mem_param_n_400;
  wire get_mem_param_n_402;
  wire get_mem_param_n_403;
  wire get_mem_param_n_404;
  wire get_mem_param_n_405;
  wire get_mem_param_n_407;
  wire get_mem_param_n_408;
  wire get_mem_param_n_409;
  wire get_mem_param_n_41;
  wire get_mem_param_n_410;
  wire get_mem_param_n_411;
  wire get_mem_param_n_412;
  wire get_mem_param_n_414;
  wire get_mem_param_n_415;
  wire get_mem_param_n_416;
  wire get_mem_param_n_417;
  wire get_mem_param_n_418;
  wire get_mem_param_n_419;
  wire get_mem_param_n_42;
  wire get_mem_param_n_420;
  wire get_mem_param_n_421;
  wire get_mem_param_n_422;
  wire get_mem_param_n_424;
  wire get_mem_param_n_425;
  wire get_mem_param_n_426;
  wire get_mem_param_n_427;
  wire get_mem_param_n_428;
  wire get_mem_param_n_429;
  wire get_mem_param_n_43;
  wire get_mem_param_n_430;
  wire get_mem_param_n_431;
  wire get_mem_param_n_434;
  wire get_mem_param_n_435;
  wire get_mem_param_n_436;
  wire get_mem_param_n_437;
  wire get_mem_param_n_438;
  wire get_mem_param_n_439;
  wire get_mem_param_n_44;
  wire get_mem_param_n_440;
  wire get_mem_param_n_442;
  wire get_mem_param_n_443;
  wire get_mem_param_n_444;
  wire get_mem_param_n_445;
  wire get_mem_param_n_446;
  wire get_mem_param_n_447;
  wire get_mem_param_n_448;
  wire get_mem_param_n_449;
  wire get_mem_param_n_45;
  wire get_mem_param_n_451;
  wire get_mem_param_n_452;
  wire get_mem_param_n_453;
  wire get_mem_param_n_454;
  wire get_mem_param_n_455;
  wire get_mem_param_n_456;
  wire get_mem_param_n_457;
  wire get_mem_param_n_458;
  wire get_mem_param_n_459;
  wire get_mem_param_n_46;
  wire get_mem_param_n_460;
  wire get_mem_param_n_461;
  wire get_mem_param_n_462;
  wire get_mem_param_n_463;
  wire get_mem_param_n_464;
  wire get_mem_param_n_465;
  wire get_mem_param_n_466;
  wire get_mem_param_n_467;
  wire get_mem_param_n_468;
  wire get_mem_param_n_469;
  wire get_mem_param_n_47;
  wire get_mem_param_n_471;
  wire get_mem_param_n_473;
  wire get_mem_param_n_474;
  wire get_mem_param_n_475;
  wire get_mem_param_n_476;
  wire get_mem_param_n_477;
  wire get_mem_param_n_478;
  wire get_mem_param_n_479;
  wire get_mem_param_n_48;
  wire get_mem_param_n_480;
  wire get_mem_param_n_481;
  wire get_mem_param_n_482;
  wire get_mem_param_n_483;
  wire get_mem_param_n_484;
  wire get_mem_param_n_485;
  wire get_mem_param_n_486;
  wire get_mem_param_n_487;
  wire get_mem_param_n_488;
  wire get_mem_param_n_489;
  wire get_mem_param_n_49;
  wire get_mem_param_n_490;
  wire get_mem_param_n_491;
  wire get_mem_param_n_492;
  wire get_mem_param_n_493;
  wire get_mem_param_n_494;
  wire get_mem_param_n_495;
  wire get_mem_param_n_496;
  wire get_mem_param_n_497;
  wire get_mem_param_n_498;
  wire get_mem_param_n_499;
  wire get_mem_param_n_50;
  wire get_mem_param_n_500;
  wire get_mem_param_n_501;
  wire get_mem_param_n_502;
  wire get_mem_param_n_506;
  wire get_mem_param_n_507;
  wire get_mem_param_n_508;
  wire get_mem_param_n_509;
  wire get_mem_param_n_51;
  wire get_mem_param_n_510;
  wire get_mem_param_n_511;
  wire get_mem_param_n_512;
  wire get_mem_param_n_513;
  wire get_mem_param_n_514;
  wire get_mem_param_n_515;
  wire get_mem_param_n_516;
  wire get_mem_param_n_517;
  wire get_mem_param_n_518;
  wire get_mem_param_n_519;
  wire get_mem_param_n_52;
  wire get_mem_param_n_520;
  wire get_mem_param_n_522;
  wire get_mem_param_n_523;
  wire get_mem_param_n_524;
  wire get_mem_param_n_525;
  wire get_mem_param_n_526;
  wire get_mem_param_n_527;
  wire get_mem_param_n_528;
  wire get_mem_param_n_53;
  wire get_mem_param_n_530;
  wire get_mem_param_n_531;
  wire get_mem_param_n_535;
  wire get_mem_param_n_536;
  wire get_mem_param_n_54;
  wire get_mem_param_n_540;
  wire get_mem_param_n_541;
  wire get_mem_param_n_542;
  wire get_mem_param_n_543;
  wire get_mem_param_n_544;
  wire get_mem_param_n_545;
  wire get_mem_param_n_546;
  wire get_mem_param_n_547;
  wire get_mem_param_n_549;
  wire get_mem_param_n_55;
  wire get_mem_param_n_550;
  wire get_mem_param_n_552;
  wire get_mem_param_n_553;
  wire get_mem_param_n_554;
  wire get_mem_param_n_555;
  wire get_mem_param_n_556;
  wire get_mem_param_n_557;
  wire get_mem_param_n_558;
  wire get_mem_param_n_559;
  wire get_mem_param_n_56;
  wire get_mem_param_n_560;
  wire get_mem_param_n_561;
  wire get_mem_param_n_562;
  wire get_mem_param_n_563;
  wire get_mem_param_n_564;
  wire get_mem_param_n_565;
  wire get_mem_param_n_566;
  wire get_mem_param_n_567;
  wire get_mem_param_n_568;
  wire get_mem_param_n_569;
  wire get_mem_param_n_57;
  wire get_mem_param_n_570;
  wire get_mem_param_n_571;
  wire get_mem_param_n_573;
  wire get_mem_param_n_574;
  wire get_mem_param_n_575;
  wire get_mem_param_n_576;
  wire get_mem_param_n_577;
  wire get_mem_param_n_578;
  wire get_mem_param_n_579;
  wire get_mem_param_n_58;
  wire get_mem_param_n_580;
  wire get_mem_param_n_581;
  wire get_mem_param_n_582;
  wire get_mem_param_n_583;
  wire get_mem_param_n_584;
  wire get_mem_param_n_585;
  wire get_mem_param_n_586;
  wire get_mem_param_n_587;
  wire get_mem_param_n_588;
  wire get_mem_param_n_589;
  wire get_mem_param_n_59;
  wire get_mem_param_n_590;
  wire get_mem_param_n_591;
  wire get_mem_param_n_592;
  wire get_mem_param_n_593;
  wire get_mem_param_n_594;
  wire get_mem_param_n_595;
  wire get_mem_param_n_596;
  wire get_mem_param_n_597;
  wire get_mem_param_n_598;
  wire get_mem_param_n_599;
  wire get_mem_param_n_60;
  wire get_mem_param_n_601;
  wire get_mem_param_n_604;
  wire get_mem_param_n_605;
  wire get_mem_param_n_606;
  wire get_mem_param_n_607;
  wire get_mem_param_n_608;
  wire get_mem_param_n_609;
  wire get_mem_param_n_61;
  wire get_mem_param_n_612;
  wire get_mem_param_n_613;
  wire get_mem_param_n_614;
  wire get_mem_param_n_616;
  wire get_mem_param_n_618;
  wire get_mem_param_n_62;
  wire get_mem_param_n_620;
  wire get_mem_param_n_627;
  wire get_mem_param_n_628;
  wire get_mem_param_n_629;
  wire get_mem_param_n_63;
  wire get_mem_param_n_630;
  wire get_mem_param_n_631;
  wire get_mem_param_n_632;
  wire get_mem_param_n_633;
  wire get_mem_param_n_634;
  wire get_mem_param_n_635;
  wire get_mem_param_n_636;
  wire get_mem_param_n_637;
  wire get_mem_param_n_638;
  wire get_mem_param_n_639;
  wire get_mem_param_n_64;
  wire get_mem_param_n_640;
  wire get_mem_param_n_642;
  wire get_mem_param_n_644;
  wire get_mem_param_n_645;
  wire get_mem_param_n_646;
  wire get_mem_param_n_647;
  wire get_mem_param_n_649;
  wire get_mem_param_n_65;
  wire get_mem_param_n_650;
  wire get_mem_param_n_651;
  wire get_mem_param_n_652;
  wire get_mem_param_n_653;
  wire get_mem_param_n_654;
  wire get_mem_param_n_655;
  wire get_mem_param_n_656;
  wire get_mem_param_n_657;
  wire get_mem_param_n_658;
  wire get_mem_param_n_659;
  wire get_mem_param_n_66;
  wire get_mem_param_n_660;
  wire get_mem_param_n_661;
  wire get_mem_param_n_662;
  wire get_mem_param_n_663;
  wire get_mem_param_n_664;
  wire get_mem_param_n_665;
  wire get_mem_param_n_666;
  wire get_mem_param_n_667;
  wire get_mem_param_n_668;
  wire get_mem_param_n_669;
  wire get_mem_param_n_67;
  wire get_mem_param_n_670;
  wire get_mem_param_n_671;
  wire get_mem_param_n_672;
  wire get_mem_param_n_673;
  wire get_mem_param_n_674;
  wire get_mem_param_n_675;
  wire get_mem_param_n_676;
  wire get_mem_param_n_677;
  wire get_mem_param_n_678;
  wire get_mem_param_n_679;
  wire get_mem_param_n_68;
  wire get_mem_param_n_680;
  wire get_mem_param_n_681;
  wire get_mem_param_n_682;
  wire get_mem_param_n_683;
  wire get_mem_param_n_684;
  wire get_mem_param_n_685;
  wire get_mem_param_n_686;
  wire get_mem_param_n_687;
  wire get_mem_param_n_688;
  wire get_mem_param_n_689;
  wire get_mem_param_n_69;
  wire get_mem_param_n_690;
  wire get_mem_param_n_691;
  wire get_mem_param_n_692;
  wire get_mem_param_n_693;
  wire get_mem_param_n_694;
  wire get_mem_param_n_695;
  wire get_mem_param_n_696;
  wire get_mem_param_n_697;
  wire get_mem_param_n_698;
  wire get_mem_param_n_699;
  wire get_mem_param_n_70;
  wire get_mem_param_n_700;
  wire get_mem_param_n_701;
  wire get_mem_param_n_702;
  wire get_mem_param_n_703;
  wire get_mem_param_n_704;
  wire get_mem_param_n_705;
  wire get_mem_param_n_706;
  wire get_mem_param_n_707;
  wire get_mem_param_n_708;
  wire get_mem_param_n_709;
  wire get_mem_param_n_71;
  wire get_mem_param_n_710;
  wire get_mem_param_n_711;
  wire get_mem_param_n_712;
  wire get_mem_param_n_713;
  wire get_mem_param_n_714;
  wire get_mem_param_n_715;
  wire get_mem_param_n_718;
  wire get_mem_param_n_72;
  wire get_mem_param_n_722;
  wire get_mem_param_n_723;
  wire get_mem_param_n_724;
  wire get_mem_param_n_725;
  wire get_mem_param_n_729;
  wire get_mem_param_n_73;
  wire get_mem_param_n_730;
  wire get_mem_param_n_734;
  wire get_mem_param_n_735;
  wire get_mem_param_n_736;
  wire get_mem_param_n_737;
  wire get_mem_param_n_738;
  wire get_mem_param_n_739;
  wire get_mem_param_n_74;
  wire get_mem_param_n_740;
  wire get_mem_param_n_75;
  wire get_mem_param_n_76;
  wire get_mem_param_n_77;
  wire get_mem_param_n_78;
  wire get_mem_param_n_79;
  wire get_mem_param_n_80;
  wire get_mem_param_n_81;
  wire get_mem_param_n_82;
  wire get_mem_param_n_83;
  wire get_mem_param_n_84;
  wire get_mem_param_n_85;
  wire get_mem_param_n_86;
  wire get_mem_param_n_87;
  wire get_mem_param_n_88;
  wire get_mem_param_n_89;
  wire get_mem_param_n_90;
  wire get_mem_param_n_91;
  wire get_mem_param_n_92;
  wire get_mem_param_n_93;
  wire get_mem_param_n_94;
  wire get_mem_param_n_95;
  wire get_mem_param_n_96;
  wire get_mem_param_n_97;
  wire get_mem_param_n_98;
  wire get_mem_param_n_99;
  wire get_out_param_n_20;
  wire get_out_param_n_21;
  wire get_out_param_n_41;
  wire get_out_param_n_42;
  wire get_out_param_n_43;
  wire get_out_param_n_44;
  wire get_out_param_n_45;
  wire get_out_param_n_46;
  wire get_out_param_n_47;
  wire get_out_param_n_48;
  wire get_out_param_n_49;
  wire get_out_param_n_50;
  wire get_out_param_n_51;
  wire get_out_param_n_52;
  wire get_out_param_n_53;
  wire get_out_param_n_54;
  wire get_out_param_n_55;
  wire get_out_param_n_56;
  wire get_out_param_n_57;
  wire get_out_param_n_58;
  wire get_out_param_n_59;
  wire get_out_param_n_60;
  wire get_out_param_n_61;
  wire get_out_param_n_62;
  wire get_out_param_n_63;
  wire get_out_param_n_64;
  wire get_out_param_n_65;
  wire get_out_param_n_66;
  wire get_out_param_n_67;
  wire get_out_param_n_68;
  wire get_out_param_n_69;
  wire get_out_param_n_70;
  wire get_out_param_n_71;
  wire get_out_param_n_72;
  wire get_out_param_n_73;
  wire get_out_param_n_74;
  wire get_out_param_n_75;
  wire get_out_param_n_76;
  wire get_out_param_n_77;
  wire get_series_param_n_10;
  wire get_series_param_n_11;
  wire get_series_param_n_13;
  wire get_series_param_n_14;
  wire get_series_param_n_17;
  wire get_series_param_n_18;
  wire get_series_param_n_32;
  wire get_series_param_n_36;
  wire get_series_param_n_37;
  wire get_series_param_n_38;
  wire get_series_param_n_39;
  wire get_series_param_n_40;
  wire get_series_param_n_41;
  wire get_series_param_n_42;
  wire get_series_param_n_43;
  wire get_series_param_n_44;
  wire get_series_param_n_45;
  wire get_series_param_n_46;
  wire get_series_param_n_47;
  wire get_series_param_n_48;
  wire get_series_param_n_49;
  wire get_series_param_n_5;
  wire get_series_param_n_50;
  wire get_series_param_n_51;
  wire get_series_param_n_52;
  wire get_series_param_n_53;
  wire get_series_param_n_54;
  wire get_series_param_n_55;
  wire get_series_param_n_56;
  wire get_series_param_n_57;
  wire get_series_param_n_6;
  wire get_series_param_n_7;
  wire get_series_param_n_8;
  wire get_series_param_n_9;
  wire get_system_param_n_11;
  wire get_system_param_n_12;
  wire get_system_param_n_13;
  wire get_system_param_n_14;
  wire get_system_param_n_15;
  wire get_system_param_n_16;
  wire get_system_param_n_17;
  wire get_system_param_n_6;
  wire inout_isa_n_0;
  wire inout_isa_n_10;
  wire inout_isa_n_11;
  wire inout_isa_n_12;
  wire inout_isa_n_13;
  wire inout_isa_n_14;
  wire inout_isa_n_15;
  wire inout_isa_n_17;
  wire inout_isa_n_18;
  wire inout_isa_n_19;
  wire inout_isa_n_20;
  wire inout_isa_n_21;
  wire inout_isa_n_22;
  wire inout_isa_n_23;
  wire inout_isa_n_24;
  wire inout_isa_n_25;
  wire inout_isa_n_26;
  wire inout_isa_n_27;
  wire inout_isa_n_28;
  wire inout_isa_n_29;
  wire inout_isa_n_31;
  wire inout_isa_n_32;
  wire inout_isa_n_34;
  wire inout_isa_n_35;
  wire inout_isa_n_36;
  wire inout_isa_n_37;
  wire inout_isa_n_38;
  wire inout_isa_n_40;
  wire inout_isa_n_41;
  wire inout_isa_n_42;
  wire inout_isa_n_9;
  wire isa_adv;
  wire isa_cs;
  wire [7:0]isa_getdata;
  wire isa_rd;
  wire [7:0]isa_senddata;
  wire isa_wr;
  wire outreg0;
  wire outreg0_31;
  wire outreg0_4;
  wire outreg0_7;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_30;
  wire [15:8]p_0_in_41;
  wire [55:0]p_0_in_43;
  wire [0:0]p_0_in__0__0;
  wire [0:0]p_0_in__0__0_10;
  wire [0:0]p_0_in__0__0_12;
  wire [0:0]p_0_in__0__0_29;
  wire [0:0]p_0_in__10;
  wire [0:0]p_0_in__10__0;
  wire [0:0]p_0_in__10__0_25;
  wire [0:0]p_0_in__11__0;
  wire [0:0]p_0_in__11__0_19;
  wire [0:0]p_0_in__11__0_34;
  wire [0:0]p_0_in__12__0;
  wire [0:0]p_0_in__12__0_36;
  wire [0:0]p_0_in__13__0;
  wire [0:0]p_0_in__14__0;
  wire [0:0]p_0_in__1__0;
  wire [0:0]p_0_in__1__0_14;
  wire [0:0]p_0_in__1__0_27;
  wire [0:0]p_0_in__1__0_9;
  wire [0:0]p_0_in__2__0;
  wire [0:0]p_0_in__2__0_16;
  wire [0:0]p_0_in__2__0_38;
  wire [0:0]p_0_in__2__0_8;
  wire [0:0]p_0_in__3__0;
  wire [0:0]p_0_in__3__0_15;
  wire [0:0]p_0_in__3__0_32;
  wire [0:0]p_0_in__3__0_6;
  wire [0:0]p_0_in__4__0;
  wire [0:0]p_0_in__4__0_17;
  wire [0:0]p_0_in__4__0_33;
  wire [0:0]p_0_in__4__0_5;
  wire [0:0]p_0_in__5__0;
  wire [0:0]p_0_in__5__0_22;
  wire [0:0]p_0_in__5__0_35;
  wire [0:0]p_0_in__6__0;
  wire [0:0]p_0_in__6__0_28;
  wire [0:0]p_0_in__7__0;
  wire [0:0]p_0_in__7__0_18;
  wire [0:0]p_0_in__7__0_26;
  wire [0:0]p_0_in__8__0;
  wire [0:0]p_0_in__8__0_20;
  wire [0:0]p_0_in__8__0_39;
  wire [0:0]p_0_in__9__0;
  wire [0:0]p_0_in__9__0_21;
  wire [0:0]p_0_in__9__0_37;
  wire [31:31]p_1_out;
  wire [63:63]p_1_out_2;
  wire [15:15]p_1_out_24;
  wire pin_isa_adv;
  wire pin_isa_cs;
  wire [7:0]pin_isa_data;
  wire pin_isa_rd;
  wire pin_isa_wr;
  wire reset;
  wire result_data1;
  wire result_data1_1;
  wire [9:0]rreg_ddr_data_wr_addr;
  wire rreg_ddr_data_wr_clk;
  wire [31:0]rreg_ddr_data_wr_data;
  wire rreg_ddr_data_wr_en;
  wire [7:0]rreg_ddr_status;
  wire rreg_ddr_status_valid;
  wire [7:0]rreg_mem_data_wr_addr;
  wire [7:0]rreg_mem_data_wr_data;
  wire rreg_mem_data_wr_en;
  wire [7:0]rreg_mem_status;
  wire rreg_mem_status_valid;
  wire [9:0]rreg_series_data_wr_addr;
  wire rreg_series_data_wr_clk;
  wire [31:0]rreg_series_data_wr_data;
  wire rreg_series_data_wr_en;
  wire [79:0]rreg_series_maxdata;
  wire \rreg_series_maxdata_d70_w79/tx_len1 ;
  wire rreg_series_maxdata_valid;
  wire [63:0]rreg_series_starttime;
  wire \rreg_series_starttime_d68_w64/tx_len1 ;
  wire rreg_series_starttime_valid;
  wire [7:0]rreg_series_status;
  wire rreg_series_status_valid;
  wire [63:0]rreg_series_stoptime;
  wire rreg_series_stoptime_valid;
  wire [63:0]rreg_series_trigger_starttime;
  wire \rreg_series_trigger_starttime_d72_w64/tx_len1 ;
  wire rreg_series_trigger_starttime_valid;
  wire [63:0]rreg_series_trigger_stoptime;
  wire \rreg_series_trigger_stoptime_d73_w64/tx_len1 ;
  wire rreg_series_trigger_stoptime_valid;
  wire [15:0]rreg_system_batteryvalue;
  wire \rreg_system_batteryvalue_d13_w16/tx_len1 ;
  wire rreg_system_batteryvalue_valid;
  wire [7:0]rreg_system_debug1;
  wire [7:0]\rreg_system_debug1_d01_w08/addr ;
  wire rreg_system_debug1_valid;
  wire [7:0]rreg_system_debug2;
  wire rreg_system_debug2_valid;
  wire [7:0]rreg_system_debug3;
  wire rreg_system_debug3_valid;
  wire [7:0]rreg_system_debug4;
  wire rreg_system_debug4_valid;
  wire [63:0]rreg_system_rtctime;
  wire rreg_system_rtctime_valid;
  wire [7:0]rreg_system_status;
  wire rreg_system_status_valid;
  wire [31:0]rreg_system_syncfrq;
  wire rreg_system_syncfrq_valid;
  wire [7:0]rreg_system_syncstatus;
  wire rreg_system_syncstatus_valid;
  wire [47:0]rreg_system_version;
  wire \rreg_system_version_d10_w48/tx_len1 ;
  wire rreg_system_version_valid;
  wire sel;
  wire sel_0;
  wire sel_11;
  wire sel_23;
  wire send_param_all_n_11;
  wire send_param_all_n_12;
  wire send_param_all_n_15;
  wire send_param_all_n_16;
  wire send_param_all_n_17;
  wire send_param_all_n_18;
  wire send_param_all_n_20;
  wire send_param_all_n_23;
  wire send_param_all_n_25;
  wire send_param_all_n_27;
  wire send_param_all_n_28;
  wire send_param_all_n_29;
  wire send_param_all_n_6;
  wire send_param_all_n_7;
  wire send_param_all_n_9;
  wire wr_up;
  wire \wreg_ch_filter_data_d62/wr_en0 ;
  wire [7:0]wreg_ch_filter_rd_data;
  wire wreg_ch_filter_rd_en;
  wire [3:0]wreg_ch_filter_rd_len;
  wire [7:0]wreg_ch_i_amp;
  wire wreg_ch_i_amp_valid;
  wire [7:0]wreg_ch_main_amp;
  wire wreg_ch_main_amp_valid;
  wire [15:0]wreg_ch_noise_amp_cof;
  wire [0:0]\wreg_ch_noise_amp_cof_d64_w16/rv_len_reg__0 ;
  wire wreg_ch_noise_amp_cof_valid;
  wire [7:0]wreg_ch_noise_comp;
  wire wreg_ch_noise_comp_valid;
  wire [7:0]wreg_ch_noise_delay;
  wire wreg_ch_noise_delay_valid;
  wire [7:0]wreg_ch_pre_amp;
  wire wreg_ch_pre_amp_valid;
  wire [15:0]wreg_ch_sample_rate;
  wire [0:0]\wreg_ch_sample_rate_d56_w16/rv_len_reg__0 ;
  wire wreg_ch_sample_rate_valid;
  wire [7:0]wreg_ch_sign_handle;
  wire wreg_ch_sign_handle_valid;
  wire [7:0]wreg_ch_start_suscycle;
  wire wreg_ch_start_suscycle_valid;
  wire [31:0]wreg_ch_start_susnum;
  wire [2:0]\wreg_ch_start_susnum_d68_w32/rv_len_reg__0 ;
  wire wreg_ch_start_susnum_valid;
  wire [31:0]wreg_ch_start_sustime;
  wire [2:0]\wreg_ch_start_sustime_d67_w32/rv_len_reg__0 ;
  wire wreg_ch_start_sustime_valid;
  wire [63:0]wreg_ch_start_targettime;
  wire [3:0]\wreg_ch_start_targettime_d66_w64/rv_len_reg__0 ;
  wire wreg_ch_start_targettime_valid;
  wire [7:0]wreg_ch_stop_suscycle;
  wire wreg_ch_stop_suscycle_valid;
  wire [31:0]wreg_ch_stop_susnum;
  wire wreg_ch_stop_susnum_valid;
  wire [31:0]wreg_ch_stop_sustime;
  wire [2:0]\wreg_ch_stop_sustime_d70_w32/rv_len_reg__0 ;
  wire wreg_ch_stop_sustime_valid;
  wire [7:0]wreg_ch_trig_dropratio;
  wire wreg_ch_trig_dropratio_valid;
  wire [15:0]wreg_ch_trig_droptime;
  wire [0:0]\wreg_ch_trig_droptime_d76_w16/rv_len_reg__0 ;
  wire wreg_ch_trig_droptime_valid;
  wire [15:0]wreg_ch_trig_pulsewidth;
  wire [0:0]\wreg_ch_trig_pulsewidth_d77_w16/rv_len_reg__0 ;
  wire wreg_ch_trig_pulsewidth_valid;
  wire [7:0]wreg_ch_trig_riseratio;
  wire wreg_ch_trig_riseratio_valid;
  wire [15:0]wreg_ch_trig_risetime;
  wire [0:0]\wreg_ch_trig_risetime_d75_w16/rv_len_reg__0 ;
  wire wreg_ch_trig_risetime_valid;
  wire [15:0]wreg_ch_trig_rmsvalue;
  wire [0:0]\wreg_ch_trig_rmsvalue_d80_w16/rv_len_reg__0 ;
  wire wreg_ch_trig_rmsvalue_valid;
  wire [15:0]wreg_ch_trig_threshold_n;
  wire [0:0]\wreg_ch_trig_threshold_n_d74_w16/rv_len_reg__0 ;
  wire wreg_ch_trig_threshold_n_valid;
  wire [15:0]wreg_ch_trig_threshold_p;
  wire [0:0]\wreg_ch_trig_threshold_p_d73_w16/rv_len_reg__0 ;
  wire wreg_ch_trig_threshold_p_valid;
  wire [7:0]wreg_ch_v_amp;
  wire wreg_ch_v_amp_valid;
  wire [15:0]wreg_ch_zero_cal;
  wire [0:0]\wreg_ch_zero_cal_d55_w16/rv_len_reg__0 ;
  wire wreg_ch_zero_cal_valid;
  wire [31:0]wreg_ddr_addr;
  wire [0:0]\wreg_ddr_addr_d48_w32/rv_len_reg ;
  wire wreg_ddr_addr_valid;
  wire [7:0]wreg_ddr_ctrl;
  wire wreg_ddr_ctrl_valid;
  wire [31:0]wreg_ddr_len;
  wire [0:0]\wreg_ddr_len_d49_w32/rv_len_reg ;
  wire wreg_ddr_len_valid;
  wire [15:0]wreg_mem_addr;
  wire wreg_mem_addr_valid;
  wire [7:0]wreg_mem_ctrl;
  wire wreg_mem_ctrl_valid;
  wire \wreg_mem_data_d17/fifo_clr_len1__19 ;
  wire \wreg_mem_data_d17/wr_en0 ;
  wire [7:0]wreg_mem_len;
  wire wreg_mem_len_valid;
  wire [7:0]wreg_mem_rd_data;
  wire wreg_mem_rd_en;
  wire [4:0]wreg_mem_rd_len;
  wire [7:0]wreg_out_ctrl;
  wire wreg_out_ctrl_valid;
  wire [7:0]wreg_out_level;
  wire wreg_out_level_valid;
  wire [7:0]wreg_out_sel;
  wire wreg_out_sel_valid;
  wire [7:0]wreg_out_start_subcycle;
  wire wreg_out_start_subcycle_valid;
  wire [31:0]wreg_out_start_subnum;
  wire [0:0]\wreg_out_start_subnum_d30_w32/rv_len_reg__0 ;
  wire wreg_out_start_subnum_valid;
  wire [31:0]wreg_out_start_subtime;
  wire [2:0]\wreg_out_start_subtime_d29_w32/rv_len_reg__0 ;
  wire wreg_out_start_subtime_valid;
  wire [63:0]wreg_out_start_targettime;
  wire [3:0]\wreg_out_start_targettime_d28_w64/rv_len_reg__0 ;
  wire wreg_out_start_targettime_valid;
  wire [31:0]wreg_out_start_trigmode1;
  wire [2:0]\wreg_out_start_trigmode1_d32_w32/rv_len_reg__0 ;
  wire wreg_out_start_trigmode1_valid;
  wire [31:0]wreg_out_start_trigmode2;
  wire [2:0]\wreg_out_start_trigmode2_d33_w32/rv_len_reg__0 ;
  wire wreg_out_start_trigmode2_valid;
  wire [31:0]wreg_out_start_trigmode3;
  wire [2:0]\wreg_out_start_trigmode3_d34_w32/rv_len_reg__0 ;
  wire wreg_out_start_trigmode3_valid;
  wire [31:0]wreg_out_start_trigmode4;
  wire [2:0]\wreg_out_start_trigmode4_d35_w32/rv_len_reg__0 ;
  wire wreg_out_start_trigmode4_valid;
  wire [7:0]wreg_out_startmode;
  wire wreg_out_startmode_valid;
  wire \wreg_out_time_d25/wr_en0 ;
  wire [7:0]wreg_out_time_rd_data;
  wire wreg_out_time_rd_en;
  wire [4:0]wreg_out_time_rd_len;
  wire [7:0]wreg_out_trig_dropratio;
  wire wreg_out_trig_dropratio_valid;
  wire [15:0]wreg_out_trig_droptime;
  wire [0:0]\wreg_out_trig_droptime_d39_w16/rv_len_reg__0 ;
  wire wreg_out_trig_droptime_valid;
  wire [15:0]wreg_out_trig_pulsewidth;
  wire [0:0]\wreg_out_trig_pulsewidth_d40_w16/rv_len_reg__0 ;
  wire wreg_out_trig_pulsewidth_valid;
  wire [7:0]wreg_out_trig_riseratio;
  wire wreg_out_trig_riseratio_valid;
  wire [15:0]wreg_out_trig_risetime;
  wire [0:0]\wreg_out_trig_risetime_d38_w16/rv_len_reg__0 ;
  wire wreg_out_trig_risetime_valid;
  wire [15:0]wreg_out_trig_rmsvalue;
  wire [0:0]\wreg_out_trig_rmsvalue_d43_w16/rv_len_reg__0 ;
  wire wreg_out_trig_rmsvalue_valid;
  wire [15:0]wreg_out_trig_threshold_n;
  wire [0:0]\wreg_out_trig_threshold_n_d37_w16/rv_len_reg__0 ;
  wire wreg_out_trig_threshold_n_valid;
  wire [15:0]wreg_out_trig_threshold_p;
  wire [0:0]\wreg_out_trig_threshold_p_d36_w16/rv_len_reg__0 ;
  wire wreg_out_trig_threshold_p_valid;
  wire [15:0]wreg_series_comp_num;
  wire [0:0]\wreg_series_comp_num_d104_w16/rv_len_reg__0 ;
  wire wreg_series_comp_num_valid;
  wire [31:0]wreg_series_comp_ratio;
  wire [0:0]\wreg_series_comp_ratio_d103_w32/rv_len_reg__0 ;
  wire wreg_series_comp_ratio_valid;
  wire [7:0]wreg_series_ctrl;
  wire wreg_series_ctrl_valid;
  wire [7:0]wreg_series_data_type;
  wire wreg_series_data_type_valid;
  wire [7:0]wreg_series_sample_cycle;
  wire wreg_series_sample_cycle_valid;
  wire [31:0]wreg_series_seek_datalen;
  wire [0:0]\wreg_series_seek_datalen_d120_w32/rv_len_reg__0 ;
  wire wreg_series_seek_datalen_valid;
  wire [63:0]wreg_series_seek_startime;
  wire [0:0]\wreg_series_seek_startime_d118_w64/rv_len_reg__0 ;
  wire wreg_series_seek_startime_valid;
  wire [31:0]wreg_series_seek_zoom;
  wire [0:0]\wreg_series_seek_zoom_d119_w32/rv_len_reg__0 ;
  wire wreg_series_seek_zoom_valid;
  wire [31:0]wreg_series_star_trigmode1;
  wire [0:0]\wreg_series_star_trigmode1_d109_w32/rv_len_reg__0 ;
  wire [0:0]\wreg_series_star_trigmode1_d111_w32/rv_len_reg__0 ;
  wire [2:0]\wreg_series_star_trigmode1_d112_w32/rv_len_reg__0 ;
  wire wreg_series_star_trigmode1_valid;
  wire [31:0]wreg_series_star_trigmode2;
  wire [0:0]\wreg_series_star_trigmode2_d110_w32/rv_len_reg__0 ;
  wire wreg_series_star_trigmode2_valid;
  wire [31:0]wreg_series_star_trigmode3;
  wire wreg_series_star_trigmode3_valid;
  wire [31:0]wreg_series_star_trigmode4;
  wire wreg_series_star_trigmode4_valid;
  wire [31:0]wreg_series_start_ddraddr;
  wire [0:0]\wreg_series_start_ddraddr_d106_w32/rv_len_reg__0 ;
  wire wreg_series_start_ddraddr_valid;
  wire [7:0]wreg_series_startmode;
  wire wreg_series_startmode_valid;
  wire [31:0]wreg_series_stop_ddraddr;
  wire [0:0]\wreg_series_stop_ddraddr_d107_w32/rv_len_reg__0 ;
  wire wreg_series_stop_ddraddr_valid;
  wire [31:0]wreg_series_stop_trigmode1;
  wire [0:0]\wreg_series_stop_trigmode1_d114_w32/rv_len_reg__0 ;
  wire wreg_series_stop_trigmode1_valid;
  wire [31:0]wreg_series_stop_trigmode2;
  wire [2:0]\wreg_series_stop_trigmode2_d115_w32/rv_len_reg__0 ;
  wire wreg_series_stop_trigmode2_valid;
  wire [31:0]wreg_series_stop_trigmode3;
  wire [0:0]\wreg_series_stop_trigmode3_d116_w32/rv_len_reg__0 ;
  wire wreg_series_stop_trigmode3_valid;
  wire [31:0]wreg_series_stop_trigmode4;
  wire [0:0]\wreg_series_stop_trigmode4_d117_w32/rv_len_reg__0 ;
  wire wreg_series_stop_trigmode4_valid;
  wire [7:0]wreg_series_stopmode;
  wire wreg_series_stopmode_valid;
  wire [31:0]wreg_series_validmode_data;
  wire [0:0]\wreg_series_validmode_data_d105_w32/rv_len_reg__0 ;
  wire wreg_series_validmode_data_valid;
  wire [7:0]wreg_system_ch_sel;
  wire wreg_system_ch_sel_valid;
  wire [7:0]wreg_system_ctrl;
  wire wreg_system_ctrl_valid;
  wire [7:0]wreg_system_sel_rtc;
  wire wreg_system_sel_rtc_valid;
  wire [63:0]wreg_system_set_rtctime;
  wire [0:0]\wreg_system_set_rtctime_d05_w64/rv_len_reg ;
  wire wreg_system_set_rtctime_valid;
  wire [15:0]wreg_system_sync_max;
  wire [0:0]\wreg_system_sync_max_d07_w16/rv_len_reg ;
  wire wreg_system_sync_max_valid;
  wire [15:0]wreg_system_sync_minfrq;
  wire [0:0]\wreg_system_sync_minfrq_d06_w16/rv_len_reg ;
  wire wreg_system_sync_minfrq_valid;
  wire [7:0]wreg_system_sync_sel;
  wire wreg_system_sync_sel_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ch get_ch_param
       (.D(p_0_in__12__0),
        .E(get_mem_param_n_556),
        .Q({\wreg_ch_start_targettime_d66_w64/rv_len_reg__0 [3],\wreg_ch_start_targettime_d66_w64/rv_len_reg__0 [0]}),
        .addr(addr),
        .\addr_reg[1] (get_mem_param_n_553),
        .\addr_reg[1]_0 (get_mem_param_n_552),
        .\addr_reg[1]_1 (get_mem_param_n_536),
        .\addr_reg[1]_2 (get_mem_param_n_487),
        .\addr_reg[1]_3 (get_mem_param_n_478),
        .\addr_reg[1]_4 (get_mem_param_n_549),
        .\addr_reg[1]_5 (get_mem_param_n_78),
        .\addr_reg[1]_6 (get_mem_param_n_469),
        .\addr_reg[1]_7 (get_mem_param_n_168),
        .\addr_reg[2] (get_mem_param_n_550),
        .\addr_reg[2]_0 (get_mem_param_n_531),
        .\addr_reg[2]_1 (get_mem_param_n_557),
        .\addr_reg[2]_2 (get_mem_param_n_394),
        .\addr_reg[2]_3 (get_mem_param_n_177),
        .\addr_reg[3] (get_mem_param_n_91),
        .\addr_reg[3]_0 (get_mem_param_n_100),
        .\addr_reg[3]_1 (get_mem_param_n_493),
        .\addr_reg[3]_2 (get_mem_param_n_490),
        .\addr_reg[3]_3 (get_mem_param_n_471),
        .\addr_reg[3]_4 (check_13),
        .\addr_reg[4] (get_mem_param_n_129),
        .\addr_reg[5] (inout_isa_n_35),
        .\addr_reg[5]_0 (get_mem_param_n_110),
        .\addr_reg[6] (get_mem_param_n_535),
        .\addr_reg[6]_0 (get_mem_param_n_120),
        .\addr_reg[6]_1 (get_mem_param_n_80),
        .\addr_reg[6]_2 (get_mem_param_n_109),
        .\addr_reg[6]_3 (get_mem_param_n_119),
        .\addr_reg[6]_4 (get_mem_param_n_484),
        .\addr_reg[6]_5 (get_mem_param_n_138),
        .\addr_reg[6]_6 (get_mem_param_n_148),
        .\addr_reg[6]_7 (get_mem_param_n_497),
        .\addr_reg[6]_8 (get_mem_param_n_502),
        .\addr_reg[6]_9 (get_mem_param_n_166),
        .\addr_reg[7] (get_mem_param_n_554),
        .\addr_reg[7]_0 (get_mem_param_n_476),
        .\check_reg[0] (get_ch_param_n_25),
        .\check_reg[0]_0 (get_ch_param_n_26),
        .\check_reg[0]_1 (get_ch_param_n_27),
        .\check_reg[0]_10 (get_ch_param_n_62),
        .\check_reg[0]_11 (get_ch_param_n_63),
        .\check_reg[0]_12 (get_ch_param_n_66),
        .\check_reg[0]_13 (get_ch_param_n_68),
        .\check_reg[0]_14 (get_ch_param_n_69),
        .\check_reg[0]_15 (get_ch_param_n_70),
        .\check_reg[0]_16 (get_ch_param_n_72),
        .\check_reg[0]_17 (get_ch_param_n_73),
        .\check_reg[0]_18 (get_ch_param_n_75),
        .\check_reg[0]_19 (get_ch_param_n_76),
        .\check_reg[0]_2 (get_ch_param_n_30),
        .\check_reg[0]_20 (get_ch_param_n_78),
        .\check_reg[0]_21 (get_ch_param_n_79),
        .\check_reg[0]_3 (get_ch_param_n_48),
        .\check_reg[0]_4 (get_ch_param_n_50),
        .\check_reg[0]_5 (get_ch_param_n_54),
        .\check_reg[0]_6 (get_ch_param_n_55),
        .\check_reg[0]_7 (get_ch_param_n_57),
        .\check_reg[0]_8 (get_ch_param_n_59),
        .\check_reg[0]_9 (get_ch_param_n_60),
        .\check_reg[3] (get_ch_param_n_47),
        .\check_reg[3]_0 (get_ch_param_n_49),
        .\check_reg[3]_1 (get_ch_param_n_51),
        .\check_reg[3]_10 (get_ch_param_n_74),
        .\check_reg[3]_11 (get_ch_param_n_77),
        .\check_reg[3]_12 (get_ch_param_n_80),
        .\check_reg[3]_2 (get_ch_param_n_52),
        .\check_reg[3]_3 (get_ch_param_n_53),
        .\check_reg[3]_4 (get_ch_param_n_58),
        .\check_reg[3]_5 (get_ch_param_n_61),
        .\check_reg[3]_6 (get_ch_param_n_64),
        .\check_reg[3]_7 (get_ch_param_n_65),
        .\check_reg[3]_8 (get_ch_param_n_67),
        .\check_reg[3]_9 (get_ch_param_n_71),
        .\check_reg[7] ({\wreg_ch_stop_sustime_d70_w32/rv_len_reg__0 [2],\wreg_ch_stop_sustime_d70_w32/rv_len_reg__0 [0]}),
        .\check_reg[7]_0 ({\wreg_ch_start_sustime_d67_w32/rv_len_reg__0 [2],\wreg_ch_start_sustime_d67_w32/rv_len_reg__0 [0]}),
        .clk(clk),
        .\getdata_reg[0]_rep (get_mem_param_n_32),
        .\getdata_reg[0]_rep__0 (get_mem_param_n_35),
        .\getdata_reg[0]_rep__0_0 (get_mem_param_n_485),
        .\getdata_reg[0]_rep__0_1 (get_mem_param_n_482),
        .\getdata_reg[0]_rep__0_2 (get_mem_param_n_474),
        .\getdata_reg[0]_rep__0_3 (get_mem_param_n_486),
        .\getdata_reg[0]_rep__0_4 (get_mem_param_n_483),
        .\getdata_reg[0]_rep__0_5 (get_mem_param_n_475),
        .\getdata_reg[1]_rep (get_mem_param_n_30),
        .\getdata_reg[1]_rep_0 (get_mem_param_n_499),
        .\getdata_reg[1]_rep__0 (get_mem_param_n_36),
        .\getdata_reg[1]_rep__0_0 (get_mem_param_n_498),
        .\getdata_reg[2] (p_1_out_24),
        .\getdata_reg[2]_0 (get_mem_param_n_81),
        .\getdata_reg[2]_1 (get_mem_param_n_473),
        .\getdata_reg[2]_2 (get_mem_param_n_479),
        .\getdata_reg[2]_3 (get_mem_param_n_491),
        .\getdata_reg[2]_rep (get_mem_param_n_31),
        .\getdata_reg[2]_rep_0 (get_mem_param_n_467),
        .\getdata_reg[2]_rep_1 (sel_23),
        .\getdata_reg[2]_rep_2 (get_mem_param_n_468),
        .\getdata_reg[2]_rep_3 (get_mem_param_n_494),
        .\getdata_reg[2]_rep_4 (get_mem_param_n_77),
        .\getdata_reg[2]_rep_5 (get_mem_param_n_480),
        .\getdata_reg[2]_rep_6 (get_mem_param_n_492),
        .\getdata_reg[3]_rep (get_mem_param_n_28),
        .\getdata_reg[3]_rep_0 (get_mem_param_n_558),
        .\getdata_reg[3]_rep_1 (get_mem_param_n_559),
        .\getdata_reg[3]_rep_2 (get_mem_param_n_563),
        .\getdata_reg[3]_rep_3 (get_mem_param_n_564),
        .\getdata_reg[3]_rep_4 (get_mem_param_n_565),
        .\getdata_reg[3]_rep_5 (get_mem_param_n_566),
        .\getdata_reg[3]_rep_6 (get_mem_param_n_570),
        .\getdata_reg[3]_rep_7 (get_mem_param_n_571),
        .\getdata_reg[3]_rep__0 (get_mem_param_n_560),
        .\getdata_reg[3]_rep__0_0 (get_mem_param_n_561),
        .\getdata_reg[3]_rep__0_1 (get_mem_param_n_562),
        .\getdata_reg[3]_rep__0_2 (get_mem_param_n_567),
        .\getdata_reg[3]_rep__0_3 (get_mem_param_n_568),
        .\getdata_reg[3]_rep__0_4 (get_mem_param_n_569),
        .\getdata_reg[3]_rep__0_5 (get_mem_param_n_79),
        .\getdata_reg[3]_rep__0_6 (get_mem_param_n_477),
        .\getdata_reg[5]_rep (get_mem_param_n_29),
        .\getdata_reg[6]_rep (get_mem_param_n_27),
        .\getdata_reg[6]_rep_0 (get_mem_param_n_500),
        .\getdata_reg[6]_rep_1 (get_mem_param_n_495),
        .\getdata_reg[6]_rep_2 (get_mem_param_n_488),
        .\getdata_reg[6]_rep_3 (get_mem_param_n_501),
        .\getdata_reg[6]_rep_4 (get_mem_param_n_496),
        .\getdata_reg[6]_rep_5 (get_mem_param_n_489),
        .\getdata_reg[7]_rep ({get_mem_param_n_24,p_0_in_41[14:13],get_mem_param_n_25,get_mem_param_n_26,p_0_in_41[9:8]}),
        .\getdata_reg[7]_rep_0 ({get_mem_param_n_540,get_mem_param_n_541,get_mem_param_n_542,get_mem_param_n_543,get_mem_param_n_544,get_mem_param_n_545,get_mem_param_n_546,get_mem_param_n_547}),
        .\getdata_reg[7]_rep_1 ({get_mem_param_n_169,get_mem_param_n_170,get_mem_param_n_171,get_mem_param_n_172,get_mem_param_n_173,get_mem_param_n_174,get_mem_param_n_175,get_mem_param_n_176}),
        .\getdata_reg[7]_rep_10 ({get_mem_param_n_101,get_mem_param_n_102,get_mem_param_n_103,get_mem_param_n_104,get_mem_param_n_105,get_mem_param_n_106,get_mem_param_n_107,get_mem_param_n_108}),
        .\getdata_reg[7]_rep_11 ({get_mem_param_n_522,get_mem_param_n_523,get_mem_param_n_524,get_mem_param_n_525,get_mem_param_n_526,get_mem_param_n_527,get_mem_param_n_528}),
        .\getdata_reg[7]_rep_12 ({get_mem_param_n_111,get_mem_param_n_112,get_mem_param_n_113,get_mem_param_n_114,get_mem_param_n_115,get_mem_param_n_116,get_mem_param_n_117,get_mem_param_n_118}),
        .\getdata_reg[7]_rep_13 ({get_mem_param_n_83,get_mem_param_n_84,get_mem_param_n_85,get_mem_param_n_86,get_mem_param_n_87,get_mem_param_n_88,get_mem_param_n_89,get_mem_param_n_90}),
        .\getdata_reg[7]_rep_2 ({get_mem_param_n_158,get_mem_param_n_159,get_mem_param_n_160,get_mem_param_n_161,get_mem_param_n_162,get_mem_param_n_163,get_mem_param_n_164,get_mem_param_n_165}),
        .\getdata_reg[7]_rep_3 ({get_mem_param_n_139,get_mem_param_n_140,get_mem_param_n_141,get_mem_param_n_142,get_mem_param_n_143,get_mem_param_n_144,get_mem_param_n_145,get_mem_param_n_146}),
        .\getdata_reg[7]_rep_4 ({get_mem_param_n_149,get_mem_param_n_150,get_mem_param_n_151,get_mem_param_n_152,get_mem_param_n_153,get_mem_param_n_154,get_mem_param_n_155,get_mem_param_n_156}),
        .\getdata_reg[7]_rep_5 ({get_mem_param_n_130,get_mem_param_n_131,get_mem_param_n_132,get_mem_param_n_133,get_mem_param_n_134,get_mem_param_n_135,get_mem_param_n_136,get_mem_param_n_137}),
        .\getdata_reg[7]_rep_6 ({get_mem_param_n_92,get_mem_param_n_93,get_mem_param_n_94,get_mem_param_n_95,get_mem_param_n_96,get_mem_param_n_97,get_mem_param_n_98,get_mem_param_n_99}),
        .\getdata_reg[7]_rep_7 ({get_mem_param_n_506,get_mem_param_n_507,get_mem_param_n_508,get_mem_param_n_509,get_mem_param_n_510,get_mem_param_n_511,get_mem_param_n_512,get_mem_param_n_513}),
        .\getdata_reg[7]_rep_8 ({get_mem_param_n_121,get_mem_param_n_122,get_mem_param_n_123,get_mem_param_n_124,get_mem_param_n_125,get_mem_param_n_126,get_mem_param_n_127,get_mem_param_n_128}),
        .\getdata_reg[7]_rep_9 ({get_mem_param_n_514,get_mem_param_n_515,get_mem_param_n_516,get_mem_param_n_517,get_mem_param_n_518,get_mem_param_n_519,get_mem_param_n_520}),
        .isa_cs_reg(get_mem_param_n_555),
        .isa_cs_reg_0(get_mem_param_n_530),
        .isa_cs_reg_1(inout_isa_n_34),
        .isa_cs_reg_2(get_mem_param_n_481),
        .isa_getdata(isa_getdata),
        .\outreg_reg[0] (get_ch_param_n_56),
        .\outreg_reg[7] (get_ch_param_n_31),
        .p_0_in({p_0_in_41[15],p_0_in_41[12:10]}),
        .reset(reset),
        .reset_0(get_system_param_n_6),
        .reset_1(get_out_param_n_21),
        .\result_data_reg[0] (get_ch_param_n_24),
        .\rv_len_reg[0] (p_0_in__5__0_22),
        .\rv_len_reg[0]_0 (p_0_in__9__0_21),
        .\rv_len_reg[0]_1 (p_0_in__8__0_20),
        .\rv_len_reg[0]_10 (get_mem_param_n_167),
        .\rv_len_reg[0]_2 (p_0_in__10__0),
        .\rv_len_reg[0]_3 (p_0_in__11__0_19),
        .\rv_len_reg[0]_4 (p_0_in__7__0_18),
        .\rv_len_reg[0]_5 (p_0_in__4__0_17),
        .\rv_len_reg[0]_6 (p_0_in__2__0_16),
        .\rv_len_reg[0]_7 (p_0_in__3__0_15),
        .\rv_len_reg[0]_8 (p_0_in__1__0_14),
        .\rv_len_reg[0]_9 (p_0_in__0__0_12),
        .\rv_len_reg[2] ({\wreg_ch_start_susnum_d68_w32/rv_len_reg__0 [2],\wreg_ch_start_susnum_d68_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_0 (get_mem_param_n_82),
        .\rv_len_reg[2]_1 (get_mem_param_n_157),
        .\rv_len_reg[3] (get_mem_param_n_147),
        .\rv_len_reg[4] (\wreg_ch_trig_rmsvalue_d80_w16/rv_len_reg__0 ),
        .\rv_len_reg[4]_0 (\wreg_ch_trig_risetime_d75_w16/rv_len_reg__0 ),
        .\rv_len_reg[4]_1 (\wreg_ch_trig_threshold_n_d74_w16/rv_len_reg__0 ),
        .\rv_len_reg[4]_2 (\wreg_ch_trig_droptime_d76_w16/rv_len_reg__0 ),
        .\rv_len_reg[4]_3 (\wreg_ch_trig_pulsewidth_d77_w16/rv_len_reg__0 ),
        .\rv_len_reg[4]_4 (\wreg_ch_trig_threshold_p_d73_w16/rv_len_reg__0 ),
        .\rv_len_reg[4]_5 (\wreg_ch_noise_amp_cof_d64_w16/rv_len_reg__0 ),
        .\rv_len_reg[4]_6 (\wreg_ch_zero_cal_d55_w16/rv_len_reg__0 ),
        .\rv_len_reg[4]_7 (\wreg_ch_sample_rate_d56_w16/rv_len_reg__0 ),
        .valid_reg(get_ch_param_n_13),
        .wr_en0(\wreg_ch_filter_data_d62/wr_en0 ),
        .wreg_ch_filter_rd_data(wreg_ch_filter_rd_data),
        .wreg_ch_filter_rd_en(wreg_ch_filter_rd_en),
        .wreg_ch_filter_rd_len(wreg_ch_filter_rd_len),
        .wreg_ch_i_amp(wreg_ch_i_amp),
        .wreg_ch_i_amp_valid(wreg_ch_i_amp_valid),
        .wreg_ch_main_amp(wreg_ch_main_amp),
        .wreg_ch_main_amp_valid(wreg_ch_main_amp_valid),
        .wreg_ch_noise_amp_cof(wreg_ch_noise_amp_cof),
        .wreg_ch_noise_amp_cof_valid(wreg_ch_noise_amp_cof_valid),
        .wreg_ch_noise_comp(wreg_ch_noise_comp),
        .wreg_ch_noise_comp_valid(wreg_ch_noise_comp_valid),
        .wreg_ch_noise_delay(wreg_ch_noise_delay),
        .wreg_ch_noise_delay_valid(wreg_ch_noise_delay_valid),
        .wreg_ch_pre_amp(wreg_ch_pre_amp),
        .wreg_ch_pre_amp_valid(wreg_ch_pre_amp_valid),
        .wreg_ch_sample_rate(wreg_ch_sample_rate),
        .wreg_ch_sample_rate_valid(wreg_ch_sample_rate_valid),
        .wreg_ch_sign_handle(wreg_ch_sign_handle),
        .wreg_ch_sign_handle_valid(wreg_ch_sign_handle_valid),
        .wreg_ch_start_suscycle(wreg_ch_start_suscycle),
        .wreg_ch_start_suscycle_valid(wreg_ch_start_suscycle_valid),
        .wreg_ch_start_susnum(wreg_ch_start_susnum),
        .wreg_ch_start_susnum_valid(wreg_ch_start_susnum_valid),
        .wreg_ch_start_sustime(wreg_ch_start_sustime),
        .wreg_ch_start_sustime_valid(wreg_ch_start_sustime_valid),
        .wreg_ch_start_targettime(wreg_ch_start_targettime),
        .wreg_ch_start_targettime_valid(wreg_ch_start_targettime_valid),
        .wreg_ch_stop_suscycle(wreg_ch_stop_suscycle),
        .wreg_ch_stop_suscycle_valid(wreg_ch_stop_suscycle_valid),
        .wreg_ch_stop_susnum(wreg_ch_stop_susnum),
        .wreg_ch_stop_susnum_valid(wreg_ch_stop_susnum_valid),
        .wreg_ch_stop_sustime(wreg_ch_stop_sustime),
        .wreg_ch_stop_sustime_valid(wreg_ch_stop_sustime_valid),
        .wreg_ch_trig_dropratio(wreg_ch_trig_dropratio),
        .wreg_ch_trig_dropratio_valid(wreg_ch_trig_dropratio_valid),
        .wreg_ch_trig_droptime(wreg_ch_trig_droptime),
        .wreg_ch_trig_droptime_valid(wreg_ch_trig_droptime_valid),
        .wreg_ch_trig_pulsewidth(wreg_ch_trig_pulsewidth),
        .wreg_ch_trig_pulsewidth_valid(wreg_ch_trig_pulsewidth_valid),
        .wreg_ch_trig_riseratio(wreg_ch_trig_riseratio),
        .wreg_ch_trig_riseratio_valid(wreg_ch_trig_riseratio_valid),
        .wreg_ch_trig_risetime(wreg_ch_trig_risetime),
        .wreg_ch_trig_risetime_valid(wreg_ch_trig_risetime_valid),
        .wreg_ch_trig_rmsvalue(wreg_ch_trig_rmsvalue),
        .wreg_ch_trig_rmsvalue_valid(wreg_ch_trig_rmsvalue_valid),
        .wreg_ch_trig_threshold_n(wreg_ch_trig_threshold_n),
        .wreg_ch_trig_threshold_n_valid(wreg_ch_trig_threshold_n_valid),
        .wreg_ch_trig_threshold_p(wreg_ch_trig_threshold_p),
        .wreg_ch_trig_threshold_p_valid(wreg_ch_trig_threshold_p_valid),
        .wreg_ch_v_amp(wreg_ch_v_amp),
        .wreg_ch_v_amp_valid(wreg_ch_v_amp_valid),
        .wreg_ch_zero_cal(wreg_ch_zero_cal),
        .wreg_ch_zero_cal_valid(wreg_ch_zero_cal_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_ddr get_ddr_param
       (.D({get_mem_param_n_29,get_mem_param_n_25}),
        .E(outreg0),
        .Q(get_ddr_param_n_3),
        .\addr_reg[0] (get_mem_param_n_725),
        .\addr_reg[2] (get_mem_param_n_722),
        .\addr_reg[5] (get_mem_param_n_735),
        .\addr_reg[5]_0 (get_mem_param_n_734),
        .check(check),
        .\check_reg[0] (get_ddr_param_n_5),
        .\check_reg[7] (get_ddr_param_n_4),
        .clk(clk),
        .\getdata_reg[0] (p_1_out),
        .\getdata_reg[0]_0 (get_mem_param_n_723),
        .\getdata_reg[0]_rep (get_mem_param_n_32),
        .\getdata_reg[0]_rep_0 (sel),
        .\getdata_reg[0]_rep_1 (get_mem_param_n_724),
        .\getdata_reg[1]_rep (get_mem_param_n_30),
        .\getdata_reg[3]_rep (get_mem_param_n_28),
        .\getdata_reg[7] (get_mem_param_n_736),
        .\getdata_reg[7]_0 (get_mem_param_n_737),
        .p_0_in({p_0_in_41[15:14],p_0_in_41[10:8]}),
        .reset(reset),
        .reset_0(get_ch_param_n_13),
        .result_data1(result_data1),
        .\rv_len_reg[0] (p_0_in__1__0),
        .\rv_len_reg[0]_0 (p_0_in__0__0),
        .\rv_len_reg[4] (\wreg_ddr_len_d49_w32/rv_len_reg ),
        .\rv_len_reg[4]_0 (\wreg_ddr_addr_d48_w32/rv_len_reg ),
        .wreg_ddr_addr(wreg_ddr_addr),
        .wreg_ddr_addr_valid(wreg_ddr_addr_valid),
        .wreg_ddr_ctrl(wreg_ddr_ctrl),
        .wreg_ddr_ctrl_valid(wreg_ddr_ctrl_valid),
        .wreg_ddr_len(wreg_ddr_len),
        .wreg_ddr_len_valid(wreg_ddr_len_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_mem get_mem_param
       (.D(get_mem_param_n_29),
        .E(get_mem_param_n_37),
        .Q(\wreg_series_stop_trigmode1_d114_w32/rv_len_reg__0 ),
        .\addr_reg[0] (get_mem_param_n_32),
        .\addr_reg[1] (get_mem_param_n_30),
        .\addr_reg[2] (get_mem_param_n_31),
        .\addr_reg[2]_0 (send_param_all_n_28),
        .\addr_reg[3] (get_mem_param_n_28),
        .\addr_reg[5] (send_param_all_n_27),
        .\addr_reg[6] (get_mem_param_n_27),
        .\addr_reg[7] ({get_mem_param_n_24,get_mem_param_n_25,get_mem_param_n_26}),
        .adv_down_reg(get_mem_param_n_298),
        .check(check_40),
        .check_0(check_3),
        .check_2(check_42),
        .check_3(check),
        .\check_reg[0] (get_mem_param_n_42),
        .\check_reg[0]_0 (get_mem_param_n_56),
        .\check_reg[0]_1 (get_mem_param_n_65),
        .\check_reg[0]_10 (get_mem_param_n_119),
        .\check_reg[0]_11 (get_mem_param_n_129),
        .\check_reg[0]_12 (get_mem_param_n_147),
        .\check_reg[0]_13 (get_mem_param_n_157),
        .\check_reg[0]_14 (get_mem_param_n_166),
        .\check_reg[0]_15 (get_mem_param_n_177),
        .\check_reg[0]_16 (get_mem_param_n_181),
        .\check_reg[0]_17 (get_mem_param_n_183),
        .\check_reg[0]_18 (get_mem_param_n_185),
        .\check_reg[0]_19 (get_mem_param_n_187),
        .\check_reg[0]_2 (get_mem_param_n_74),
        .\check_reg[0]_20 (get_mem_param_n_189),
        .\check_reg[0]_21 (get_mem_param_n_191),
        .\check_reg[0]_22 (get_mem_param_n_200),
        .\check_reg[0]_23 (get_mem_param_n_217),
        .\check_reg[0]_24 (get_mem_param_n_250),
        .\check_reg[0]_25 (get_mem_param_n_276),
        .\check_reg[0]_26 (get_mem_param_n_286),
        .\check_reg[0]_27 (get_mem_param_n_296),
        .\check_reg[0]_28 (get_mem_param_n_321),
        .\check_reg[0]_29 (get_mem_param_n_322),
        .\check_reg[0]_3 (get_mem_param_n_75),
        .\check_reg[0]_30 (get_mem_param_n_402),
        .\check_reg[0]_31 (get_mem_param_n_403),
        .\check_reg[0]_32 (get_mem_param_n_404),
        .\check_reg[0]_33 (get_mem_param_n_405),
        .\check_reg[0]_34 (get_mem_param_n_425),
        .\check_reg[0]_35 (get_mem_param_n_442),
        .\check_reg[0]_36 (get_mem_param_n_443),
        .\check_reg[0]_37 (get_mem_param_n_471),
        .\check_reg[0]_38 (check_13),
        .\check_reg[0]_39 (get_mem_param_n_549),
        .\check_reg[0]_4 (get_mem_param_n_76),
        .\check_reg[0]_40 (get_mem_param_n_557),
        .\check_reg[0]_41 (get_mem_param_n_646),
        .\check_reg[0]_42 (get_mem_param_n_651),
        .\check_reg[0]_43 (get_mem_param_n_718),
        .\check_reg[0]_44 (get_mem_param_n_734),
        .\check_reg[0]_45 (get_mem_param_n_735),
        .\check_reg[0]_5 (get_mem_param_n_80),
        .\check_reg[0]_6 (get_mem_param_n_82),
        .\check_reg[0]_7 (get_mem_param_n_91),
        .\check_reg[0]_8 (get_mem_param_n_100),
        .\check_reg[0]_9 (get_mem_param_n_110),
        .\check_reg[3] (get_series_param_n_43),
        .\check_reg[3]_0 (get_series_param_n_36),
        .\check_reg[3]_1 (get_series_param_n_39),
        .\check_reg[3]_10 (get_series_param_n_54),
        .\check_reg[3]_11 (get_series_param_n_55),
        .\check_reg[3]_12 (get_series_param_n_56),
        .\check_reg[3]_13 (get_series_param_n_57),
        .\check_reg[3]_14 (get_series_param_n_42),
        .\check_reg[3]_15 (get_ch_param_n_58),
        .\check_reg[3]_16 (get_ch_param_n_61),
        .\check_reg[3]_17 (get_ch_param_n_64),
        .\check_reg[3]_18 (get_ch_param_n_65),
        .\check_reg[3]_19 (get_ch_param_n_47),
        .\check_reg[3]_2 (get_series_param_n_44),
        .\check_reg[3]_20 (get_ch_param_n_67),
        .\check_reg[3]_21 (get_ch_param_n_49),
        .\check_reg[3]_22 (get_ch_param_n_71),
        .\check_reg[3]_23 (get_ch_param_n_74),
        .\check_reg[3]_24 (get_ch_param_n_51),
        .\check_reg[3]_25 (get_ch_param_n_77),
        .\check_reg[3]_26 (get_ch_param_n_52),
        .\check_reg[3]_27 (get_ch_param_n_53),
        .\check_reg[3]_28 (get_ch_param_n_80),
        .\check_reg[3]_29 (get_out_param_n_48),
        .\check_reg[3]_3 (get_series_param_n_45),
        .\check_reg[3]_30 (get_out_param_n_51),
        .\check_reg[3]_31 (get_out_param_n_41),
        .\check_reg[3]_32 (get_out_param_n_54),
        .\check_reg[3]_33 (get_out_param_n_57),
        .\check_reg[3]_34 (get_out_param_n_60),
        .\check_reg[3]_35 (get_out_param_n_63),
        .\check_reg[3]_36 (get_out_param_n_68),
        .\check_reg[3]_37 (get_out_param_n_42),
        .\check_reg[3]_38 (get_out_param_n_71),
        .\check_reg[3]_39 (get_out_param_n_74),
        .\check_reg[3]_4 (get_series_param_n_46),
        .\check_reg[3]_40 (get_out_param_n_45),
        .\check_reg[3]_41 (get_out_param_n_77),
        .\check_reg[3]_5 (get_series_param_n_47),
        .\check_reg[3]_6 (get_series_param_n_48),
        .\check_reg[3]_7 (get_series_param_n_40),
        .\check_reg[3]_8 (get_series_param_n_50),
        .\check_reg[3]_9 (get_series_param_n_51),
        .\check_reg[7] (get_ddr_param_n_3),
        .\check_reg[7]_0 (get_ddr_param_n_4),
        .\check_reg[7]_1 (get_system_param_n_11),
        .\check_reg[7]_2 (get_system_param_n_12),
        .\check_reg[7]_3 (get_system_param_n_13),
        .clk(clk),
        .fifo_clr_len1__19(\wreg_mem_data_d17/fifo_clr_len1__19 ),
        .isa_adv(isa_adv),
        .isa_adv_reg(inout_isa_n_29),
        .isa_cs(isa_cs),
        .isa_cs_reg(inout_isa_n_42),
        .isa_getdata(isa_getdata),
        .isa_wr(isa_wr),
        .isa_wr_reg(inout_isa_n_32),
        .\outreg_reg[0] (get_mem_param_n_35),
        .\outreg_reg[0]_0 (get_mem_param_n_120),
        .\outreg_reg[0]_1 (get_mem_param_n_452),
        .\outreg_reg[0]_10 (get_mem_param_n_565),
        .\outreg_reg[0]_11 (get_mem_param_n_566),
        .\outreg_reg[0]_12 (get_mem_param_n_567),
        .\outreg_reg[0]_13 (get_mem_param_n_569),
        .\outreg_reg[0]_14 (get_mem_param_n_570),
        .\outreg_reg[0]_15 (get_mem_param_n_629),
        .\outreg_reg[0]_16 (get_mem_param_n_632),
        .\outreg_reg[0]_17 (get_mem_param_n_633),
        .\outreg_reg[0]_18 (get_mem_param_n_634),
        .\outreg_reg[0]_19 (get_mem_param_n_635),
        .\outreg_reg[0]_2 (get_mem_param_n_453),
        .\outreg_reg[0]_20 (get_mem_param_n_638),
        .\outreg_reg[0]_21 (get_mem_param_n_639),
        .\outreg_reg[0]_22 (get_mem_param_n_722),
        .\outreg_reg[0]_23 (get_mem_param_n_736),
        .\outreg_reg[0]_24 (get_mem_param_n_737),
        .\outreg_reg[0]_25 (get_mem_param_n_738),
        .\outreg_reg[0]_3 (get_mem_param_n_466),
        .\outreg_reg[0]_4 (get_mem_param_n_558),
        .\outreg_reg[0]_5 (get_mem_param_n_560),
        .\outreg_reg[0]_6 (get_mem_param_n_561),
        .\outreg_reg[0]_7 (get_mem_param_n_562),
        .\outreg_reg[0]_8 (get_mem_param_n_563),
        .\outreg_reg[0]_9 (get_mem_param_n_564),
        .\outreg_reg[15] (get_mem_param_n_559),
        .\outreg_reg[15]_0 (get_mem_param_n_568),
        .\outreg_reg[15]_1 (get_mem_param_n_571),
        .\outreg_reg[15]_2 (get_mem_param_n_636),
        .\outreg_reg[15]_3 (get_mem_param_n_637),
        .\outreg_reg[1] (get_mem_param_n_36),
        .\outreg_reg[31] (get_mem_param_n_451),
        .\outreg_reg[31]_0 (get_mem_param_n_454),
        .\outreg_reg[31]_1 (get_mem_param_n_455),
        .\outreg_reg[31]_10 (get_mem_param_n_465),
        .\outreg_reg[31]_11 (get_mem_param_n_628),
        .\outreg_reg[31]_12 (get_mem_param_n_630),
        .\outreg_reg[31]_13 (get_mem_param_n_631),
        .\outreg_reg[31]_2 (get_mem_param_n_456),
        .\outreg_reg[31]_3 (get_mem_param_n_457),
        .\outreg_reg[31]_4 (get_mem_param_n_458),
        .\outreg_reg[31]_5 (get_mem_param_n_459),
        .\outreg_reg[31]_6 (get_mem_param_n_460),
        .\outreg_reg[31]_7 (get_mem_param_n_461),
        .\outreg_reg[31]_8 (get_mem_param_n_462),
        .\outreg_reg[31]_9 (get_mem_param_n_463),
        .\outreg_reg[63] (get_mem_param_n_464),
        .\outreg_reg[63]_0 (get_mem_param_n_627),
        .p_0_in(p_0_in_41),
        .reset(reset),
        .reset_0(get_system_param_n_6),
        .reset_1(get_ch_param_n_13),
        .result_data1(result_data1_1),
        .result_data1_1(result_data1),
        .\result_data_reg[0] (get_mem_param_n_40),
        .\result_data_reg[0]_0 (get_mem_param_n_41),
        .\result_data_reg[0]_1 (get_mem_param_n_51),
        .\result_data_reg[0]_10 (get_mem_param_n_184),
        .\result_data_reg[0]_11 (get_mem_param_n_186),
        .\result_data_reg[0]_12 (get_mem_param_n_188),
        .\result_data_reg[0]_13 (get_mem_param_n_190),
        .\result_data_reg[0]_14 (p_1_out_24),
        .\result_data_reg[0]_15 (p_1_out_2),
        .\result_data_reg[0]_16 (p_1_out),
        .\result_data_reg[0]_2 (get_mem_param_n_52),
        .\result_data_reg[0]_3 (get_mem_param_n_53),
        .\result_data_reg[0]_4 (get_mem_param_n_54),
        .\result_data_reg[0]_5 (get_mem_param_n_55),
        .\result_data_reg[0]_6 (get_mem_param_n_79),
        .\result_data_reg[0]_7 (get_mem_param_n_81),
        .\result_data_reg[0]_8 (get_mem_param_n_180),
        .\result_data_reg[0]_9 (get_mem_param_n_182),
        .\result_data_reg[15] ({get_mem_param_n_57,get_mem_param_n_58,get_mem_param_n_59,get_mem_param_n_60,get_mem_param_n_61,get_mem_param_n_62,get_mem_param_n_63,get_mem_param_n_64}),
        .\result_data_reg[15]_0 ({get_mem_param_n_83,get_mem_param_n_84,get_mem_param_n_85,get_mem_param_n_86,get_mem_param_n_87,get_mem_param_n_88,get_mem_param_n_89,get_mem_param_n_90}),
        .\result_data_reg[15]_1 ({get_mem_param_n_101,get_mem_param_n_102,get_mem_param_n_103,get_mem_param_n_104,get_mem_param_n_105,get_mem_param_n_106,get_mem_param_n_107,get_mem_param_n_108}),
        .\result_data_reg[15]_10 ({get_mem_param_n_259,get_mem_param_n_260,get_mem_param_n_261,get_mem_param_n_262,get_mem_param_n_263,get_mem_param_n_264,get_mem_param_n_265,get_mem_param_n_266}),
        .\result_data_reg[15]_11 ({get_mem_param_n_268,get_mem_param_n_269,get_mem_param_n_270,get_mem_param_n_271,get_mem_param_n_272,get_mem_param_n_273,get_mem_param_n_274,get_mem_param_n_275}),
        .\result_data_reg[15]_12 (get_mem_param_n_467),
        .\result_data_reg[15]_13 (get_mem_param_n_474),
        .\result_data_reg[15]_14 (get_mem_param_n_479),
        .\result_data_reg[15]_15 (get_mem_param_n_482),
        .\result_data_reg[15]_16 (get_mem_param_n_488),
        .\result_data_reg[15]_17 (get_mem_param_n_491),
        .\result_data_reg[15]_18 (get_mem_param_n_500),
        .\result_data_reg[15]_19 ({get_mem_param_n_514,get_mem_param_n_515,get_mem_param_n_516,get_mem_param_n_517,get_mem_param_n_518,get_mem_param_n_519,get_mem_param_n_520}),
        .\result_data_reg[15]_2 ({get_mem_param_n_111,get_mem_param_n_112,get_mem_param_n_113,get_mem_param_n_114,get_mem_param_n_115,get_mem_param_n_116,get_mem_param_n_117,get_mem_param_n_118}),
        .\result_data_reg[15]_20 ({get_mem_param_n_522,get_mem_param_n_523,get_mem_param_n_524,get_mem_param_n_525,get_mem_param_n_526,get_mem_param_n_527,get_mem_param_n_528}),
        .\result_data_reg[15]_21 ({get_mem_param_n_540,get_mem_param_n_541,get_mem_param_n_542,get_mem_param_n_543,get_mem_param_n_544,get_mem_param_n_545,get_mem_param_n_546,get_mem_param_n_547}),
        .\result_data_reg[15]_22 (get_mem_param_n_581),
        .\result_data_reg[15]_23 (get_mem_param_n_588),
        .\result_data_reg[15]_24 (get_mem_param_n_592),
        .\result_data_reg[15]_25 (get_mem_param_n_642),
        .\result_data_reg[15]_26 (get_mem_param_n_647),
        .\result_data_reg[15]_3 ({get_mem_param_n_121,get_mem_param_n_122,get_mem_param_n_123,get_mem_param_n_124,get_mem_param_n_125,get_mem_param_n_126,get_mem_param_n_127,get_mem_param_n_128}),
        .\result_data_reg[15]_4 ({get_mem_param_n_158,get_mem_param_n_159,get_mem_param_n_160,get_mem_param_n_161,get_mem_param_n_162,get_mem_param_n_163,get_mem_param_n_164,get_mem_param_n_165}),
        .\result_data_reg[15]_5 ({get_mem_param_n_169,get_mem_param_n_170,get_mem_param_n_171,get_mem_param_n_172,get_mem_param_n_173,get_mem_param_n_174,get_mem_param_n_175,get_mem_param_n_176}),
        .\result_data_reg[15]_6 ({get_mem_param_n_192,get_mem_param_n_193,get_mem_param_n_194,get_mem_param_n_195,get_mem_param_n_196,get_mem_param_n_197,get_mem_param_n_198,get_mem_param_n_199}),
        .\result_data_reg[15]_7 ({get_mem_param_n_234,get_mem_param_n_235,get_mem_param_n_236,get_mem_param_n_237,get_mem_param_n_238,get_mem_param_n_239,get_mem_param_n_240,get_mem_param_n_241}),
        .\result_data_reg[15]_8 ({get_mem_param_n_242,get_mem_param_n_243,get_mem_param_n_244,get_mem_param_n_245,get_mem_param_n_246,get_mem_param_n_247,get_mem_param_n_248,get_mem_param_n_249}),
        .\result_data_reg[15]_9 ({get_mem_param_n_251,get_mem_param_n_252,get_mem_param_n_253,get_mem_param_n_254,get_mem_param_n_255,get_mem_param_n_256,get_mem_param_n_257,get_mem_param_n_258}),
        .\result_data_reg[31] ({get_mem_param_n_43,get_mem_param_n_44,get_mem_param_n_45,get_mem_param_n_46,get_mem_param_n_47,get_mem_param_n_48,get_mem_param_n_49,get_mem_param_n_50}),
        .\result_data_reg[31]_0 ({get_mem_param_n_66,get_mem_param_n_67,get_mem_param_n_68,get_mem_param_n_69,get_mem_param_n_70,get_mem_param_n_71,get_mem_param_n_72,get_mem_param_n_73}),
        .\result_data_reg[31]_1 ({get_mem_param_n_92,get_mem_param_n_93,get_mem_param_n_94,get_mem_param_n_95,get_mem_param_n_96,get_mem_param_n_97,get_mem_param_n_98,get_mem_param_n_99}),
        .\result_data_reg[31]_10 (get_mem_param_n_302),
        .\result_data_reg[31]_11 ({get_mem_param_n_303,get_mem_param_n_304,get_mem_param_n_305,get_mem_param_n_306,get_mem_param_n_307,get_mem_param_n_308}),
        .\result_data_reg[31]_12 ({get_mem_param_n_312,get_mem_param_n_313,get_mem_param_n_314,get_mem_param_n_315,get_mem_param_n_316,get_mem_param_n_317}),
        .\result_data_reg[31]_13 (get_mem_param_n_326),
        .\result_data_reg[31]_14 (get_mem_param_n_337),
        .\result_data_reg[31]_15 (get_mem_param_n_340),
        .\result_data_reg[31]_16 (get_mem_param_n_343),
        .\result_data_reg[31]_17 (get_mem_param_n_346),
        .\result_data_reg[31]_18 (get_mem_param_n_349),
        .\result_data_reg[31]_19 ({get_mem_param_n_363,get_mem_param_n_364,get_mem_param_n_365,get_mem_param_n_366,get_mem_param_n_367,get_mem_param_n_368}),
        .\result_data_reg[31]_2 ({get_mem_param_n_130,get_mem_param_n_131,get_mem_param_n_132,get_mem_param_n_133,get_mem_param_n_134,get_mem_param_n_135,get_mem_param_n_136,get_mem_param_n_137}),
        .\result_data_reg[31]_20 ({get_mem_param_n_372,get_mem_param_n_373,get_mem_param_n_374,get_mem_param_n_375,get_mem_param_n_376,get_mem_param_n_377}),
        .\result_data_reg[31]_21 ({get_mem_param_n_379,get_mem_param_n_380,get_mem_param_n_381,get_mem_param_n_382,get_mem_param_n_383,get_mem_param_n_384}),
        .\result_data_reg[31]_22 ({get_mem_param_n_386,get_mem_param_n_387,get_mem_param_n_388,get_mem_param_n_389,get_mem_param_n_390,get_mem_param_n_391}),
        .\result_data_reg[31]_23 ({get_mem_param_n_395,get_mem_param_n_396,get_mem_param_n_397,get_mem_param_n_398,get_mem_param_n_399,get_mem_param_n_400}),
        .\result_data_reg[31]_24 ({get_mem_param_n_407,get_mem_param_n_408,get_mem_param_n_409,get_mem_param_n_410,get_mem_param_n_411,get_mem_param_n_412}),
        .\result_data_reg[31]_25 ({get_mem_param_n_415,get_mem_param_n_416,get_mem_param_n_417,get_mem_param_n_418,get_mem_param_n_419,get_mem_param_n_420,get_mem_param_n_421,get_mem_param_n_422}),
        .\result_data_reg[31]_26 ({get_mem_param_n_426,get_mem_param_n_427,get_mem_param_n_428,get_mem_param_n_429,get_mem_param_n_430,get_mem_param_n_431}),
        .\result_data_reg[31]_27 ({get_mem_param_n_435,get_mem_param_n_436,get_mem_param_n_437,get_mem_param_n_438,get_mem_param_n_439,get_mem_param_n_440}),
        .\result_data_reg[31]_28 ({get_mem_param_n_444,get_mem_param_n_445,get_mem_param_n_446,get_mem_param_n_447,get_mem_param_n_448,get_mem_param_n_449}),
        .\result_data_reg[31]_29 (get_mem_param_n_473),
        .\result_data_reg[31]_3 ({get_mem_param_n_149,get_mem_param_n_150,get_mem_param_n_151,get_mem_param_n_152,get_mem_param_n_153,get_mem_param_n_154,get_mem_param_n_155,get_mem_param_n_156}),
        .\result_data_reg[31]_30 (get_mem_param_n_485),
        .\result_data_reg[31]_31 (get_mem_param_n_495),
        .\result_data_reg[31]_32 ({get_mem_param_n_506,get_mem_param_n_507,get_mem_param_n_508,get_mem_param_n_509,get_mem_param_n_510,get_mem_param_n_511,get_mem_param_n_512,get_mem_param_n_513}),
        .\result_data_reg[31]_33 (get_mem_param_n_576),
        .\result_data_reg[31]_34 (get_mem_param_n_584),
        .\result_data_reg[31]_35 (get_mem_param_n_595),
        .\result_data_reg[31]_36 ({get_mem_param_n_604,get_mem_param_n_605,get_mem_param_n_606,get_mem_param_n_607,get_mem_param_n_608,get_mem_param_n_609}),
        .\result_data_reg[31]_37 (get_mem_param_n_723),
        .\result_data_reg[31]_4 ({get_mem_param_n_201,get_mem_param_n_202,get_mem_param_n_203,get_mem_param_n_204,get_mem_param_n_205,get_mem_param_n_206,get_mem_param_n_207,get_mem_param_n_208}),
        .\result_data_reg[31]_5 ({get_mem_param_n_218,get_mem_param_n_219,get_mem_param_n_220,get_mem_param_n_221,get_mem_param_n_222,get_mem_param_n_223,get_mem_param_n_224,get_mem_param_n_225}),
        .\result_data_reg[31]_6 ({get_mem_param_n_226,get_mem_param_n_227,get_mem_param_n_228,get_mem_param_n_229,get_mem_param_n_230,get_mem_param_n_231,get_mem_param_n_232,get_mem_param_n_233}),
        .\result_data_reg[31]_7 ({get_mem_param_n_278,get_mem_param_n_279,get_mem_param_n_280,get_mem_param_n_281,get_mem_param_n_282,get_mem_param_n_283,get_mem_param_n_284,get_mem_param_n_285}),
        .\result_data_reg[31]_8 ({get_mem_param_n_288,get_mem_param_n_289,get_mem_param_n_290,get_mem_param_n_291,get_mem_param_n_292,get_mem_param_n_293,get_mem_param_n_294,get_mem_param_n_295}),
        .\result_data_reg[31]_9 (get_mem_param_n_299),
        .\result_data_reg[63] ({get_mem_param_n_139,get_mem_param_n_140,get_mem_param_n_141,get_mem_param_n_142,get_mem_param_n_143,get_mem_param_n_144,get_mem_param_n_145,get_mem_param_n_146}),
        .\result_data_reg[63]_0 (get_mem_param_n_178),
        .\result_data_reg[63]_1 ({get_mem_param_n_209,get_mem_param_n_210,get_mem_param_n_211,get_mem_param_n_212,get_mem_param_n_213,get_mem_param_n_214,get_mem_param_n_215,get_mem_param_n_216}),
        .\result_data_reg[63]_2 ({get_mem_param_n_356,get_mem_param_n_357,get_mem_param_n_358,get_mem_param_n_359,get_mem_param_n_360,get_mem_param_n_361}),
        .\result_data_reg[63]_3 (get_mem_param_n_498),
        .\result_data_reg[63]_4 ({get_mem_param_n_652,get_mem_param_n_653,get_mem_param_n_654,get_mem_param_n_655,get_mem_param_n_656,get_mem_param_n_657,get_mem_param_n_658,get_mem_param_n_659,get_mem_param_n_660,get_mem_param_n_661,get_mem_param_n_662,get_mem_param_n_663,get_mem_param_n_664,get_mem_param_n_665,get_mem_param_n_666,get_mem_param_n_667,get_mem_param_n_668,get_mem_param_n_669,get_mem_param_n_670,get_mem_param_n_671,get_mem_param_n_672,get_mem_param_n_673,get_mem_param_n_674,get_mem_param_n_675,get_mem_param_n_676,get_mem_param_n_677,get_mem_param_n_678,get_mem_param_n_679,get_mem_param_n_680,get_mem_param_n_681,get_mem_param_n_682,get_mem_param_n_683,get_mem_param_n_684,get_mem_param_n_685,get_mem_param_n_686,get_mem_param_n_687,get_mem_param_n_688,get_mem_param_n_689,get_mem_param_n_690,get_mem_param_n_691,get_mem_param_n_692,get_mem_param_n_693,get_mem_param_n_694,get_mem_param_n_695,get_mem_param_n_696,get_mem_param_n_697,get_mem_param_n_698,get_mem_param_n_699,get_mem_param_n_700,get_mem_param_n_701,get_mem_param_n_702,get_mem_param_n_703,get_mem_param_n_704,get_mem_param_n_705,get_mem_param_n_706,get_mem_param_n_707,get_mem_param_n_708,get_mem_param_n_709,get_mem_param_n_710,get_mem_param_n_711,get_mem_param_n_712,get_mem_param_n_713,get_mem_param_n_714,get_mem_param_n_715}),
        .\result_data_reg[63]_5 (p_0_in_43),
        .\rv_len_reg[0] (get_mem_param_n_39),
        .\rv_len_reg[0]_0 (get_mem_param_n_138),
        .\rv_len_reg[0]_1 (get_mem_param_n_148),
        .\rv_len_reg[0]_10 (p_0_in__8__0_39),
        .\rv_len_reg[0]_100 (get_mem_param_n_585),
        .\rv_len_reg[0]_101 (get_mem_param_n_586),
        .\rv_len_reg[0]_102 (get_mem_param_n_587),
        .\rv_len_reg[0]_103 (get_mem_param_n_589),
        .\rv_len_reg[0]_104 (get_mem_param_n_590),
        .\rv_len_reg[0]_105 (get_mem_param_n_591),
        .\rv_len_reg[0]_106 (get_mem_param_n_593),
        .\rv_len_reg[0]_107 (get_mem_param_n_594),
        .\rv_len_reg[0]_108 (get_mem_param_n_596),
        .\rv_len_reg[0]_109 (get_mem_param_n_597),
        .\rv_len_reg[0]_11 (get_mem_param_n_310),
        .\rv_len_reg[0]_110 (get_mem_param_n_598),
        .\rv_len_reg[0]_111 (get_mem_param_n_599),
        .\rv_len_reg[0]_112 (p_0_in__8__0),
        .\rv_len_reg[0]_113 (p_0_in__0__0_10),
        .\rv_len_reg[0]_114 (p_0_in),
        .\rv_len_reg[0]_115 (p_0_in__1__0_9),
        .\rv_len_reg[0]_116 (p_0_in__2__0_8),
        .\rv_len_reg[0]_117 (p_0_in__3__0_6),
        .\rv_len_reg[0]_118 (p_0_in__11__0),
        .\rv_len_reg[0]_119 (p_0_in__10),
        .\rv_len_reg[0]_12 (get_mem_param_n_311),
        .\rv_len_reg[0]_120 (p_0_in__9__0),
        .\rv_len_reg[0]_121 (p_0_in__7__0),
        .\rv_len_reg[0]_122 (p_0_in__6__0),
        .\rv_len_reg[0]_123 (p_0_in__5__0),
        .\rv_len_reg[0]_124 (p_0_in__4__0_5),
        .\rv_len_reg[0]_125 (p_0_in__4__0),
        .\rv_len_reg[0]_126 (get_mem_param_n_644),
        .\rv_len_reg[0]_127 (get_mem_param_n_645),
        .\rv_len_reg[0]_128 (p_0_in__3__0),
        .\rv_len_reg[0]_129 (get_mem_param_n_649),
        .\rv_len_reg[0]_13 (p_0_in__2__0_38),
        .\rv_len_reg[0]_130 (get_mem_param_n_650),
        .\rv_len_reg[0]_131 (p_0_in__2__0),
        .\rv_len_reg[0]_132 (sel_0),
        .\rv_len_reg[0]_133 (get_mem_param_n_724),
        .\rv_len_reg[0]_134 (get_mem_param_n_725),
        .\rv_len_reg[0]_135 (sel),
        .\rv_len_reg[0]_136 (p_0_in__1__0),
        .\rv_len_reg[0]_137 (p_0_in__0__0),
        .\rv_len_reg[0]_138 (\wreg_ch_zero_cal_d55_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_139 (\wreg_series_start_ddraddr_d106_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_14 (get_mem_param_n_319),
        .\rv_len_reg[0]_140 (get_series_param_n_52),
        .\rv_len_reg[0]_141 (\wreg_series_seek_startime_d118_w64/rv_len_reg__0 ),
        .\rv_len_reg[0]_142 (\wreg_series_star_trigmode2_d110_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_143 (\wreg_series_stop_trigmode4_d117_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_144 (\wreg_series_star_trigmode1_d109_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_145 (\wreg_series_stop_ddraddr_d107_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_146 (\wreg_series_comp_ratio_d103_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_147 (\wreg_series_comp_num_d104_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_148 (\wreg_series_star_trigmode1_d111_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_149 (\wreg_series_validmode_data_d105_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_15 (get_mem_param_n_320),
        .\rv_len_reg[0]_150 (\wreg_series_seek_zoom_d119_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_151 (get_series_param_n_41),
        .\rv_len_reg[0]_152 (\wreg_series_seek_datalen_d120_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_153 (\wreg_series_stop_trigmode3_d116_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_154 (\wreg_ch_trig_rmsvalue_d80_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_155 (get_ch_param_n_50),
        .\rv_len_reg[0]_156 (\wreg_ch_trig_risetime_d75_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_157 (\wreg_ch_trig_threshold_n_d74_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_158 (\wreg_ch_trig_droptime_d76_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_159 (\wreg_ch_trig_pulsewidth_d77_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_16 (p_0_in__9__0_37),
        .\rv_len_reg[0]_160 (\wreg_ch_trig_threshold_p_d73_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_161 (get_ch_param_n_68),
        .\rv_len_reg[0]_162 (get_ch_param_n_48),
        .\rv_len_reg[0]_163 (\wreg_ch_noise_amp_cof_d64_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_164 (\wreg_ch_sample_rate_d56_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_165 (\wreg_out_trig_risetime_d38_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_166 (get_out_param_n_52),
        .\rv_len_reg[0]_167 (\wreg_out_start_subnum_d30_w32/rv_len_reg__0 ),
        .\rv_len_reg[0]_168 (get_out_param_n_55),
        .\rv_len_reg[0]_169 (get_out_param_n_58),
        .\rv_len_reg[0]_17 (get_mem_param_n_324),
        .\rv_len_reg[0]_170 (\wreg_out_trig_rmsvalue_d43_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_171 (\wreg_out_trig_pulsewidth_d40_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_172 (\wreg_out_trig_droptime_d39_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_173 (\wreg_out_trig_threshold_n_d37_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_174 (\wreg_out_trig_threshold_p_d36_w16/rv_len_reg__0 ),
        .\rv_len_reg[0]_175 (get_out_param_n_64),
        .\rv_len_reg[0]_176 (get_out_param_n_61),
        .\rv_len_reg[0]_177 (get_system_param_n_14),
        .\rv_len_reg[0]_178 (\wreg_system_sync_max_d07_w16/rv_len_reg ),
        .\rv_len_reg[0]_179 (get_system_param_n_15),
        .\rv_len_reg[0]_18 (get_mem_param_n_325),
        .\rv_len_reg[0]_180 (\wreg_system_sync_minfrq_d06_w16/rv_len_reg ),
        .\rv_len_reg[0]_181 (\wreg_system_set_rtctime_d05_w64/rv_len_reg ),
        .\rv_len_reg[0]_182 (\wreg_ddr_len_d49_w32/rv_len_reg ),
        .\rv_len_reg[0]_183 (\wreg_ddr_addr_d48_w32/rv_len_reg ),
        .\rv_len_reg[0]_19 (get_mem_param_n_327),
        .\rv_len_reg[0]_2 (get_mem_param_n_167),
        .\rv_len_reg[0]_20 (get_mem_param_n_328),
        .\rv_len_reg[0]_21 (get_mem_param_n_329),
        .\rv_len_reg[0]_22 (get_mem_param_n_330),
        .\rv_len_reg[0]_23 (get_mem_param_n_331),
        .\rv_len_reg[0]_24 (get_mem_param_n_332),
        .\rv_len_reg[0]_25 (get_mem_param_n_333),
        .\rv_len_reg[0]_26 (get_mem_param_n_334),
        .\rv_len_reg[0]_27 (get_mem_param_n_335),
        .\rv_len_reg[0]_28 (get_mem_param_n_336),
        .\rv_len_reg[0]_29 (get_mem_param_n_338),
        .\rv_len_reg[0]_3 (get_mem_param_n_168),
        .\rv_len_reg[0]_30 (get_mem_param_n_339),
        .\rv_len_reg[0]_31 (get_mem_param_n_341),
        .\rv_len_reg[0]_32 (get_mem_param_n_342),
        .\rv_len_reg[0]_33 (get_mem_param_n_344),
        .\rv_len_reg[0]_34 (get_mem_param_n_345),
        .\rv_len_reg[0]_35 (get_mem_param_n_347),
        .\rv_len_reg[0]_36 (get_mem_param_n_348),
        .\rv_len_reg[0]_37 (get_mem_param_n_350),
        .\rv_len_reg[0]_38 (get_mem_param_n_351),
        .\rv_len_reg[0]_39 (get_mem_param_n_352),
        .\rv_len_reg[0]_4 (get_mem_param_n_267),
        .\rv_len_reg[0]_40 (get_mem_param_n_353),
        .\rv_len_reg[0]_41 (p_0_in__12__0_36),
        .\rv_len_reg[0]_42 (p_0_in__5__0_35),
        .\rv_len_reg[0]_43 (p_0_in__11__0_34),
        .\rv_len_reg[0]_44 (p_0_in__4__0_33),
        .\rv_len_reg[0]_45 (p_0_in__3__0_32),
        .\rv_len_reg[0]_46 (p_0_in_30),
        .\rv_len_reg[0]_47 (p_0_in__0__0_29),
        .\rv_len_reg[0]_48 (p_0_in__6__0_28),
        .\rv_len_reg[0]_49 (p_0_in__1__0_27),
        .\rv_len_reg[0]_5 (get_mem_param_n_277),
        .\rv_len_reg[0]_50 (get_mem_param_n_424),
        .\rv_len_reg[0]_51 (p_0_in__13__0),
        .\rv_len_reg[0]_52 (p_0_in__7__0_26),
        .\rv_len_reg[0]_53 (p_0_in__14__0),
        .\rv_len_reg[0]_54 (p_0_in__10__0_25),
        .\rv_len_reg[0]_55 (get_mem_param_n_468),
        .\rv_len_reg[0]_56 (get_mem_param_n_469),
        .\rv_len_reg[0]_57 (sel_23),
        .\rv_len_reg[0]_58 (get_mem_param_n_475),
        .\rv_len_reg[0]_59 (get_mem_param_n_476),
        .\rv_len_reg[0]_6 (get_mem_param_n_287),
        .\rv_len_reg[0]_60 (get_mem_param_n_477),
        .\rv_len_reg[0]_61 (get_mem_param_n_478),
        .\rv_len_reg[0]_62 (get_mem_param_n_480),
        .\rv_len_reg[0]_63 (get_mem_param_n_481),
        .\rv_len_reg[0]_64 (get_mem_param_n_483),
        .\rv_len_reg[0]_65 (get_mem_param_n_484),
        .\rv_len_reg[0]_66 (get_mem_param_n_486),
        .\rv_len_reg[0]_67 (get_mem_param_n_487),
        .\rv_len_reg[0]_68 (get_mem_param_n_489),
        .\rv_len_reg[0]_69 (get_mem_param_n_490),
        .\rv_len_reg[0]_7 (get_mem_param_n_297),
        .\rv_len_reg[0]_70 (get_mem_param_n_492),
        .\rv_len_reg[0]_71 (get_mem_param_n_493),
        .\rv_len_reg[0]_72 (get_mem_param_n_494),
        .\rv_len_reg[0]_73 (get_mem_param_n_496),
        .\rv_len_reg[0]_74 (get_mem_param_n_497),
        .\rv_len_reg[0]_75 (get_mem_param_n_499),
        .\rv_len_reg[0]_76 (get_mem_param_n_501),
        .\rv_len_reg[0]_77 (get_mem_param_n_502),
        .\rv_len_reg[0]_78 (p_0_in__12__0),
        .\rv_len_reg[0]_79 (p_0_in__5__0_22),
        .\rv_len_reg[0]_8 (get_mem_param_n_300),
        .\rv_len_reg[0]_80 (p_0_in__9__0_21),
        .\rv_len_reg[0]_81 (p_0_in__8__0_20),
        .\rv_len_reg[0]_82 (p_0_in__10__0),
        .\rv_len_reg[0]_83 (p_0_in__11__0_19),
        .\rv_len_reg[0]_84 (p_0_in__7__0_18),
        .\rv_len_reg[0]_85 (p_0_in__4__0_17),
        .\rv_len_reg[0]_86 (p_0_in__2__0_16),
        .\rv_len_reg[0]_87 (p_0_in__3__0_15),
        .\rv_len_reg[0]_88 (p_0_in__1__0_14),
        .\rv_len_reg[0]_89 (p_0_in__0__0_12),
        .\rv_len_reg[0]_9 (get_mem_param_n_301),
        .\rv_len_reg[0]_90 (sel_11),
        .\rv_len_reg[0]_91 (get_mem_param_n_573),
        .\rv_len_reg[0]_92 (get_mem_param_n_574),
        .\rv_len_reg[0]_93 (get_mem_param_n_575),
        .\rv_len_reg[0]_94 (get_mem_param_n_577),
        .\rv_len_reg[0]_95 (get_mem_param_n_578),
        .\rv_len_reg[0]_96 (get_mem_param_n_579),
        .\rv_len_reg[0]_97 (get_mem_param_n_580),
        .\rv_len_reg[0]_98 (get_mem_param_n_582),
        .\rv_len_reg[0]_99 (get_mem_param_n_583),
        .\rv_len_reg[1] (get_series_param_n_38),
        .\rv_len_reg[1]_0 (get_ch_param_n_79),
        .\rv_len_reg[1]_1 (get_ch_param_n_76),
        .\rv_len_reg[1]_10 (get_out_param_n_76),
        .\rv_len_reg[1]_11 (get_out_param_n_47),
        .\rv_len_reg[1]_12 (get_out_param_n_73),
        .\rv_len_reg[1]_13 (get_out_param_n_44),
        .\rv_len_reg[1]_14 (get_out_param_n_67),
        .\rv_len_reg[1]_2 (get_ch_param_n_55),
        .\rv_len_reg[1]_3 (get_ch_param_n_73),
        .\rv_len_reg[1]_4 (get_ch_param_n_27),
        .\rv_len_reg[1]_5 (get_ch_param_n_63),
        .\rv_len_reg[1]_6 (get_ch_param_n_57),
        .\rv_len_reg[1]_7 (get_ch_param_n_60),
        .\rv_len_reg[1]_8 (get_out_param_n_70),
        .\rv_len_reg[1]_9 (get_out_param_n_49),
        .\rv_len_reg[2] (get_series_param_n_6),
        .\rv_len_reg[2]_0 (get_series_param_n_9),
        .\rv_len_reg[2]_1 (get_series_param_n_18),
        .\rv_len_reg[2]_10 (get_series_param_n_32),
        .\rv_len_reg[2]_11 ({\wreg_series_star_trigmode1_d112_w32/rv_len_reg__0 [2],\wreg_series_star_trigmode1_d112_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_12 (get_ch_param_n_24),
        .\rv_len_reg[2]_13 ({\wreg_ch_stop_sustime_d70_w32/rv_len_reg__0 [2],\wreg_ch_stop_sustime_d70_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_14 ({\wreg_ch_start_susnum_d68_w32/rv_len_reg__0 [2],\wreg_ch_start_susnum_d68_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_15 (get_ch_param_n_30),
        .\rv_len_reg[2]_16 ({\wreg_ch_start_sustime_d67_w32/rv_len_reg__0 [2],\wreg_ch_start_sustime_d67_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_17 (get_out_param_n_20),
        .\rv_len_reg[2]_18 ({\wreg_out_start_subtime_d29_w32/rv_len_reg__0 [2],\wreg_out_start_subtime_d29_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_19 (get_out_param_n_50),
        .\rv_len_reg[2]_2 (get_series_param_n_14),
        .\rv_len_reg[2]_20 ({\wreg_out_start_trigmode1_d32_w32/rv_len_reg__0 [2],\wreg_out_start_trigmode1_d32_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_21 ({\wreg_out_start_trigmode2_d33_w32/rv_len_reg__0 [2],\wreg_out_start_trigmode2_d33_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_22 ({\wreg_out_start_trigmode4_d35_w32/rv_len_reg__0 [2],\wreg_out_start_trigmode4_d35_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_23 ({\wreg_out_start_trigmode3_d34_w32/rv_len_reg__0 [2],\wreg_out_start_trigmode3_d34_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_24 (get_ddr_param_n_5),
        .\rv_len_reg[2]_3 (get_series_param_n_13),
        .\rv_len_reg[2]_4 (get_series_param_n_5),
        .\rv_len_reg[2]_5 ({\wreg_series_stop_trigmode2_d115_w32/rv_len_reg__0 [2],\wreg_series_stop_trigmode2_d115_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_6 (get_series_param_n_17),
        .\rv_len_reg[2]_7 (get_series_param_n_8),
        .\rv_len_reg[2]_8 (get_series_param_n_10),
        .\rv_len_reg[2]_9 (get_series_param_n_11),
        .\rv_len_reg[3] (get_series_param_n_7),
        .\rv_len_reg[3]_0 (get_ch_param_n_25),
        .\rv_len_reg[3]_1 (get_ch_param_n_26),
        .\rv_len_reg[3]_2 ({\wreg_ch_start_targettime_d66_w64/rv_len_reg__0 [3],\wreg_ch_start_targettime_d66_w64/rv_len_reg__0 [0]}),
        .\rv_len_reg[3]_3 ({\wreg_out_start_targettime_d28_w64/rv_len_reg__0 [3],\wreg_out_start_targettime_d28_w64/rv_len_reg__0 [0]}),
        .\rv_len_reg[3]_4 (get_system_param_n_17),
        .\rv_len_reg[5] (get_series_param_n_37),
        .\rv_len_reg[5]_0 (get_ch_param_n_78),
        .\rv_len_reg[5]_1 (get_ch_param_n_75),
        .\rv_len_reg[5]_10 (get_out_param_n_43),
        .\rv_len_reg[5]_11 (get_out_param_n_66),
        .\rv_len_reg[5]_2 (get_ch_param_n_54),
        .\rv_len_reg[5]_3 (get_ch_param_n_72),
        .\rv_len_reg[5]_4 (get_ch_param_n_62),
        .\rv_len_reg[5]_5 (get_ch_param_n_56),
        .\rv_len_reg[5]_6 (get_ch_param_n_59),
        .\rv_len_reg[5]_7 (get_out_param_n_69),
        .\rv_len_reg[5]_8 (get_out_param_n_75),
        .\rv_len_reg[5]_9 (get_out_param_n_46),
        .\rv_len_reg[7] (get_mem_param_n_38),
        .\rv_len_reg[7]_0 (get_mem_param_n_77),
        .\rv_len_reg[7]_1 (get_mem_param_n_78),
        .\rv_len_reg[7]_10 (get_out_param_n_72),
        .\rv_len_reg[7]_11 (get_out_param_n_65),
        .\rv_len_reg[7]_12 (get_out_param_n_62),
        .\rv_len_reg[7]_13 (get_system_param_n_16),
        .\rv_len_reg[7]_2 (get_series_param_n_53),
        .\rv_len_reg[7]_3 (get_series_param_n_49),
        .\rv_len_reg[7]_4 (get_ch_param_n_70),
        .\rv_len_reg[7]_5 (get_ch_param_n_69),
        .\rv_len_reg[7]_6 (get_ch_param_n_66),
        .\rv_len_reg[7]_7 (get_out_param_n_53),
        .\rv_len_reg[7]_8 (get_out_param_n_56),
        .\rv_len_reg[7]_9 (get_out_param_n_59),
        .\sendaddr_reg[7] (inout_isa_n_41),
        .\sendaddr_reg[7]_0 (inout_isa_n_40),
        .valid_reg(addr),
        .valid_reg_0(get_mem_param_n_109),
        .valid_reg_1(get_mem_param_n_354),
        .valid_reg_10(get_mem_param_n_531),
        .valid_reg_11(get_mem_param_n_535),
        .valid_reg_12(get_mem_param_n_536),
        .valid_reg_13(get_mem_param_n_550),
        .valid_reg_14(get_mem_param_n_552),
        .valid_reg_15(get_mem_param_n_553),
        .valid_reg_16(get_mem_param_n_554),
        .valid_reg_17(get_mem_param_n_555),
        .valid_reg_18(get_mem_param_n_556),
        .valid_reg_19(get_mem_param_n_601),
        .valid_reg_2(get_mem_param_n_355),
        .valid_reg_20(get_mem_param_n_612),
        .valid_reg_21(get_mem_param_n_613),
        .valid_reg_22(get_mem_param_n_614),
        .valid_reg_23(outreg0_7),
        .valid_reg_24(get_mem_param_n_616),
        .valid_reg_25(get_mem_param_n_618),
        .valid_reg_26(get_mem_param_n_620),
        .valid_reg_27(get_mem_param_n_640),
        .valid_reg_28(outreg0_4),
        .valid_reg_29(get_mem_param_n_729),
        .valid_reg_3(get_mem_param_n_370),
        .valid_reg_30(get_mem_param_n_730),
        .valid_reg_31(outreg0),
        .valid_reg_32(get_mem_param_n_739),
        .valid_reg_33(get_mem_param_n_740),
        .valid_reg_4(get_mem_param_n_371),
        .valid_reg_5(outreg0_31),
        .valid_reg_6(get_mem_param_n_394),
        .valid_reg_7(get_mem_param_n_414),
        .valid_reg_8(get_mem_param_n_434),
        .valid_reg_9(get_mem_param_n_530),
        .wr_en0(\wreg_mem_data_d17/wr_en0 ),
        .wr_up(wr_up),
        .wreg_mem_addr(wreg_mem_addr),
        .wreg_mem_addr_valid(wreg_mem_addr_valid),
        .wreg_mem_ctrl(wreg_mem_ctrl),
        .wreg_mem_ctrl_valid(wreg_mem_ctrl_valid),
        .wreg_mem_len(wreg_mem_len),
        .wreg_mem_len_valid(wreg_mem_len_valid),
        .wreg_mem_rd_data(wreg_mem_rd_data),
        .wreg_mem_rd_en(wreg_mem_rd_en),
        .wreg_mem_rd_len(wreg_mem_rd_len));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_out get_out_param
       (.D({get_mem_param_n_24,get_mem_param_n_27,get_mem_param_n_29,get_mem_param_n_25,get_mem_param_n_26,p_0_in_41[9:8]}),
        .E(outreg0_7),
        .Q(\wreg_out_trig_risetime_d38_w16/rv_len_reg__0 ),
        .\addr_reg[0] (get_mem_param_n_614),
        .\addr_reg[0]_0 (get_mem_param_n_616),
        .\addr_reg[0]_1 (get_mem_param_n_583),
        .\addr_reg[0]_2 (get_mem_param_n_187),
        .\addr_reg[0]_3 (get_mem_param_n_191),
        .\addr_reg[0]_4 (get_mem_param_n_277),
        .\addr_reg[0]_5 (get_mem_param_n_297),
        .\addr_reg[1] (get_mem_param_n_573),
        .\addr_reg[1]_0 (get_mem_param_n_580),
        .\addr_reg[1]_1 (get_mem_param_n_587),
        .\addr_reg[1]_2 (get_mem_param_n_217),
        .\addr_reg[1]_3 (get_mem_param_n_591),
        .\addr_reg[2] (get_mem_param_n_612),
        .\addr_reg[2]_0 (get_mem_param_n_618),
        .\addr_reg[2]_1 (get_mem_param_n_578),
        .\addr_reg[3] (get_mem_param_n_613),
        .\addr_reg[3]_0 (inout_isa_n_37),
        .\addr_reg[3]_1 (get_mem_param_n_598),
        .\addr_reg[3]_2 (get_mem_param_n_601),
        .\addr_reg[4] (get_mem_param_n_594),
        .\addr_reg[4]_0 (get_mem_param_n_200),
        .\addr_reg[5] (get_mem_param_n_620),
        .\addr_reg[5]_0 (get_mem_param_n_189),
        .\addr_reg[5]_1 (get_mem_param_n_267),
        .\addr_reg[5]_2 (get_mem_param_n_276),
        .\addr_reg[5]_3 (get_mem_param_n_287),
        .check(check_40),
        .\check_reg[0] (get_out_param_n_20),
        .\check_reg[0]_0 (get_out_param_n_43),
        .\check_reg[0]_1 (get_out_param_n_44),
        .\check_reg[0]_10 (get_out_param_n_58),
        .\check_reg[0]_11 (get_out_param_n_59),
        .\check_reg[0]_12 (get_out_param_n_61),
        .\check_reg[0]_13 (get_out_param_n_62),
        .\check_reg[0]_14 (get_out_param_n_64),
        .\check_reg[0]_15 (get_out_param_n_65),
        .\check_reg[0]_16 (get_out_param_n_66),
        .\check_reg[0]_17 (get_out_param_n_67),
        .\check_reg[0]_18 (get_out_param_n_69),
        .\check_reg[0]_19 (get_out_param_n_70),
        .\check_reg[0]_2 (get_out_param_n_46),
        .\check_reg[0]_20 (get_out_param_n_72),
        .\check_reg[0]_21 (get_out_param_n_73),
        .\check_reg[0]_22 (get_out_param_n_75),
        .\check_reg[0]_23 (get_out_param_n_76),
        .\check_reg[0]_3 (get_out_param_n_47),
        .\check_reg[0]_4 (get_out_param_n_49),
        .\check_reg[0]_5 (get_out_param_n_50),
        .\check_reg[0]_6 (get_out_param_n_52),
        .\check_reg[0]_7 (get_out_param_n_53),
        .\check_reg[0]_8 (get_out_param_n_55),
        .\check_reg[0]_9 (get_out_param_n_56),
        .\check_reg[3] (get_out_param_n_41),
        .\check_reg[3]_0 (get_out_param_n_42),
        .\check_reg[3]_1 (get_out_param_n_45),
        .\check_reg[3]_10 (get_out_param_n_74),
        .\check_reg[3]_11 (get_out_param_n_77),
        .\check_reg[3]_2 (get_out_param_n_48),
        .\check_reg[3]_3 (get_out_param_n_51),
        .\check_reg[3]_4 (get_out_param_n_54),
        .\check_reg[3]_5 (get_out_param_n_57),
        .\check_reg[3]_6 (get_out_param_n_60),
        .\check_reg[3]_7 (get_out_param_n_63),
        .\check_reg[3]_8 (get_out_param_n_68),
        .\check_reg[3]_9 (get_out_param_n_71),
        .clk(clk),
        .\getdata_reg[0]_rep (get_mem_param_n_32),
        .\getdata_reg[0]_rep_0 (get_mem_param_n_180),
        .\getdata_reg[0]_rep_1 (get_mem_param_n_576),
        .\getdata_reg[0]_rep_2 (get_mem_param_n_574),
        .\getdata_reg[0]_rep_3 (get_mem_param_n_577),
        .\getdata_reg[1]_rep (get_mem_param_n_30),
        .\getdata_reg[1]_rep_0 (get_mem_param_n_586),
        .\getdata_reg[1]_rep_1 (get_mem_param_n_585),
        .\getdata_reg[1]_rep__0 (get_mem_param_n_184),
        .\getdata_reg[1]_rep__0_0 (get_mem_param_n_584),
        .\getdata_reg[2]_rep (get_mem_param_n_31),
        .\getdata_reg[2]_rep_0 (get_mem_param_n_588),
        .\getdata_reg[2]_rep_1 (get_mem_param_n_592),
        .\getdata_reg[2]_rep_2 (get_mem_param_n_589),
        .\getdata_reg[2]_rep_3 (get_mem_param_n_593),
        .\getdata_reg[3]_rep (get_mem_param_n_28),
        .\getdata_reg[3]_rep_0 (get_mem_param_n_630),
        .\getdata_reg[3]_rep_1 (get_mem_param_n_631),
        .\getdata_reg[3]_rep_10 (get_mem_param_n_581),
        .\getdata_reg[3]_rep_11 (get_mem_param_n_186),
        .\getdata_reg[3]_rep_12 (get_mem_param_n_582),
        .\getdata_reg[3]_rep_13 (get_mem_param_n_590),
        .\getdata_reg[3]_rep_2 (get_mem_param_n_632),
        .\getdata_reg[3]_rep_3 (get_mem_param_n_633),
        .\getdata_reg[3]_rep_4 (get_mem_param_n_634),
        .\getdata_reg[3]_rep_5 (get_mem_param_n_635),
        .\getdata_reg[3]_rep_6 (get_mem_param_n_636),
        .\getdata_reg[3]_rep_7 (get_mem_param_n_637),
        .\getdata_reg[3]_rep_8 (get_mem_param_n_638),
        .\getdata_reg[3]_rep_9 (get_mem_param_n_639),
        .\getdata_reg[3]_rep__0 (get_mem_param_n_627),
        .\getdata_reg[3]_rep__0_0 (get_mem_param_n_628),
        .\getdata_reg[3]_rep__0_1 (get_mem_param_n_629),
        .\getdata_reg[3]_rep__0_2 (get_mem_param_n_178),
        .\getdata_reg[3]_rep__0_3 (sel_11),
        .\getdata_reg[5]_rep (get_mem_param_n_182),
        .\getdata_reg[5]_rep_0 (get_mem_param_n_595),
        .\getdata_reg[5]_rep_1 (get_mem_param_n_190),
        .\getdata_reg[5]_rep_2 (get_mem_param_n_188),
        .\getdata_reg[5]_rep_3 (get_mem_param_n_579),
        .\getdata_reg[5]_rep_4 (get_mem_param_n_596),
        .\getdata_reg[5]_rep_5 (get_mem_param_n_599),
        .\getdata_reg[5]_rep_6 (get_mem_param_n_597),
        .\getdata_reg[7]_rep ({get_mem_param_n_209,get_mem_param_n_210,get_mem_param_n_211,get_mem_param_n_212,get_mem_param_n_213,get_mem_param_n_214,get_mem_param_n_215,get_mem_param_n_216}),
        .\getdata_reg[7]_rep_0 ({get_mem_param_n_201,get_mem_param_n_202,get_mem_param_n_203,get_mem_param_n_204,get_mem_param_n_205,get_mem_param_n_206,get_mem_param_n_207,get_mem_param_n_208}),
        .\getdata_reg[7]_rep_1 ({get_mem_param_n_604,get_mem_param_n_605,get_mem_param_n_606,get_mem_param_n_607,get_mem_param_n_608,get_mem_param_n_609}),
        .\getdata_reg[7]_rep_10 ({get_mem_param_n_242,get_mem_param_n_243,get_mem_param_n_244,get_mem_param_n_245,get_mem_param_n_246,get_mem_param_n_247,get_mem_param_n_248,get_mem_param_n_249}),
        .\getdata_reg[7]_rep_11 ({get_mem_param_n_234,get_mem_param_n_235,get_mem_param_n_236,get_mem_param_n_237,get_mem_param_n_238,get_mem_param_n_239,get_mem_param_n_240,get_mem_param_n_241}),
        .\getdata_reg[7]_rep_2 ({get_mem_param_n_218,get_mem_param_n_219,get_mem_param_n_220,get_mem_param_n_221,get_mem_param_n_222,get_mem_param_n_223,get_mem_param_n_224,get_mem_param_n_225}),
        .\getdata_reg[7]_rep_3 ({get_mem_param_n_226,get_mem_param_n_227,get_mem_param_n_228,get_mem_param_n_229,get_mem_param_n_230,get_mem_param_n_231,get_mem_param_n_232,get_mem_param_n_233}),
        .\getdata_reg[7]_rep_4 ({get_mem_param_n_288,get_mem_param_n_289,get_mem_param_n_290,get_mem_param_n_291,get_mem_param_n_292,get_mem_param_n_293,get_mem_param_n_294,get_mem_param_n_295}),
        .\getdata_reg[7]_rep_5 ({get_mem_param_n_278,get_mem_param_n_279,get_mem_param_n_280,get_mem_param_n_281,get_mem_param_n_282,get_mem_param_n_283,get_mem_param_n_284,get_mem_param_n_285}),
        .\getdata_reg[7]_rep_6 ({get_mem_param_n_268,get_mem_param_n_269,get_mem_param_n_270,get_mem_param_n_271,get_mem_param_n_272,get_mem_param_n_273,get_mem_param_n_274,get_mem_param_n_275}),
        .\getdata_reg[7]_rep_7 ({get_mem_param_n_259,get_mem_param_n_260,get_mem_param_n_261,get_mem_param_n_262,get_mem_param_n_263,get_mem_param_n_264,get_mem_param_n_265,get_mem_param_n_266}),
        .\getdata_reg[7]_rep_8 ({get_mem_param_n_192,get_mem_param_n_193,get_mem_param_n_194,get_mem_param_n_195,get_mem_param_n_196,get_mem_param_n_197,get_mem_param_n_198,get_mem_param_n_199}),
        .\getdata_reg[7]_rep_9 ({get_mem_param_n_251,get_mem_param_n_252,get_mem_param_n_253,get_mem_param_n_254,get_mem_param_n_255,get_mem_param_n_256,get_mem_param_n_257,get_mem_param_n_258}),
        .isa_cs_reg(inout_isa_n_36),
        .isa_getdata(isa_getdata),
        .\outreg_reg[7] (get_out_param_n_21),
        .p_0_in(p_0_in_41[15:11]),
        .reset(reset),
        .reset_0(get_ch_param_n_31),
        .reset_1(get_ch_param_n_13),
        .\rv_len_reg[0] (p_0_in__10),
        .\rv_len_reg[0]_0 (p_0_in__8__0),
        .\rv_len_reg[0]_1 (p_0_in__0__0_10),
        .\rv_len_reg[0]_10 (p_0_in__5__0),
        .\rv_len_reg[0]_11 (p_0_in__4__0_5),
        .\rv_len_reg[0]_2 (p_0_in),
        .\rv_len_reg[0]_3 (p_0_in__1__0_9),
        .\rv_len_reg[0]_4 (p_0_in__2__0_8),
        .\rv_len_reg[0]_5 (p_0_in__3__0_6),
        .\rv_len_reg[0]_6 (p_0_in__11__0),
        .\rv_len_reg[0]_7 (p_0_in__9__0),
        .\rv_len_reg[0]_8 (p_0_in__7__0),
        .\rv_len_reg[0]_9 (p_0_in__6__0),
        .\rv_len_reg[1] (\wreg_out_trig_threshold_n_d37_w16/rv_len_reg__0 ),
        .\rv_len_reg[1]_0 (\wreg_out_trig_threshold_p_d36_w16/rv_len_reg__0 ),
        .\rv_len_reg[2] ({\wreg_out_start_trigmode4_d35_w32/rv_len_reg__0 [2],\wreg_out_start_trigmode4_d35_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_0 ({\wreg_out_start_trigmode3_d34_w32/rv_len_reg__0 [2],\wreg_out_start_trigmode3_d34_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[2]_1 (get_mem_param_n_181),
        .\rv_len_reg[2]_2 (get_mem_param_n_183),
        .\rv_len_reg[2]_3 (get_mem_param_n_185),
        .\rv_len_reg[2]_4 (get_mem_param_n_286),
        .\rv_len_reg[2]_5 (get_mem_param_n_296),
        .\rv_len_reg[4] ({\wreg_out_start_subtime_d29_w32/rv_len_reg__0 [2],\wreg_out_start_subtime_d29_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[4]_0 ({\wreg_out_start_targettime_d28_w64/rv_len_reg__0 [3],\wreg_out_start_targettime_d28_w64/rv_len_reg__0 [0]}),
        .\rv_len_reg[4]_1 (\wreg_out_start_subnum_d30_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_2 ({\wreg_out_start_trigmode1_d32_w32/rv_len_reg__0 [2],\wreg_out_start_trigmode1_d32_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[4]_3 ({\wreg_out_start_trigmode2_d33_w32/rv_len_reg__0 [2],\wreg_out_start_trigmode2_d33_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[4]_4 (\wreg_out_trig_rmsvalue_d43_w16/rv_len_reg__0 ),
        .\rv_len_reg[4]_5 (\wreg_out_trig_pulsewidth_d40_w16/rv_len_reg__0 ),
        .\rv_len_reg[4]_6 (\wreg_out_trig_droptime_d39_w16/rv_len_reg__0 ),
        .wr_en0(\wreg_out_time_d25/wr_en0 ),
        .wr_up_reg(get_mem_param_n_575),
        .wr_up_reg_0(get_mem_param_n_250),
        .wreg_out_ctrl(wreg_out_ctrl),
        .wreg_out_ctrl_valid(wreg_out_ctrl_valid),
        .wreg_out_level(wreg_out_level),
        .wreg_out_level_valid(wreg_out_level_valid),
        .wreg_out_sel(wreg_out_sel),
        .wreg_out_sel_valid(wreg_out_sel_valid),
        .wreg_out_start_subcycle(wreg_out_start_subcycle),
        .wreg_out_start_subcycle_valid(wreg_out_start_subcycle_valid),
        .wreg_out_start_subnum(wreg_out_start_subnum),
        .wreg_out_start_subnum_valid(wreg_out_start_subnum_valid),
        .wreg_out_start_subtime(wreg_out_start_subtime),
        .wreg_out_start_subtime_valid(wreg_out_start_subtime_valid),
        .wreg_out_start_targettime(wreg_out_start_targettime),
        .wreg_out_start_targettime_valid(wreg_out_start_targettime_valid),
        .wreg_out_start_trigmode1(wreg_out_start_trigmode1),
        .wreg_out_start_trigmode1_valid(wreg_out_start_trigmode1_valid),
        .wreg_out_start_trigmode2(wreg_out_start_trigmode2),
        .wreg_out_start_trigmode2_valid(wreg_out_start_trigmode2_valid),
        .wreg_out_start_trigmode3(wreg_out_start_trigmode3),
        .wreg_out_start_trigmode3_valid(wreg_out_start_trigmode3_valid),
        .wreg_out_start_trigmode4(wreg_out_start_trigmode4),
        .wreg_out_start_trigmode4_valid(wreg_out_start_trigmode4_valid),
        .wreg_out_startmode(wreg_out_startmode),
        .wreg_out_startmode_valid(wreg_out_startmode_valid),
        .wreg_out_time_rd_data(wreg_out_time_rd_data),
        .wreg_out_time_rd_en(wreg_out_time_rd_en),
        .wreg_out_time_rd_len(wreg_out_time_rd_len),
        .wreg_out_trig_dropratio(wreg_out_trig_dropratio),
        .wreg_out_trig_dropratio_valid(wreg_out_trig_dropratio_valid),
        .wreg_out_trig_droptime(wreg_out_trig_droptime),
        .wreg_out_trig_droptime_valid(wreg_out_trig_droptime_valid),
        .wreg_out_trig_pulsewidth(wreg_out_trig_pulsewidth),
        .wreg_out_trig_pulsewidth_valid(wreg_out_trig_pulsewidth_valid),
        .wreg_out_trig_riseratio(wreg_out_trig_riseratio),
        .wreg_out_trig_riseratio_valid(wreg_out_trig_riseratio_valid),
        .wreg_out_trig_risetime(wreg_out_trig_risetime),
        .wreg_out_trig_risetime_valid(wreg_out_trig_risetime_valid),
        .wreg_out_trig_rmsvalue(wreg_out_trig_rmsvalue),
        .wreg_out_trig_rmsvalue_valid(wreg_out_trig_rmsvalue_valid),
        .wreg_out_trig_threshold_n(wreg_out_trig_threshold_n),
        .wreg_out_trig_threshold_n_valid(wreg_out_trig_threshold_n_valid),
        .wreg_out_trig_threshold_p(wreg_out_trig_threshold_p),
        .wreg_out_trig_threshold_p_valid(wreg_out_trig_threshold_p_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_series get_series_param
       (.D({get_mem_param_n_24,get_mem_param_n_27,get_mem_param_n_29,get_mem_param_n_25,get_mem_param_n_26}),
        .E(outreg0_31),
        .Q({\wreg_series_star_trigmode1_d112_w32/rv_len_reg__0 [2],\wreg_series_star_trigmode1_d112_w32/rv_len_reg__0 [0]}),
        .\addr_reg[0] (get_mem_param_n_321),
        .\addr_reg[0]_0 (get_mem_param_n_371),
        .\addr_reg[0]_1 (get_mem_param_n_56),
        .\addr_reg[0]_2 (get_mem_param_n_424),
        .\addr_reg[0]_3 (get_mem_param_n_328),
        .\addr_reg[1] (get_mem_param_n_355),
        .\addr_reg[1]_0 (get_mem_param_n_353),
        .\addr_reg[2] (get_mem_param_n_434),
        .\addr_reg[2]_0 (get_mem_param_n_342),
        .\addr_reg[2]_1 (get_mem_param_n_345),
        .\addr_reg[2]_2 (get_mem_param_n_301),
        .\addr_reg[2]_3 (get_mem_param_n_336),
        .\addr_reg[2]_4 (get_mem_param_n_339),
        .\addr_reg[2]_5 (get_mem_param_n_75),
        .\addr_reg[2]_6 (get_mem_param_n_394),
        .\addr_reg[3] (get_mem_param_n_370),
        .\addr_reg[3]_0 (get_mem_param_n_354),
        .\addr_reg[3]_1 (get_mem_param_n_330),
        .\addr_reg[3]_2 (get_mem_param_n_332),
        .\addr_reg[3]_3 (get_mem_param_n_39),
        .\addr_reg[3]_4 (get_mem_param_n_76),
        .\addr_reg[3]_5 (get_mem_param_n_405),
        .\addr_reg[3]_6 (get_mem_param_n_442),
        .\addr_reg[4] (get_mem_param_n_443),
        .\addr_reg[4]_0 (get_mem_param_n_404),
        .\addr_reg[4]_1 (get_mem_param_n_403),
        .\addr_reg[4]_2 (get_mem_param_n_425),
        .\addr_reg[5] (get_mem_param_n_65),
        .\addr_reg[5]_0 (get_mem_param_n_351),
        .\addr_reg[6] (get_mem_param_n_414),
        .\addr_reg[6]_0 (get_mem_param_n_334),
        .\addr_reg[7] (get_mem_param_n_324),
        .\addr_reg[7]_0 (get_mem_param_n_348),
        .check(check_42),
        .\check_reg[0] (get_series_param_n_5),
        .\check_reg[0]_0 (get_series_param_n_6),
        .\check_reg[0]_1 (get_series_param_n_7),
        .\check_reg[0]_10 (get_series_param_n_32),
        .\check_reg[0]_11 (get_series_param_n_37),
        .\check_reg[0]_12 (get_series_param_n_38),
        .\check_reg[0]_13 (get_series_param_n_41),
        .\check_reg[0]_14 (get_series_param_n_49),
        .\check_reg[0]_15 (get_series_param_n_52),
        .\check_reg[0]_16 (get_series_param_n_53),
        .\check_reg[0]_2 (get_series_param_n_8),
        .\check_reg[0]_3 (get_series_param_n_9),
        .\check_reg[0]_4 (get_series_param_n_10),
        .\check_reg[0]_5 (get_series_param_n_11),
        .\check_reg[0]_6 (get_series_param_n_13),
        .\check_reg[0]_7 (get_series_param_n_14),
        .\check_reg[0]_8 (get_series_param_n_17),
        .\check_reg[0]_9 (get_series_param_n_18),
        .\check_reg[3] (get_series_param_n_36),
        .\check_reg[3]_0 (get_series_param_n_39),
        .\check_reg[3]_1 (get_series_param_n_40),
        .\check_reg[3]_10 (get_series_param_n_51),
        .\check_reg[3]_11 (get_series_param_n_54),
        .\check_reg[3]_12 (get_series_param_n_55),
        .\check_reg[3]_13 (get_series_param_n_56),
        .\check_reg[3]_14 (get_series_param_n_57),
        .\check_reg[3]_2 (get_series_param_n_42),
        .\check_reg[3]_3 (get_series_param_n_43),
        .\check_reg[3]_4 (get_series_param_n_44),
        .\check_reg[3]_5 (get_series_param_n_45),
        .\check_reg[3]_6 (get_series_param_n_46),
        .\check_reg[3]_7 (get_series_param_n_47),
        .\check_reg[3]_8 (get_series_param_n_48),
        .\check_reg[3]_9 (get_series_param_n_50),
        .clk(clk),
        .\getdata_reg[0] (get_mem_param_n_337),
        .\getdata_reg[0]_rep (get_mem_param_n_32),
        .\getdata_reg[0]_rep_0 (get_mem_param_n_338),
        .\getdata_reg[0]_rep__0 (get_mem_param_n_35),
        .\getdata_reg[0]_rep__0_0 (get_mem_param_n_55),
        .\getdata_reg[0]_rep__0_1 (get_mem_param_n_352),
        .\getdata_reg[1] (get_mem_param_n_340),
        .\getdata_reg[1]_0 (get_mem_param_n_53),
        .\getdata_reg[1]_1 (get_mem_param_n_51),
        .\getdata_reg[1]_2 (get_mem_param_n_54),
        .\getdata_reg[1]_rep (get_mem_param_n_30),
        .\getdata_reg[1]_rep_0 (get_mem_param_n_333),
        .\getdata_reg[1]_rep__0 (get_mem_param_n_36),
        .\getdata_reg[1]_rep__0_0 (get_mem_param_n_341),
        .\getdata_reg[1]_rep__0_1 (get_mem_param_n_329),
        .\getdata_reg[1]_rep__0_2 (get_mem_param_n_335),
        .\getdata_reg[2] (get_mem_param_n_349),
        .\getdata_reg[2]_0 (get_mem_param_n_40),
        .\getdata_reg[2]_1 (get_mem_param_n_346),
        .\getdata_reg[2]_2 (get_mem_param_n_343),
        .\getdata_reg[2]_3 (get_mem_param_n_302),
        .\getdata_reg[2]_4 (get_mem_param_n_41),
        .\getdata_reg[2]_5 (get_mem_param_n_52),
        .\getdata_reg[2]_rep (get_mem_param_n_31),
        .\getdata_reg[2]_rep_0 (get_mem_param_n_350),
        .\getdata_reg[2]_rep_1 (get_mem_param_n_320),
        .\getdata_reg[2]_rep_2 (get_mem_param_n_347),
        .\getdata_reg[2]_rep_3 (get_mem_param_n_344),
        .\getdata_reg[2]_rep_4 (get_mem_param_n_311),
        .\getdata_reg[2]_rep_5 (get_mem_param_n_325),
        .\getdata_reg[2]_rep_6 (get_mem_param_n_331),
        .\getdata_reg[3]_rep__0 (get_mem_param_n_451),
        .\getdata_reg[3]_rep__0_0 (get_mem_param_n_452),
        .\getdata_reg[3]_rep__0_1 (get_mem_param_n_453),
        .\getdata_reg[3]_rep__0_10 (get_mem_param_n_462),
        .\getdata_reg[3]_rep__0_11 (get_mem_param_n_463),
        .\getdata_reg[3]_rep__0_12 (get_mem_param_n_464),
        .\getdata_reg[3]_rep__0_13 (get_mem_param_n_465),
        .\getdata_reg[3]_rep__0_14 (get_mem_param_n_466),
        .\getdata_reg[3]_rep__0_15 (get_mem_param_n_299),
        .\getdata_reg[3]_rep__0_16 (get_mem_param_n_326),
        .\getdata_reg[3]_rep__0_17 (get_mem_param_n_300),
        .\getdata_reg[3]_rep__0_18 (get_mem_param_n_327),
        .\getdata_reg[3]_rep__0_2 (get_mem_param_n_454),
        .\getdata_reg[3]_rep__0_3 (get_mem_param_n_455),
        .\getdata_reg[3]_rep__0_4 (get_mem_param_n_456),
        .\getdata_reg[3]_rep__0_5 (get_mem_param_n_457),
        .\getdata_reg[3]_rep__0_6 (get_mem_param_n_458),
        .\getdata_reg[3]_rep__0_7 (get_mem_param_n_459),
        .\getdata_reg[3]_rep__0_8 (get_mem_param_n_460),
        .\getdata_reg[3]_rep__0_9 (get_mem_param_n_461),
        .\getdata_reg[7] ({get_mem_param_n_57,get_mem_param_n_58,get_mem_param_n_59,get_mem_param_n_60,get_mem_param_n_61,get_mem_param_n_62,get_mem_param_n_63,get_mem_param_n_64}),
        .\getdata_reg[7]_0 ({get_mem_param_n_312,get_mem_param_n_313,get_mem_param_n_314,get_mem_param_n_315,get_mem_param_n_316,get_mem_param_n_317}),
        .\getdata_reg[7]_1 ({get_mem_param_n_407,get_mem_param_n_408,get_mem_param_n_409,get_mem_param_n_410,get_mem_param_n_411,get_mem_param_n_412}),
        .\getdata_reg[7]_2 ({get_mem_param_n_66,get_mem_param_n_67,get_mem_param_n_68,get_mem_param_n_69,get_mem_param_n_70,get_mem_param_n_71,get_mem_param_n_72,get_mem_param_n_73}),
        .\getdata_reg[7]_3 ({get_mem_param_n_303,get_mem_param_n_304,get_mem_param_n_305,get_mem_param_n_306,get_mem_param_n_307,get_mem_param_n_308}),
        .\getdata_reg[7]_4 ({get_mem_param_n_426,get_mem_param_n_427,get_mem_param_n_428,get_mem_param_n_429,get_mem_param_n_430,get_mem_param_n_431}),
        .\getdata_reg[7]_rep (get_mem_param_n_37),
        .\getdata_reg[7]_rep_0 ({get_mem_param_n_395,get_mem_param_n_396,get_mem_param_n_397,get_mem_param_n_398,get_mem_param_n_399,get_mem_param_n_400}),
        .\getdata_reg[7]_rep_1 ({get_mem_param_n_415,get_mem_param_n_416,get_mem_param_n_417,get_mem_param_n_418,get_mem_param_n_419,get_mem_param_n_420,get_mem_param_n_421,get_mem_param_n_422}),
        .\getdata_reg[7]_rep_10 (get_mem_param_n_38),
        .\getdata_reg[7]_rep_2 ({get_mem_param_n_386,get_mem_param_n_387,get_mem_param_n_388,get_mem_param_n_389,get_mem_param_n_390,get_mem_param_n_391}),
        .\getdata_reg[7]_rep_3 ({get_mem_param_n_379,get_mem_param_n_380,get_mem_param_n_381,get_mem_param_n_382,get_mem_param_n_383,get_mem_param_n_384}),
        .\getdata_reg[7]_rep_4 ({get_mem_param_n_363,get_mem_param_n_364,get_mem_param_n_365,get_mem_param_n_366,get_mem_param_n_367,get_mem_param_n_368}),
        .\getdata_reg[7]_rep_5 ({get_mem_param_n_43,get_mem_param_n_44,get_mem_param_n_45,get_mem_param_n_46,get_mem_param_n_47,get_mem_param_n_48,get_mem_param_n_49,get_mem_param_n_50}),
        .\getdata_reg[7]_rep_6 ({get_mem_param_n_444,get_mem_param_n_445,get_mem_param_n_446,get_mem_param_n_447,get_mem_param_n_448,get_mem_param_n_449}),
        .\getdata_reg[7]_rep_7 ({get_mem_param_n_372,get_mem_param_n_373,get_mem_param_n_374,get_mem_param_n_375,get_mem_param_n_376,get_mem_param_n_377}),
        .\getdata_reg[7]_rep_8 ({get_mem_param_n_356,get_mem_param_n_357,get_mem_param_n_358,get_mem_param_n_359,get_mem_param_n_360,get_mem_param_n_361}),
        .\getdata_reg[7]_rep_9 ({get_mem_param_n_435,get_mem_param_n_436,get_mem_param_n_437,get_mem_param_n_438,get_mem_param_n_439,get_mem_param_n_440}),
        .isa_cs_reg(get_mem_param_n_310),
        .isa_cs_reg_0(get_mem_param_n_319),
        .isa_cs_reg_1(get_mem_param_n_322),
        .p_0_in(p_0_in_41),
        .reset(reset),
        .reset_0(get_ch_param_n_13),
        .reset_1(get_ch_param_n_31),
        .\rv_len_reg[0] (p_0_in__8__0_39),
        .\rv_len_reg[0]_0 (p_0_in__2__0_38),
        .\rv_len_reg[0]_1 (p_0_in__9__0_37),
        .\rv_len_reg[0]_10 (p_0_in__1__0_27),
        .\rv_len_reg[0]_11 (p_0_in__13__0),
        .\rv_len_reg[0]_12 (p_0_in__7__0_26),
        .\rv_len_reg[0]_13 (p_0_in__14__0),
        .\rv_len_reg[0]_14 (p_0_in__10__0_25),
        .\rv_len_reg[0]_2 (p_0_in__12__0_36),
        .\rv_len_reg[0]_3 (p_0_in__5__0_35),
        .\rv_len_reg[0]_4 (p_0_in__11__0_34),
        .\rv_len_reg[0]_5 (p_0_in__4__0_33),
        .\rv_len_reg[0]_6 (p_0_in__3__0_32),
        .\rv_len_reg[0]_7 (p_0_in_30),
        .\rv_len_reg[0]_8 (p_0_in__0__0_29),
        .\rv_len_reg[0]_9 (p_0_in__6__0_28),
        .\rv_len_reg[2] (get_mem_param_n_42),
        .\rv_len_reg[2]_0 (get_mem_param_n_74),
        .\rv_len_reg[4] (\wreg_series_stop_trigmode1_d114_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_0 (\wreg_series_start_ddraddr_d106_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_1 ({\wreg_series_stop_trigmode2_d115_w32/rv_len_reg__0 [2],\wreg_series_stop_trigmode2_d115_w32/rv_len_reg__0 [0]}),
        .\rv_len_reg[4]_10 (\wreg_series_validmode_data_d105_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_11 (\wreg_series_seek_zoom_d119_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_12 (\wreg_series_seek_datalen_d120_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_13 (\wreg_series_stop_trigmode3_d116_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_2 (\wreg_series_seek_startime_d118_w64/rv_len_reg__0 ),
        .\rv_len_reg[4]_3 (\wreg_series_star_trigmode2_d110_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_4 (\wreg_series_stop_trigmode4_d117_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_5 (\wreg_series_star_trigmode1_d109_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_6 (\wreg_series_stop_ddraddr_d107_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_7 (\wreg_series_comp_ratio_d103_w32/rv_len_reg__0 ),
        .\rv_len_reg[4]_8 (\wreg_series_comp_num_d104_w16/rv_len_reg__0 ),
        .\rv_len_reg[4]_9 (\wreg_series_star_trigmode1_d111_w32/rv_len_reg__0 ),
        .wr_up_reg(get_mem_param_n_402),
        .wreg_series_comp_num(wreg_series_comp_num),
        .wreg_series_comp_num_valid(wreg_series_comp_num_valid),
        .wreg_series_comp_ratio(wreg_series_comp_ratio),
        .wreg_series_comp_ratio_valid(wreg_series_comp_ratio_valid),
        .wreg_series_ctrl(wreg_series_ctrl),
        .wreg_series_ctrl_valid(wreg_series_ctrl_valid),
        .wreg_series_data_type(wreg_series_data_type),
        .wreg_series_data_type_valid(wreg_series_data_type_valid),
        .wreg_series_sample_cycle(wreg_series_sample_cycle),
        .wreg_series_sample_cycle_valid(wreg_series_sample_cycle_valid),
        .wreg_series_seek_datalen(wreg_series_seek_datalen),
        .wreg_series_seek_datalen_valid(wreg_series_seek_datalen_valid),
        .wreg_series_seek_startime(wreg_series_seek_startime),
        .wreg_series_seek_startime_valid(wreg_series_seek_startime_valid),
        .wreg_series_seek_zoom(wreg_series_seek_zoom),
        .wreg_series_seek_zoom_valid(wreg_series_seek_zoom_valid),
        .wreg_series_star_trigmode1(wreg_series_star_trigmode1),
        .wreg_series_star_trigmode1_valid(wreg_series_star_trigmode1_valid),
        .wreg_series_star_trigmode2(wreg_series_star_trigmode2),
        .wreg_series_star_trigmode2_valid(wreg_series_star_trigmode2_valid),
        .wreg_series_star_trigmode3(wreg_series_star_trigmode3),
        .wreg_series_star_trigmode3_valid(wreg_series_star_trigmode3_valid),
        .wreg_series_star_trigmode4(wreg_series_star_trigmode4),
        .wreg_series_star_trigmode4_valid(wreg_series_star_trigmode4_valid),
        .wreg_series_start_ddraddr(wreg_series_start_ddraddr),
        .wreg_series_start_ddraddr_valid(wreg_series_start_ddraddr_valid),
        .wreg_series_startmode(wreg_series_startmode),
        .wreg_series_startmode_valid(wreg_series_startmode_valid),
        .wreg_series_stop_ddraddr(wreg_series_stop_ddraddr),
        .wreg_series_stop_ddraddr_valid(wreg_series_stop_ddraddr_valid),
        .wreg_series_stop_trigmode1(wreg_series_stop_trigmode1),
        .wreg_series_stop_trigmode1_valid(wreg_series_stop_trigmode1_valid),
        .wreg_series_stop_trigmode2(wreg_series_stop_trigmode2),
        .wreg_series_stop_trigmode2_valid(wreg_series_stop_trigmode2_valid),
        .wreg_series_stop_trigmode3(wreg_series_stop_trigmode3),
        .wreg_series_stop_trigmode3_valid(wreg_series_stop_trigmode3_valid),
        .wreg_series_stop_trigmode4(wreg_series_stop_trigmode4),
        .wreg_series_stop_trigmode4_valid(wreg_series_stop_trigmode4_valid),
        .wreg_series_stopmode(wreg_series_stopmode),
        .wreg_series_stopmode_valid(wreg_series_stopmode_valid),
        .wreg_series_validmode_data(wreg_series_validmode_data),
        .wreg_series_validmode_data_valid(wreg_series_validmode_data_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_get_param_sysytem get_system_param
       (.D({get_mem_param_n_24,get_mem_param_n_27,get_mem_param_n_29,get_mem_param_n_25}),
        .E(outreg0_4),
        .Q(\wreg_system_sync_minfrq_d06_w16/rv_len_reg ),
        .\addr_reg[0] (get_mem_param_n_729),
        .\addr_reg[1] (get_mem_param_n_730),
        .\addr_reg[2] (get_mem_param_n_640),
        .\addr_reg[2]_0 (get_mem_param_n_646),
        .\addr_reg[2]_1 (get_mem_param_n_651),
        .\addr_reg[2]_2 (check_3),
        .\addr_reg[3] (get_mem_param_n_649),
        .\addr_reg[3]_0 (get_mem_param_n_644),
        .\addr_reg[3]_1 (get_mem_param_n_718),
        .\check_reg[0] (get_system_param_n_14),
        .\check_reg[0]_0 (get_system_param_n_15),
        .\check_reg[0]_1 (get_system_param_n_16),
        .\check_reg[0]_2 (get_system_param_n_17),
        .\check_reg[7] (get_system_param_n_11),
        .\check_reg[7]_0 (get_system_param_n_12),
        .\check_reg[7]_1 (get_system_param_n_13),
        .clk(clk),
        .\getdata_reg[0]_rep (get_mem_param_n_32),
        .\getdata_reg[0]_rep_0 (p_1_out_2),
        .\getdata_reg[0]_rep_1 (get_mem_param_n_647),
        .\getdata_reg[0]_rep_2 (get_mem_param_n_642),
        .\getdata_reg[0]_rep_3 (sel_0),
        .\getdata_reg[0]_rep_4 (get_mem_param_n_650),
        .\getdata_reg[0]_rep_5 (get_mem_param_n_645),
        .\getdata_reg[1]_rep (get_mem_param_n_30),
        .\getdata_reg[2]_rep (get_mem_param_n_31),
        .\getdata_reg[3]_rep (get_mem_param_n_28),
        .\getdata_reg[7] (get_mem_param_n_738),
        .\getdata_reg[7]_0 ({get_mem_param_n_652,get_mem_param_n_653,get_mem_param_n_654,get_mem_param_n_655,get_mem_param_n_656,get_mem_param_n_657,get_mem_param_n_658,get_mem_param_n_659,get_mem_param_n_660,get_mem_param_n_661,get_mem_param_n_662,get_mem_param_n_663,get_mem_param_n_664,get_mem_param_n_665,get_mem_param_n_666,get_mem_param_n_667,get_mem_param_n_668,get_mem_param_n_669,get_mem_param_n_670,get_mem_param_n_671,get_mem_param_n_672,get_mem_param_n_673,get_mem_param_n_674,get_mem_param_n_675,get_mem_param_n_676,get_mem_param_n_677,get_mem_param_n_678,get_mem_param_n_679,get_mem_param_n_680,get_mem_param_n_681,get_mem_param_n_682,get_mem_param_n_683,get_mem_param_n_684,get_mem_param_n_685,get_mem_param_n_686,get_mem_param_n_687,get_mem_param_n_688,get_mem_param_n_689,get_mem_param_n_690,get_mem_param_n_691,get_mem_param_n_692,get_mem_param_n_693,get_mem_param_n_694,get_mem_param_n_695,get_mem_param_n_696,get_mem_param_n_697,get_mem_param_n_698,get_mem_param_n_699,get_mem_param_n_700,get_mem_param_n_701,get_mem_param_n_702,get_mem_param_n_703,get_mem_param_n_704,get_mem_param_n_705,get_mem_param_n_706,get_mem_param_n_707,get_mem_param_n_708,get_mem_param_n_709,get_mem_param_n_710,get_mem_param_n_711,get_mem_param_n_712,get_mem_param_n_713,get_mem_param_n_714,get_mem_param_n_715}),
        .\getdata_reg[7]_rep (get_mem_param_n_739),
        .\getdata_reg[7]_rep_0 (get_mem_param_n_740),
        .isa_cs_reg(inout_isa_n_42),
        .\outreg_reg[63] (p_0_in_43),
        .\outreg_reg[7] (get_system_param_n_6),
        .p_0_in(p_0_in_41[15:10]),
        .reset(reset),
        .reset_0(get_ch_param_n_13),
        .result_data1(result_data1_1),
        .\rv_len_reg[0] (p_0_in__4__0),
        .\rv_len_reg[0]_0 (p_0_in__3__0),
        .\rv_len_reg[0]_1 (p_0_in__2__0),
        .\rv_len_reg[4] (\wreg_system_set_rtctime_d05_w64/rv_len_reg ),
        .valid_reg(\wreg_system_sync_max_d07_w16/rv_len_reg ),
        .wreg_system_ch_sel(wreg_system_ch_sel),
        .wreg_system_ch_sel_valid(wreg_system_ch_sel_valid),
        .wreg_system_ctrl(wreg_system_ctrl),
        .wreg_system_ctrl_valid(wreg_system_ctrl_valid),
        .wreg_system_sel_rtc(wreg_system_sel_rtc),
        .wreg_system_sel_rtc_valid(wreg_system_sel_rtc_valid),
        .wreg_system_set_rtctime(wreg_system_set_rtctime),
        .wreg_system_set_rtctime_valid(wreg_system_set_rtctime_valid),
        .wreg_system_sync_max(wreg_system_sync_max),
        .wreg_system_sync_max_valid(wreg_system_sync_max_valid),
        .wreg_system_sync_minfrq(wreg_system_sync_minfrq),
        .wreg_system_sync_minfrq_valid(wreg_system_sync_minfrq_valid),
        .wreg_system_sync_sel(wreg_system_sync_sel),
        .wreg_system_sync_sel_valid(wreg_system_sync_sel_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_inout inout_isa
       (.E(inout_isa_n_0),
        .addr({\rreg_system_debug1_d01_w08/addr [7:6],\rreg_system_debug1_d01_w08/addr [4:3],\rreg_system_debug1_d01_w08/addr [1:0]}),
        .\addr_reg[0] (send_param_all_n_18),
        .\addr_reg[0]_0 (send_param_all_n_29),
        .\addr_reg[1] (send_param_all_n_17),
        .\addr_reg[2] (send_param_all_n_28),
        .\addr_reg[3] (send_param_all_n_11),
        .\addr_reg[5] (send_param_all_n_7),
        .\addr_reg[5]_0 (send_param_all_n_27),
        .\addr_reg[6] (send_param_all_n_9),
        .\addr_reg[6]_0 (send_param_all_n_16),
        .\addr_reg[7] (send_param_all_n_6),
        .adv_up_reg(inout_isa_n_29),
        .\check_reg[0] (inout_isa_n_9),
        .\check_reg[0]_0 (inout_isa_n_11),
        .\check_reg[0]_1 (inout_isa_n_12),
        .\check_reg[0]_2 (inout_isa_n_14),
        .\check_reg[0]_3 (inout_isa_n_18),
        .\check_reg[0]_4 (inout_isa_n_19),
        .\check_reg[0]_5 (inout_isa_n_22),
        .\check_reg[0]_6 (inout_isa_n_42),
        .clk(clk),
        .cs_up_reg(inout_isa_n_31),
        .fifo_clr_len1__19(\wreg_mem_data_d17/fifo_clr_len1__19 ),
        .\fifo_clr_len_reg[1] (inout_isa_n_34),
        .\fifo_clr_len_reg[1]_0 (inout_isa_n_35),
        .\fifo_clr_len_reg[1]_1 (inout_isa_n_36),
        .\fifo_clr_len_reg[1]_2 (inout_isa_n_37),
        .\fifo_clr_len_reg[2] (inout_isa_n_40),
        .\fifo_clr_len_reg[7] (inout_isa_n_41),
        .isa_adv(isa_adv),
        .isa_cs(isa_cs),
        .isa_cs_reg_0(send_param_all_n_23),
        .isa_cs_reg_1(send_param_all_n_25),
        .isa_getdata(isa_getdata),
        .isa_rd(isa_rd),
        .isa_senddata(isa_senddata),
        .isa_wr(isa_wr),
        .pin_isa_adv(pin_isa_adv),
        .pin_isa_cs(pin_isa_cs),
        .pin_isa_data(pin_isa_data),
        .pin_isa_rd(pin_isa_rd),
        .pin_isa_wr(pin_isa_wr),
        .\ram_addr_reg[11] (inout_isa_n_26),
        .\ram_addr_reg[7] (inout_isa_n_25),
        .\ram_addr_reg[7]_0 (inout_isa_n_27),
        .\rom_addr_reg[9] (inout_isa_n_23),
        .\rom_addr_reg[9]_0 (inout_isa_n_38),
        .\sendreg_reg[0] (inout_isa_n_24),
        .\sendreg_reg[0]_0 (inout_isa_n_28),
        .tx_len1(\rreg_system_version_d10_w48/tx_len1 ),
        .tx_len1_0(\rreg_series_trigger_stoptime_d73_w64/tx_len1 ),
        .tx_len1_1(\rreg_series_trigger_starttime_d72_w64/tx_len1 ),
        .tx_len1_2(\rreg_series_starttime_d68_w64/tx_len1 ),
        .tx_len1_3(\rreg_system_batteryvalue_d13_w16/tx_len1 ),
        .tx_len1_4(\rreg_series_maxdata_d70_w79/tx_len1 ),
        .\tx_len_reg[0] (inout_isa_n_10),
        .\tx_len_reg[0]_0 (inout_isa_n_13),
        .\tx_len_reg[0]_1 (inout_isa_n_15),
        .\tx_len_reg[0]_2 (inout_isa_n_17),
        .\tx_len_reg[0]_3 (inout_isa_n_20),
        .\tx_len_reg[0]_4 (inout_isa_n_21),
        .\tx_len_reg[0]_5 (send_param_all_n_15),
        .\tx_len_reg[7] (send_param_all_n_12),
        .\tx_len_reg[7]_0 (send_param_all_n_20),
        .wr_up(wr_up),
        .wr_up_reg(inout_isa_n_32));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_param send_param_all
       (.E(inout_isa_n_9),
        .\addr_reg[0] (inout_isa_n_19),
        .\addr_reg[0]_0 (inout_isa_n_15),
        .\addr_reg[1] (inout_isa_n_24),
        .\addr_reg[1]_0 (inout_isa_n_21),
        .\addr_reg[1]_1 (inout_isa_n_23),
        .\addr_reg[1]_2 (inout_isa_n_18),
        .\addr_reg[1]_3 (inout_isa_n_0),
        .\addr_reg[1]_4 (inout_isa_n_17),
        .\addr_reg[1]_5 (inout_isa_n_13),
        .\addr_reg[3] (inout_isa_n_20),
        .\addr_reg[6] (inout_isa_n_11),
        .adv_t_reg(get_mem_param_n_298),
        .clk(clk),
        .\fifo_clr_len_reg[1] (send_param_all_n_29),
        .\fifo_clr_len_reg[2] (send_param_all_n_27),
        .\fifo_clr_len_reg[2]_0 (send_param_all_n_28),
        .isa_adv(isa_adv),
        .isa_cs(isa_cs),
        .isa_cs_reg(inout_isa_n_31),
        .isa_cs_reg_0(inout_isa_n_22),
        .isa_cs_reg_1(inout_isa_n_26),
        .isa_cs_reg_2(inout_isa_n_25),
        .isa_getdata(isa_getdata),
        .isa_rd(isa_rd),
        .isa_senddata(isa_senddata),
        .\ram_addr_reg[11] (send_param_all_n_16),
        .rd_down_reg(inout_isa_n_10),
        .reset(reset),
        .reset_0(get_ch_param_n_13),
        .rreg_ddr_data_wr_addr(rreg_ddr_data_wr_addr),
        .rreg_ddr_data_wr_clk(rreg_ddr_data_wr_clk),
        .rreg_ddr_data_wr_data(rreg_ddr_data_wr_data),
        .rreg_ddr_data_wr_en(rreg_ddr_data_wr_en),
        .rreg_ddr_status(rreg_ddr_status),
        .rreg_ddr_status_valid(rreg_ddr_status_valid),
        .rreg_mem_data_wr_addr(rreg_mem_data_wr_addr),
        .rreg_mem_data_wr_data(rreg_mem_data_wr_data),
        .rreg_mem_data_wr_en(rreg_mem_data_wr_en),
        .rreg_mem_status(rreg_mem_status),
        .rreg_mem_status_valid(rreg_mem_status_valid),
        .rreg_series_data_wr_addr(rreg_series_data_wr_addr),
        .rreg_series_data_wr_clk(rreg_series_data_wr_clk),
        .rreg_series_data_wr_data(rreg_series_data_wr_data),
        .rreg_series_data_wr_en(rreg_series_data_wr_en),
        .rreg_series_maxdata(rreg_series_maxdata),
        .rreg_series_maxdata_valid(rreg_series_maxdata_valid),
        .rreg_series_starttime(rreg_series_starttime),
        .rreg_series_starttime_valid(rreg_series_starttime_valid),
        .rreg_series_status(rreg_series_status),
        .rreg_series_status_valid(rreg_series_status_valid),
        .rreg_series_stoptime(rreg_series_stoptime),
        .rreg_series_stoptime_valid(rreg_series_stoptime_valid),
        .rreg_series_trigger_starttime(rreg_series_trigger_starttime),
        .rreg_series_trigger_starttime_valid(rreg_series_trigger_starttime_valid),
        .rreg_series_trigger_stoptime(rreg_series_trigger_stoptime),
        .rreg_series_trigger_stoptime_valid(rreg_series_trigger_stoptime_valid),
        .rreg_system_batteryvalue(rreg_system_batteryvalue),
        .rreg_system_batteryvalue_valid(rreg_system_batteryvalue_valid),
        .rreg_system_debug1(rreg_system_debug1),
        .rreg_system_debug1_valid(rreg_system_debug1_valid),
        .rreg_system_debug2(rreg_system_debug2),
        .rreg_system_debug2_valid(rreg_system_debug2_valid),
        .rreg_system_debug3(rreg_system_debug3),
        .rreg_system_debug3_valid(rreg_system_debug3_valid),
        .rreg_system_debug4(rreg_system_debug4),
        .rreg_system_debug4_valid(rreg_system_debug4_valid),
        .rreg_system_rtctime(rreg_system_rtctime),
        .rreg_system_rtctime_valid(rreg_system_rtctime_valid),
        .rreg_system_status(rreg_system_status),
        .rreg_system_status_valid(rreg_system_status_valid),
        .rreg_system_syncfrq(rreg_system_syncfrq),
        .rreg_system_syncfrq_valid(rreg_system_syncfrq_valid),
        .rreg_system_syncstatus(rreg_system_syncstatus),
        .rreg_system_syncstatus_valid(rreg_system_syncstatus_valid),
        .rreg_system_version(rreg_system_version),
        .rreg_system_version_valid(rreg_system_version_valid),
        .\sendaddr_reg[7] (inout_isa_n_28),
        .\sendaddr_reg[7]_0 (inout_isa_n_38),
        .\sendaddr_reg[7]_1 (inout_isa_n_27),
        .\senddata_reg[0] ({\rreg_system_debug1_d01_w08/addr [7:6],\rreg_system_debug1_d01_w08/addr [4:3],\rreg_system_debug1_d01_w08/addr [1:0]}),
        .\senddata_reg[0]_0 (send_param_all_n_7),
        .\senddata_reg[7] (send_param_all_n_6),
        .\sendreg_reg[15] (send_param_all_n_11),
        .\sendreg_reg[47] (send_param_all_n_15),
        .\sendreg_reg[63] (send_param_all_n_9),
        .\sendreg_reg[63]_0 (send_param_all_n_12),
        .\sendreg_reg[63]_1 (send_param_all_n_20),
        .\sendreg_reg[79] (send_param_all_n_18),
        .tx_len1(\rreg_series_trigger_stoptime_d73_w64/tx_len1 ),
        .tx_len1_0(\rreg_system_batteryvalue_d13_w16/tx_len1 ),
        .tx_len1_1(\rreg_series_trigger_starttime_d72_w64/tx_len1 ),
        .tx_len1_2(\rreg_system_version_d10_w48/tx_len1 ),
        .tx_len1_3(\rreg_series_maxdata_d70_w79/tx_len1 ),
        .tx_len1_4(\rreg_series_starttime_d68_w64/tx_len1 ),
        .\tx_len_reg[0] (send_param_all_n_17),
        .\tx_len_reg[7] (inout_isa_n_14),
        .\tx_len_reg[7]_0 (inout_isa_n_12),
        .wr_en0(\wreg_ch_filter_data_d62/wr_en0 ),
        .wr_en0_5(\wreg_out_time_d25/wr_en0 ),
        .wr_en0_6(\wreg_mem_data_d17/wr_en0 ),
        .wr_en_reg(send_param_all_n_23),
        .wr_en_reg_0(send_param_all_n_25),
        .wr_up(wr_up));
endmodule

(* CHECK_LICENSE_TYPE = "isa_handle_0,isa_handle,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "isa_handle,Vivado 2017.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (reset,
    clk,
    pin_isa_cs,
    pin_isa_wr,
    pin_isa_rd,
    pin_isa_adv,
    pin_isa_data,
    isa_getdata,
    rreg_system_debug1,
    rreg_system_debug1_valid,
    rreg_system_debug2,
    rreg_system_debug2_valid,
    rreg_system_debug3,
    rreg_system_debug3_valid,
    rreg_system_debug4,
    rreg_system_debug4_valid,
    rreg_system_status,
    rreg_system_status_valid,
    rreg_system_version,
    rreg_system_version_valid,
    rreg_system_rtctime,
    rreg_system_rtctime_valid,
    rreg_system_batteryvalue,
    rreg_system_batteryvalue_valid,
    rreg_system_syncstatus,
    rreg_system_syncstatus_valid,
    rreg_system_syncfrq,
    rreg_system_syncfrq_valid,
    wreg_system_ctrl,
    wreg_system_ctrl_valid,
    wreg_system_sel_rtc,
    wreg_system_sel_rtc_valid,
    wreg_system_set_rtctime,
    wreg_system_set_rtctime_valid,
    wreg_system_sync_minfrq,
    wreg_system_sync_minfrq_valid,
    wreg_system_sync_max,
    wreg_system_sync_max_valid,
    wreg_system_sync_sel,
    wreg_system_sync_sel_valid,
    wreg_system_ch_sel,
    wreg_system_ch_sel_valid,
    rreg_mem_status,
    rreg_mem_status_valid,
    rreg_mem_data_wr_en,
    rreg_mem_data_wr_addr,
    rreg_mem_data_wr_data,
    wreg_mem_rd_en,
    wreg_mem_ctrl,
    wreg_mem_ctrl_valid,
    wreg_mem_addr,
    wreg_mem_addr_valid,
    wreg_mem_len,
    wreg_mem_len_valid,
    wreg_mem_rd_data,
    wreg_mem_rd_len,
    rreg_ddr_status,
    rreg_ddr_status_valid,
    rreg_ddr_data_wr_clk,
    rreg_ddr_data_wr_en,
    rreg_ddr_data_wr_addr,
    rreg_ddr_data_wr_data,
    wreg_ddr_ctrl,
    wreg_ddr_ctrl_valid,
    wreg_ddr_addr,
    wreg_ddr_addr_valid,
    wreg_ddr_len,
    wreg_ddr_len_valid,
    wreg_out_ctrl,
    wreg_out_ctrl_valid,
    wreg_out_sel,
    wreg_out_sel_valid,
    wreg_out_level,
    wreg_out_level_valid,
    wreg_out_startmode,
    wreg_out_startmode_valid,
    wreg_out_start_targettime,
    wreg_out_start_targettime_valid,
    wreg_out_start_subtime,
    wreg_out_start_subtime_valid,
    wreg_out_start_subnum,
    wreg_out_start_subnum_valid,
    wreg_out_start_subcycle,
    wreg_out_start_subcycle_valid,
    wreg_out_start_trigmode1,
    wreg_out_start_trigmode1_valid,
    wreg_out_start_trigmode2,
    wreg_out_start_trigmode2_valid,
    wreg_out_start_trigmode3,
    wreg_out_start_trigmode3_valid,
    wreg_out_start_trigmode4,
    wreg_out_start_trigmode4_valid,
    wreg_out_trig_threshold_p,
    wreg_out_trig_threshold_p_valid,
    wreg_out_trig_threshold_n,
    wreg_out_trig_threshold_n_valid,
    wreg_out_trig_risetime,
    wreg_out_trig_risetime_valid,
    wreg_out_trig_droptime,
    wreg_out_trig_droptime_valid,
    wreg_out_trig_pulsewidth,
    wreg_out_trig_pulsewidth_valid,
    wreg_out_trig_riseratio,
    wreg_out_trig_riseratio_valid,
    wreg_out_trig_dropratio,
    wreg_out_trig_dropratio_valid,
    wreg_out_trig_rmsvalue,
    wreg_out_trig_rmsvalue_valid,
    wreg_out_time_rd_en,
    wreg_out_time_rd_data,
    wreg_out_time_rd_len,
    wreg_ch_zero_cal,
    wreg_ch_zero_cal_valid,
    wreg_ch_sample_rate,
    wreg_ch_sample_rate_valid,
    wreg_ch_sign_handle,
    wreg_ch_sign_handle_valid,
    wreg_ch_main_amp,
    wreg_ch_main_amp_valid,
    wreg_ch_pre_amp,
    wreg_ch_pre_amp_valid,
    wreg_ch_v_amp,
    wreg_ch_v_amp_valid,
    wreg_ch_i_amp,
    wreg_ch_i_amp_valid,
    wreg_ch_noise_comp,
    wreg_ch_noise_comp_valid,
    wreg_ch_noise_amp_cof,
    wreg_ch_noise_amp_cof_valid,
    wreg_ch_noise_delay,
    wreg_ch_noise_delay_valid,
    wreg_ch_start_targettime,
    wreg_ch_start_targettime_valid,
    wreg_ch_start_sustime,
    wreg_ch_start_sustime_valid,
    wreg_ch_start_susnum,
    wreg_ch_start_susnum_valid,
    wreg_ch_start_suscycle,
    wreg_ch_start_suscycle_valid,
    wreg_ch_stop_sustime,
    wreg_ch_stop_sustime_valid,
    wreg_ch_stop_susnum,
    wreg_ch_stop_susnum_valid,
    wreg_ch_stop_suscycle,
    wreg_ch_stop_suscycle_valid,
    wreg_ch_trig_threshold_p,
    wreg_ch_trig_threshold_p_valid,
    wreg_ch_trig_threshold_n,
    wreg_ch_trig_threshold_n_valid,
    wreg_ch_trig_risetime,
    wreg_ch_trig_risetime_valid,
    wreg_ch_trig_droptime,
    wreg_ch_trig_droptime_valid,
    wreg_ch_trig_pulsewidth,
    wreg_ch_trig_pulsewidth_valid,
    wreg_ch_trig_riseratio,
    wreg_ch_trig_riseratio_valid,
    wreg_ch_trig_dropratio,
    wreg_ch_trig_dropratio_valid,
    wreg_ch_trig_rmsvalue,
    wreg_ch_trig_rmsvalue_valid,
    wreg_ch_filter_rd_en,
    wreg_ch_filter_rd_data,
    wreg_ch_filter_rd_len,
    rreg_series_status,
    rreg_series_status_valid,
    rreg_series_starttime,
    rreg_series_starttime_valid,
    rreg_series_stoptime,
    rreg_series_stoptime_valid,
    rreg_series_maxdata,
    rreg_series_maxdata_valid,
    rreg_series_data_wr_clk,
    rreg_series_data_wr_en,
    rreg_series_data_wr_addr,
    rreg_series_data_wr_data,
    rreg_series_trigger_starttime,
    rreg_series_trigger_starttime_valid,
    rreg_series_trigger_stoptime,
    rreg_series_trigger_stoptime_valid,
    wreg_series_ctrl,
    wreg_series_ctrl_valid,
    wreg_series_data_type,
    wreg_series_data_type_valid,
    wreg_series_sample_cycle,
    wreg_series_sample_cycle_valid,
    wreg_series_comp_ratio,
    wreg_series_comp_ratio_valid,
    wreg_series_comp_num,
    wreg_series_comp_num_valid,
    wreg_series_validmode_data,
    wreg_series_validmode_data_valid,
    wreg_series_start_ddraddr,
    wreg_series_start_ddraddr_valid,
    wreg_series_stop_ddraddr,
    wreg_series_stop_ddraddr_valid,
    wreg_series_startmode,
    wreg_series_startmode_valid,
    wreg_series_star_trigmode1,
    wreg_series_star_trigmode1_valid,
    wreg_series_star_trigmode2,
    wreg_series_star_trigmode2_valid,
    wreg_series_star_trigmode3,
    wreg_series_star_trigmode3_valid,
    wreg_series_star_trigmode4,
    wreg_series_star_trigmode4_valid,
    wreg_series_stopmode,
    wreg_series_stopmode_valid,
    wreg_series_stop_trigmode1,
    wreg_series_stop_trigmode1_valid,
    wreg_series_stop_trigmode2,
    wreg_series_stop_trigmode2_valid,
    wreg_series_stop_trigmode3,
    wreg_series_stop_trigmode3_valid,
    wreg_series_stop_trigmode4,
    wreg_series_stop_trigmode4_valid,
    wreg_series_seek_startime,
    wreg_series_seek_startime_valid,
    wreg_series_seek_zoom,
    wreg_series_seek_zoom_valid,
    wreg_series_seek_datalen,
    wreg_series_seek_datalen_valid);
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *) input reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) input clk;
  input pin_isa_cs;
  input pin_isa_wr;
  input pin_isa_rd;
  input pin_isa_adv;
  inout [7:0]pin_isa_data;
  output [7:0]isa_getdata;
  input [7:0]rreg_system_debug1;
  input rreg_system_debug1_valid;
  input [7:0]rreg_system_debug2;
  input rreg_system_debug2_valid;
  input [7:0]rreg_system_debug3;
  input rreg_system_debug3_valid;
  input [7:0]rreg_system_debug4;
  input rreg_system_debug4_valid;
  input [7:0]rreg_system_status;
  input rreg_system_status_valid;
  input [47:0]rreg_system_version;
  input rreg_system_version_valid;
  input [63:0]rreg_system_rtctime;
  input rreg_system_rtctime_valid;
  input [15:0]rreg_system_batteryvalue;
  input rreg_system_batteryvalue_valid;
  input [7:0]rreg_system_syncstatus;
  input rreg_system_syncstatus_valid;
  input [31:0]rreg_system_syncfrq;
  input rreg_system_syncfrq_valid;
  output [7:0]wreg_system_ctrl;
  output wreg_system_ctrl_valid;
  output [7:0]wreg_system_sel_rtc;
  output wreg_system_sel_rtc_valid;
  output [63:0]wreg_system_set_rtctime;
  output wreg_system_set_rtctime_valid;
  output [15:0]wreg_system_sync_minfrq;
  output wreg_system_sync_minfrq_valid;
  output [15:0]wreg_system_sync_max;
  output wreg_system_sync_max_valid;
  output [7:0]wreg_system_sync_sel;
  output wreg_system_sync_sel_valid;
  output [7:0]wreg_system_ch_sel;
  output wreg_system_ch_sel_valid;
  input [7:0]rreg_mem_status;
  input rreg_mem_status_valid;
  input rreg_mem_data_wr_en;
  input [15:0]rreg_mem_data_wr_addr;
  input [7:0]rreg_mem_data_wr_data;
  input wreg_mem_rd_en;
  output [7:0]wreg_mem_ctrl;
  output wreg_mem_ctrl_valid;
  output [15:0]wreg_mem_addr;
  output wreg_mem_addr_valid;
  output [7:0]wreg_mem_len;
  output wreg_mem_len_valid;
  output [7:0]wreg_mem_rd_data;
  output [4:0]wreg_mem_rd_len;
  input [7:0]rreg_ddr_status;
  input rreg_ddr_status_valid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 rreg_ddr_data_wr_clk CLK" *) input rreg_ddr_data_wr_clk;
  input rreg_ddr_data_wr_en;
  input [15:0]rreg_ddr_data_wr_addr;
  input [31:0]rreg_ddr_data_wr_data;
  output [7:0]wreg_ddr_ctrl;
  output wreg_ddr_ctrl_valid;
  output [31:0]wreg_ddr_addr;
  output wreg_ddr_addr_valid;
  output [31:0]wreg_ddr_len;
  output wreg_ddr_len_valid;
  output [7:0]wreg_out_ctrl;
  output wreg_out_ctrl_valid;
  output [7:0]wreg_out_sel;
  output wreg_out_sel_valid;
  output [7:0]wreg_out_level;
  output wreg_out_level_valid;
  output [7:0]wreg_out_startmode;
  output wreg_out_startmode_valid;
  output [63:0]wreg_out_start_targettime;
  output wreg_out_start_targettime_valid;
  output [31:0]wreg_out_start_subtime;
  output wreg_out_start_subtime_valid;
  output [31:0]wreg_out_start_subnum;
  output wreg_out_start_subnum_valid;
  output [7:0]wreg_out_start_subcycle;
  output wreg_out_start_subcycle_valid;
  output [31:0]wreg_out_start_trigmode1;
  output wreg_out_start_trigmode1_valid;
  output [31:0]wreg_out_start_trigmode2;
  output wreg_out_start_trigmode2_valid;
  output [31:0]wreg_out_start_trigmode3;
  output wreg_out_start_trigmode3_valid;
  output [31:0]wreg_out_start_trigmode4;
  output wreg_out_start_trigmode4_valid;
  output [15:0]wreg_out_trig_threshold_p;
  output wreg_out_trig_threshold_p_valid;
  output [15:0]wreg_out_trig_threshold_n;
  output wreg_out_trig_threshold_n_valid;
  output [15:0]wreg_out_trig_risetime;
  output wreg_out_trig_risetime_valid;
  output [15:0]wreg_out_trig_droptime;
  output wreg_out_trig_droptime_valid;
  output [15:0]wreg_out_trig_pulsewidth;
  output wreg_out_trig_pulsewidth_valid;
  output [7:0]wreg_out_trig_riseratio;
  output wreg_out_trig_riseratio_valid;
  output [7:0]wreg_out_trig_dropratio;
  output wreg_out_trig_dropratio_valid;
  output [15:0]wreg_out_trig_rmsvalue;
  output wreg_out_trig_rmsvalue_valid;
  input wreg_out_time_rd_en;
  output [7:0]wreg_out_time_rd_data;
  output [4:0]wreg_out_time_rd_len;
  output [15:0]wreg_ch_zero_cal;
  output wreg_ch_zero_cal_valid;
  output [15:0]wreg_ch_sample_rate;
  output wreg_ch_sample_rate_valid;
  output [7:0]wreg_ch_sign_handle;
  output wreg_ch_sign_handle_valid;
  output [7:0]wreg_ch_main_amp;
  output wreg_ch_main_amp_valid;
  output [7:0]wreg_ch_pre_amp;
  output wreg_ch_pre_amp_valid;
  output [7:0]wreg_ch_v_amp;
  output wreg_ch_v_amp_valid;
  output [7:0]wreg_ch_i_amp;
  output wreg_ch_i_amp_valid;
  output [7:0]wreg_ch_noise_comp;
  output wreg_ch_noise_comp_valid;
  output [15:0]wreg_ch_noise_amp_cof;
  output wreg_ch_noise_amp_cof_valid;
  output [7:0]wreg_ch_noise_delay;
  output wreg_ch_noise_delay_valid;
  output [63:0]wreg_ch_start_targettime;
  output wreg_ch_start_targettime_valid;
  output [31:0]wreg_ch_start_sustime;
  output wreg_ch_start_sustime_valid;
  output [31:0]wreg_ch_start_susnum;
  output wreg_ch_start_susnum_valid;
  output [7:0]wreg_ch_start_suscycle;
  output wreg_ch_start_suscycle_valid;
  output [31:0]wreg_ch_stop_sustime;
  output wreg_ch_stop_sustime_valid;
  output [31:0]wreg_ch_stop_susnum;
  output wreg_ch_stop_susnum_valid;
  output [7:0]wreg_ch_stop_suscycle;
  output wreg_ch_stop_suscycle_valid;
  output [15:0]wreg_ch_trig_threshold_p;
  output wreg_ch_trig_threshold_p_valid;
  output [15:0]wreg_ch_trig_threshold_n;
  output wreg_ch_trig_threshold_n_valid;
  output [15:0]wreg_ch_trig_risetime;
  output wreg_ch_trig_risetime_valid;
  output [15:0]wreg_ch_trig_droptime;
  output wreg_ch_trig_droptime_valid;
  output [15:0]wreg_ch_trig_pulsewidth;
  output wreg_ch_trig_pulsewidth_valid;
  output [7:0]wreg_ch_trig_riseratio;
  output wreg_ch_trig_riseratio_valid;
  output [7:0]wreg_ch_trig_dropratio;
  output wreg_ch_trig_dropratio_valid;
  output [15:0]wreg_ch_trig_rmsvalue;
  output wreg_ch_trig_rmsvalue_valid;
  input wreg_ch_filter_rd_en;
  output [7:0]wreg_ch_filter_rd_data;
  output [3:0]wreg_ch_filter_rd_len;
  input [7:0]rreg_series_status;
  input rreg_series_status_valid;
  input [63:0]rreg_series_starttime;
  input rreg_series_starttime_valid;
  input [63:0]rreg_series_stoptime;
  input rreg_series_stoptime_valid;
  input [79:0]rreg_series_maxdata;
  input rreg_series_maxdata_valid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 rreg_series_data_wr_clk CLK" *) input rreg_series_data_wr_clk;
  input rreg_series_data_wr_en;
  input [15:0]rreg_series_data_wr_addr;
  input [31:0]rreg_series_data_wr_data;
  input [63:0]rreg_series_trigger_starttime;
  input rreg_series_trigger_starttime_valid;
  input [63:0]rreg_series_trigger_stoptime;
  input rreg_series_trigger_stoptime_valid;
  output [7:0]wreg_series_ctrl;
  output wreg_series_ctrl_valid;
  output [7:0]wreg_series_data_type;
  output wreg_series_data_type_valid;
  output [7:0]wreg_series_sample_cycle;
  output wreg_series_sample_cycle_valid;
  output [31:0]wreg_series_comp_ratio;
  output wreg_series_comp_ratio_valid;
  output [15:0]wreg_series_comp_num;
  output wreg_series_comp_num_valid;
  output [31:0]wreg_series_validmode_data;
  output wreg_series_validmode_data_valid;
  output [31:0]wreg_series_start_ddraddr;
  output wreg_series_start_ddraddr_valid;
  output [31:0]wreg_series_stop_ddraddr;
  output wreg_series_stop_ddraddr_valid;
  output [7:0]wreg_series_startmode;
  output wreg_series_startmode_valid;
  output [31:0]wreg_series_star_trigmode1;
  output wreg_series_star_trigmode1_valid;
  output [31:0]wreg_series_star_trigmode2;
  output wreg_series_star_trigmode2_valid;
  output [31:0]wreg_series_star_trigmode3;
  output wreg_series_star_trigmode3_valid;
  output [31:0]wreg_series_star_trigmode4;
  output wreg_series_star_trigmode4_valid;
  output [7:0]wreg_series_stopmode;
  output wreg_series_stopmode_valid;
  output [31:0]wreg_series_stop_trigmode1;
  output wreg_series_stop_trigmode1_valid;
  output [31:0]wreg_series_stop_trigmode2;
  output wreg_series_stop_trigmode2_valid;
  output [31:0]wreg_series_stop_trigmode3;
  output wreg_series_stop_trigmode3_valid;
  output [31:0]wreg_series_stop_trigmode4;
  output wreg_series_stop_trigmode4_valid;
  output [63:0]wreg_series_seek_startime;
  output wreg_series_seek_startime_valid;
  output [31:0]wreg_series_seek_zoom;
  output wreg_series_seek_zoom_valid;
  output [31:0]wreg_series_seek_datalen;
  output wreg_series_seek_datalen_valid;

  wire clk;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire [7:0]isa_getdata;
  wire pin_isa_adv;
  wire pin_isa_cs;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire [7:0]pin_isa_data;
  wire pin_isa_rd;
  wire pin_isa_wr;
  wire reset;
  wire [15:0]rreg_ddr_data_wr_addr;
  wire rreg_ddr_data_wr_clk;
  wire [31:0]rreg_ddr_data_wr_data;
  wire rreg_ddr_data_wr_en;
  wire [7:0]rreg_ddr_status;
  wire rreg_ddr_status_valid;
  wire [15:0]rreg_mem_data_wr_addr;
  wire [7:0]rreg_mem_data_wr_data;
  wire rreg_mem_data_wr_en;
  wire [7:0]rreg_mem_status;
  wire rreg_mem_status_valid;
  wire [15:0]rreg_series_data_wr_addr;
  wire rreg_series_data_wr_clk;
  wire [31:0]rreg_series_data_wr_data;
  wire rreg_series_data_wr_en;
  wire [79:0]rreg_series_maxdata;
  wire rreg_series_maxdata_valid;
  wire [63:0]rreg_series_starttime;
  wire rreg_series_starttime_valid;
  wire [7:0]rreg_series_status;
  wire rreg_series_status_valid;
  wire [63:0]rreg_series_stoptime;
  wire rreg_series_stoptime_valid;
  wire [63:0]rreg_series_trigger_starttime;
  wire rreg_series_trigger_starttime_valid;
  wire [63:0]rreg_series_trigger_stoptime;
  wire rreg_series_trigger_stoptime_valid;
  wire [15:0]rreg_system_batteryvalue;
  wire rreg_system_batteryvalue_valid;
  wire [7:0]rreg_system_debug1;
  wire rreg_system_debug1_valid;
  wire [7:0]rreg_system_debug2;
  wire rreg_system_debug2_valid;
  wire [7:0]rreg_system_debug3;
  wire rreg_system_debug3_valid;
  wire [7:0]rreg_system_debug4;
  wire rreg_system_debug4_valid;
  wire [63:0]rreg_system_rtctime;
  wire rreg_system_rtctime_valid;
  wire [7:0]rreg_system_status;
  wire rreg_system_status_valid;
  wire [31:0]rreg_system_syncfrq;
  wire rreg_system_syncfrq_valid;
  wire [7:0]rreg_system_syncstatus;
  wire rreg_system_syncstatus_valid;
  wire [47:0]rreg_system_version;
  wire rreg_system_version_valid;
  wire [7:0]wreg_ch_filter_rd_data;
  wire wreg_ch_filter_rd_en;
  wire [3:0]wreg_ch_filter_rd_len;
  wire [7:0]wreg_ch_i_amp;
  wire wreg_ch_i_amp_valid;
  wire [7:0]wreg_ch_main_amp;
  wire wreg_ch_main_amp_valid;
  wire [15:0]wreg_ch_noise_amp_cof;
  wire wreg_ch_noise_amp_cof_valid;
  wire [7:0]wreg_ch_noise_comp;
  wire wreg_ch_noise_comp_valid;
  wire [7:0]wreg_ch_noise_delay;
  wire wreg_ch_noise_delay_valid;
  wire [7:0]wreg_ch_pre_amp;
  wire wreg_ch_pre_amp_valid;
  wire [15:0]wreg_ch_sample_rate;
  wire wreg_ch_sample_rate_valid;
  wire [7:0]wreg_ch_sign_handle;
  wire wreg_ch_sign_handle_valid;
  wire [7:0]wreg_ch_start_suscycle;
  wire wreg_ch_start_suscycle_valid;
  wire [31:0]wreg_ch_start_susnum;
  wire wreg_ch_start_susnum_valid;
  wire [31:0]wreg_ch_start_sustime;
  wire wreg_ch_start_sustime_valid;
  wire [63:0]wreg_ch_start_targettime;
  wire wreg_ch_start_targettime_valid;
  wire [7:0]wreg_ch_stop_suscycle;
  wire wreg_ch_stop_suscycle_valid;
  wire [31:0]wreg_ch_stop_susnum;
  wire wreg_ch_stop_susnum_valid;
  wire [31:0]wreg_ch_stop_sustime;
  wire wreg_ch_stop_sustime_valid;
  wire [7:0]wreg_ch_trig_dropratio;
  wire wreg_ch_trig_dropratio_valid;
  wire [15:0]wreg_ch_trig_droptime;
  wire wreg_ch_trig_droptime_valid;
  wire [15:0]wreg_ch_trig_pulsewidth;
  wire wreg_ch_trig_pulsewidth_valid;
  wire [7:0]wreg_ch_trig_riseratio;
  wire wreg_ch_trig_riseratio_valid;
  wire [15:0]wreg_ch_trig_risetime;
  wire wreg_ch_trig_risetime_valid;
  wire [15:0]wreg_ch_trig_rmsvalue;
  wire wreg_ch_trig_rmsvalue_valid;
  wire [15:0]wreg_ch_trig_threshold_n;
  wire wreg_ch_trig_threshold_n_valid;
  wire [15:0]wreg_ch_trig_threshold_p;
  wire wreg_ch_trig_threshold_p_valid;
  wire [7:0]wreg_ch_v_amp;
  wire wreg_ch_v_amp_valid;
  wire [15:0]wreg_ch_zero_cal;
  wire wreg_ch_zero_cal_valid;
  wire [31:0]wreg_ddr_addr;
  wire wreg_ddr_addr_valid;
  wire [7:0]wreg_ddr_ctrl;
  wire wreg_ddr_ctrl_valid;
  wire [31:0]wreg_ddr_len;
  wire wreg_ddr_len_valid;
  wire [15:0]wreg_mem_addr;
  wire wreg_mem_addr_valid;
  wire [7:0]wreg_mem_ctrl;
  wire wreg_mem_ctrl_valid;
  wire [7:0]wreg_mem_len;
  wire wreg_mem_len_valid;
  wire [7:0]wreg_mem_rd_data;
  wire wreg_mem_rd_en;
  wire [4:0]wreg_mem_rd_len;
  wire [7:0]wreg_out_ctrl;
  wire wreg_out_ctrl_valid;
  wire [7:0]wreg_out_level;
  wire wreg_out_level_valid;
  wire [7:0]wreg_out_sel;
  wire wreg_out_sel_valid;
  wire [7:0]wreg_out_start_subcycle;
  wire wreg_out_start_subcycle_valid;
  wire [31:0]wreg_out_start_subnum;
  wire wreg_out_start_subnum_valid;
  wire [31:0]wreg_out_start_subtime;
  wire wreg_out_start_subtime_valid;
  wire [63:0]wreg_out_start_targettime;
  wire wreg_out_start_targettime_valid;
  wire [31:0]wreg_out_start_trigmode1;
  wire wreg_out_start_trigmode1_valid;
  wire [31:0]wreg_out_start_trigmode2;
  wire wreg_out_start_trigmode2_valid;
  wire [31:0]wreg_out_start_trigmode3;
  wire wreg_out_start_trigmode3_valid;
  wire [31:0]wreg_out_start_trigmode4;
  wire wreg_out_start_trigmode4_valid;
  wire [7:0]wreg_out_startmode;
  wire wreg_out_startmode_valid;
  wire [7:0]wreg_out_time_rd_data;
  wire wreg_out_time_rd_en;
  wire [4:0]wreg_out_time_rd_len;
  wire [7:0]wreg_out_trig_dropratio;
  wire wreg_out_trig_dropratio_valid;
  wire [15:0]wreg_out_trig_droptime;
  wire wreg_out_trig_droptime_valid;
  wire [15:0]wreg_out_trig_pulsewidth;
  wire wreg_out_trig_pulsewidth_valid;
  wire [7:0]wreg_out_trig_riseratio;
  wire wreg_out_trig_riseratio_valid;
  wire [15:0]wreg_out_trig_risetime;
  wire wreg_out_trig_risetime_valid;
  wire [15:0]wreg_out_trig_rmsvalue;
  wire wreg_out_trig_rmsvalue_valid;
  wire [15:0]wreg_out_trig_threshold_n;
  wire wreg_out_trig_threshold_n_valid;
  wire [15:0]wreg_out_trig_threshold_p;
  wire wreg_out_trig_threshold_p_valid;
  wire [15:0]wreg_series_comp_num;
  wire wreg_series_comp_num_valid;
  wire [31:0]wreg_series_comp_ratio;
  wire wreg_series_comp_ratio_valid;
  wire [7:0]wreg_series_ctrl;
  wire wreg_series_ctrl_valid;
  wire [7:0]wreg_series_data_type;
  wire wreg_series_data_type_valid;
  wire [7:0]wreg_series_sample_cycle;
  wire wreg_series_sample_cycle_valid;
  wire [31:0]wreg_series_seek_datalen;
  wire wreg_series_seek_datalen_valid;
  wire [63:0]wreg_series_seek_startime;
  wire wreg_series_seek_startime_valid;
  wire [31:0]wreg_series_seek_zoom;
  wire wreg_series_seek_zoom_valid;
  wire [31:0]wreg_series_star_trigmode1;
  wire wreg_series_star_trigmode1_valid;
  wire [31:0]wreg_series_star_trigmode2;
  wire wreg_series_star_trigmode2_valid;
  wire [31:0]wreg_series_star_trigmode3;
  wire wreg_series_star_trigmode3_valid;
  wire [31:0]wreg_series_star_trigmode4;
  wire wreg_series_star_trigmode4_valid;
  wire [31:0]wreg_series_start_ddraddr;
  wire wreg_series_start_ddraddr_valid;
  wire [7:0]wreg_series_startmode;
  wire wreg_series_startmode_valid;
  wire [31:0]wreg_series_stop_ddraddr;
  wire wreg_series_stop_ddraddr_valid;
  wire [31:0]wreg_series_stop_trigmode1;
  wire wreg_series_stop_trigmode1_valid;
  wire [31:0]wreg_series_stop_trigmode2;
  wire wreg_series_stop_trigmode2_valid;
  wire [31:0]wreg_series_stop_trigmode3;
  wire wreg_series_stop_trigmode3_valid;
  wire [31:0]wreg_series_stop_trigmode4;
  wire wreg_series_stop_trigmode4_valid;
  wire [7:0]wreg_series_stopmode;
  wire wreg_series_stopmode_valid;
  wire [31:0]wreg_series_validmode_data;
  wire wreg_series_validmode_data_valid;
  wire [7:0]wreg_system_ch_sel;
  wire wreg_system_ch_sel_valid;
  wire [7:0]wreg_system_ctrl;
  wire wreg_system_ctrl_valid;
  wire [7:0]wreg_system_sel_rtc;
  wire wreg_system_sel_rtc_valid;
  wire [63:0]wreg_system_set_rtctime;
  wire wreg_system_set_rtctime_valid;
  wire [15:0]wreg_system_sync_max;
  wire wreg_system_sync_max_valid;
  wire [15:0]wreg_system_sync_minfrq;
  wire wreg_system_sync_minfrq_valid;
  wire [7:0]wreg_system_sync_sel;
  wire wreg_system_sync_sel_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_handle inst
       (.clk(clk),
        .isa_getdata(isa_getdata),
        .pin_isa_adv(pin_isa_adv),
        .pin_isa_cs(pin_isa_cs),
        .pin_isa_data(pin_isa_data),
        .pin_isa_rd(pin_isa_rd),
        .pin_isa_wr(pin_isa_wr),
        .reset(reset),
        .rreg_ddr_data_wr_addr(rreg_ddr_data_wr_addr[9:0]),
        .rreg_ddr_data_wr_clk(rreg_ddr_data_wr_clk),
        .rreg_ddr_data_wr_data(rreg_ddr_data_wr_data),
        .rreg_ddr_data_wr_en(rreg_ddr_data_wr_en),
        .rreg_ddr_status(rreg_ddr_status),
        .rreg_ddr_status_valid(rreg_ddr_status_valid),
        .rreg_mem_data_wr_addr(rreg_mem_data_wr_addr[7:0]),
        .rreg_mem_data_wr_data(rreg_mem_data_wr_data),
        .rreg_mem_data_wr_en(rreg_mem_data_wr_en),
        .rreg_mem_status(rreg_mem_status),
        .rreg_mem_status_valid(rreg_mem_status_valid),
        .rreg_series_data_wr_addr(rreg_series_data_wr_addr[9:0]),
        .rreg_series_data_wr_clk(rreg_series_data_wr_clk),
        .rreg_series_data_wr_data(rreg_series_data_wr_data),
        .rreg_series_data_wr_en(rreg_series_data_wr_en),
        .rreg_series_maxdata(rreg_series_maxdata),
        .rreg_series_maxdata_valid(rreg_series_maxdata_valid),
        .rreg_series_starttime(rreg_series_starttime),
        .rreg_series_starttime_valid(rreg_series_starttime_valid),
        .rreg_series_status(rreg_series_status),
        .rreg_series_status_valid(rreg_series_status_valid),
        .rreg_series_stoptime(rreg_series_stoptime),
        .rreg_series_stoptime_valid(rreg_series_stoptime_valid),
        .rreg_series_trigger_starttime(rreg_series_trigger_starttime),
        .rreg_series_trigger_starttime_valid(rreg_series_trigger_starttime_valid),
        .rreg_series_trigger_stoptime(rreg_series_trigger_stoptime),
        .rreg_series_trigger_stoptime_valid(rreg_series_trigger_stoptime_valid),
        .rreg_system_batteryvalue(rreg_system_batteryvalue),
        .rreg_system_batteryvalue_valid(rreg_system_batteryvalue_valid),
        .rreg_system_debug1(rreg_system_debug1),
        .rreg_system_debug1_valid(rreg_system_debug1_valid),
        .rreg_system_debug2(rreg_system_debug2),
        .rreg_system_debug2_valid(rreg_system_debug2_valid),
        .rreg_system_debug3(rreg_system_debug3),
        .rreg_system_debug3_valid(rreg_system_debug3_valid),
        .rreg_system_debug4(rreg_system_debug4),
        .rreg_system_debug4_valid(rreg_system_debug4_valid),
        .rreg_system_rtctime(rreg_system_rtctime),
        .rreg_system_rtctime_valid(rreg_system_rtctime_valid),
        .rreg_system_status(rreg_system_status),
        .rreg_system_status_valid(rreg_system_status_valid),
        .rreg_system_syncfrq(rreg_system_syncfrq),
        .rreg_system_syncfrq_valid(rreg_system_syncfrq_valid),
        .rreg_system_syncstatus(rreg_system_syncstatus),
        .rreg_system_syncstatus_valid(rreg_system_syncstatus_valid),
        .rreg_system_version(rreg_system_version),
        .rreg_system_version_valid(rreg_system_version_valid),
        .wreg_ch_filter_rd_data(wreg_ch_filter_rd_data),
        .wreg_ch_filter_rd_en(wreg_ch_filter_rd_en),
        .wreg_ch_filter_rd_len(wreg_ch_filter_rd_len),
        .wreg_ch_i_amp(wreg_ch_i_amp),
        .wreg_ch_i_amp_valid(wreg_ch_i_amp_valid),
        .wreg_ch_main_amp(wreg_ch_main_amp),
        .wreg_ch_main_amp_valid(wreg_ch_main_amp_valid),
        .wreg_ch_noise_amp_cof(wreg_ch_noise_amp_cof),
        .wreg_ch_noise_amp_cof_valid(wreg_ch_noise_amp_cof_valid),
        .wreg_ch_noise_comp(wreg_ch_noise_comp),
        .wreg_ch_noise_comp_valid(wreg_ch_noise_comp_valid),
        .wreg_ch_noise_delay(wreg_ch_noise_delay),
        .wreg_ch_noise_delay_valid(wreg_ch_noise_delay_valid),
        .wreg_ch_pre_amp(wreg_ch_pre_amp),
        .wreg_ch_pre_amp_valid(wreg_ch_pre_amp_valid),
        .wreg_ch_sample_rate(wreg_ch_sample_rate),
        .wreg_ch_sample_rate_valid(wreg_ch_sample_rate_valid),
        .wreg_ch_sign_handle(wreg_ch_sign_handle),
        .wreg_ch_sign_handle_valid(wreg_ch_sign_handle_valid),
        .wreg_ch_start_suscycle(wreg_ch_start_suscycle),
        .wreg_ch_start_suscycle_valid(wreg_ch_start_suscycle_valid),
        .wreg_ch_start_susnum(wreg_ch_start_susnum),
        .wreg_ch_start_susnum_valid(wreg_ch_start_susnum_valid),
        .wreg_ch_start_sustime(wreg_ch_start_sustime),
        .wreg_ch_start_sustime_valid(wreg_ch_start_sustime_valid),
        .wreg_ch_start_targettime(wreg_ch_start_targettime),
        .wreg_ch_start_targettime_valid(wreg_ch_start_targettime_valid),
        .wreg_ch_stop_suscycle(wreg_ch_stop_suscycle),
        .wreg_ch_stop_suscycle_valid(wreg_ch_stop_suscycle_valid),
        .wreg_ch_stop_susnum(wreg_ch_stop_susnum),
        .wreg_ch_stop_susnum_valid(wreg_ch_stop_susnum_valid),
        .wreg_ch_stop_sustime(wreg_ch_stop_sustime),
        .wreg_ch_stop_sustime_valid(wreg_ch_stop_sustime_valid),
        .wreg_ch_trig_dropratio(wreg_ch_trig_dropratio),
        .wreg_ch_trig_dropratio_valid(wreg_ch_trig_dropratio_valid),
        .wreg_ch_trig_droptime(wreg_ch_trig_droptime),
        .wreg_ch_trig_droptime_valid(wreg_ch_trig_droptime_valid),
        .wreg_ch_trig_pulsewidth(wreg_ch_trig_pulsewidth),
        .wreg_ch_trig_pulsewidth_valid(wreg_ch_trig_pulsewidth_valid),
        .wreg_ch_trig_riseratio(wreg_ch_trig_riseratio),
        .wreg_ch_trig_riseratio_valid(wreg_ch_trig_riseratio_valid),
        .wreg_ch_trig_risetime(wreg_ch_trig_risetime),
        .wreg_ch_trig_risetime_valid(wreg_ch_trig_risetime_valid),
        .wreg_ch_trig_rmsvalue(wreg_ch_trig_rmsvalue),
        .wreg_ch_trig_rmsvalue_valid(wreg_ch_trig_rmsvalue_valid),
        .wreg_ch_trig_threshold_n(wreg_ch_trig_threshold_n),
        .wreg_ch_trig_threshold_n_valid(wreg_ch_trig_threshold_n_valid),
        .wreg_ch_trig_threshold_p(wreg_ch_trig_threshold_p),
        .wreg_ch_trig_threshold_p_valid(wreg_ch_trig_threshold_p_valid),
        .wreg_ch_v_amp(wreg_ch_v_amp),
        .wreg_ch_v_amp_valid(wreg_ch_v_amp_valid),
        .wreg_ch_zero_cal(wreg_ch_zero_cal),
        .wreg_ch_zero_cal_valid(wreg_ch_zero_cal_valid),
        .wreg_ddr_addr(wreg_ddr_addr),
        .wreg_ddr_addr_valid(wreg_ddr_addr_valid),
        .wreg_ddr_ctrl(wreg_ddr_ctrl),
        .wreg_ddr_ctrl_valid(wreg_ddr_ctrl_valid),
        .wreg_ddr_len(wreg_ddr_len),
        .wreg_ddr_len_valid(wreg_ddr_len_valid),
        .wreg_mem_addr(wreg_mem_addr),
        .wreg_mem_addr_valid(wreg_mem_addr_valid),
        .wreg_mem_ctrl(wreg_mem_ctrl),
        .wreg_mem_ctrl_valid(wreg_mem_ctrl_valid),
        .wreg_mem_len(wreg_mem_len),
        .wreg_mem_len_valid(wreg_mem_len_valid),
        .wreg_mem_rd_data(wreg_mem_rd_data),
        .wreg_mem_rd_en(wreg_mem_rd_en),
        .wreg_mem_rd_len(wreg_mem_rd_len),
        .wreg_out_ctrl(wreg_out_ctrl),
        .wreg_out_ctrl_valid(wreg_out_ctrl_valid),
        .wreg_out_level(wreg_out_level),
        .wreg_out_level_valid(wreg_out_level_valid),
        .wreg_out_sel(wreg_out_sel),
        .wreg_out_sel_valid(wreg_out_sel_valid),
        .wreg_out_start_subcycle(wreg_out_start_subcycle),
        .wreg_out_start_subcycle_valid(wreg_out_start_subcycle_valid),
        .wreg_out_start_subnum(wreg_out_start_subnum),
        .wreg_out_start_subnum_valid(wreg_out_start_subnum_valid),
        .wreg_out_start_subtime(wreg_out_start_subtime),
        .wreg_out_start_subtime_valid(wreg_out_start_subtime_valid),
        .wreg_out_start_targettime(wreg_out_start_targettime),
        .wreg_out_start_targettime_valid(wreg_out_start_targettime_valid),
        .wreg_out_start_trigmode1(wreg_out_start_trigmode1),
        .wreg_out_start_trigmode1_valid(wreg_out_start_trigmode1_valid),
        .wreg_out_start_trigmode2(wreg_out_start_trigmode2),
        .wreg_out_start_trigmode2_valid(wreg_out_start_trigmode2_valid),
        .wreg_out_start_trigmode3(wreg_out_start_trigmode3),
        .wreg_out_start_trigmode3_valid(wreg_out_start_trigmode3_valid),
        .wreg_out_start_trigmode4(wreg_out_start_trigmode4),
        .wreg_out_start_trigmode4_valid(wreg_out_start_trigmode4_valid),
        .wreg_out_startmode(wreg_out_startmode),
        .wreg_out_startmode_valid(wreg_out_startmode_valid),
        .wreg_out_time_rd_data(wreg_out_time_rd_data),
        .wreg_out_time_rd_en(wreg_out_time_rd_en),
        .wreg_out_time_rd_len(wreg_out_time_rd_len),
        .wreg_out_trig_dropratio(wreg_out_trig_dropratio),
        .wreg_out_trig_dropratio_valid(wreg_out_trig_dropratio_valid),
        .wreg_out_trig_droptime(wreg_out_trig_droptime),
        .wreg_out_trig_droptime_valid(wreg_out_trig_droptime_valid),
        .wreg_out_trig_pulsewidth(wreg_out_trig_pulsewidth),
        .wreg_out_trig_pulsewidth_valid(wreg_out_trig_pulsewidth_valid),
        .wreg_out_trig_riseratio(wreg_out_trig_riseratio),
        .wreg_out_trig_riseratio_valid(wreg_out_trig_riseratio_valid),
        .wreg_out_trig_risetime(wreg_out_trig_risetime),
        .wreg_out_trig_risetime_valid(wreg_out_trig_risetime_valid),
        .wreg_out_trig_rmsvalue(wreg_out_trig_rmsvalue),
        .wreg_out_trig_rmsvalue_valid(wreg_out_trig_rmsvalue_valid),
        .wreg_out_trig_threshold_n(wreg_out_trig_threshold_n),
        .wreg_out_trig_threshold_n_valid(wreg_out_trig_threshold_n_valid),
        .wreg_out_trig_threshold_p(wreg_out_trig_threshold_p),
        .wreg_out_trig_threshold_p_valid(wreg_out_trig_threshold_p_valid),
        .wreg_series_comp_num(wreg_series_comp_num),
        .wreg_series_comp_num_valid(wreg_series_comp_num_valid),
        .wreg_series_comp_ratio(wreg_series_comp_ratio),
        .wreg_series_comp_ratio_valid(wreg_series_comp_ratio_valid),
        .wreg_series_ctrl(wreg_series_ctrl),
        .wreg_series_ctrl_valid(wreg_series_ctrl_valid),
        .wreg_series_data_type(wreg_series_data_type),
        .wreg_series_data_type_valid(wreg_series_data_type_valid),
        .wreg_series_sample_cycle(wreg_series_sample_cycle),
        .wreg_series_sample_cycle_valid(wreg_series_sample_cycle_valid),
        .wreg_series_seek_datalen(wreg_series_seek_datalen),
        .wreg_series_seek_datalen_valid(wreg_series_seek_datalen_valid),
        .wreg_series_seek_startime(wreg_series_seek_startime),
        .wreg_series_seek_startime_valid(wreg_series_seek_startime_valid),
        .wreg_series_seek_zoom(wreg_series_seek_zoom),
        .wreg_series_seek_zoom_valid(wreg_series_seek_zoom_valid),
        .wreg_series_star_trigmode1(wreg_series_star_trigmode1),
        .wreg_series_star_trigmode1_valid(wreg_series_star_trigmode1_valid),
        .wreg_series_star_trigmode2(wreg_series_star_trigmode2),
        .wreg_series_star_trigmode2_valid(wreg_series_star_trigmode2_valid),
        .wreg_series_star_trigmode3(wreg_series_star_trigmode3),
        .wreg_series_star_trigmode3_valid(wreg_series_star_trigmode3_valid),
        .wreg_series_star_trigmode4(wreg_series_star_trigmode4),
        .wreg_series_star_trigmode4_valid(wreg_series_star_trigmode4_valid),
        .wreg_series_start_ddraddr(wreg_series_start_ddraddr),
        .wreg_series_start_ddraddr_valid(wreg_series_start_ddraddr_valid),
        .wreg_series_startmode(wreg_series_startmode),
        .wreg_series_startmode_valid(wreg_series_startmode_valid),
        .wreg_series_stop_ddraddr(wreg_series_stop_ddraddr),
        .wreg_series_stop_ddraddr_valid(wreg_series_stop_ddraddr_valid),
        .wreg_series_stop_trigmode1(wreg_series_stop_trigmode1),
        .wreg_series_stop_trigmode1_valid(wreg_series_stop_trigmode1_valid),
        .wreg_series_stop_trigmode2(wreg_series_stop_trigmode2),
        .wreg_series_stop_trigmode2_valid(wreg_series_stop_trigmode2_valid),
        .wreg_series_stop_trigmode3(wreg_series_stop_trigmode3),
        .wreg_series_stop_trigmode3_valid(wreg_series_stop_trigmode3_valid),
        .wreg_series_stop_trigmode4(wreg_series_stop_trigmode4),
        .wreg_series_stop_trigmode4_valid(wreg_series_stop_trigmode4_valid),
        .wreg_series_stopmode(wreg_series_stopmode),
        .wreg_series_stopmode_valid(wreg_series_stopmode_valid),
        .wreg_series_validmode_data(wreg_series_validmode_data),
        .wreg_series_validmode_data_valid(wreg_series_validmode_data_valid),
        .wreg_system_ch_sel(wreg_system_ch_sel),
        .wreg_system_ch_sel_valid(wreg_system_ch_sel_valid),
        .wreg_system_ctrl(wreg_system_ctrl),
        .wreg_system_ctrl_valid(wreg_system_ctrl_valid),
        .wreg_system_sel_rtc(wreg_system_sel_rtc),
        .wreg_system_sel_rtc_valid(wreg_system_sel_rtc_valid),
        .wreg_system_set_rtctime(wreg_system_set_rtctime),
        .wreg_system_set_rtctime_valid(wreg_system_set_rtctime_valid),
        .wreg_system_sync_max(wreg_system_sync_max),
        .wreg_system_sync_max_valid(wreg_system_sync_max_valid),
        .wreg_system_sync_minfrq(wreg_system_sync_minfrq),
        .wreg_system_sync_minfrq_valid(wreg_system_sync_minfrq_valid),
        .wreg_system_sync_sel(wreg_system_sync_sel),
        .wreg_system_sync_sel_valid(wreg_system_sync_sel_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_inout
   (E,
    isa_getdata,
    \check_reg[0] ,
    \tx_len_reg[0] ,
    \check_reg[0]_0 ,
    \check_reg[0]_1 ,
    \tx_len_reg[0]_0 ,
    \check_reg[0]_2 ,
    \tx_len_reg[0]_1 ,
    isa_cs,
    \tx_len_reg[0]_2 ,
    \check_reg[0]_3 ,
    \check_reg[0]_4 ,
    \tx_len_reg[0]_3 ,
    \tx_len_reg[0]_4 ,
    \check_reg[0]_5 ,
    \rom_addr_reg[9] ,
    \sendreg_reg[0] ,
    \ram_addr_reg[7] ,
    \ram_addr_reg[11] ,
    \ram_addr_reg[7]_0 ,
    \sendreg_reg[0]_0 ,
    adv_up_reg,
    isa_adv,
    cs_up_reg,
    wr_up_reg,
    isa_wr,
    \fifo_clr_len_reg[1] ,
    \fifo_clr_len_reg[1]_0 ,
    \fifo_clr_len_reg[1]_1 ,
    \fifo_clr_len_reg[1]_2 ,
    \rom_addr_reg[9]_0 ,
    fifo_clr_len1__19,
    \fifo_clr_len_reg[2] ,
    \fifo_clr_len_reg[7] ,
    \check_reg[0]_6 ,
    isa_rd,
    pin_isa_data,
    \addr_reg[5] ,
    tx_len1,
    \tx_len_reg[0]_5 ,
    tx_len1_0,
    \addr_reg[6] ,
    \tx_len_reg[7] ,
    tx_len1_1,
    \addr_reg[7] ,
    \tx_len_reg[7]_0 ,
    tx_len1_2,
    \addr_reg[1] ,
    addr,
    wr_up,
    tx_len1_3,
    \addr_reg[3] ,
    \addr_reg[0] ,
    tx_len1_4,
    \addr_reg[6]_0 ,
    isa_cs_reg_0,
    isa_cs_reg_1,
    \addr_reg[0]_0 ,
    \addr_reg[2] ,
    \addr_reg[5]_0 ,
    isa_senddata,
    pin_isa_cs,
    clk,
    pin_isa_rd,
    pin_isa_wr,
    pin_isa_adv);
  output [0:0]E;
  output [7:0]isa_getdata;
  output [0:0]\check_reg[0] ;
  output [0:0]\tx_len_reg[0] ;
  output [0:0]\check_reg[0]_0 ;
  output [0:0]\check_reg[0]_1 ;
  output [0:0]\tx_len_reg[0]_0 ;
  output [0:0]\check_reg[0]_2 ;
  output [0:0]\tx_len_reg[0]_1 ;
  output isa_cs;
  output [0:0]\tx_len_reg[0]_2 ;
  output [0:0]\check_reg[0]_3 ;
  output [0:0]\check_reg[0]_4 ;
  output [0:0]\tx_len_reg[0]_3 ;
  output \tx_len_reg[0]_4 ;
  output \check_reg[0]_5 ;
  output \rom_addr_reg[9] ;
  output \sendreg_reg[0] ;
  output \ram_addr_reg[7] ;
  output \ram_addr_reg[11] ;
  output \ram_addr_reg[7]_0 ;
  output \sendreg_reg[0]_0 ;
  output adv_up_reg;
  output isa_adv;
  output cs_up_reg;
  output wr_up_reg;
  output isa_wr;
  output \fifo_clr_len_reg[1] ;
  output \fifo_clr_len_reg[1]_0 ;
  output \fifo_clr_len_reg[1]_1 ;
  output \fifo_clr_len_reg[1]_2 ;
  output \rom_addr_reg[9]_0 ;
  output fifo_clr_len1__19;
  output \fifo_clr_len_reg[2] ;
  output \fifo_clr_len_reg[7] ;
  output \check_reg[0]_6 ;
  output isa_rd;
  inout [7:0]pin_isa_data;
  input \addr_reg[5] ;
  input tx_len1;
  input \tx_len_reg[0]_5 ;
  input tx_len1_0;
  input \addr_reg[6] ;
  input \tx_len_reg[7] ;
  input tx_len1_1;
  input \addr_reg[7] ;
  input \tx_len_reg[7]_0 ;
  input tx_len1_2;
  input \addr_reg[1] ;
  input [5:0]addr;
  input wr_up;
  input tx_len1_3;
  input \addr_reg[3] ;
  input \addr_reg[0] ;
  input tx_len1_4;
  input \addr_reg[6]_0 ;
  input isa_cs_reg_0;
  input isa_cs_reg_1;
  input \addr_reg[0]_0 ;
  input \addr_reg[2] ;
  input \addr_reg[5]_0 ;
  input [7:0]isa_senddata;
  input pin_isa_cs;
  input clk;
  input pin_isa_rd;
  input pin_isa_wr;
  input pin_isa_adv;

  wire [0:0]E;
  wire [5:0]addr;
  wire \addr_reg[0] ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[1] ;
  wire \addr_reg[2] ;
  wire \addr_reg[3] ;
  wire \addr_reg[5] ;
  wire \addr_reg[5]_0 ;
  wire \addr_reg[6] ;
  wire \addr_reg[6]_0 ;
  wire \addr_reg[7] ;
  wire adv_up_reg;
  wire [0:0]\check_reg[0] ;
  wire [0:0]\check_reg[0]_0 ;
  wire [0:0]\check_reg[0]_1 ;
  wire [0:0]\check_reg[0]_2 ;
  wire [0:0]\check_reg[0]_3 ;
  wire [0:0]\check_reg[0]_4 ;
  wire \check_reg[0]_5 ;
  wire \check_reg[0]_6 ;
  wire clk;
  wire cs_up_reg;
  wire fifo_clr_len1__19;
  wire \fifo_clr_len_reg[1] ;
  wire \fifo_clr_len_reg[1]_0 ;
  wire \fifo_clr_len_reg[1]_1 ;
  wire \fifo_clr_len_reg[1]_2 ;
  wire \fifo_clr_len_reg[2] ;
  wire \fifo_clr_len_reg[7] ;
  wire isa_adv;
  wire isa_cs;
  wire isa_cs_reg_0;
  wire isa_cs_reg_1;
  wire [7:0]isa_getdata;
  wire isa_rd;
  wire [7:0]isa_senddata;
  wire isa_wr;
  wire pin_isa_adv;
  wire pin_isa_cs;
  wire [7:0]pin_isa_data;
  wire pin_isa_rd;
  wire pin_isa_wr;
  wire \ram_addr_reg[11] ;
  wire \ram_addr_reg[7] ;
  wire \ram_addr_reg[7]_0 ;
  wire \rom_addr_reg[9] ;
  wire \rom_addr_reg[9]_0 ;
  wire sendenable;
  wire \sendreg[15]_i_4_n_0 ;
  wire \sendreg[15]_i_7_n_0 ;
  wire \sendreg[47]_i_4_n_0 ;
  wire \sendreg[47]_i_5_n_0 ;
  wire \sendreg[47]_i_7_n_0 ;
  wire \sendreg[63]_i_4__0_n_0 ;
  wire \sendreg[63]_i_4__2_n_0 ;
  wire \sendreg[63]_i_4_n_0 ;
  wire \sendreg[63]_i_6__2_n_0 ;
  wire \sendreg[63]_i_7__1_n_0 ;
  wire \sendreg[63]_i_8_n_0 ;
  wire \sendreg[79]_i_4_n_0 ;
  wire \sendreg_reg[0] ;
  wire \sendreg_reg[0]_0 ;
  wire tx_len1;
  wire tx_len1_0;
  wire tx_len1_1;
  wire tx_len1_2;
  wire tx_len1_3;
  wire tx_len1_4;
  wire [0:0]\tx_len_reg[0] ;
  wire [0:0]\tx_len_reg[0]_0 ;
  wire [0:0]\tx_len_reg[0]_1 ;
  wire [0:0]\tx_len_reg[0]_2 ;
  wire [0:0]\tx_len_reg[0]_3 ;
  wire \tx_len_reg[0]_4 ;
  wire \tx_len_reg[0]_5 ;
  wire \tx_len_reg[7] ;
  wire \tx_len_reg[7]_0 ;
  wire wr_up;
  wire wr_up_reg;

  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    IOBUF_inst0
       (.I(isa_senddata[0]),
        .IO(pin_isa_data[0]),
        .O(isa_getdata[0]),
        .T(sendenable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    IOBUF_inst1
       (.I(isa_senddata[1]),
        .IO(pin_isa_data[1]),
        .O(isa_getdata[1]),
        .T(sendenable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    IOBUF_inst2
       (.I(isa_senddata[2]),
        .IO(pin_isa_data[2]),
        .O(isa_getdata[2]),
        .T(sendenable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    IOBUF_inst3
       (.I(isa_senddata[3]),
        .IO(pin_isa_data[3]),
        .O(isa_getdata[3]),
        .T(sendenable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    IOBUF_inst4
       (.I(isa_senddata[4]),
        .IO(pin_isa_data[4]),
        .O(isa_getdata[4]),
        .T(sendenable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    IOBUF_inst5
       (.I(isa_senddata[5]),
        .IO(pin_isa_data[5]),
        .O(isa_getdata[5]),
        .T(sendenable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    IOBUF_inst6
       (.I(isa_senddata[6]),
        .IO(pin_isa_data[6]),
        .O(isa_getdata[6]),
        .T(sendenable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    IOBUF_inst7
       (.I(isa_senddata[7]),
        .IO(pin_isa_data[7]),
        .O(isa_getdata[7]),
        .T(sendenable));
  LUT2 #(
    .INIT(4'hE)) 
    IOBUF_inst7_i_2
       (.I0(pin_isa_cs),
        .I1(pin_isa_rd),
        .O(sendenable));
  LUT1 #(
    .INIT(2'h1)) 
    adv_up_i_1
       (.I0(isa_adv),
        .O(adv_up_reg));
  (* SOFT_HLUTNM = "soft_lutpair1227" *) 
  LUT1 #(
    .INIT(2'h1)) 
    cs_up_i_1__2
       (.I0(isa_cs),
        .O(cs_up_reg));
  (* SOFT_HLUTNM = "soft_lutpair1218" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \fifo_clr_len[2]_i_2 
       (.I0(isa_getdata[6]),
        .I1(isa_getdata[7]),
        .I2(isa_getdata[4]),
        .I3(isa_getdata[5]),
        .I4(\addr_reg[5] ),
        .O(\fifo_clr_len_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \fifo_clr_len[2]_i_2__0 
       (.I0(\rom_addr_reg[9]_0 ),
        .I1(isa_getdata[5]),
        .I2(isa_getdata[4]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(\addr_reg[0]_0 ),
        .O(\fifo_clr_len_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \fifo_clr_len[2]_i_2__1 
       (.I0(\fifo_clr_len_reg[2] ),
        .I1(isa_getdata[4]),
        .I2(isa_getdata[5]),
        .I3(\rom_addr_reg[9]_0 ),
        .I4(\addr_reg[2] ),
        .I5(\addr_reg[5]_0 ),
        .O(fifo_clr_len1__19));
  (* SOFT_HLUTNM = "soft_lutpair1217" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \fifo_clr_len[2]_i_3 
       (.I0(isa_getdata[2]),
        .I1(isa_getdata[3]),
        .I2(isa_getdata[0]),
        .I3(isa_getdata[1]),
        .I4(isa_cs_reg_0),
        .O(\fifo_clr_len_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair1219" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \fifo_clr_len[2]_i_3__0 
       (.I0(isa_getdata[2]),
        .I1(isa_getdata[3]),
        .I2(isa_getdata[1]),
        .I3(isa_getdata[0]),
        .I4(isa_cs_reg_1),
        .O(\fifo_clr_len_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1218" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \fifo_clr_len[7]_i_8 
       (.I0(isa_getdata[6]),
        .I1(isa_getdata[7]),
        .I2(isa_getdata[5]),
        .I3(isa_getdata[4]),
        .O(\fifo_clr_len_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair1217" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \fifo_clr_len[7]_i_9 
       (.I0(isa_getdata[1]),
        .I1(isa_getdata[0]),
        .I2(isa_getdata[3]),
        .I3(isa_getdata[2]),
        .O(\fifo_clr_len_reg[2] ));
  FDRE isa_adv_reg
       (.C(clk),
        .CE(1'b1),
        .D(pin_isa_adv),
        .Q(isa_adv),
        .R(1'b0));
  FDRE isa_cs_reg
       (.C(clk),
        .CE(1'b1),
        .D(pin_isa_cs),
        .Q(isa_cs),
        .R(1'b0));
  FDRE isa_rd_reg
       (.C(clk),
        .CE(1'b1),
        .D(pin_isa_rd),
        .Q(isa_rd),
        .R(1'b0));
  FDRE isa_wr_reg
       (.C(clk),
        .CE(1'b1),
        .D(pin_isa_wr),
        .Q(isa_wr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1227" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \outreg[7]_i_2__13 
       (.I0(isa_cs),
        .I1(wr_up),
        .O(\check_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \ram_addr[0]_i_3 
       (.I0(isa_cs),
        .I1(isa_getdata[0]),
        .I2(isa_getdata[1]),
        .I3(wr_up),
        .I4(isa_getdata[5]),
        .I5(isa_getdata[3]),
        .O(\ram_addr_reg[11] ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \ram_addr[7]_i_4 
       (.I0(isa_getdata[7]),
        .I1(isa_getdata[6]),
        .I2(isa_cs),
        .I3(isa_getdata[0]),
        .I4(isa_getdata[1]),
        .I5(wr_up),
        .O(\ram_addr_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair1219" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ram_addr[7]_i_5 
       (.I0(isa_getdata[3]),
        .I1(isa_getdata[2]),
        .O(\ram_addr_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1222" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rom_addr[0]_i_4 
       (.I0(isa_getdata[6]),
        .I1(isa_getdata[7]),
        .O(\rom_addr_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1216" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \rom_addr[0]_i_5 
       (.I0(isa_getdata[1]),
        .I1(isa_getdata[4]),
        .I2(isa_getdata[3]),
        .I3(isa_getdata[5]),
        .I4(addr[1]),
        .O(\rom_addr_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair1223" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sendreg[15]_i_1__1 
       (.I0(\sendreg[15]_i_4_n_0 ),
        .I1(\addr_reg[3] ),
        .O(\check_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \sendreg[15]_i_4 
       (.I0(\check_reg[0]_5 ),
        .I1(\addr_reg[5] ),
        .I2(\sendreg[15]_i_7_n_0 ),
        .I3(addr[1]),
        .I4(isa_getdata[5]),
        .I5(\addr_reg[7] ),
        .O(\sendreg[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1221" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \sendreg[15]_i_6 
       (.I0(isa_cs),
        .I1(addr[0]),
        .I2(wr_up),
        .I3(isa_getdata[0]),
        .O(\check_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \sendreg[15]_i_7 
       (.I0(isa_getdata[2]),
        .I1(isa_getdata[4]),
        .I2(isa_getdata[1]),
        .I3(isa_getdata[3]),
        .I4(isa_getdata[6]),
        .I5(isa_getdata[7]),
        .O(\sendreg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \sendreg[47]_i_1__5 
       (.I0(\sendreg[47]_i_4_n_0 ),
        .I1(isa_getdata[0]),
        .I2(\sendreg[47]_i_5_n_0 ),
        .I3(\addr_reg[5] ),
        .I4(\sendreg[47]_i_7_n_0 ),
        .I5(\tx_len_reg[0]_5 ),
        .O(\check_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1216" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sendreg[47]_i_4 
       (.I0(addr[1]),
        .I1(isa_getdata[5]),
        .I2(isa_getdata[3]),
        .I3(isa_getdata[4]),
        .O(\sendreg[47]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1221" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \sendreg[47]_i_5 
       (.I0(wr_up),
        .I1(isa_getdata[1]),
        .I2(isa_cs),
        .I3(addr[0]),
        .O(\sendreg[47]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1220" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sendreg[47]_i_7 
       (.I0(isa_getdata[2]),
        .I1(addr[5]),
        .I2(addr[4]),
        .I3(isa_getdata[6]),
        .I4(isa_getdata[7]),
        .O(\sendreg[47]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1228" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sendreg[63]_i_1 
       (.I0(\sendreg[63]_i_4__2_n_0 ),
        .I1(\addr_reg[6] ),
        .O(\check_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1224" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sendreg[63]_i_1__0 
       (.I0(\sendreg[63]_i_4_n_0 ),
        .I1(\tx_len_reg[7] ),
        .O(\check_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1225" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sendreg[63]_i_1__1 
       (.I0(\sendreg[63]_i_4__0_n_0 ),
        .I1(\tx_len_reg[7]_0 ),
        .O(\check_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \sendreg[63]_i_4 
       (.I0(isa_getdata[2]),
        .I1(\addr_reg[5] ),
        .I2(isa_getdata[0]),
        .I3(\sendreg[63]_i_8_n_0 ),
        .I4(\sendreg[47]_i_4_n_0 ),
        .I5(\addr_reg[7] ),
        .O(\sendreg[63]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \sendreg[63]_i_4__0 
       (.I0(\addr_reg[1] ),
        .I1(\addr_reg[5] ),
        .I2(isa_getdata[2]),
        .I3(isa_getdata[4]),
        .I4(\sendreg[63]_i_7__1_n_0 ),
        .I5(\sendreg[63]_i_8_n_0 ),
        .O(\sendreg[63]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \sendreg[63]_i_4__2 
       (.I0(\check_reg[0]_5 ),
        .I1(\addr_reg[5] ),
        .I2(\sendreg[63]_i_6__2_n_0 ),
        .I3(\addr_reg[7] ),
        .I4(isa_getdata[2]),
        .I5(\rom_addr_reg[9] ),
        .O(\sendreg[63]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \sendreg[63]_i_4__3 
       (.I0(\addr_reg[7] ),
        .I1(addr[1]),
        .I2(isa_getdata[5]),
        .I3(isa_getdata[3]),
        .I4(isa_getdata[4]),
        .I5(\ram_addr_reg[7] ),
        .O(\sendreg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1220" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sendreg[63]_i_6__2 
       (.I0(isa_getdata[7]),
        .I1(isa_getdata[6]),
        .O(\sendreg[63]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1222" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sendreg[63]_i_6__3 
       (.I0(isa_getdata[7]),
        .I1(isa_getdata[3]),
        .I2(isa_getdata[1]),
        .I3(isa_getdata[4]),
        .O(\sendreg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \sendreg[63]_i_7 
       (.I0(addr[1]),
        .I1(isa_getdata[5]),
        .I2(isa_getdata[2]),
        .I3(isa_getdata[6]),
        .O(\tx_len_reg[0]_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sendreg[63]_i_7__1 
       (.I0(isa_getdata[0]),
        .I1(isa_getdata[3]),
        .O(\sendreg[63]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \sendreg[63]_i_8 
       (.I0(isa_cs),
        .I1(addr[0]),
        .I2(isa_getdata[1]),
        .I3(wr_up),
        .I4(isa_getdata[7]),
        .I5(isa_getdata[6]),
        .O(\sendreg[63]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1226" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sendreg[79]_i_1 
       (.I0(\sendreg[79]_i_4_n_0 ),
        .I1(\addr_reg[0] ),
        .O(\check_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \sendreg[79]_i_4 
       (.I0(\tx_len_reg[0]_4 ),
        .I1(\addr_reg[5] ),
        .I2(\sendreg[47]_i_5_n_0 ),
        .I3(isa_getdata[3]),
        .I4(isa_getdata[0]),
        .I5(\addr_reg[6]_0 ),
        .O(\sendreg[79]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1228" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_len[7]_i_1 
       (.I0(\sendreg[63]_i_4__2_n_0 ),
        .I1(tx_len1_0),
        .O(\tx_len_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1224" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_len[7]_i_1__0 
       (.I0(\sendreg[63]_i_4_n_0 ),
        .I1(tx_len1_1),
        .O(\tx_len_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1225" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_len[7]_i_1__1 
       (.I0(\sendreg[63]_i_4__0_n_0 ),
        .I1(tx_len1_2),
        .O(\tx_len_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1223" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_len[7]_i_1__3 
       (.I0(\sendreg[15]_i_4_n_0 ),
        .I1(tx_len1_3),
        .O(\tx_len_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1226" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_len[7]_i_1__6 
       (.I0(\sendreg[79]_i_4_n_0 ),
        .I1(tx_len1_4),
        .O(\tx_len_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \tx_len[7]_i_1__7 
       (.I0(\sendreg[47]_i_4_n_0 ),
        .I1(isa_getdata[0]),
        .I2(\sendreg[47]_i_5_n_0 ),
        .I3(\addr_reg[5] ),
        .I4(\sendreg[47]_i_7_n_0 ),
        .I5(tx_len1),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    wr_up_i_1
       (.I0(isa_wr),
        .O(wr_up_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram
   (doutb,
    cs_up,
    \ram_addr_reg[0]_0 ,
    rreg_ddr_data_wr_clk,
    rreg_ddr_data_wr_en,
    rreg_ddr_data_wr_addr,
    rreg_ddr_data_wr_data,
    clk,
    reset,
    reset_0,
    isa_cs_reg,
    is_rd_reg_0,
    isa_cs_reg_0,
    \addr_reg[1] ,
    \addr_reg[5] );
  output [7:0]doutb;
  output cs_up;
  output \ram_addr_reg[0]_0 ;
  input rreg_ddr_data_wr_clk;
  input rreg_ddr_data_wr_en;
  input [9:0]rreg_ddr_data_wr_addr;
  input [31:0]rreg_ddr_data_wr_data;
  input clk;
  input reset;
  input reset_0;
  input isa_cs_reg;
  input is_rd_reg_0;
  input isa_cs_reg_0;
  input \addr_reg[1] ;
  input \addr_reg[5] ;

  wire \addr_reg[1] ;
  wire \addr_reg[5] ;
  wire clk;
  wire cs_up;
  wire cs_up_i_1__0_n_0;
  wire [7:0]doutb;
  wire is_rd_reg_0;
  wire isa_cs_reg;
  wire isa_cs_reg_0;
  wire ram_addr1;
  wire \ram_addr[0]_i_1__0_n_0 ;
  wire \ram_addr[0]_i_6_n_0 ;
  wire \ram_addr[0]_i_7_n_0 ;
  wire \ram_addr[0]_i_8_n_0 ;
  wire \ram_addr[0]_i_9__0_n_0 ;
  wire \ram_addr[4]_i_2_n_0 ;
  wire \ram_addr[4]_i_3_n_0 ;
  wire \ram_addr[4]_i_4_n_0 ;
  wire \ram_addr[4]_i_5_n_0 ;
  wire \ram_addr[8]_i_2_n_0 ;
  wire \ram_addr[8]_i_3_n_0 ;
  wire \ram_addr[8]_i_4_n_0 ;
  wire \ram_addr[8]_i_5_n_0 ;
  wire [11:0]ram_addr_reg;
  wire \ram_addr_reg[0]_0 ;
  wire \ram_addr_reg[0]_i_2_n_0 ;
  wire \ram_addr_reg[0]_i_2_n_1 ;
  wire \ram_addr_reg[0]_i_2_n_2 ;
  wire \ram_addr_reg[0]_i_2_n_3 ;
  wire \ram_addr_reg[0]_i_2_n_4 ;
  wire \ram_addr_reg[0]_i_2_n_5 ;
  wire \ram_addr_reg[0]_i_2_n_6 ;
  wire \ram_addr_reg[0]_i_2_n_7 ;
  wire \ram_addr_reg[4]_i_1_n_0 ;
  wire \ram_addr_reg[4]_i_1_n_1 ;
  wire \ram_addr_reg[4]_i_1_n_2 ;
  wire \ram_addr_reg[4]_i_1_n_3 ;
  wire \ram_addr_reg[4]_i_1_n_4 ;
  wire \ram_addr_reg[4]_i_1_n_5 ;
  wire \ram_addr_reg[4]_i_1_n_6 ;
  wire \ram_addr_reg[4]_i_1_n_7 ;
  wire \ram_addr_reg[8]_i_1_n_1 ;
  wire \ram_addr_reg[8]_i_1_n_2 ;
  wire \ram_addr_reg[8]_i_1_n_3 ;
  wire \ram_addr_reg[8]_i_1_n_4 ;
  wire \ram_addr_reg[8]_i_1_n_5 ;
  wire \ram_addr_reg[8]_i_1_n_6 ;
  wire \ram_addr_reg[8]_i_1_n_7 ;
  wire reset;
  wire reset_0;
  wire [9:0]rreg_ddr_data_wr_addr;
  wire rreg_ddr_data_wr_clk;
  wire [31:0]rreg_ddr_data_wr_data;
  wire rreg_ddr_data_wr_en;
  wire [3:3]\NLW_ram_addr_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    cs_up_i_1__0
       (.I0(cs_up),
        .O(cs_up_i_1__0_n_0));
  FDRE cs_up_reg
       (.C(clk),
        .CE(1'b1),
        .D(cs_up_i_1__0_n_0),
        .Q(cs_up),
        .R(isa_cs_reg));
  FDCE is_rd_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(is_rd_reg_0),
        .Q(\ram_addr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h888F8888)) 
    \ram_addr[0]_i_1__0 
       (.I0(\ram_addr_reg[0]_0 ),
        .I1(cs_up),
        .I2(isa_cs_reg_0),
        .I3(\addr_reg[1] ),
        .I4(\addr_reg[5] ),
        .O(\ram_addr[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ram_addr[0]_i_5__0 
       (.I0(cs_up),
        .I1(\ram_addr_reg[0]_0 ),
        .O(ram_addr1));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[0]_i_6 
       (.I0(ram_addr_reg[3]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[0]_i_7 
       (.I0(ram_addr_reg[2]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[0]_i_8 
       (.I0(ram_addr_reg[1]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ram_addr[0]_i_9__0 
       (.I0(ram_addr_reg[0]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[4]_i_2 
       (.I0(ram_addr_reg[7]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[4]_i_3 
       (.I0(ram_addr_reg[6]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[4]_i_4 
       (.I0(ram_addr_reg[5]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[4]_i_5 
       (.I0(ram_addr_reg[4]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[8]_i_2 
       (.I0(ram_addr_reg[11]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[8]_i_3 
       (.I0(ram_addr_reg[10]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[8]_i_4 
       (.I0(ram_addr_reg[9]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[8]_i_5 
       (.I0(ram_addr_reg[8]),
        .I1(\ram_addr_reg[0]_0 ),
        .I2(cs_up),
        .O(\ram_addr[8]_i_5_n_0 ));
  FDCE \ram_addr_reg[0] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\ram_addr_reg[0]_i_2_n_7 ),
        .Q(ram_addr_reg[0]));
  CARRY4 \ram_addr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\ram_addr_reg[0]_i_2_n_0 ,\ram_addr_reg[0]_i_2_n_1 ,\ram_addr_reg[0]_i_2_n_2 ,\ram_addr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_addr1}),
        .O({\ram_addr_reg[0]_i_2_n_4 ,\ram_addr_reg[0]_i_2_n_5 ,\ram_addr_reg[0]_i_2_n_6 ,\ram_addr_reg[0]_i_2_n_7 }),
        .S({\ram_addr[0]_i_6_n_0 ,\ram_addr[0]_i_7_n_0 ,\ram_addr[0]_i_8_n_0 ,\ram_addr[0]_i_9__0_n_0 }));
  FDCE \ram_addr_reg[10] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset_0),
        .D(\ram_addr_reg[8]_i_1_n_5 ),
        .Q(ram_addr_reg[10]));
  FDCE \ram_addr_reg[11] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset_0),
        .D(\ram_addr_reg[8]_i_1_n_4 ),
        .Q(ram_addr_reg[11]));
  FDCE \ram_addr_reg[1] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\ram_addr_reg[0]_i_2_n_6 ),
        .Q(ram_addr_reg[1]));
  FDCE \ram_addr_reg[2] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\ram_addr_reg[0]_i_2_n_5 ),
        .Q(ram_addr_reg[2]));
  FDCE \ram_addr_reg[3] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\ram_addr_reg[0]_i_2_n_4 ),
        .Q(ram_addr_reg[3]));
  FDCE \ram_addr_reg[4] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\ram_addr_reg[4]_i_1_n_7 ),
        .Q(ram_addr_reg[4]));
  CARRY4 \ram_addr_reg[4]_i_1 
       (.CI(\ram_addr_reg[0]_i_2_n_0 ),
        .CO({\ram_addr_reg[4]_i_1_n_0 ,\ram_addr_reg[4]_i_1_n_1 ,\ram_addr_reg[4]_i_1_n_2 ,\ram_addr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ram_addr_reg[4]_i_1_n_4 ,\ram_addr_reg[4]_i_1_n_5 ,\ram_addr_reg[4]_i_1_n_6 ,\ram_addr_reg[4]_i_1_n_7 }),
        .S({\ram_addr[4]_i_2_n_0 ,\ram_addr[4]_i_3_n_0 ,\ram_addr[4]_i_4_n_0 ,\ram_addr[4]_i_5_n_0 }));
  FDCE \ram_addr_reg[5] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\ram_addr_reg[4]_i_1_n_6 ),
        .Q(ram_addr_reg[5]));
  FDCE \ram_addr_reg[6] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\ram_addr_reg[4]_i_1_n_5 ),
        .Q(ram_addr_reg[6]));
  FDCE \ram_addr_reg[7] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset),
        .D(\ram_addr_reg[4]_i_1_n_4 ),
        .Q(ram_addr_reg[7]));
  FDCE \ram_addr_reg[8] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset_0),
        .D(\ram_addr_reg[8]_i_1_n_7 ),
        .Q(ram_addr_reg[8]));
  CARRY4 \ram_addr_reg[8]_i_1 
       (.CI(\ram_addr_reg[4]_i_1_n_0 ),
        .CO({\NLW_ram_addr_reg[8]_i_1_CO_UNCONNECTED [3],\ram_addr_reg[8]_i_1_n_1 ,\ram_addr_reg[8]_i_1_n_2 ,\ram_addr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ram_addr_reg[8]_i_1_n_4 ,\ram_addr_reg[8]_i_1_n_5 ,\ram_addr_reg[8]_i_1_n_6 ,\ram_addr_reg[8]_i_1_n_7 }),
        .S({\ram_addr[8]_i_2_n_0 ,\ram_addr[8]_i_3_n_0 ,\ram_addr[8]_i_4_n_0 ,\ram_addr[8]_i_5_n_0 }));
  FDCE \ram_addr_reg[9] 
       (.C(clk),
        .CE(\ram_addr[0]_i_1__0_n_0 ),
        .CLR(reset_0),
        .D(\ram_addr_reg[8]_i_1_n_6 ),
        .Q(ram_addr_reg[9]));
  (* CHECK_LICENSE_TYPE = "isa_send_bigram_generator,blk_mem_gen_v8_3_6,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_3_6,Vivado 2017.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator send_bigram
       (.addra(rreg_ddr_data_wr_addr),
        .addrb(ram_addr_reg),
        .clka(rreg_ddr_data_wr_clk),
        .clkb(clk),
        .dina(rreg_ddr_data_wr_data),
        .doutb(doutb),
        .wea(rreg_ddr_data_wr_en));
endmodule

(* ORIG_REF_NAME = "isa_send_bigram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram__parameterized0
   (doutb,
    is_rd_reg_0,
    cs_up,
    is_rd_reg_1,
    ram_addr1,
    rreg_series_data_wr_clk,
    rreg_series_data_wr_en,
    rreg_series_data_wr_addr,
    rreg_series_data_wr_data,
    clk,
    \addr_reg[1] ,
    isa_cs_reg,
    is_rd_reg_2,
    reset);
  output [7:0]doutb;
  output is_rd_reg_0;
  output cs_up;
  output is_rd_reg_1;
  output ram_addr1;
  input rreg_series_data_wr_clk;
  input rreg_series_data_wr_en;
  input [9:0]rreg_series_data_wr_addr;
  input [31:0]rreg_series_data_wr_data;
  input clk;
  input \addr_reg[1] ;
  input isa_cs_reg;
  input is_rd_reg_2;
  input reset;

  wire \addr_reg[1] ;
  wire clk;
  wire cs_up;
  wire cs_up_i_1__1_n_0;
  wire [7:0]doutb;
  wire is_rd_reg_0;
  wire is_rd_reg_1;
  wire is_rd_reg_2;
  wire isa_cs_reg;
  wire ram_addr1;
  wire \ram_addr[0]_i_10_n_0 ;
  wire \ram_addr[0]_i_6__0_n_0 ;
  wire \ram_addr[0]_i_7__0_n_0 ;
  wire \ram_addr[0]_i_8__0_n_0 ;
  wire \ram_addr[0]_i_9_n_0 ;
  wire \ram_addr[4]_i_2__0_n_0 ;
  wire \ram_addr[4]_i_3__0_n_0 ;
  wire \ram_addr[4]_i_4__0_n_0 ;
  wire \ram_addr[4]_i_5__0_n_0 ;
  wire \ram_addr[8]_i_2__0_n_0 ;
  wire \ram_addr[8]_i_3__0_n_0 ;
  wire \ram_addr[8]_i_4__0_n_0 ;
  wire \ram_addr[8]_i_5__0_n_0 ;
  wire [11:0]ram_addr_reg;
  wire \ram_addr_reg[0]_i_2__0_n_0 ;
  wire \ram_addr_reg[0]_i_2__0_n_1 ;
  wire \ram_addr_reg[0]_i_2__0_n_2 ;
  wire \ram_addr_reg[0]_i_2__0_n_3 ;
  wire \ram_addr_reg[0]_i_2__0_n_4 ;
  wire \ram_addr_reg[0]_i_2__0_n_5 ;
  wire \ram_addr_reg[0]_i_2__0_n_6 ;
  wire \ram_addr_reg[0]_i_2__0_n_7 ;
  wire \ram_addr_reg[4]_i_1__0_n_0 ;
  wire \ram_addr_reg[4]_i_1__0_n_1 ;
  wire \ram_addr_reg[4]_i_1__0_n_2 ;
  wire \ram_addr_reg[4]_i_1__0_n_3 ;
  wire \ram_addr_reg[4]_i_1__0_n_4 ;
  wire \ram_addr_reg[4]_i_1__0_n_5 ;
  wire \ram_addr_reg[4]_i_1__0_n_6 ;
  wire \ram_addr_reg[4]_i_1__0_n_7 ;
  wire \ram_addr_reg[8]_i_1__0_n_1 ;
  wire \ram_addr_reg[8]_i_1__0_n_2 ;
  wire \ram_addr_reg[8]_i_1__0_n_3 ;
  wire \ram_addr_reg[8]_i_1__0_n_4 ;
  wire \ram_addr_reg[8]_i_1__0_n_5 ;
  wire \ram_addr_reg[8]_i_1__0_n_6 ;
  wire \ram_addr_reg[8]_i_1__0_n_7 ;
  wire reset;
  wire [9:0]rreg_series_data_wr_addr;
  wire rreg_series_data_wr_clk;
  wire [31:0]rreg_series_data_wr_data;
  wire rreg_series_data_wr_en;
  wire [3:3]\NLW_ram_addr_reg[8]_i_1__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair1233" *) 
  LUT1 #(
    .INIT(2'h1)) 
    cs_up_i_1__1
       (.I0(cs_up),
        .O(cs_up_i_1__1_n_0));
  FDRE cs_up_reg
       (.C(clk),
        .CE(1'b1),
        .D(cs_up_i_1__1_n_0),
        .Q(cs_up),
        .R(isa_cs_reg));
  FDCE is_rd_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(is_rd_reg_0),
        .D(is_rd_reg_2),
        .Q(is_rd_reg_1));
  LUT3 #(
    .INIT(8'h40)) 
    \ram_addr[0]_i_10 
       (.I0(ram_addr_reg[0]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ram_addr[0]_i_3__0 
       (.I0(cs_up),
        .I1(is_rd_reg_1),
        .O(ram_addr1));
  LUT2 #(
    .INIT(4'h8)) 
    \ram_addr[0]_i_6__0 
       (.I0(cs_up),
        .I1(is_rd_reg_1),
        .O(\ram_addr[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[0]_i_7__0 
       (.I0(ram_addr_reg[3]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[0]_i_8__0 
       (.I0(ram_addr_reg[2]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[0]_i_9 
       (.I0(ram_addr_reg[1]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[4]_i_2__0 
       (.I0(ram_addr_reg[7]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[4]_i_3__0 
       (.I0(ram_addr_reg[6]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[4]_i_4__0 
       (.I0(ram_addr_reg[5]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[4]_i_5__0 
       (.I0(ram_addr_reg[4]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[8]_i_2__0 
       (.I0(ram_addr_reg[11]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[8]_i_3__0 
       (.I0(ram_addr_reg[10]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[8]_i_4__0 
       (.I0(ram_addr_reg[9]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ram_addr[8]_i_5__0 
       (.I0(ram_addr_reg[8]),
        .I1(is_rd_reg_1),
        .I2(cs_up),
        .O(\ram_addr[8]_i_5__0_n_0 ));
  FDCE \ram_addr_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[0]_i_2__0_n_7 ),
        .Q(ram_addr_reg[0]));
  CARRY4 \ram_addr_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\ram_addr_reg[0]_i_2__0_n_0 ,\ram_addr_reg[0]_i_2__0_n_1 ,\ram_addr_reg[0]_i_2__0_n_2 ,\ram_addr_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ram_addr[0]_i_6__0_n_0 }),
        .O({\ram_addr_reg[0]_i_2__0_n_4 ,\ram_addr_reg[0]_i_2__0_n_5 ,\ram_addr_reg[0]_i_2__0_n_6 ,\ram_addr_reg[0]_i_2__0_n_7 }),
        .S({\ram_addr[0]_i_7__0_n_0 ,\ram_addr[0]_i_8__0_n_0 ,\ram_addr[0]_i_9_n_0 ,\ram_addr[0]_i_10_n_0 }));
  FDCE \ram_addr_reg[10] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[8]_i_1__0_n_5 ),
        .Q(ram_addr_reg[10]));
  FDCE \ram_addr_reg[11] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[8]_i_1__0_n_4 ),
        .Q(ram_addr_reg[11]));
  FDCE \ram_addr_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[0]_i_2__0_n_6 ),
        .Q(ram_addr_reg[1]));
  FDCE \ram_addr_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[0]_i_2__0_n_5 ),
        .Q(ram_addr_reg[2]));
  FDCE \ram_addr_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[0]_i_2__0_n_4 ),
        .Q(ram_addr_reg[3]));
  FDCE \ram_addr_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[4]_i_1__0_n_7 ),
        .Q(ram_addr_reg[4]));
  CARRY4 \ram_addr_reg[4]_i_1__0 
       (.CI(\ram_addr_reg[0]_i_2__0_n_0 ),
        .CO({\ram_addr_reg[4]_i_1__0_n_0 ,\ram_addr_reg[4]_i_1__0_n_1 ,\ram_addr_reg[4]_i_1__0_n_2 ,\ram_addr_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ram_addr_reg[4]_i_1__0_n_4 ,\ram_addr_reg[4]_i_1__0_n_5 ,\ram_addr_reg[4]_i_1__0_n_6 ,\ram_addr_reg[4]_i_1__0_n_7 }),
        .S({\ram_addr[4]_i_2__0_n_0 ,\ram_addr[4]_i_3__0_n_0 ,\ram_addr[4]_i_4__0_n_0 ,\ram_addr[4]_i_5__0_n_0 }));
  FDCE \ram_addr_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[4]_i_1__0_n_6 ),
        .Q(ram_addr_reg[5]));
  FDCE \ram_addr_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[4]_i_1__0_n_5 ),
        .Q(ram_addr_reg[6]));
  FDCE \ram_addr_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[4]_i_1__0_n_4 ),
        .Q(ram_addr_reg[7]));
  FDCE \ram_addr_reg[8] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[8]_i_1__0_n_7 ),
        .Q(ram_addr_reg[8]));
  CARRY4 \ram_addr_reg[8]_i_1__0 
       (.CI(\ram_addr_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_ram_addr_reg[8]_i_1__0_CO_UNCONNECTED [3],\ram_addr_reg[8]_i_1__0_n_1 ,\ram_addr_reg[8]_i_1__0_n_2 ,\ram_addr_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ram_addr_reg[8]_i_1__0_n_4 ,\ram_addr_reg[8]_i_1__0_n_5 ,\ram_addr_reg[8]_i_1__0_n_6 ,\ram_addr_reg[8]_i_1__0_n_7 }),
        .S({\ram_addr[8]_i_2__0_n_0 ,\ram_addr[8]_i_3__0_n_0 ,\ram_addr[8]_i_4__0_n_0 ,\ram_addr[8]_i_5__0_n_0 }));
  FDCE \ram_addr_reg[9] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(is_rd_reg_0),
        .D(\ram_addr_reg[8]_i_1__0_n_6 ),
        .Q(ram_addr_reg[9]));
  LUT1 #(
    .INIT(2'h1)) 
    rd_t_i_1
       (.I0(reset),
        .O(is_rd_reg_0));
  (* CHECK_LICENSE_TYPE = "isa_send_bigram_generator,blk_mem_gen_v8_3_6,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_3_6,Vivado 2017.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator__1 send_bigram
       (.addra(rreg_series_data_wr_addr),
        .addrb(ram_addr_reg),
        .clka(rreg_series_data_wr_clk),
        .clkb(clk),
        .dina(rreg_series_data_wr_data),
        .doutb(doutb),
        .wea(rreg_series_data_wr_en));
endmodule

(* CHECK_LICENSE_TYPE = "isa_send_bigram_generator,blk_mem_gen_v8_3_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "blk_mem_gen_v8_3_6,Vivado 2017.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator
   (clka,
    wea,
    addra,
    dina,
    clkb,
    addrb,
    doutb);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [9:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) input clkb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [11:0]addrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [7:0]doutb;

  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [31:0]NLW_U0_douta_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "10" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.44385 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "isa_send_bigram_generator.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "1" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1024" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "1024" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_U0_douta_UNCONNECTED[31:0]),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "isa_send_bigram_generator,blk_mem_gen_v8_3_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "isa_send_bigram_generator" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_3_6,Vivado 2017.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram_generator__1
   (clka,
    wea,
    addra,
    dina,
    clkb,
    addrb,
    doutb);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [9:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) input clkb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [11:0]addrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [7:0]doutb;

  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [31:0]NLW_U0_douta_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "10" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.44385 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "isa_send_bigram_generator.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "1" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1024" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "1024" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_U0_douta_UNCONNECTED[31:0]),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_param
   (\senddata_reg[0] ,
    \senddata_reg[7] ,
    \senddata_reg[0]_0 ,
    tx_len1,
    \sendreg_reg[63] ,
    tx_len1_0,
    \sendreg_reg[15] ,
    \sendreg_reg[63]_0 ,
    tx_len1_1,
    tx_len1_2,
    \sendreg_reg[47] ,
    \ram_addr_reg[11] ,
    \tx_len_reg[0] ,
    \sendreg_reg[79] ,
    tx_len1_3,
    \sendreg_reg[63]_1 ,
    tx_len1_4,
    wr_en0,
    wr_en_reg,
    wr_en0_5,
    wr_en_reg_0,
    wr_en0_6,
    \fifo_clr_len_reg[2] ,
    \fifo_clr_len_reg[2]_0 ,
    \fifo_clr_len_reg[1] ,
    isa_senddata,
    clk,
    rreg_mem_data_wr_en,
    rreg_mem_data_wr_addr,
    rreg_mem_data_wr_data,
    rreg_ddr_data_wr_clk,
    rreg_ddr_data_wr_en,
    rreg_ddr_data_wr_addr,
    rreg_ddr_data_wr_data,
    rreg_series_data_wr_clk,
    rreg_series_data_wr_en,
    rreg_series_data_wr_addr,
    rreg_series_data_wr_data,
    isa_rd,
    isa_cs_reg,
    adv_t_reg,
    isa_getdata,
    isa_cs,
    isa_adv,
    \addr_reg[1] ,
    \sendaddr_reg[7] ,
    isa_cs_reg_0,
    \addr_reg[1]_0 ,
    \sendaddr_reg[7]_0 ,
    \addr_reg[1]_1 ,
    wr_up,
    isa_cs_reg_1,
    isa_cs_reg_2,
    \sendaddr_reg[7]_1 ,
    reset,
    rreg_system_version_valid,
    rreg_system_version,
    E,
    rreg_system_rtctime_valid,
    rreg_system_rtctime,
    rreg_system_batteryvalue_valid,
    rreg_system_batteryvalue,
    \addr_reg[1]_2 ,
    rreg_system_syncfrq_valid,
    rreg_system_syncfrq,
    rreg_series_starttime_valid,
    rreg_series_starttime,
    \tx_len_reg[7] ,
    rreg_series_stoptime_valid,
    rreg_series_stoptime,
    rreg_series_maxdata_valid,
    rreg_series_maxdata,
    \addr_reg[0] ,
    rreg_series_trigger_starttime_valid,
    rreg_series_trigger_starttime,
    \tx_len_reg[7]_0 ,
    rreg_series_trigger_stoptime_valid,
    rreg_series_trigger_stoptime,
    \addr_reg[6] ,
    reset_0,
    \addr_reg[1]_3 ,
    \addr_reg[1]_4 ,
    \addr_reg[0]_0 ,
    \addr_reg[3] ,
    \addr_reg[1]_5 ,
    rd_down_reg,
    rreg_system_syncstatus_valid,
    rreg_system_syncstatus,
    rreg_ddr_status_valid,
    rreg_ddr_status,
    rreg_series_status_valid,
    rreg_series_status,
    rreg_system_debug1_valid,
    rreg_system_debug1,
    rreg_system_debug2_valid,
    rreg_system_debug2,
    rreg_system_debug3_valid,
    rreg_system_debug3,
    rreg_system_debug4_valid,
    rreg_system_debug4,
    rreg_system_status_valid,
    rreg_system_status,
    rreg_mem_status_valid,
    rreg_mem_status);
  output [5:0]\senddata_reg[0] ;
  output \senddata_reg[7] ;
  output \senddata_reg[0]_0 ;
  output tx_len1;
  output \sendreg_reg[63] ;
  output tx_len1_0;
  output \sendreg_reg[15] ;
  output \sendreg_reg[63]_0 ;
  output tx_len1_1;
  output tx_len1_2;
  output \sendreg_reg[47] ;
  output \ram_addr_reg[11] ;
  output \tx_len_reg[0] ;
  output \sendreg_reg[79] ;
  output tx_len1_3;
  output \sendreg_reg[63]_1 ;
  output tx_len1_4;
  output wr_en0;
  output wr_en_reg;
  output wr_en0_5;
  output wr_en_reg_0;
  output wr_en0_6;
  output \fifo_clr_len_reg[2] ;
  output \fifo_clr_len_reg[2]_0 ;
  output \fifo_clr_len_reg[1] ;
  output [7:0]isa_senddata;
  input clk;
  input rreg_mem_data_wr_en;
  input [7:0]rreg_mem_data_wr_addr;
  input [7:0]rreg_mem_data_wr_data;
  input rreg_ddr_data_wr_clk;
  input rreg_ddr_data_wr_en;
  input [9:0]rreg_ddr_data_wr_addr;
  input [31:0]rreg_ddr_data_wr_data;
  input rreg_series_data_wr_clk;
  input rreg_series_data_wr_en;
  input [9:0]rreg_series_data_wr_addr;
  input [31:0]rreg_series_data_wr_data;
  input isa_rd;
  input isa_cs_reg;
  input adv_t_reg;
  input [7:0]isa_getdata;
  input isa_cs;
  input isa_adv;
  input \addr_reg[1] ;
  input \sendaddr_reg[7] ;
  input isa_cs_reg_0;
  input \addr_reg[1]_0 ;
  input \sendaddr_reg[7]_0 ;
  input \addr_reg[1]_1 ;
  input wr_up;
  input isa_cs_reg_1;
  input isa_cs_reg_2;
  input \sendaddr_reg[7]_1 ;
  input reset;
  input rreg_system_version_valid;
  input [47:0]rreg_system_version;
  input [0:0]E;
  input rreg_system_rtctime_valid;
  input [63:0]rreg_system_rtctime;
  input rreg_system_batteryvalue_valid;
  input [15:0]rreg_system_batteryvalue;
  input [0:0]\addr_reg[1]_2 ;
  input rreg_system_syncfrq_valid;
  input [31:0]rreg_system_syncfrq;
  input rreg_series_starttime_valid;
  input [63:0]rreg_series_starttime;
  input [0:0]\tx_len_reg[7] ;
  input rreg_series_stoptime_valid;
  input [63:0]rreg_series_stoptime;
  input rreg_series_maxdata_valid;
  input [79:0]rreg_series_maxdata;
  input [0:0]\addr_reg[0] ;
  input rreg_series_trigger_starttime_valid;
  input [63:0]rreg_series_trigger_starttime;
  input [0:0]\tx_len_reg[7]_0 ;
  input rreg_series_trigger_stoptime_valid;
  input [63:0]rreg_series_trigger_stoptime;
  input [0:0]\addr_reg[6] ;
  input reset_0;
  input [0:0]\addr_reg[1]_3 ;
  input [0:0]\addr_reg[1]_4 ;
  input [0:0]\addr_reg[0]_0 ;
  input [0:0]\addr_reg[3] ;
  input [0:0]\addr_reg[1]_5 ;
  input [0:0]rd_down_reg;
  input rreg_system_syncstatus_valid;
  input [7:0]rreg_system_syncstatus;
  input rreg_ddr_status_valid;
  input [7:0]rreg_ddr_status;
  input rreg_series_status_valid;
  input [7:0]rreg_series_status;
  input rreg_system_debug1_valid;
  input [7:0]rreg_system_debug1;
  input rreg_system_debug2_valid;
  input [7:0]rreg_system_debug2;
  input rreg_system_debug3_valid;
  input [7:0]rreg_system_debug3;
  input rreg_system_debug4_valid;
  input [7:0]rreg_system_debug4;
  input rreg_system_status_valid;
  input [7:0]rreg_system_status;
  input rreg_mem_status_valid;
  input [7:0]rreg_mem_status;

  wire [0:0]E;
  wire [0:0]\addr_reg[0] ;
  wire [0:0]\addr_reg[0]_0 ;
  wire \addr_reg[1] ;
  wire \addr_reg[1]_0 ;
  wire \addr_reg[1]_1 ;
  wire [0:0]\addr_reg[1]_2 ;
  wire [0:0]\addr_reg[1]_3 ;
  wire [0:0]\addr_reg[1]_4 ;
  wire [0:0]\addr_reg[1]_5 ;
  wire [0:0]\addr_reg[3] ;
  wire [0:0]\addr_reg[6] ;
  wire adv_t_reg;
  wire clk;
  wire cs_up;
  wire cs_up_0;
  wire cs_up_1;
  wire cs_up_7;
  wire \fifo_clr_len_reg[1] ;
  wire \fifo_clr_len_reg[2] ;
  wire \fifo_clr_len_reg[2]_0 ;
  wire isa_adv;
  wire isa_cs;
  wire isa_cs_reg;
  wire isa_cs_reg_0;
  wire isa_cs_reg_1;
  wire isa_cs_reg_2;
  wire [7:0]isa_getdata;
  wire isa_rd;
  wire [7:0]isa_senddata;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in__0;
  wire [0:0]p_0_in__1;
  wire [0:0]p_0_in__2;
  wire [0:0]p_0_in__4;
  wire [0:0]p_0_in__5;
  wire [0:0]p_0_in__6;
  wire [0:0]p_0_in__7;
  wire [0:0]p_0_in__8;
  wire ram_addr1;
  wire \ram_addr_reg[11] ;
  wire [0:0]rd_down_reg;
  wire reset;
  wire reset_0;
  wire rom_addr1;
  wire rreg_ddr_data_d23_n_9;
  wire [7:0]rreg_ddr_data_send;
  wire [9:0]rreg_ddr_data_wr_addr;
  wire rreg_ddr_data_wr_clk;
  wire [31:0]rreg_ddr_data_wr_data;
  wire rreg_ddr_data_wr_en;
  wire [7:0]rreg_ddr_status;
  wire [7:0]rreg_ddr_status_send;
  wire rreg_ddr_status_valid;
  wire rreg_mem_data_d19_n_10;
  wire rreg_mem_data_d19_n_9;
  wire [7:0]rreg_mem_data_send;
  wire [7:0]rreg_mem_data_wr_addr;
  wire [7:0]rreg_mem_data_wr_data;
  wire rreg_mem_data_wr_en;
  wire [7:0]rreg_mem_status;
  wire [7:0]rreg_mem_status_send;
  wire rreg_mem_status_valid;
  wire rreg_series_data_d71_n_10;
  wire rreg_series_data_d71_n_8;
  wire [7:0]rreg_series_data_send;
  wire [9:0]rreg_series_data_wr_addr;
  wire rreg_series_data_wr_clk;
  wire [31:0]rreg_series_data_wr_data;
  wire rreg_series_data_wr_en;
  wire [79:0]rreg_series_maxdata;
  wire rreg_series_maxdata_d70_w79_n_1;
  wire rreg_series_maxdata_d70_w79_n_2;
  wire rreg_series_maxdata_d70_w79_n_3;
  wire [7:0]rreg_series_maxdata_send;
  wire rreg_series_maxdata_valid;
  wire [63:0]rreg_series_starttime;
  wire [7:0]rreg_series_starttime_send;
  wire rreg_series_starttime_valid;
  wire [7:0]rreg_series_status;
  wire [7:0]rreg_series_status_send;
  wire rreg_series_status_valid;
  wire [63:0]rreg_series_stoptime;
  wire rreg_series_stoptime_d69_w64_n_1;
  wire rreg_series_stoptime_d69_w64_n_2;
  wire rreg_series_stoptime_d69_w64_n_3;
  wire [7:0]rreg_series_stoptime_send;
  wire rreg_series_stoptime_valid;
  wire [63:0]rreg_series_trigger_starttime;
  wire [7:0]rreg_series_trigger_starttime_send;
  wire rreg_series_trigger_starttime_valid;
  wire [63:0]rreg_series_trigger_stoptime;
  wire rreg_series_trigger_stoptime_d73_w64_n_1;
  wire rreg_series_trigger_stoptime_d73_w64_n_2;
  wire [7:0]rreg_series_trigger_stoptime_send;
  wire rreg_series_trigger_stoptime_valid;
  wire [15:0]rreg_system_batteryvalue;
  wire rreg_system_batteryvalue_d13_w16_n_1;
  wire rreg_system_batteryvalue_d13_w16_n_2;
  wire [7:0]rreg_system_batteryvalue_send;
  wire rreg_system_batteryvalue_valid;
  wire rreg_system_coe_d09_n_9;
  wire [7:0]rreg_system_coe_send;
  wire [7:0]rreg_system_debug1;
  wire rreg_system_debug1_d01_w08_n_13;
  wire rreg_system_debug1_d01_w08_n_15;
  wire rreg_system_debug1_d01_w08_n_16;
  wire rreg_system_debug1_d01_w08_n_21;
  wire rreg_system_debug1_d01_w08_n_23;
  wire rreg_system_debug1_d01_w08_n_24;
  wire rreg_system_debug1_d01_w08_n_25;
  wire rreg_system_debug1_d01_w08_n_27;
  wire rreg_system_debug1_d01_w08_n_29;
  wire rreg_system_debug1_d01_w08_n_30;
  wire rreg_system_debug1_d01_w08_n_34;
  wire rreg_system_debug1_d01_w08_n_41;
  wire rreg_system_debug1_d01_w08_n_45;
  wire rreg_system_debug1_d01_w08_n_47;
  wire rreg_system_debug1_d01_w08_n_54;
  wire rreg_system_debug1_d01_w08_n_55;
  wire rreg_system_debug1_d01_w08_n_56;
  wire rreg_system_debug1_d01_w08_n_57;
  wire rreg_system_debug1_d01_w08_n_58;
  wire rreg_system_debug1_d01_w08_n_59;
  wire rreg_system_debug1_d01_w08_n_6;
  wire rreg_system_debug1_d01_w08_n_60;
  wire rreg_system_debug1_d01_w08_n_9;
  wire [7:0]rreg_system_debug1_send;
  wire rreg_system_debug1_valid;
  wire [7:0]rreg_system_debug2;
  wire [7:0]rreg_system_debug2_send;
  wire rreg_system_debug2_valid;
  wire [7:0]rreg_system_debug3;
  wire [7:0]rreg_system_debug3_send;
  wire rreg_system_debug3_valid;
  wire [7:0]rreg_system_debug4;
  wire [7:0]rreg_system_debug4_send;
  wire rreg_system_debug4_valid;
  wire [63:0]rreg_system_rtctime;
  wire rreg_system_rtctime_d11_w64_n_1;
  wire rreg_system_rtctime_d11_w64_n_2;
  wire [7:0]rreg_system_rtctime_send;
  wire rreg_system_rtctime_valid;
  wire [7:0]rreg_system_status;
  wire [7:0]rreg_system_status_send;
  wire rreg_system_status_valid;
  wire [31:0]rreg_system_syncfrq;
  wire rreg_system_syncfrq_d15_w32_n_1;
  wire rreg_system_syncfrq_d15_w32_n_2;
  wire rreg_system_syncfrq_d15_w32_n_3;
  wire [7:0]rreg_system_syncfrq_send;
  wire rreg_system_syncfrq_valid;
  wire [7:0]rreg_system_syncstatus;
  wire [7:0]rreg_system_syncstatus_send;
  wire rreg_system_syncstatus_valid;
  wire [47:0]rreg_system_version;
  wire [7:0]rreg_system_version_send;
  wire rreg_system_version_valid;
  wire \sendaddr_reg[7] ;
  wire \sendaddr_reg[7]_0 ;
  wire \sendaddr_reg[7]_1 ;
  wire senddata0;
  wire senddata0_10;
  wire senddata0_11;
  wire senddata0_12;
  wire senddata0_13;
  wire senddata0_8;
  wire senddata0_9;
  wire [5:0]\senddata_reg[0] ;
  wire \senddata_reg[0]_0 ;
  wire \senddata_reg[7] ;
  wire \sendreg_reg[15] ;
  wire \sendreg_reg[47] ;
  wire \sendreg_reg[63] ;
  wire \sendreg_reg[63]_0 ;
  wire \sendreg_reg[63]_1 ;
  wire \sendreg_reg[79] ;
  wire tx_len1;
  wire tx_len1_0;
  wire tx_len1_1;
  wire tx_len1_14;
  wire tx_len1_15;
  wire tx_len1_16;
  wire tx_len1_2;
  wire tx_len1_3;
  wire tx_len1_4;
  wire [0:0]tx_len_reg;
  wire [0:0]\tx_len_reg[7] ;
  wire [0:0]\tx_len_reg[7]_0 ;
  wire tx_len_reg_0__s_net_1;
  wire [0:0]tx_len_reg_17;
  wire [0:0]tx_len_reg_18;
  wire [0:0]tx_len_reg_19;
  wire [0:0]tx_len_reg_2;
  wire [0:0]tx_len_reg_3;
  wire [0:0]tx_len_reg_4;
  wire [0:0]tx_len_reg_5;
  wire [0:0]tx_len_reg_6;
  wire wr_en0;
  wire wr_en0_5;
  wire wr_en0_6;
  wire wr_en_reg;
  wire wr_en_reg_0;
  wire wr_up;

  assign \tx_len_reg[0]  = tx_len_reg_0__s_net_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram rreg_ddr_data_d23
       (.\addr_reg[1] (rreg_system_debug1_d01_w08_n_47),
        .\addr_reg[5] (\senddata_reg[0]_0 ),
        .clk(clk),
        .cs_up(cs_up),
        .doutb(rreg_ddr_data_send),
        .is_rd_reg_0(rreg_system_debug1_d01_w08_n_59),
        .isa_cs_reg(isa_cs_reg),
        .isa_cs_reg_0(isa_cs_reg_1),
        .\ram_addr_reg[0]_0 (rreg_ddr_data_d23_n_9),
        .reset(rreg_series_data_d71_n_8),
        .reset_0(rreg_system_syncfrq_d15_w32_n_3),
        .rreg_ddr_data_wr_addr(rreg_ddr_data_wr_addr),
        .rreg_ddr_data_wr_clk(rreg_ddr_data_wr_clk),
        .rreg_ddr_data_wr_data(rreg_ddr_data_wr_data),
        .rreg_ddr_data_wr_en(rreg_ddr_data_wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized10 rreg_ddr_status_d22_w8
       (.E(senddata0_9),
        .clk(clk),
        .reset(rreg_series_stoptime_d69_w64_n_3),
        .rreg_ddr_status(rreg_ddr_status),
        .rreg_ddr_status_valid(rreg_ddr_status_valid),
        .senddata(rreg_ddr_status_send));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram rreg_mem_data_d19
       (.E(rreg_system_debug1_d01_w08_n_45),
        .clk(clk),
        .cs_up(cs_up_0),
        .doutb(rreg_mem_data_send),
        .is_rd_reg_0(rreg_system_debug1_d01_w08_n_58),
        .isa_cs_reg(isa_cs_reg),
        .\ram_addr_reg[4]_0 (rreg_mem_data_d19_n_10),
        .\ram_addr_reg[7]_0 (rreg_mem_data_d19_n_9),
        .reset(rreg_series_data_d71_n_8),
        .rreg_mem_data_wr_addr(rreg_mem_data_wr_addr),
        .rreg_mem_data_wr_data(rreg_mem_data_wr_data),
        .rreg_mem_data_wr_en(rreg_mem_data_wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized9 rreg_mem_status_d18_w8
       (.E(senddata0_8),
        .Q(rreg_mem_status_send),
        .clk(clk),
        .reset(rreg_series_stoptime_d69_w64_n_3),
        .rreg_mem_status(rreg_mem_status),
        .rreg_mem_status_valid(rreg_mem_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_bigram__parameterized0 rreg_series_data_d71
       (.\addr_reg[1] (rreg_system_debug1_d01_w08_n_41),
        .clk(clk),
        .cs_up(cs_up_1),
        .doutb(rreg_series_data_send),
        .is_rd_reg_0(rreg_series_data_d71_n_8),
        .is_rd_reg_1(rreg_series_data_d71_n_10),
        .is_rd_reg_2(rreg_system_debug1_d01_w08_n_60),
        .isa_cs_reg(isa_cs_reg),
        .ram_addr1(ram_addr1),
        .reset(reset),
        .rreg_series_data_wr_addr(rreg_series_data_wr_addr),
        .rreg_series_data_wr_clk(rreg_series_data_wr_clk),
        .rreg_series_data_wr_data(rreg_series_data_wr_data),
        .rreg_series_data_wr_en(rreg_series_data_wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized14 rreg_series_maxdata_d70_w79
       (.D(p_0_in__6),
        .E(tx_len1_3),
        .Q(tx_len_reg),
        .\addr_reg[0] (\sendreg_reg[79] ),
        .\addr_reg[0]_0 (\addr_reg[0] ),
        .\addr_reg[3] (\addr_reg[3] ),
        .\addr_reg[7] (rreg_series_maxdata_send),
        .clk(clk),
        .reset(reset),
        .reset_0(rreg_system_syncfrq_d15_w32_n_3),
        .reset_1(rreg_series_data_d71_n_8),
        .rreg_series_maxdata(rreg_series_maxdata),
        .rreg_series_maxdata_valid(rreg_series_maxdata_valid),
        .\senddata_reg[7]_0 (rreg_series_maxdata_d70_w79_n_1),
        .\sendreg_reg[79]_0 (rreg_series_maxdata_d70_w79_n_2),
        .\sendreg_reg[8]_0 (rreg_series_maxdata_d70_w79_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized12 rreg_series_starttime_d68_w64
       (.D(p_0_in__4),
        .E(tx_len1_4),
        .Q(tx_len_reg_2),
        .\addr_reg[0] (\addr_reg[0]_0 ),
        .\addr_reg[1] (rreg_system_debug1_d01_w08_n_56),
        .\addr_reg[2] (rreg_system_debug1_d01_w08_n_54),
        .\addr_reg[7] (rreg_series_starttime_send),
        .clk(clk),
        .reset(reset),
        .reset_0(rreg_series_data_d71_n_8),
        .rreg_series_starttime(rreg_series_starttime),
        .rreg_series_starttime_valid(rreg_series_starttime_valid),
        .\sendreg_reg[63]_0 (\sendreg_reg[63]_1 ),
        .\tx_len_reg[7]_0 (\tx_len_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized11 rreg_series_status_d67_w8
       (.E(senddata0_13),
        .clk(clk),
        .reset(rreg_series_stoptime_d69_w64_n_3),
        .rreg_series_status(rreg_series_status),
        .rreg_series_status_valid(rreg_series_status_valid),
        .senddata(rreg_series_status_send));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized13 rreg_series_stoptime_d69_w64
       (.D(p_0_in__5),
        .E(rreg_system_debug1_d01_w08_n_15),
        .Q(tx_len_reg_3),
        .\addr_reg[3] (rreg_system_debug1_d01_w08_n_16),
        .\addr_reg[7] (rreg_series_stoptime_send),
        .\addr_reg[7]_0 (rreg_system_debug1_d01_w08_n_13),
        .clk(clk),
        .reset(reset),
        .rreg_series_stoptime(rreg_series_stoptime),
        .rreg_series_stoptime_valid(rreg_series_stoptime_valid),
        .\senddata_reg[7]_0 (rreg_series_stoptime_d69_w64_n_3),
        .\sendreg_reg[0]_0 (rreg_series_stoptime_d69_w64_n_1),
        .\sendreg_reg[0]_1 (rreg_series_stoptime_d69_w64_n_2),
        .tx_len1(tx_len1_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized15 rreg_series_trigger_starttime_d72_w64
       (.D(p_0_in__7),
        .E(tx_len1_1),
        .Q(tx_len_reg_4),
        .\addr_reg[1] (\addr_reg[1]_5 ),
        .\addr_reg[5] (rreg_system_debug1_d01_w08_n_25),
        .\addr_reg[7] (rreg_series_trigger_starttime_send),
        .clk(clk),
        .isa_cs_reg(rreg_system_debug1_d01_w08_n_55),
        .reset(reset),
        .reset_0(rreg_series_data_d71_n_8),
        .rreg_series_trigger_starttime(rreg_series_trigger_starttime),
        .rreg_series_trigger_starttime_valid(rreg_series_trigger_starttime_valid),
        .\sendreg_reg[63]_0 (\sendreg_reg[63]_0 ),
        .\tx_len_reg[7]_0 (\tx_len_reg[7]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized16 rreg_series_trigger_stoptime_d73_w64
       (.D(p_0_in__8),
        .E(tx_len1),
        .Q(tx_len_reg_5),
        .\addr_reg[6] (\sendreg_reg[63] ),
        .\addr_reg[6]_0 (\addr_reg[6] ),
        .\addr_reg[7] (rreg_series_trigger_stoptime_send),
        .clk(clk),
        .rd_down_reg(rd_down_reg),
        .reset(reset),
        .reset_0(rreg_series_stoptime_d69_w64_n_3),
        .reset_1(reset_0),
        .rreg_series_trigger_stoptime(rreg_series_trigger_stoptime),
        .rreg_series_trigger_stoptime_valid(rreg_series_trigger_stoptime_valid),
        .\senddata_reg[7]_0 (rreg_series_trigger_stoptime_d73_w64_n_1),
        .\sendreg_reg[63]_0 (rreg_series_trigger_stoptime_d73_w64_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized6 rreg_system_batteryvalue_d13_w16
       (.D(p_0_in__1),
        .E(tx_len1_0),
        .Q(tx_len_reg_6),
        .\addr_reg[1] (\addr_reg[1]_2 ),
        .\addr_reg[1]_0 (\addr_reg[1]_4 ),
        .\addr_reg[3] (\sendreg_reg[15] ),
        .\addr_reg[7] (rreg_system_batteryvalue_send),
        .clk(clk),
        .reset(rreg_system_syncfrq_d15_w32_n_3),
        .reset_0(rreg_series_stoptime_d69_w64_n_3),
        .rreg_system_batteryvalue(rreg_system_batteryvalue),
        .rreg_system_batteryvalue_valid(rreg_system_batteryvalue_valid),
        .\senddata_reg[7]_0 (rreg_system_batteryvalue_d13_w16_n_1),
        .\sendreg_reg[15]_0 (rreg_system_batteryvalue_d13_w16_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom rreg_system_coe_d09
       (.clk(clk),
        .cs_up(cs_up_7),
        .cs_up_reg_0(rreg_system_debug1_d01_w08_n_34),
        .is_rd_reg_0(rreg_system_coe_d09_n_9),
        .is_rd_reg_1(rreg_system_debug1_d01_w08_n_57),
        .isa_cs_reg(isa_cs_reg),
        .qspo(rreg_system_coe_send),
        .reset(rreg_series_maxdata_d70_w79_n_3),
        .rom_addr1(rom_addr1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg rreg_system_debug1_d01_w08
       (.D(p_0_in__8),
        .E(rreg_system_debug1_d01_w08_n_6),
        .Q(tx_len_reg_5),
        .\addr_reg[1]_0 (\addr_reg[1] ),
        .\addr_reg[1]_1 (\addr_reg[1]_0 ),
        .\addr_reg[1]_2 (\addr_reg[1]_1 ),
        .\addr_reg[7]_0 (rreg_system_debug1_send),
        .adv_t_reg(adv_t_reg),
        .clk(clk),
        .cs_up(cs_up_7),
        .cs_up_7(cs_up_0),
        .cs_up_8(cs_up),
        .cs_up_9(cs_up_1),
        .cs_up_reg(rreg_mem_data_d19_n_10),
        .\fifo_clr_len_reg[1] (\fifo_clr_len_reg[1] ),
        .\fifo_clr_len_reg[2] (\fifo_clr_len_reg[2] ),
        .\fifo_clr_len_reg[2]_0 (\fifo_clr_len_reg[2]_0 ),
        .is_rd_reg(rreg_system_debug1_d01_w08_n_57),
        .is_rd_reg_0(rreg_system_debug1_d01_w08_n_58),
        .is_rd_reg_1(rreg_system_debug1_d01_w08_n_59),
        .is_rd_reg_2(rreg_system_debug1_d01_w08_n_60),
        .is_rd_reg_3(rreg_system_coe_d09_n_9),
        .is_rd_reg_4(rreg_mem_data_d19_n_9),
        .is_rd_reg_5(rreg_ddr_data_d23_n_9),
        .is_rd_reg_6(rreg_series_data_d71_n_10),
        .isa_cs(isa_cs),
        .isa_cs_reg(isa_cs_reg_0),
        .isa_cs_reg_0(isa_cs_reg_1),
        .isa_cs_reg_1(isa_cs_reg_2),
        .isa_getdata(isa_getdata),
        .isa_rd(isa_rd),
        .ram_addr1(ram_addr1),
        .\ram_addr_reg[0] (rreg_system_debug1_d01_w08_n_47),
        .\ram_addr_reg[11] (rreg_system_debug1_d01_w08_n_41),
        .\ram_addr_reg[11]_0 (\ram_addr_reg[11] ),
        .\ram_addr_reg[7] (rreg_system_debug1_d01_w08_n_45),
        .reset(rreg_series_data_d71_n_8),
        .rom_addr1(rom_addr1),
        .\rom_addr_reg[9] (rreg_system_debug1_d01_w08_n_34),
        .rreg_system_debug1(rreg_system_debug1),
        .rreg_system_debug1_valid(rreg_system_debug1_valid),
        .\sendaddr_reg[7] (\sendaddr_reg[7] ),
        .\sendaddr_reg[7]_0 (\sendaddr_reg[7]_0 ),
        .\sendaddr_reg[7]_1 (\sendaddr_reg[7]_1 ),
        .\senddata_reg[0]_0 (\senddata_reg[0] [4]),
        .\senddata_reg[0]_1 (\senddata_reg[0] [5]),
        .\senddata_reg[0]_2 (\senddata_reg[0]_0 ),
        .\senddata_reg[0]_3 (rreg_system_debug1_d01_w08_n_9),
        .\senddata_reg[0]_4 (rreg_system_debug1_d01_w08_n_25),
        .\senddata_reg[0]_5 (tx_len1_2),
        .\senddata_reg[0]_6 (rreg_system_debug1_d01_w08_n_54),
        .\senddata_reg[7]_0 (\senddata_reg[0] [3]),
        .\senddata_reg[7]_1 (\senddata_reg[7] ),
        .\senddata_reg[7]_2 (senddata0_13),
        .\senddata_reg[7]_3 (senddata0_12),
        .\senddata_reg[7]_4 (senddata0_11),
        .\senddata_reg[7]_5 (senddata0_10),
        .\senddata_reg[7]_6 (senddata0_9),
        .\senddata_reg[7]_7 (senddata0_8),
        .\senddata_reg[7]_8 (senddata0),
        .\sendreg_reg[0] (rreg_system_debug1_d01_w08_n_15),
        .\sendreg_reg[0]_0 (rreg_system_debug1_d01_w08_n_16),
        .\sendreg_reg[0]_1 (rreg_system_debug1_d01_w08_n_23),
        .\sendreg_reg[0]_2 (rreg_system_debug1_d01_w08_n_24),
        .\sendreg_reg[0]_3 (rreg_system_debug1_d01_w08_n_29),
        .\sendreg_reg[0]_4 (rreg_system_debug1_d01_w08_n_30),
        .\sendreg_reg[15] (\sendreg_reg[15] ),
        .\sendreg_reg[63] (\sendreg_reg[63] ),
        .\sendreg_reg[63]_0 (rreg_system_debug1_d01_w08_n_55),
        .\sendreg_reg[63]_1 (rreg_system_debug1_d01_w08_n_56),
        .\sendreg_reg[79] (\sendreg_reg[79] ),
        .tx_len1(tx_len1),
        .tx_len1_0(tx_len1_0),
        .tx_len1_1(tx_len1_1),
        .tx_len1_2(tx_len1_16),
        .tx_len1_3(tx_len1_3),
        .tx_len1_4(tx_len1_4),
        .tx_len1_5(tx_len1_15),
        .tx_len1_6(tx_len1_14),
        .\tx_len_reg[0] (p_0_in__5),
        .\tx_len_reg[0]_0 (p_0_in__1),
        .\tx_len_reg[0]_1 (p_0_in__0),
        .\tx_len_reg[0]_10 (tx_len_reg_17),
        .\tx_len_reg[0]_11 (tx_len_reg_18),
        .\tx_len_reg[0]_12 (tx_len_reg_4),
        .\tx_len_reg[0]_13 (tx_len_reg_19),
        .\tx_len_reg[0]_14 (tx_len_reg),
        .\tx_len_reg[0]_15 (tx_len_reg_2),
        .\tx_len_reg[0]_2 (p_0_in__2),
        .\tx_len_reg[0]_3 (p_0_in__7),
        .\tx_len_reg[0]_4 (p_0_in),
        .\tx_len_reg[0]_5 (tx_len_reg_0__s_net_1),
        .\tx_len_reg[0]_6 (p_0_in__6),
        .\tx_len_reg[0]_7 (p_0_in__4),
        .\tx_len_reg[0]_8 (tx_len_reg_3),
        .\tx_len_reg[0]_9 (tx_len_reg_6),
        .\tx_len_reg[1] (rreg_series_trigger_stoptime_d73_w64_n_1),
        .\tx_len_reg[1]_0 (rreg_series_stoptime_d69_w64_n_1),
        .\tx_len_reg[1]_1 (rreg_system_rtctime_d11_w64_n_1),
        .\tx_len_reg[1]_2 (rreg_system_syncfrq_d15_w32_n_1),
        .\tx_len_reg[1]_3 (rreg_series_maxdata_d70_w79_n_1),
        .\tx_len_reg[3] (rreg_system_batteryvalue_d13_w16_n_1),
        .\tx_len_reg[5] (rreg_series_trigger_stoptime_d73_w64_n_2),
        .\tx_len_reg[5]_0 (rreg_series_stoptime_d69_w64_n_2),
        .\tx_len_reg[5]_1 (rreg_system_batteryvalue_d13_w16_n_2),
        .\tx_len_reg[5]_2 (rreg_system_rtctime_d11_w64_n_2),
        .\tx_len_reg[5]_3 (rreg_system_syncfrq_d15_w32_n_2),
        .\tx_len_reg[5]_4 (rreg_series_maxdata_d70_w79_n_2),
        .\tx_len_reg[7] (rreg_system_debug1_d01_w08_n_13),
        .\tx_len_reg[7]_0 (rreg_system_debug1_d01_w08_n_21),
        .\tx_len_reg[7]_1 (rreg_system_debug1_d01_w08_n_27),
        .wr_en0(wr_en0),
        .wr_en0_5(wr_en0_5),
        .wr_en0_6(wr_en0_6),
        .wr_en_reg(\senddata_reg[0] [0]),
        .wr_en_reg_0(\senddata_reg[0] [1]),
        .wr_en_reg_1(\senddata_reg[0] [2]),
        .wr_en_reg_2(wr_en_reg),
        .wr_en_reg_3(wr_en_reg_0),
        .wr_up(wr_up));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized0 rreg_system_debug2_d02_w08
       (.E(rreg_system_debug1_d01_w08_n_6),
        .Q(rreg_system_debug2_send),
        .clk(clk),
        .reset(rreg_series_stoptime_d69_w64_n_3),
        .rreg_system_debug2(rreg_system_debug2),
        .rreg_system_debug2_valid(rreg_system_debug2_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized1 rreg_system_debug3_d03_w08
       (.E(senddata0_12),
        .Q(rreg_system_debug3_send),
        .clk(clk),
        .reset(rreg_series_data_d71_n_8),
        .rreg_system_debug3(rreg_system_debug3),
        .rreg_system_debug3_valid(rreg_system_debug3_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized2 rreg_system_debug4_d04_w08
       (.E(senddata0),
        .Q(rreg_system_debug4_send),
        .clk(clk),
        .reset(rreg_series_stoptime_d69_w64_n_3),
        .rreg_system_debug4(rreg_system_debug4),
        .rreg_system_debug4_valid(rreg_system_debug4_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized5 rreg_system_rtctime_d11_w64
       (.D(p_0_in__0),
        .E(rreg_system_debug1_d01_w08_n_23),
        .Q(tx_len_reg_17),
        .\addr_reg[0] (rreg_system_debug1_d01_w08_n_21),
        .\addr_reg[6] (rreg_system_debug1_d01_w08_n_24),
        .\addr_reg[7] (rreg_system_rtctime_send),
        .clk(clk),
        .reset(reset),
        .reset_0(rreg_series_stoptime_d69_w64_n_3),
        .rreg_system_rtctime(rreg_system_rtctime),
        .rreg_system_rtctime_valid(rreg_system_rtctime_valid),
        .\senddata_reg[7]_0 (rreg_system_rtctime_d11_w64_n_1),
        .\sendreg_reg[0]_0 (rreg_system_rtctime_d11_w64_n_2),
        .tx_len1(tx_len1_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized3 rreg_system_status_d08_w08
       (.E(senddata0_11),
        .Q(rreg_system_status_send),
        .clk(clk),
        .reset(rreg_series_data_d71_n_8),
        .rreg_system_status(rreg_system_status),
        .rreg_system_status_valid(rreg_system_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized8 rreg_system_syncfrq_d15_w32
       (.D(p_0_in__2),
        .E(rreg_system_debug1_d01_w08_n_29),
        .Q(tx_len_reg_18),
        .\addr_reg[0] (rreg_system_debug1_d01_w08_n_27),
        .\addr_reg[3] (rreg_system_debug1_d01_w08_n_30),
        .\addr_reg[7] (rreg_system_syncfrq_send),
        .clk(clk),
        .reset(reset),
        .reset_0(rreg_series_stoptime_d69_w64_n_3),
        .rreg_system_syncfrq(rreg_system_syncfrq),
        .rreg_system_syncfrq_valid(rreg_system_syncfrq_valid),
        .\senddata_reg[7]_0 (rreg_system_syncfrq_d15_w32_n_1),
        .\sendreg_reg[0]_0 (rreg_system_syncfrq_d15_w32_n_2),
        .\sendreg_reg[31]_0 (rreg_system_syncfrq_d15_w32_n_3),
        .tx_len1(tx_len1_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized7 rreg_system_syncstatus_d14_w8
       (.E(senddata0_10),
        .clk(clk),
        .reset(rreg_series_stoptime_d69_w64_n_3),
        .reset_0(rreg_series_data_d71_n_8),
        .rreg_system_syncstatus(rreg_system_syncstatus),
        .rreg_system_syncstatus_valid(rreg_system_syncstatus_valid),
        .senddata(rreg_system_syncstatus_send));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized4 rreg_system_version_d10_w48
       (.D(p_0_in),
        .E(tx_len1_2),
        .Q(tx_len_reg_19),
        .\addr_reg[1] (E),
        .\addr_reg[1]_0 (\addr_reg[1]_3 ),
        .\addr_reg[5] (rreg_system_debug1_d01_w08_n_25),
        .\addr_reg[6] (rreg_system_debug1_d01_w08_n_9),
        .\addr_reg[7] (rreg_system_version_send),
        .clk(clk),
        .reset(reset),
        .reset_0(rreg_series_stoptime_d69_w64_n_3),
        .rreg_system_version(rreg_system_version),
        .rreg_system_version_valid(rreg_system_version_valid),
        .\sendreg_reg[47]_0 (\sendreg_reg[47] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_select select_send
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (rreg_ddr_data_send),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (rreg_mem_data_send),
        .Q(rreg_system_status_send),
        .clk(clk),
        .doutb(rreg_series_data_send),
        .isa_adv(isa_adv),
        .isa_getdata(isa_getdata),
        .isa_rd(isa_rd),
        .isa_senddata(isa_senddata),
        .qspo(rreg_system_coe_send),
        .reset(rreg_series_data_d71_n_8),
        .reset_0(rreg_series_stoptime_d69_w64_n_3),
        .reset_1(reset_0),
        .senddata(rreg_system_syncstatus_send),
        .\senddata_reg[7] (rreg_series_trigger_stoptime_send),
        .\senddata_reg[7]_0 (rreg_series_stoptime_send),
        .\senddata_reg[7]_1 (rreg_series_starttime_send),
        .\senddata_reg[7]_10 (rreg_ddr_status_send),
        .\senddata_reg[7]_11 (rreg_mem_status_send),
        .\senddata_reg[7]_12 (rreg_series_trigger_starttime_send),
        .\senddata_reg[7]_13 (rreg_series_status_send),
        .\senddata_reg[7]_14 (rreg_system_debug4_send),
        .\senddata_reg[7]_2 (rreg_series_maxdata_send),
        .\senddata_reg[7]_3 (rreg_system_batteryvalue_send),
        .\senddata_reg[7]_4 (rreg_system_syncfrq_send),
        .\senddata_reg[7]_5 (rreg_system_rtctime_send),
        .\senddata_reg[7]_6 (rreg_system_version_send),
        .\senddata_reg[7]_7 (rreg_system_debug2_send),
        .\senddata_reg[7]_8 (rreg_system_debug1_send),
        .\senddata_reg[7]_9 (rreg_system_debug3_send));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg
   (\senddata_reg[0]_0 ,
    \senddata_reg[0]_1 ,
    \senddata_reg[7]_0 ,
    wr_en_reg,
    wr_en_reg_0,
    wr_en_reg_1,
    E,
    \senddata_reg[7]_1 ,
    \senddata_reg[0]_2 ,
    \senddata_reg[0]_3 ,
    \sendreg_reg[63] ,
    D,
    tx_len1,
    \tx_len_reg[7] ,
    tx_len1_2,
    \sendreg_reg[0] ,
    \sendreg_reg[0]_0 ,
    \tx_len_reg[0] ,
    \sendreg_reg[15] ,
    \tx_len_reg[0]_0 ,
    tx_len1_0,
    \tx_len_reg[7]_0 ,
    tx_len1_5,
    \sendreg_reg[0]_1 ,
    \sendreg_reg[0]_2 ,
    \senddata_reg[0]_4 ,
    \tx_len_reg[0]_1 ,
    \tx_len_reg[7]_1 ,
    tx_len1_6,
    \sendreg_reg[0]_3 ,
    \sendreg_reg[0]_4 ,
    \tx_len_reg[0]_2 ,
    \senddata_reg[7]_2 ,
    \senddata_reg[7]_3 ,
    \rom_addr_reg[9] ,
    \senddata_reg[7]_4 ,
    \tx_len_reg[0]_3 ,
    tx_len1_1,
    \tx_len_reg[0]_4 ,
    \senddata_reg[0]_5 ,
    \senddata_reg[7]_5 ,
    \ram_addr_reg[11] ,
    \ram_addr_reg[11]_0 ,
    \senddata_reg[7]_6 ,
    \senddata_reg[7]_7 ,
    \ram_addr_reg[7] ,
    \tx_len_reg[0]_5 ,
    \ram_addr_reg[0] ,
    \senddata_reg[7]_8 ,
    \sendreg_reg[79] ,
    \tx_len_reg[0]_6 ,
    tx_len1_3,
    \tx_len_reg[0]_7 ,
    tx_len1_4,
    \senddata_reg[0]_6 ,
    \sendreg_reg[63]_0 ,
    \sendreg_reg[63]_1 ,
    is_rd_reg,
    is_rd_reg_0,
    is_rd_reg_1,
    is_rd_reg_2,
    wr_en0,
    wr_en_reg_2,
    wr_en0_5,
    wr_en_reg_3,
    wr_en0_6,
    \fifo_clr_len_reg[2] ,
    \fifo_clr_len_reg[2]_0 ,
    \fifo_clr_len_reg[1] ,
    \addr_reg[7]_0 ,
    isa_rd,
    clk,
    adv_t_reg,
    isa_getdata,
    isa_cs,
    \tx_len_reg[1] ,
    \tx_len_reg[5] ,
    Q,
    \tx_len_reg[1]_0 ,
    \tx_len_reg[5]_0 ,
    \tx_len_reg[0]_8 ,
    \tx_len_reg[3] ,
    \tx_len_reg[5]_1 ,
    \tx_len_reg[0]_9 ,
    \addr_reg[1]_0 ,
    \tx_len_reg[1]_1 ,
    \tx_len_reg[5]_2 ,
    \tx_len_reg[0]_10 ,
    \tx_len_reg[1]_2 ,
    \tx_len_reg[5]_3 ,
    \tx_len_reg[0]_11 ,
    \sendaddr_reg[7] ,
    isa_cs_reg,
    \addr_reg[1]_1 ,
    rom_addr1,
    \sendaddr_reg[7]_0 ,
    \addr_reg[1]_2 ,
    wr_up,
    \tx_len_reg[0]_12 ,
    \tx_len_reg[0]_13 ,
    ram_addr1,
    isa_cs_reg_0,
    cs_up_reg,
    isa_cs_reg_1,
    \sendaddr_reg[7]_1 ,
    \tx_len_reg[1]_3 ,
    \tx_len_reg[5]_4 ,
    \tx_len_reg[0]_14 ,
    \tx_len_reg[0]_15 ,
    is_rd_reg_3,
    cs_up,
    is_rd_reg_4,
    cs_up_7,
    is_rd_reg_5,
    cs_up_8,
    is_rd_reg_6,
    cs_up_9,
    rreg_system_debug1_valid,
    rreg_system_debug1,
    reset);
  output \senddata_reg[0]_0 ;
  output \senddata_reg[0]_1 ;
  output \senddata_reg[7]_0 ;
  output wr_en_reg;
  output wr_en_reg_0;
  output wr_en_reg_1;
  output [0:0]E;
  output \senddata_reg[7]_1 ;
  output \senddata_reg[0]_2 ;
  output \senddata_reg[0]_3 ;
  output \sendreg_reg[63] ;
  output [0:0]D;
  output tx_len1;
  output [0:0]\tx_len_reg[7] ;
  output tx_len1_2;
  output [0:0]\sendreg_reg[0] ;
  output \sendreg_reg[0]_0 ;
  output [0:0]\tx_len_reg[0] ;
  output \sendreg_reg[15] ;
  output [0:0]\tx_len_reg[0]_0 ;
  output tx_len1_0;
  output [0:0]\tx_len_reg[7]_0 ;
  output tx_len1_5;
  output [0:0]\sendreg_reg[0]_1 ;
  output \sendreg_reg[0]_2 ;
  output \senddata_reg[0]_4 ;
  output [0:0]\tx_len_reg[0]_1 ;
  output [0:0]\tx_len_reg[7]_1 ;
  output tx_len1_6;
  output [0:0]\sendreg_reg[0]_3 ;
  output \sendreg_reg[0]_4 ;
  output [0:0]\tx_len_reg[0]_2 ;
  output [0:0]\senddata_reg[7]_2 ;
  output [0:0]\senddata_reg[7]_3 ;
  output \rom_addr_reg[9] ;
  output [0:0]\senddata_reg[7]_4 ;
  output [0:0]\tx_len_reg[0]_3 ;
  output tx_len1_1;
  output [0:0]\tx_len_reg[0]_4 ;
  output [0:0]\senddata_reg[0]_5 ;
  output [0:0]\senddata_reg[7]_5 ;
  output \ram_addr_reg[11] ;
  output \ram_addr_reg[11]_0 ;
  output [0:0]\senddata_reg[7]_6 ;
  output [0:0]\senddata_reg[7]_7 ;
  output [0:0]\ram_addr_reg[7] ;
  output \tx_len_reg[0]_5 ;
  output \ram_addr_reg[0] ;
  output [0:0]\senddata_reg[7]_8 ;
  output \sendreg_reg[79] ;
  output [0:0]\tx_len_reg[0]_6 ;
  output tx_len1_3;
  output [0:0]\tx_len_reg[0]_7 ;
  output tx_len1_4;
  output \senddata_reg[0]_6 ;
  output \sendreg_reg[63]_0 ;
  output \sendreg_reg[63]_1 ;
  output is_rd_reg;
  output is_rd_reg_0;
  output is_rd_reg_1;
  output is_rd_reg_2;
  output wr_en0;
  output wr_en_reg_2;
  output wr_en0_5;
  output wr_en_reg_3;
  output wr_en0_6;
  output \fifo_clr_len_reg[2] ;
  output \fifo_clr_len_reg[2]_0 ;
  output \fifo_clr_len_reg[1] ;
  output [7:0]\addr_reg[7]_0 ;
  input isa_rd;
  input clk;
  input adv_t_reg;
  input [7:0]isa_getdata;
  input isa_cs;
  input \tx_len_reg[1] ;
  input \tx_len_reg[5] ;
  input [0:0]Q;
  input \tx_len_reg[1]_0 ;
  input \tx_len_reg[5]_0 ;
  input [0:0]\tx_len_reg[0]_8 ;
  input \tx_len_reg[3] ;
  input \tx_len_reg[5]_1 ;
  input [0:0]\tx_len_reg[0]_9 ;
  input \addr_reg[1]_0 ;
  input \tx_len_reg[1]_1 ;
  input \tx_len_reg[5]_2 ;
  input [0:0]\tx_len_reg[0]_10 ;
  input \tx_len_reg[1]_2 ;
  input \tx_len_reg[5]_3 ;
  input [0:0]\tx_len_reg[0]_11 ;
  input \sendaddr_reg[7] ;
  input isa_cs_reg;
  input \addr_reg[1]_1 ;
  input rom_addr1;
  input \sendaddr_reg[7]_0 ;
  input \addr_reg[1]_2 ;
  input wr_up;
  input [0:0]\tx_len_reg[0]_12 ;
  input [0:0]\tx_len_reg[0]_13 ;
  input ram_addr1;
  input isa_cs_reg_0;
  input cs_up_reg;
  input isa_cs_reg_1;
  input \sendaddr_reg[7]_1 ;
  input \tx_len_reg[1]_3 ;
  input \tx_len_reg[5]_4 ;
  input [0:0]\tx_len_reg[0]_14 ;
  input [0:0]\tx_len_reg[0]_15 ;
  input is_rd_reg_3;
  input cs_up;
  input is_rd_reg_4;
  input cs_up_7;
  input is_rd_reg_5;
  input cs_up_8;
  input is_rd_reg_6;
  input cs_up_9;
  input rreg_system_debug1_valid;
  input [7:0]rreg_system_debug1;
  input reset;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [5:2]addr;
  wire \addr_reg[1]_0 ;
  wire \addr_reg[1]_1 ;
  wire \addr_reg[1]_2 ;
  wire [7:0]\addr_reg[7]_0 ;
  wire adv_down;
  wire adv_t_reg;
  wire clk;
  wire cs_up;
  wire cs_up_7;
  wire cs_up_8;
  wire cs_up_9;
  wire cs_up_reg;
  wire \fifo_clr_len_reg[1] ;
  wire \fifo_clr_len_reg[2] ;
  wire \fifo_clr_len_reg[2]_0 ;
  wire [7:0]getdata_in;
  wire is_rd_i_2__0_n_0;
  wire is_rd_i_2_n_0;
  wire is_rd_reg;
  wire is_rd_reg_0;
  wire is_rd_reg_1;
  wire is_rd_reg_2;
  wire is_rd_reg_3;
  wire is_rd_reg_4;
  wire is_rd_reg_5;
  wire is_rd_reg_6;
  wire isa_cs;
  wire isa_cs_reg;
  wire isa_cs_reg_0;
  wire isa_cs_reg_1;
  wire [7:0]isa_getdata;
  wire isa_rd;
  wire ram_addr1;
  wire \ram_addr[0]_i_5_n_0 ;
  wire \ram_addr[7]_i_6_n_0 ;
  wire \ram_addr_reg[0] ;
  wire \ram_addr_reg[11] ;
  wire \ram_addr_reg[11]_0 ;
  wire [0:0]\ram_addr_reg[7] ;
  wire rd_down;
  wire rd_down_i_1_n_0;
  wire reset;
  wire rom_addr1;
  wire \rom_addr[0]_i_6_n_0 ;
  wire \rom_addr_reg[9] ;
  wire \rreg_mem_status_d18_w8/rd_t ;
  wire [7:0]rreg_system_debug1;
  wire rreg_system_debug1_valid;
  wire \sendaddr_reg[7] ;
  wire \sendaddr_reg[7]_0 ;
  wire \sendaddr_reg[7]_1 ;
  wire senddata0;
  wire \senddata[7]_i_2__9_n_0 ;
  wire \senddata[7]_i_2_n_0 ;
  wire \senddata[7]_i_3__1_n_0 ;
  wire \senddata[7]_i_3__3_n_0 ;
  wire \senddata[7]_i_3__6_n_0 ;
  wire \senddata[7]_i_3_n_0 ;
  wire \senddata[7]_i_4__0_n_0 ;
  wire \senddata[7]_i_4__2_n_0 ;
  wire \senddata[7]_i_4_n_0 ;
  wire \senddata_reg[0]_0 ;
  wire \senddata_reg[0]_1 ;
  wire \senddata_reg[0]_2 ;
  wire \senddata_reg[0]_3 ;
  wire \senddata_reg[0]_4 ;
  wire [0:0]\senddata_reg[0]_5 ;
  wire \senddata_reg[0]_6 ;
  wire \senddata_reg[7]_0 ;
  wire \senddata_reg[7]_1 ;
  wire [0:0]\senddata_reg[7]_2 ;
  wire [0:0]\senddata_reg[7]_3 ;
  wire [0:0]\senddata_reg[7]_4 ;
  wire [0:0]\senddata_reg[7]_5 ;
  wire [0:0]\senddata_reg[7]_6 ;
  wire [0:0]\senddata_reg[7]_7 ;
  wire [0:0]\senddata_reg[7]_8 ;
  wire \sendreg[31]_i_4_n_0 ;
  wire \sendreg[63]_i_4__1_n_0 ;
  wire \sendreg[63]_i_8__0_n_0 ;
  wire \sendreg[79]_i_6_n_0 ;
  wire \sendreg[79]_i_7_n_0 ;
  wire [0:0]\sendreg_reg[0] ;
  wire \sendreg_reg[0]_0 ;
  wire [0:0]\sendreg_reg[0]_1 ;
  wire \sendreg_reg[0]_2 ;
  wire [0:0]\sendreg_reg[0]_3 ;
  wire \sendreg_reg[0]_4 ;
  wire \sendreg_reg[15] ;
  wire \sendreg_reg[63] ;
  wire \sendreg_reg[63]_0 ;
  wire \sendreg_reg[63]_1 ;
  wire \sendreg_reg[79] ;
  wire tx_len1;
  wire tx_len1_0;
  wire tx_len1_1;
  wire tx_len1_2;
  wire tx_len1_3;
  wire tx_len1_4;
  wire tx_len1_5;
  wire tx_len1_6;
  wire [0:0]\tx_len_reg[0] ;
  wire [0:0]\tx_len_reg[0]_0 ;
  wire [0:0]\tx_len_reg[0]_1 ;
  wire [0:0]\tx_len_reg[0]_10 ;
  wire [0:0]\tx_len_reg[0]_11 ;
  wire [0:0]\tx_len_reg[0]_12 ;
  wire [0:0]\tx_len_reg[0]_13 ;
  wire [0:0]\tx_len_reg[0]_14 ;
  wire [0:0]\tx_len_reg[0]_15 ;
  wire [0:0]\tx_len_reg[0]_2 ;
  wire [0:0]\tx_len_reg[0]_3 ;
  wire [0:0]\tx_len_reg[0]_4 ;
  wire \tx_len_reg[0]_5 ;
  wire [0:0]\tx_len_reg[0]_6 ;
  wire [0:0]\tx_len_reg[0]_7 ;
  wire [0:0]\tx_len_reg[0]_8 ;
  wire [0:0]\tx_len_reg[0]_9 ;
  wire \tx_len_reg[1] ;
  wire \tx_len_reg[1]_0 ;
  wire \tx_len_reg[1]_1 ;
  wire \tx_len_reg[1]_2 ;
  wire \tx_len_reg[1]_3 ;
  wire \tx_len_reg[3] ;
  wire \tx_len_reg[5] ;
  wire \tx_len_reg[5]_0 ;
  wire \tx_len_reg[5]_1 ;
  wire \tx_len_reg[5]_2 ;
  wire \tx_len_reg[5]_3 ;
  wire \tx_len_reg[5]_4 ;
  wire [0:0]\tx_len_reg[7] ;
  wire [0:0]\tx_len_reg[7]_0 ;
  wire [0:0]\tx_len_reg[7]_1 ;
  wire wr_en0;
  wire wr_en0_5;
  wire wr_en0_6;
  wire wr_en_i_2__1_n_0;
  wire wr_en_reg;
  wire wr_en_reg_0;
  wire wr_en_reg_1;
  wire wr_en_reg_2;
  wire wr_en_reg_3;
  wire wr_up;

  FDRE \addr_reg[0] 
       (.C(clk),
        .CE(adv_down),
        .D(isa_getdata[0]),
        .Q(wr_en_reg),
        .R(1'b0));
  FDRE \addr_reg[1] 
       (.C(clk),
        .CE(adv_down),
        .D(isa_getdata[1]),
        .Q(wr_en_reg_0),
        .R(1'b0));
  FDRE \addr_reg[2] 
       (.C(clk),
        .CE(adv_down),
        .D(isa_getdata[2]),
        .Q(addr[2]),
        .R(1'b0));
  FDRE \addr_reg[3] 
       (.C(clk),
        .CE(adv_down),
        .D(isa_getdata[3]),
        .Q(wr_en_reg_1),
        .R(1'b0));
  FDRE \addr_reg[4] 
       (.C(clk),
        .CE(adv_down),
        .D(isa_getdata[4]),
        .Q(\senddata_reg[7]_0 ),
        .R(1'b0));
  FDRE \addr_reg[5] 
       (.C(clk),
        .CE(adv_down),
        .D(isa_getdata[5]),
        .Q(addr[5]),
        .R(1'b0));
  FDRE \addr_reg[6] 
       (.C(clk),
        .CE(adv_down),
        .D(isa_getdata[6]),
        .Q(\senddata_reg[0]_0 ),
        .R(1'b0));
  FDRE \addr_reg[7] 
       (.C(clk),
        .CE(adv_down),
        .D(isa_getdata[7]),
        .Q(\senddata_reg[0]_1 ),
        .R(1'b0));
  FDRE adv_down_reg
       (.C(clk),
        .CE(1'b1),
        .D(adv_t_reg),
        .Q(adv_down),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1496" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_clr_len[2]_i_4 
       (.I0(wr_en_reg),
        .I1(wr_en_reg_0),
        .O(\fifo_clr_len_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \fifo_clr_len[7]_i_6 
       (.I0(addr[5]),
        .I1(\senddata_reg[7]_0 ),
        .I2(\senddata_reg[0]_0 ),
        .I3(\senddata_reg[0]_1 ),
        .I4(isa_cs),
        .I5(wr_up),
        .O(\fifo_clr_len_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair1493" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \fifo_clr_len[7]_i_7 
       (.I0(addr[2]),
        .I1(wr_en_reg_1),
        .I2(wr_en_reg),
        .I3(wr_en_reg_0),
        .O(\fifo_clr_len_reg[2]_0 ));
  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_system_debug1_valid),
        .D(rreg_system_debug1[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_system_debug1_valid),
        .D(rreg_system_debug1[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_system_debug1_valid),
        .D(rreg_system_debug1[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_system_debug1_valid),
        .D(rreg_system_debug1[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_system_debug1_valid),
        .D(rreg_system_debug1[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_system_debug1_valid),
        .D(rreg_system_debug1[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_system_debug1_valid),
        .D(rreg_system_debug1[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_system_debug1_valid),
        .D(rreg_system_debug1[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2222222722222222)) 
    is_rd_i_1
       (.I0(is_rd_reg_3),
        .I1(cs_up),
        .I2(is_rd_i_2_n_0),
        .I3(addr[5]),
        .I4(\senddata_reg[7]_0 ),
        .I5(\senddata_reg[7]_1 ),
        .O(is_rd_reg));
  LUT5 #(
    .INIT(32'h22222227)) 
    is_rd_i_1__0
       (.I0(is_rd_reg_4),
        .I1(cs_up_7),
        .I2(is_rd_i_2__0_n_0),
        .I3(addr[2]),
        .I4(wr_en_reg_1),
        .O(is_rd_reg_0));
  LUT5 #(
    .INIT(32'h22222722)) 
    is_rd_i_1__1
       (.I0(is_rd_reg_5),
        .I1(cs_up_8),
        .I2(wr_en_reg_1),
        .I3(addr[2]),
        .I4(is_rd_i_2__0_n_0),
        .O(is_rd_reg_1));
  LUT6 #(
    .INIT(64'h2222222222222272)) 
    is_rd_i_1__2
       (.I0(is_rd_reg_6),
        .I1(cs_up_9),
        .I2(addr[2]),
        .I3(wr_en_reg_1),
        .I4(\senddata[7]_i_3__6_n_0 ),
        .I5(\senddata[7]_i_4_n_0 ),
        .O(is_rd_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    is_rd_i_2
       (.I0(wr_en_reg_1),
        .I1(addr[2]),
        .I2(wr_en_reg_0),
        .I3(rd_down),
        .I4(wr_en_reg),
        .I5(isa_cs),
        .O(is_rd_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1487" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    is_rd_i_2__0
       (.I0(\senddata[7]_i_4_n_0 ),
        .I1(\senddata_reg[7]_0 ),
        .I2(\senddata_reg[0]_0 ),
        .I3(\senddata_reg[0]_1 ),
        .I4(addr[5]),
        .O(is_rd_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \ram_addr[0]_i_1 
       (.I0(ram_addr1),
        .I1(isa_cs_reg_0),
        .I2(isa_getdata[6]),
        .I3(wr_en_reg_0),
        .I4(\ram_addr_reg[11]_0 ),
        .I5(\ram_addr[0]_i_5_n_0 ),
        .O(\ram_addr_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair1498" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ram_addr[0]_i_4 
       (.I0(\senddata_reg[0]_0 ),
        .I1(\senddata_reg[0]_1 ),
        .I2(isa_getdata[7]),
        .I3(isa_getdata[4]),
        .O(\ram_addr_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \ram_addr[0]_i_4__0 
       (.I0(\senddata_reg[7]_1 ),
        .I1(\sendaddr_reg[7]_0 ),
        .I2(isa_getdata[2]),
        .I3(wr_en_reg_0),
        .I4(isa_getdata[4]),
        .I5(wr_en_reg),
        .O(\ram_addr_reg[0] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ram_addr[0]_i_5 
       (.I0(addr[2]),
        .I1(wr_en_reg_1),
        .I2(\senddata_reg[7]_0 ),
        .I3(addr[5]),
        .I4(wr_en_reg),
        .I5(isa_getdata[2]),
        .O(\ram_addr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \ram_addr[7]_i_1 
       (.I0(cs_up_reg),
        .I1(isa_cs_reg_1),
        .I2(\sendaddr_reg[7]_1 ),
        .I3(isa_getdata[4]),
        .I4(wr_en_reg),
        .I5(\ram_addr[7]_i_6_n_0 ),
        .O(\ram_addr_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair1494" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \ram_addr[7]_i_6 
       (.I0(\senddata_reg[0]_2 ),
        .I1(\senddata_reg[0]_1 ),
        .I2(\senddata_reg[0]_0 ),
        .I3(isa_getdata[5]),
        .I4(wr_en_reg_0),
        .O(\ram_addr[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    rd_down_i_1
       (.I0(\rreg_mem_status_d18_w8/rd_t ),
        .I1(isa_rd),
        .O(rd_down_i_1_n_0));
  FDRE rd_down_reg
       (.C(clk),
        .CE(1'b1),
        .D(rd_down_i_1_n_0),
        .Q(rd_down),
        .R(1'b0));
  FDRE rd_t_reg
       (.C(clk),
        .CE(1'b1),
        .D(isa_rd),
        .Q(\rreg_mem_status_d18_w8/rd_t ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \rom_addr[0]_i_1 
       (.I0(rom_addr1),
        .I1(\sendaddr_reg[7]_0 ),
        .I2(\senddata_reg[7]_1 ),
        .I3(isa_getdata[2]),
        .I4(\addr_reg[1]_2 ),
        .I5(\rom_addr[0]_i_6_n_0 ),
        .O(\rom_addr_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair1490" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \rom_addr[0]_i_6 
       (.I0(\senddata_reg[0]_2 ),
        .I1(isa_getdata[0]),
        .I2(wr_up),
        .I3(wr_en_reg),
        .I4(isa_cs),
        .O(\rom_addr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \senddata[7]_i_1 
       (.I0(wr_en_reg_0),
        .I1(rd_down),
        .I2(wr_en_reg),
        .I3(isa_cs),
        .I4(\senddata_reg[0]_2 ),
        .I5(\senddata_reg[7]_1 ),
        .O(senddata0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \senddata[7]_i_1__0 
       (.I0(\senddata[7]_i_4__0_n_0 ),
        .I1(rd_down),
        .I2(wr_en_reg_0),
        .I3(addr[2]),
        .I4(wr_en_reg_1),
        .I5(\senddata[7]_i_3__6_n_0 ),
        .O(tx_len1));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \senddata[7]_i_1__1 
       (.I0(\senddata_reg[0]_1 ),
        .I1(\senddata_reg[0]_0 ),
        .I2(wr_en_reg_0),
        .I3(\senddata[7]_i_3_n_0 ),
        .I4(wr_en_reg_1),
        .I5(\senddata[7]_i_2__9_n_0 ),
        .O(tx_len1_2));
  (* SOFT_HLUTNM = "soft_lutpair1489" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \senddata[7]_i_1__10 
       (.I0(\senddata_reg[0]_3 ),
        .I1(addr[2]),
        .I2(wr_en_reg_1),
        .I3(\senddata_reg[7]_0 ),
        .I4(addr[5]),
        .O(\senddata_reg[7]_5 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \senddata[7]_i_1__11 
       (.I0(wr_en_reg),
        .I1(rd_down),
        .I2(isa_cs),
        .I3(wr_en_reg_1),
        .I4(addr[2]),
        .I5(\senddata[7]_i_2_n_0 ),
        .O(\senddata_reg[7]_6 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \senddata[7]_i_1__12 
       (.I0(\senddata[7]_i_2_n_0 ),
        .I1(wr_en_reg),
        .I2(rd_down),
        .I3(isa_cs),
        .I4(addr[2]),
        .I5(wr_en_reg_1),
        .O(\senddata_reg[7]_7 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \senddata[7]_i_1__13 
       (.I0(\senddata[7]_i_2__9_n_0 ),
        .I1(\senddata_reg[7]_1 ),
        .I2(wr_en_reg_0),
        .I3(\senddata[7]_i_4__2_n_0 ),
        .I4(wr_en_reg_1),
        .I5(addr[2]),
        .O(\senddata_reg[7]_8 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \senddata[7]_i_1__14 
       (.I0(\senddata[7]_i_2__9_n_0 ),
        .I1(wr_en_reg_1),
        .I2(\senddata[7]_i_3__3_n_0 ),
        .I3(wr_en_reg),
        .I4(\senddata_reg[0]_0 ),
        .I5(\senddata_reg[0]_1 ),
        .O(tx_len1_3));
  (* SOFT_HLUTNM = "soft_lutpair1495" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \senddata[7]_i_1__15 
       (.I0(\senddata_reg[0]_6 ),
        .I1(wr_en_reg),
        .I2(rd_down),
        .I3(isa_cs),
        .I4(wr_en_reg_0),
        .O(tx_len1_4));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \senddata[7]_i_1__16 
       (.I0(rd_down),
        .I1(wr_en_reg_0),
        .I2(wr_en_reg),
        .I3(isa_cs),
        .I4(\senddata_reg[7]_1 ),
        .I5(\senddata_reg[0]_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \senddata[7]_i_1__2 
       (.I0(\senddata[7]_i_3__1_n_0 ),
        .I1(wr_en_reg_0),
        .I2(wr_en_reg_1),
        .I3(rd_down),
        .I4(addr[2]),
        .I5(\senddata[7]_i_4__0_n_0 ),
        .O(tx_len1_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \senddata[7]_i_1__3 
       (.I0(addr[2]),
        .I1(wr_en_reg_1),
        .I2(\senddata_reg[7]_0 ),
        .I3(addr[5]),
        .I4(\senddata_reg[7]_1 ),
        .I5(\senddata[7]_i_4_n_0 ),
        .O(tx_len1_5));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \senddata[7]_i_1__4 
       (.I0(\senddata_reg[7]_1 ),
        .I1(\senddata[7]_i_4_n_0 ),
        .I2(addr[2]),
        .I3(wr_en_reg_1),
        .I4(\senddata_reg[7]_0 ),
        .I5(addr[5]),
        .O(tx_len1_6));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \senddata[7]_i_1__5 
       (.I0(\senddata_reg[0]_1 ),
        .I1(\senddata_reg[0]_0 ),
        .I2(\senddata[7]_i_2__9_n_0 ),
        .I3(\senddata[7]_i_4_n_0 ),
        .I4(addr[2]),
        .I5(wr_en_reg_1),
        .O(\senddata_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \senddata[7]_i_1__6 
       (.I0(wr_en_reg),
        .I1(isa_cs),
        .I2(wr_en_reg_0),
        .I3(rd_down),
        .I4(\senddata_reg[0]_2 ),
        .I5(\senddata_reg[7]_1 ),
        .O(\senddata_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \senddata[7]_i_1__7 
       (.I0(\senddata[7]_i_4__2_n_0 ),
        .I1(wr_en_reg_0),
        .I2(addr[2]),
        .I3(wr_en_reg_1),
        .I4(\senddata[7]_i_2__9_n_0 ),
        .I5(\senddata_reg[7]_1 ),
        .O(\senddata_reg[7]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair1488" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \senddata[7]_i_1__8 
       (.I0(\senddata_reg[0]_4 ),
        .I1(wr_en_reg_0),
        .I2(\senddata_reg[0]_0 ),
        .I3(\senddata_reg[0]_1 ),
        .I4(\senddata[7]_i_4__2_n_0 ),
        .O(tx_len1_1));
  (* SOFT_HLUTNM = "soft_lutpair1489" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \senddata[7]_i_1__9 
       (.I0(\senddata_reg[0]_3 ),
        .I1(addr[2]),
        .I2(wr_en_reg_1),
        .I3(\senddata_reg[7]_0 ),
        .I4(addr[5]),
        .O(\senddata_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1491" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \senddata[7]_i_2 
       (.I0(\senddata_reg[0]_1 ),
        .I1(\senddata_reg[0]_0 ),
        .I2(\senddata_reg[7]_0 ),
        .I3(wr_en_reg_0),
        .I4(addr[5]),
        .O(\senddata[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \senddata[7]_i_2__9 
       (.I0(\senddata_reg[7]_0 ),
        .I1(addr[5]),
        .O(\senddata[7]_i_2__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1500" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \senddata[7]_i_3 
       (.I0(rd_down),
        .I1(addr[2]),
        .I2(isa_cs),
        .I3(wr_en_reg),
        .O(\senddata[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1492" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \senddata[7]_i_3__0 
       (.I0(addr[5]),
        .I1(\senddata_reg[7]_0 ),
        .I2(wr_en_reg_1),
        .I3(addr[2]),
        .O(\senddata_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair1487" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \senddata[7]_i_3__1 
       (.I0(addr[5]),
        .I1(\senddata_reg[7]_0 ),
        .I2(\senddata_reg[0]_0 ),
        .I3(\senddata_reg[0]_1 ),
        .O(\senddata[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1498" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \senddata[7]_i_3__2 
       (.I0(\senddata_reg[0]_1 ),
        .I1(\senddata_reg[0]_0 ),
        .O(\senddata_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1499" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \senddata[7]_i_3__3 
       (.I0(wr_en_reg_0),
        .I1(isa_cs),
        .I2(rd_down),
        .I3(addr[2]),
        .O(\senddata[7]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \senddata[7]_i_3__5 
       (.I0(addr[2]),
        .I1(wr_en_reg_1),
        .I2(\senddata_reg[0]_1 ),
        .I3(\senddata_reg[0]_0 ),
        .I4(\senddata_reg[7]_0 ),
        .I5(addr[5]),
        .O(\senddata_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair1491" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \senddata[7]_i_3__6 
       (.I0(addr[5]),
        .I1(\senddata_reg[7]_0 ),
        .I2(\senddata_reg[0]_0 ),
        .I3(\senddata_reg[0]_1 ),
        .O(\senddata[7]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \senddata[7]_i_3__7 
       (.I0(\senddata_reg[0]_0 ),
        .I1(\senddata_reg[0]_1 ),
        .I2(isa_cs),
        .I3(wr_en_reg),
        .I4(wr_en_reg_0),
        .I5(rd_down),
        .O(\senddata_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1495" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \senddata[7]_i_4 
       (.I0(rd_down),
        .I1(wr_en_reg_0),
        .I2(isa_cs),
        .I3(wr_en_reg),
        .O(\senddata[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1490" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \senddata[7]_i_4__0 
       (.I0(wr_en_reg),
        .I1(isa_cs),
        .O(\senddata[7]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1500" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \senddata[7]_i_4__2 
       (.I0(wr_en_reg),
        .I1(rd_down),
        .I2(isa_cs),
        .O(\senddata[7]_i_4__2_n_0 ));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(senddata0),
        .CLR(reset),
        .D(getdata_in[0]),
        .Q(\addr_reg[7]_0 [0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(senddata0),
        .CLR(reset),
        .D(getdata_in[1]),
        .Q(\addr_reg[7]_0 [1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(senddata0),
        .CLR(reset),
        .D(getdata_in[2]),
        .Q(\addr_reg[7]_0 [2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(senddata0),
        .CLR(reset),
        .D(getdata_in[3]),
        .Q(\addr_reg[7]_0 [3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(senddata0),
        .CLR(reset),
        .D(getdata_in[4]),
        .Q(\addr_reg[7]_0 [4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(senddata0),
        .CLR(reset),
        .D(getdata_in[5]),
        .Q(\addr_reg[7]_0 [5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(senddata0),
        .CLR(reset),
        .D(getdata_in[6]),
        .Q(\addr_reg[7]_0 [6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(senddata0),
        .CLR(reset),
        .D(getdata_in[7]),
        .Q(\addr_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0004000000040004)) 
    \sendreg[15]_i_5 
       (.I0(\senddata[7]_i_3_n_0 ),
        .I1(wr_en_reg_1),
        .I2(wr_en_reg_0),
        .I3(\senddata[7]_i_3__1_n_0 ),
        .I4(\tx_len_reg[3] ),
        .I5(\tx_len_reg[5]_1 ),
        .O(\sendreg_reg[15] ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \sendreg[31]_i_1__2 
       (.I0(\senddata_reg[0]_2 ),
        .I1(wr_en_reg),
        .I2(isa_getdata[2]),
        .I3(\addr_reg[1]_0 ),
        .I4(\sendreg_reg[0]_4 ),
        .O(\sendreg_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0040000000400040)) 
    \sendreg[31]_i_3 
       (.I0(\senddata[7]_i_2__9_n_0 ),
        .I1(wr_en_reg_1),
        .I2(addr[2]),
        .I3(\sendreg[31]_i_4_n_0 ),
        .I4(\tx_len_reg[1]_2 ),
        .I5(\tx_len_reg[5]_3 ),
        .O(\sendreg_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \sendreg[31]_i_4 
       (.I0(wr_en_reg),
        .I1(isa_cs),
        .I2(wr_en_reg_0),
        .I3(rd_down),
        .I4(\senddata_reg[0]_0 ),
        .I5(\senddata_reg[0]_1 ),
        .O(\sendreg[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1497" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sendreg[47]_i_6 
       (.I0(addr[5]),
        .I1(\senddata_reg[7]_0 ),
        .I2(wr_en_reg_1),
        .I3(addr[2]),
        .O(\senddata_reg[0]_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sendreg[63]_i_1__2 
       (.I0(\sendreg[63]_i_4__1_n_0 ),
        .I1(\sendreg_reg[0]_0 ),
        .O(\sendreg_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \sendreg[63]_i_1__3 
       (.I0(wr_en_reg),
        .I1(isa_getdata[2]),
        .I2(\senddata_reg[0]_2 ),
        .I3(\addr_reg[1]_0 ),
        .I4(\sendreg_reg[0]_2 ),
        .O(\sendreg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \sendreg[63]_i_4__1 
       (.I0(\senddata_reg[0]_0 ),
        .I1(\senddata_reg[0]_1 ),
        .I2(\senddata_reg[0]_2 ),
        .I3(\sendaddr_reg[7] ),
        .I4(isa_cs_reg),
        .I5(\addr_reg[1]_1 ),
        .O(\sendreg[63]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000040004)) 
    \sendreg[63]_i_5 
       (.I0(\senddata[7]_i_2__9_n_0 ),
        .I1(\senddata_reg[0]_0 ),
        .I2(\senddata_reg[0]_1 ),
        .I3(is_rd_i_2_n_0),
        .I4(\tx_len_reg[1] ),
        .I5(\tx_len_reg[5] ),
        .O(\sendreg_reg[63] ));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \sendreg[63]_i_5__0 
       (.I0(\senddata[7]_i_2__9_n_0 ),
        .I1(wr_en_reg_1),
        .I2(\senddata[7]_i_3_n_0 ),
        .I3(\sendreg[63]_i_8__0_n_0 ),
        .I4(\tx_len_reg[1]_0 ),
        .I5(\tx_len_reg[5]_0 ),
        .O(\sendreg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    \sendreg[63]_i_5__1 
       (.I0(\senddata[7]_i_4_n_0 ),
        .I1(\senddata_reg[0]_0 ),
        .I2(\senddata_reg[0]_1 ),
        .I3(\senddata_reg[0]_4 ),
        .I4(\tx_len_reg[1]_1 ),
        .I5(\tx_len_reg[5]_2 ),
        .O(\sendreg_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1494" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \sendreg[63]_i_6 
       (.I0(wr_en_reg_0),
        .I1(isa_getdata[5]),
        .I2(\senddata_reg[0]_0 ),
        .I3(\senddata_reg[0]_1 ),
        .O(\tx_len_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \sendreg[63]_i_6__1 
       (.I0(isa_cs),
        .I1(rd_down),
        .I2(wr_en_reg),
        .I3(\senddata_reg[0]_1 ),
        .I4(\senddata_reg[0]_0 ),
        .I5(wr_en_reg_0),
        .O(\sendreg_reg[63]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1488" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sendreg[63]_i_8__0 
       (.I0(wr_en_reg_0),
        .I1(\senddata_reg[0]_0 ),
        .I2(\senddata_reg[0]_1 ),
        .O(\sendreg[63]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1499" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sendreg[63]_i_9 
       (.I0(wr_en_reg_0),
        .I1(isa_cs),
        .I2(rd_down),
        .I3(wr_en_reg),
        .O(\sendreg_reg[63]_1 ));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \sendreg[79]_i_5 
       (.I0(\sendreg[79]_i_6_n_0 ),
        .I1(wr_en_reg),
        .I2(\senddata[7]_i_3__3_n_0 ),
        .I3(\sendreg[79]_i_7_n_0 ),
        .I4(\tx_len_reg[1]_3 ),
        .I5(\tx_len_reg[5]_4 ),
        .O(\sendreg_reg[79] ));
  LUT2 #(
    .INIT(4'hB)) 
    \sendreg[79]_i_6 
       (.I0(\senddata_reg[0]_1 ),
        .I1(\senddata_reg[0]_0 ),
        .O(\sendreg[79]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1497" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sendreg[79]_i_7 
       (.I0(wr_en_reg_1),
        .I1(addr[5]),
        .I2(\senddata_reg[7]_0 ),
        .O(\sendreg[79]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_len[0]_i_1 
       (.I0(tx_len1),
        .I1(Q),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair1501" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tx_len[0]_i_1__0 
       (.I0(tx_len1_2),
        .I1(\tx_len_reg[0]_8 ),
        .O(\tx_len_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_len[0]_i_1__1 
       (.I0(tx_len1_0),
        .I1(\tx_len_reg[0]_9 ),
        .O(\tx_len_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_len[0]_i_1__2 
       (.I0(tx_len1_5),
        .I1(\tx_len_reg[0]_10 ),
        .O(\tx_len_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_len[0]_i_1__3 
       (.I0(tx_len1_6),
        .I1(\tx_len_reg[0]_11 ),
        .O(\tx_len_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_len[0]_i_1__4 
       (.I0(tx_len1_1),
        .I1(\tx_len_reg[0]_12 ),
        .O(\tx_len_reg[0]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_len[0]_i_1__5 
       (.I0(\senddata_reg[0]_5 ),
        .I1(\tx_len_reg[0]_13 ),
        .O(\tx_len_reg[0]_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_len[0]_i_1__6 
       (.I0(tx_len1_3),
        .I1(\tx_len_reg[0]_14 ),
        .O(\tx_len_reg[0]_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tx_len[0]_i_1__7 
       (.I0(tx_len1_4),
        .I1(\tx_len_reg[0]_15 ),
        .O(\tx_len_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair1501" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_len[7]_i_1__2 
       (.I0(tx_len1_2),
        .I1(\sendreg[63]_i_4__1_n_0 ),
        .O(\tx_len_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \tx_len[7]_i_1__4 
       (.I0(wr_en_reg),
        .I1(isa_getdata[2]),
        .I2(\senddata_reg[0]_2 ),
        .I3(\addr_reg[1]_0 ),
        .I4(tx_len1_5),
        .O(\tx_len_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \tx_len[7]_i_1__5 
       (.I0(\senddata_reg[0]_2 ),
        .I1(wr_en_reg),
        .I2(isa_getdata[2]),
        .I3(\addr_reg[1]_0 ),
        .I4(tx_len1_6),
        .O(\tx_len_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1492" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    wr_en_i_1
       (.I0(\senddata_reg[7]_0 ),
        .I1(addr[5]),
        .I2(wr_en_reg_1),
        .I3(addr[2]),
        .I4(wr_en_reg_2),
        .O(wr_en0));
  (* SOFT_HLUTNM = "soft_lutpair1496" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    wr_en_i_1__0
       (.I0(wr_en_reg_1),
        .I1(\senddata_reg[7]_0 ),
        .I2(wr_en_reg),
        .I3(wr_en_reg_0),
        .I4(wr_en_reg_3),
        .O(wr_en0_5));
  (* SOFT_HLUTNM = "soft_lutpair1493" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    wr_en_i_1__1
       (.I0(wr_en_i_2__1_n_0),
        .I1(wr_en_reg_1),
        .I2(addr[2]),
        .I3(wr_en_reg),
        .I4(wr_en_reg_0),
        .O(wr_en0_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    wr_en_i_2
       (.I0(isa_cs),
        .I1(wr_up),
        .I2(\senddata_reg[0]_0 ),
        .I3(\senddata_reg[0]_1 ),
        .I4(wr_en_reg_0),
        .I5(wr_en_reg),
        .O(wr_en_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    wr_en_i_2__0
       (.I0(isa_cs),
        .I1(wr_up),
        .I2(\senddata_reg[0]_0 ),
        .I3(\senddata_reg[0]_1 ),
        .I4(addr[5]),
        .I5(addr[2]),
        .O(wr_en_reg_3));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    wr_en_i_2__1
       (.I0(\senddata_reg[7]_0 ),
        .I1(addr[5]),
        .I2(\senddata_reg[0]_0 ),
        .I3(\senddata_reg[0]_1 ),
        .I4(isa_cs),
        .I5(wr_up),
        .O(wr_en_i_2__1_n_0));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized0
   (Q,
    rreg_system_debug2_valid,
    rreg_system_debug2,
    clk,
    E,
    reset);
  output [7:0]Q;
  input rreg_system_debug2_valid;
  input [7:0]rreg_system_debug2;
  input clk;
  input [0:0]E;
  input reset;

  wire [0:0]E;
  wire [7:0]Q;
  wire clk;
  wire \getdata_in_reg_n_0_[0] ;
  wire \getdata_in_reg_n_0_[1] ;
  wire \getdata_in_reg_n_0_[2] ;
  wire \getdata_in_reg_n_0_[3] ;
  wire \getdata_in_reg_n_0_[4] ;
  wire \getdata_in_reg_n_0_[5] ;
  wire \getdata_in_reg_n_0_[6] ;
  wire \getdata_in_reg_n_0_[7] ;
  wire reset;
  wire [7:0]rreg_system_debug2;
  wire rreg_system_debug2_valid;

  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_system_debug2_valid),
        .D(rreg_system_debug2[0]),
        .Q(\getdata_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_system_debug2_valid),
        .D(rreg_system_debug2[1]),
        .Q(\getdata_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_system_debug2_valid),
        .D(rreg_system_debug2[2]),
        .Q(\getdata_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_system_debug2_valid),
        .D(rreg_system_debug2[3]),
        .Q(\getdata_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_system_debug2_valid),
        .D(rreg_system_debug2[4]),
        .Q(\getdata_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_system_debug2_valid),
        .D(rreg_system_debug2[5]),
        .Q(\getdata_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_system_debug2_valid),
        .D(rreg_system_debug2[6]),
        .Q(\getdata_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_system_debug2_valid),
        .D(rreg_system_debug2[7]),
        .Q(\getdata_in_reg_n_0_[7] ),
        .R(1'b0));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[0] ),
        .Q(Q[0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[1] ),
        .Q(Q[1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[2] ),
        .Q(Q[2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[3] ),
        .Q(Q[3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[4] ),
        .Q(Q[4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[5] ),
        .Q(Q[5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[6] ),
        .Q(Q[6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[7] ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized1
   (Q,
    rreg_system_debug3_valid,
    rreg_system_debug3,
    clk,
    E,
    reset);
  output [7:0]Q;
  input rreg_system_debug3_valid;
  input [7:0]rreg_system_debug3;
  input clk;
  input [0:0]E;
  input reset;

  wire [0:0]E;
  wire [7:0]Q;
  wire clk;
  wire \getdata_in_reg_n_0_[0] ;
  wire \getdata_in_reg_n_0_[1] ;
  wire \getdata_in_reg_n_0_[2] ;
  wire \getdata_in_reg_n_0_[3] ;
  wire \getdata_in_reg_n_0_[4] ;
  wire \getdata_in_reg_n_0_[5] ;
  wire \getdata_in_reg_n_0_[6] ;
  wire \getdata_in_reg_n_0_[7] ;
  wire reset;
  wire [7:0]rreg_system_debug3;
  wire rreg_system_debug3_valid;

  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_system_debug3_valid),
        .D(rreg_system_debug3[0]),
        .Q(\getdata_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_system_debug3_valid),
        .D(rreg_system_debug3[1]),
        .Q(\getdata_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_system_debug3_valid),
        .D(rreg_system_debug3[2]),
        .Q(\getdata_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_system_debug3_valid),
        .D(rreg_system_debug3[3]),
        .Q(\getdata_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_system_debug3_valid),
        .D(rreg_system_debug3[4]),
        .Q(\getdata_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_system_debug3_valid),
        .D(rreg_system_debug3[5]),
        .Q(\getdata_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_system_debug3_valid),
        .D(rreg_system_debug3[6]),
        .Q(\getdata_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_system_debug3_valid),
        .D(rreg_system_debug3[7]),
        .Q(\getdata_in_reg_n_0_[7] ),
        .R(1'b0));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[0] ),
        .Q(Q[0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[1] ),
        .Q(Q[1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[2] ),
        .Q(Q[2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[3] ),
        .Q(Q[3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[4] ),
        .Q(Q[4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[5] ),
        .Q(Q[5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[6] ),
        .Q(Q[6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[7] ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized10
   (senddata,
    rreg_ddr_status_valid,
    rreg_ddr_status,
    clk,
    E,
    reset);
  output [7:0]senddata;
  input rreg_ddr_status_valid;
  input [7:0]rreg_ddr_status;
  input clk;
  input [0:0]E;
  input reset;

  wire [0:0]E;
  wire clk;
  wire [7:0]getdata_in;
  wire reset;
  wire [7:0]rreg_ddr_status;
  wire rreg_ddr_status_valid;
  wire [7:0]senddata;

  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_ddr_status_valid),
        .D(rreg_ddr_status[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_ddr_status_valid),
        .D(rreg_ddr_status[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_ddr_status_valid),
        .D(rreg_ddr_status[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_ddr_status_valid),
        .D(rreg_ddr_status[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_ddr_status_valid),
        .D(rreg_ddr_status[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_ddr_status_valid),
        .D(rreg_ddr_status[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_ddr_status_valid),
        .D(rreg_ddr_status[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_ddr_status_valid),
        .D(rreg_ddr_status[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[0]),
        .Q(senddata[0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[1]),
        .Q(senddata[1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[2]),
        .Q(senddata[2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[3]),
        .Q(senddata[3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[4]),
        .Q(senddata[4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[5]),
        .Q(senddata[5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[6]),
        .Q(senddata[6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[7]),
        .Q(senddata[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized11
   (senddata,
    rreg_series_status_valid,
    rreg_series_status,
    clk,
    E,
    reset);
  output [7:0]senddata;
  input rreg_series_status_valid;
  input [7:0]rreg_series_status;
  input clk;
  input [0:0]E;
  input reset;

  wire [0:0]E;
  wire clk;
  wire [7:0]getdata_in;
  wire reset;
  wire [7:0]rreg_series_status;
  wire rreg_series_status_valid;
  wire [7:0]senddata;

  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_series_status_valid),
        .D(rreg_series_status[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_series_status_valid),
        .D(rreg_series_status[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_series_status_valid),
        .D(rreg_series_status[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_series_status_valid),
        .D(rreg_series_status[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_series_status_valid),
        .D(rreg_series_status[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_series_status_valid),
        .D(rreg_series_status[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_series_status_valid),
        .D(rreg_series_status[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_series_status_valid),
        .D(rreg_series_status[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[0]),
        .Q(senddata[0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[1]),
        .Q(senddata[1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[2]),
        .Q(senddata[2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[3]),
        .Q(senddata[3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[4]),
        .Q(senddata[4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[5]),
        .Q(senddata[5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[6]),
        .Q(senddata[6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[7]),
        .Q(senddata[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized12
   (\sendreg_reg[63]_0 ,
    Q,
    \addr_reg[7] ,
    \addr_reg[1] ,
    \addr_reg[2] ,
    D,
    E,
    reset,
    rreg_series_starttime_valid,
    rreg_series_starttime,
    clk,
    \tx_len_reg[7]_0 ,
    reset_0,
    \addr_reg[0] );
  output \sendreg_reg[63]_0 ;
  output [0:0]Q;
  output [7:0]\addr_reg[7] ;
  input \addr_reg[1] ;
  input \addr_reg[2] ;
  input [0:0]D;
  input [0:0]E;
  input reset;
  input rreg_series_starttime_valid;
  input [63:0]rreg_series_starttime;
  input clk;
  input [0:0]\tx_len_reg[7]_0 ;
  input reset_0;
  input [0:0]\addr_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\addr_reg[0] ;
  wire \addr_reg[1] ;
  wire \addr_reg[2] ;
  wire [7:0]\addr_reg[7] ;
  wire \check[0]_i_1__7_n_0 ;
  wire \check[1]_i_1__7_n_0 ;
  wire \check[2]_i_1__7_n_0 ;
  wire \check[3]_i_1__7_n_0 ;
  wire \check[4]_i_1__7_n_0 ;
  wire \check[5]_i_1__7_n_0 ;
  wire \check[6]_i_1__7_n_0 ;
  wire \check[7]_i_1__7_n_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [55:0]data1;
  wire [63:0]getdata_in;
  wire [63:0]p_0_in;
  wire [7:1]p_0_in__4;
  wire reset;
  wire reset_0;
  wire [63:0]rreg_series_starttime;
  wire rreg_series_starttime_valid;
  wire \senddata[0]_i_1__3_n_0 ;
  wire \senddata[1]_i_1__3_n_0 ;
  wire \senddata[2]_i_1__3_n_0 ;
  wire \senddata[3]_i_1__3_n_0 ;
  wire \senddata[4]_i_1__3_n_0 ;
  wire \senddata[5]_i_1__3_n_0 ;
  wire \senddata[6]_i_1__3_n_0 ;
  wire \senddata[7]_i_2__4_n_0 ;
  wire \senddata[7]_i_4__3_n_0 ;
  wire \senddata[7]_i_5__1_n_0 ;
  wire \sendreg[63]_i_10_n_0 ;
  wire \sendreg[63]_i_11_n_0 ;
  wire \sendreg[63]_i_3_n_0 ;
  wire \sendreg_reg[63]_0 ;
  wire \sendreg_reg_n_0_[0] ;
  wire \sendreg_reg_n_0_[1] ;
  wire \sendreg_reg_n_0_[2] ;
  wire \sendreg_reg_n_0_[3] ;
  wire \sendreg_reg_n_0_[4] ;
  wire \sendreg_reg_n_0_[5] ;
  wire \sendreg_reg_n_0_[6] ;
  wire \sendreg_reg_n_0_[7] ;
  wire \tx_len[5]_i_2__3_n_0 ;
  wire \tx_len[7]_i_3__3_n_0 ;
  wire [7:1]tx_len_reg;
  wire [0:0]\tx_len_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair1290" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[0]_i_1__7 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[0] ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\check[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1291" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[1]_i_1__7 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[1] ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\check[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1292" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[2]_i_1__7 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[2] ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\check[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1293" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[3]_i_1__7 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[3] ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\check[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1294" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[4]_i_1__7 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[4] ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\check[4]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1295" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[5]_i_1__7 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[5] ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\check[5]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1296" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[6]_i_1__7 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[6] ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\check[6]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1297" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[7]_i_1__7 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\check[7]_i_1__7_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(\check[0]_i_1__7_n_0 ),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(\check[1]_i_1__7_n_0 ),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(\check[2]_i_1__7_n_0 ),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(\check[3]_i_1__7_n_0 ),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(\check[4]_i_1__7_n_0 ),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(\check[5]_i_1__7_n_0 ),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(\check[6]_i_1__7_n_0 ),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(\check[7]_i_1__7_n_0 ),
        .Q(\check_reg_n_0_[7] ));
  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[10] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[10]),
        .Q(getdata_in[10]),
        .R(1'b0));
  FDRE \getdata_in_reg[11] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[11]),
        .Q(getdata_in[11]),
        .R(1'b0));
  FDRE \getdata_in_reg[12] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[12]),
        .Q(getdata_in[12]),
        .R(1'b0));
  FDRE \getdata_in_reg[13] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[13]),
        .Q(getdata_in[13]),
        .R(1'b0));
  FDRE \getdata_in_reg[14] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[14]),
        .Q(getdata_in[14]),
        .R(1'b0));
  FDRE \getdata_in_reg[15] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[15]),
        .Q(getdata_in[15]),
        .R(1'b0));
  FDRE \getdata_in_reg[16] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[16]),
        .Q(getdata_in[16]),
        .R(1'b0));
  FDRE \getdata_in_reg[17] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[17]),
        .Q(getdata_in[17]),
        .R(1'b0));
  FDRE \getdata_in_reg[18] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[18]),
        .Q(getdata_in[18]),
        .R(1'b0));
  FDRE \getdata_in_reg[19] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[19]),
        .Q(getdata_in[19]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[20] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[20]),
        .Q(getdata_in[20]),
        .R(1'b0));
  FDRE \getdata_in_reg[21] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[21]),
        .Q(getdata_in[21]),
        .R(1'b0));
  FDRE \getdata_in_reg[22] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[22]),
        .Q(getdata_in[22]),
        .R(1'b0));
  FDRE \getdata_in_reg[23] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[23]),
        .Q(getdata_in[23]),
        .R(1'b0));
  FDRE \getdata_in_reg[24] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[24]),
        .Q(getdata_in[24]),
        .R(1'b0));
  FDRE \getdata_in_reg[25] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[25]),
        .Q(getdata_in[25]),
        .R(1'b0));
  FDRE \getdata_in_reg[26] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[26]),
        .Q(getdata_in[26]),
        .R(1'b0));
  FDRE \getdata_in_reg[27] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[27]),
        .Q(getdata_in[27]),
        .R(1'b0));
  FDRE \getdata_in_reg[28] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[28]),
        .Q(getdata_in[28]),
        .R(1'b0));
  FDRE \getdata_in_reg[29] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[29]),
        .Q(getdata_in[29]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[30] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[30]),
        .Q(getdata_in[30]),
        .R(1'b0));
  FDRE \getdata_in_reg[31] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[31]),
        .Q(getdata_in[31]),
        .R(1'b0));
  FDRE \getdata_in_reg[32] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[32]),
        .Q(getdata_in[32]),
        .R(1'b0));
  FDRE \getdata_in_reg[33] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[33]),
        .Q(getdata_in[33]),
        .R(1'b0));
  FDRE \getdata_in_reg[34] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[34]),
        .Q(getdata_in[34]),
        .R(1'b0));
  FDRE \getdata_in_reg[35] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[35]),
        .Q(getdata_in[35]),
        .R(1'b0));
  FDRE \getdata_in_reg[36] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[36]),
        .Q(getdata_in[36]),
        .R(1'b0));
  FDRE \getdata_in_reg[37] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[37]),
        .Q(getdata_in[37]),
        .R(1'b0));
  FDRE \getdata_in_reg[38] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[38]),
        .Q(getdata_in[38]),
        .R(1'b0));
  FDRE \getdata_in_reg[39] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[39]),
        .Q(getdata_in[39]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[40] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[40]),
        .Q(getdata_in[40]),
        .R(1'b0));
  FDRE \getdata_in_reg[41] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[41]),
        .Q(getdata_in[41]),
        .R(1'b0));
  FDRE \getdata_in_reg[42] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[42]),
        .Q(getdata_in[42]),
        .R(1'b0));
  FDRE \getdata_in_reg[43] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[43]),
        .Q(getdata_in[43]),
        .R(1'b0));
  FDRE \getdata_in_reg[44] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[44]),
        .Q(getdata_in[44]),
        .R(1'b0));
  FDRE \getdata_in_reg[45] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[45]),
        .Q(getdata_in[45]),
        .R(1'b0));
  FDRE \getdata_in_reg[46] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[46]),
        .Q(getdata_in[46]),
        .R(1'b0));
  FDRE \getdata_in_reg[47] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[47]),
        .Q(getdata_in[47]),
        .R(1'b0));
  FDRE \getdata_in_reg[48] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[48]),
        .Q(getdata_in[48]),
        .R(1'b0));
  FDRE \getdata_in_reg[49] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[49]),
        .Q(getdata_in[49]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[50] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[50]),
        .Q(getdata_in[50]),
        .R(1'b0));
  FDRE \getdata_in_reg[51] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[51]),
        .Q(getdata_in[51]),
        .R(1'b0));
  FDRE \getdata_in_reg[52] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[52]),
        .Q(getdata_in[52]),
        .R(1'b0));
  FDRE \getdata_in_reg[53] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[53]),
        .Q(getdata_in[53]),
        .R(1'b0));
  FDRE \getdata_in_reg[54] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[54]),
        .Q(getdata_in[54]),
        .R(1'b0));
  FDRE \getdata_in_reg[55] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[55]),
        .Q(getdata_in[55]),
        .R(1'b0));
  FDRE \getdata_in_reg[56] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[56]),
        .Q(getdata_in[56]),
        .R(1'b0));
  FDRE \getdata_in_reg[57] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[57]),
        .Q(getdata_in[57]),
        .R(1'b0));
  FDRE \getdata_in_reg[58] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[58]),
        .Q(getdata_in[58]),
        .R(1'b0));
  FDRE \getdata_in_reg[59] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[59]),
        .Q(getdata_in[59]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[60] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[60]),
        .Q(getdata_in[60]),
        .R(1'b0));
  FDRE \getdata_in_reg[61] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[61]),
        .Q(getdata_in[61]),
        .R(1'b0));
  FDRE \getdata_in_reg[62] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[62]),
        .Q(getdata_in[62]),
        .R(1'b0));
  FDRE \getdata_in_reg[63] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[63]),
        .Q(getdata_in[63]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDRE \getdata_in_reg[8] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[8]),
        .Q(getdata_in[8]),
        .R(1'b0));
  FDRE \getdata_in_reg[9] 
       (.C(clk),
        .CE(rreg_series_starttime_valid),
        .D(rreg_series_starttime[9]),
        .Q(getdata_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[0]_i_1__3 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\senddata[7]_i_4__3_n_0 ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\senddata[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[1]_i_1__3 
       (.I0(\check_reg_n_0_[1] ),
        .I1(\senddata[7]_i_4__3_n_0 ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\senddata[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[2]_i_1__3 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\senddata[7]_i_4__3_n_0 ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\senddata[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[3]_i_1__3 
       (.I0(\check_reg_n_0_[3] ),
        .I1(\senddata[7]_i_4__3_n_0 ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\senddata[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[4]_i_1__3 
       (.I0(\check_reg_n_0_[4] ),
        .I1(\senddata[7]_i_4__3_n_0 ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\senddata[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[5]_i_1__3 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\senddata[7]_i_4__3_n_0 ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\senddata[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[6]_i_1__3 
       (.I0(\check_reg_n_0_[6] ),
        .I1(\senddata[7]_i_4__3_n_0 ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\senddata[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[7]_i_2__4 
       (.I0(\check_reg_n_0_[7] ),
        .I1(\senddata[7]_i_4__3_n_0 ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\senddata[7]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1286" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \senddata[7]_i_4__3 
       (.I0(tx_len_reg[2]),
        .I1(tx_len_reg[4]),
        .I2(tx_len_reg[3]),
        .I3(tx_len_reg[5]),
        .I4(\senddata[7]_i_5__1_n_0 ),
        .O(\senddata[7]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1289" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \senddata[7]_i_5__1 
       (.I0(tx_len_reg[1]),
        .I1(Q),
        .I2(tx_len_reg[7]),
        .I3(tx_len_reg[6]),
        .O(\senddata[7]_i_5__1_n_0 ));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[0]_i_1__3_n_0 ),
        .Q(\addr_reg[7] [0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[1]_i_1__3_n_0 ),
        .Q(\addr_reg[7] [1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[2]_i_1__3_n_0 ),
        .Q(\addr_reg[7] [2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[3]_i_1__3_n_0 ),
        .Q(\addr_reg[7] [3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[4]_i_1__3_n_0 ),
        .Q(\addr_reg[7] [4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[5]_i_1__3_n_0 ),
        .Q(\addr_reg[7] [5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[6]_i_1__3_n_0 ),
        .Q(\addr_reg[7] [6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[7]_i_2__4_n_0 ),
        .Q(\addr_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair1298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[0]_i_1__7 
       (.I0(data1[0]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair1299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[10]_i_1__7 
       (.I0(data1[10]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair1299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[11]_i_1__7 
       (.I0(data1[11]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair1300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[12]_i_1__7 
       (.I0(data1[12]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair1300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[13]_i_1__7 
       (.I0(data1[13]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair1301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[14]_i_1__7 
       (.I0(data1[14]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair1301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[15]_i_1__7 
       (.I0(data1[15]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[15]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair1302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[16]_i_1__6 
       (.I0(data1[16]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[16]),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair1302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[17]_i_1__6 
       (.I0(data1[17]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[17]),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair1303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[18]_i_1__6 
       (.I0(data1[18]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[18]),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair1303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[19]_i_1__6 
       (.I0(data1[19]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[19]),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair1290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[1]_i_1__7 
       (.I0(data1[1]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair1304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[20]_i_1__6 
       (.I0(data1[20]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[20]),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair1304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[21]_i_1__6 
       (.I0(data1[21]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[21]),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair1305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[22]_i_1__6 
       (.I0(data1[22]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[22]),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair1305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[23]_i_1__6 
       (.I0(data1[23]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[23]),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair1306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[24]_i_1__6 
       (.I0(data1[24]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[24]),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair1306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[25]_i_1__6 
       (.I0(data1[25]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[25]),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair1307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[26]_i_1__6 
       (.I0(data1[26]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[26]),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair1307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[27]_i_1__6 
       (.I0(data1[27]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[27]),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair1308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[28]_i_1__6 
       (.I0(data1[28]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[28]),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair1309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[29]_i_1__6 
       (.I0(data1[29]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[29]),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair1291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[2]_i_1__7 
       (.I0(data1[2]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[30]_i_1__6 
       (.I0(data1[30]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[30]),
        .O(p_0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair1309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[31]_i_1__6 
       (.I0(data1[31]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[31]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair1310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[32]_i_1__5 
       (.I0(data1[32]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[32]),
        .O(p_0_in[32]));
  (* SOFT_HLUTNM = "soft_lutpair1310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[33]_i_1__5 
       (.I0(data1[33]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[33]),
        .O(p_0_in[33]));
  (* SOFT_HLUTNM = "soft_lutpair1311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[34]_i_1__5 
       (.I0(data1[34]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[34]),
        .O(p_0_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair1311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[35]_i_1__5 
       (.I0(data1[35]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[35]),
        .O(p_0_in[35]));
  (* SOFT_HLUTNM = "soft_lutpair1312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[36]_i_1__5 
       (.I0(data1[36]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[36]),
        .O(p_0_in[36]));
  (* SOFT_HLUTNM = "soft_lutpair1312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[37]_i_1__5 
       (.I0(data1[37]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[37]),
        .O(p_0_in[37]));
  (* SOFT_HLUTNM = "soft_lutpair1313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[38]_i_1__5 
       (.I0(data1[38]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[38]),
        .O(p_0_in[38]));
  (* SOFT_HLUTNM = "soft_lutpair1313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[39]_i_1__5 
       (.I0(data1[39]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[39]),
        .O(p_0_in[39]));
  (* SOFT_HLUTNM = "soft_lutpair1292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[3]_i_1__7 
       (.I0(data1[3]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[40]_i_1__5 
       (.I0(data1[40]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[40]),
        .O(p_0_in[40]));
  (* SOFT_HLUTNM = "soft_lutpair1314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[41]_i_1__5 
       (.I0(data1[41]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[41]),
        .O(p_0_in[41]));
  (* SOFT_HLUTNM = "soft_lutpair1315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[42]_i_1__5 
       (.I0(data1[42]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[42]),
        .O(p_0_in[42]));
  (* SOFT_HLUTNM = "soft_lutpair1315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[43]_i_1__5 
       (.I0(data1[43]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[43]),
        .O(p_0_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair1316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[44]_i_1__5 
       (.I0(data1[44]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[44]),
        .O(p_0_in[44]));
  (* SOFT_HLUTNM = "soft_lutpair1316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[45]_i_1__5 
       (.I0(data1[45]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[45]),
        .O(p_0_in[45]));
  (* SOFT_HLUTNM = "soft_lutpair1317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[46]_i_1__5 
       (.I0(data1[46]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[46]),
        .O(p_0_in[46]));
  (* SOFT_HLUTNM = "soft_lutpair1317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[47]_i_1__4 
       (.I0(data1[47]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[47]),
        .O(p_0_in[47]));
  (* SOFT_HLUTNM = "soft_lutpair1318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[48]_i_1__4 
       (.I0(data1[48]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[48]),
        .O(p_0_in[48]));
  (* SOFT_HLUTNM = "soft_lutpair1318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[49]_i_1__4 
       (.I0(data1[49]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[49]),
        .O(p_0_in[49]));
  (* SOFT_HLUTNM = "soft_lutpair1293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[4]_i_1__7 
       (.I0(data1[4]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair1319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[50]_i_1__4 
       (.I0(data1[50]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[50]),
        .O(p_0_in[50]));
  (* SOFT_HLUTNM = "soft_lutpair1319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[51]_i_1__4 
       (.I0(data1[51]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[51]),
        .O(p_0_in[51]));
  (* SOFT_HLUTNM = "soft_lutpair1320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[52]_i_1__4 
       (.I0(data1[52]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[52]),
        .O(p_0_in[52]));
  (* SOFT_HLUTNM = "soft_lutpair1320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[53]_i_1__4 
       (.I0(data1[53]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[53]),
        .O(p_0_in[53]));
  (* SOFT_HLUTNM = "soft_lutpair1321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[54]_i_1__4 
       (.I0(data1[54]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[54]),
        .O(p_0_in[54]));
  (* SOFT_HLUTNM = "soft_lutpair1321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[55]_i_1__4 
       (.I0(data1[55]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[55]),
        .O(p_0_in[55]));
  (* SOFT_HLUTNM = "soft_lutpair1326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[56]_i_1__4 
       (.I0(getdata_in[56]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[56]));
  (* SOFT_HLUTNM = "soft_lutpair1327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[57]_i_1__4 
       (.I0(getdata_in[57]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[57]));
  (* SOFT_HLUTNM = "soft_lutpair1328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[58]_i_1__4 
       (.I0(getdata_in[58]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[58]));
  (* SOFT_HLUTNM = "soft_lutpair1329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[59]_i_1__4 
       (.I0(getdata_in[59]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair1294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[5]_i_1__7 
       (.I0(data1[5]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair1329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[60]_i_1__4 
       (.I0(getdata_in[60]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[60]));
  (* SOFT_HLUTNM = "soft_lutpair1327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[61]_i_1__4 
       (.I0(getdata_in[61]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair1328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[62]_i_1__4 
       (.I0(getdata_in[62]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[62]));
  (* SOFT_HLUTNM = "soft_lutpair1287" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sendreg[63]_i_10 
       (.I0(Q),
        .I1(tx_len_reg[1]),
        .O(\sendreg[63]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1286" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \sendreg[63]_i_11 
       (.I0(tx_len_reg[5]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[4]),
        .I3(tx_len_reg[2]),
        .O(\sendreg[63]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[63]_i_2__3 
       (.I0(getdata_in[63]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[63]));
  LUT1 #(
    .INIT(2'h1)) 
    \sendreg[63]_i_3 
       (.I0(reset),
        .O(\sendreg[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1111111011111111)) 
    \sendreg[63]_i_5__3 
       (.I0(\addr_reg[1] ),
        .I1(\addr_reg[2] ),
        .I2(\sendreg[63]_i_10_n_0 ),
        .I3(tx_len_reg[7]),
        .I4(tx_len_reg[6]),
        .I5(\sendreg[63]_i_11_n_0 ),
        .O(\sendreg_reg[63]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[6]_i_1__7 
       (.I0(data1[6]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair1296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[7]_i_1__7 
       (.I0(data1[7]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair1297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[8]_i_1__7 
       (.I0(data1[8]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair1298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[9]_i_1__7 
       (.I0(data1[9]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[9]),
        .O(p_0_in[9]));
  FDCE \sendreg_reg[0] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[0]),
        .Q(\sendreg_reg_n_0_[0] ));
  FDCE \sendreg_reg[10] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[10]),
        .Q(data1[2]));
  FDCE \sendreg_reg[11] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[11]),
        .Q(data1[3]));
  FDCE \sendreg_reg[12] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[12]),
        .Q(data1[4]));
  FDCE \sendreg_reg[13] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[13]),
        .Q(data1[5]));
  FDCE \sendreg_reg[14] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[14]),
        .Q(data1[6]));
  FDCE \sendreg_reg[15] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[15]),
        .Q(data1[7]));
  FDCE \sendreg_reg[16] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[16]),
        .Q(data1[8]));
  FDCE \sendreg_reg[17] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[17]),
        .Q(data1[9]));
  FDCE \sendreg_reg[18] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[18]),
        .Q(data1[10]));
  FDCE \sendreg_reg[19] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[19]),
        .Q(data1[11]));
  FDCE \sendreg_reg[1] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[1]),
        .Q(\sendreg_reg_n_0_[1] ));
  FDCE \sendreg_reg[20] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[20]),
        .Q(data1[12]));
  FDCE \sendreg_reg[21] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[21]),
        .Q(data1[13]));
  FDCE \sendreg_reg[22] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[22]),
        .Q(data1[14]));
  FDCE \sendreg_reg[23] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[23]),
        .Q(data1[15]));
  FDCE \sendreg_reg[24] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[24]),
        .Q(data1[16]));
  FDCE \sendreg_reg[25] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[25]),
        .Q(data1[17]));
  FDCE \sendreg_reg[26] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[26]),
        .Q(data1[18]));
  FDCE \sendreg_reg[27] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[27]),
        .Q(data1[19]));
  FDCE \sendreg_reg[28] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[28]),
        .Q(data1[20]));
  FDCE \sendreg_reg[29] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[29]),
        .Q(data1[21]));
  FDCE \sendreg_reg[2] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[2]),
        .Q(\sendreg_reg_n_0_[2] ));
  FDCE \sendreg_reg[30] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[30]),
        .Q(data1[22]));
  FDCE \sendreg_reg[31] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[31]),
        .Q(data1[23]));
  FDCE \sendreg_reg[32] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[32]),
        .Q(data1[24]));
  FDCE \sendreg_reg[33] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[33]),
        .Q(data1[25]));
  FDCE \sendreg_reg[34] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[34]),
        .Q(data1[26]));
  FDCE \sendreg_reg[35] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[35]),
        .Q(data1[27]));
  FDCE \sendreg_reg[36] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[36]),
        .Q(data1[28]));
  FDCE \sendreg_reg[37] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[37]),
        .Q(data1[29]));
  FDCE \sendreg_reg[38] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[38]),
        .Q(data1[30]));
  FDCE \sendreg_reg[39] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[39]),
        .Q(data1[31]));
  FDCE \sendreg_reg[3] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[3]),
        .Q(\sendreg_reg_n_0_[3] ));
  FDCE \sendreg_reg[40] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[40]),
        .Q(data1[32]));
  FDCE \sendreg_reg[41] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[41]),
        .Q(data1[33]));
  FDCE \sendreg_reg[42] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[42]),
        .Q(data1[34]));
  FDCE \sendreg_reg[43] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[43]),
        .Q(data1[35]));
  FDCE \sendreg_reg[44] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[44]),
        .Q(data1[36]));
  FDCE \sendreg_reg[45] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[45]),
        .Q(data1[37]));
  FDCE \sendreg_reg[46] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[46]),
        .Q(data1[38]));
  FDCE \sendreg_reg[47] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[47]),
        .Q(data1[39]));
  FDCE \sendreg_reg[48] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[48]),
        .Q(data1[40]));
  FDCE \sendreg_reg[49] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[49]),
        .Q(data1[41]));
  FDCE \sendreg_reg[4] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[4]),
        .Q(\sendreg_reg_n_0_[4] ));
  FDCE \sendreg_reg[50] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[50]),
        .Q(data1[42]));
  FDCE \sendreg_reg[51] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[51]),
        .Q(data1[43]));
  FDCE \sendreg_reg[52] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[52]),
        .Q(data1[44]));
  FDCE \sendreg_reg[53] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[53]),
        .Q(data1[45]));
  FDCE \sendreg_reg[54] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[54]),
        .Q(data1[46]));
  FDCE \sendreg_reg[55] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[55]),
        .Q(data1[47]));
  FDCE \sendreg_reg[56] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[56]),
        .Q(data1[48]));
  FDCE \sendreg_reg[57] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[57]),
        .Q(data1[49]));
  FDCE \sendreg_reg[58] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[58]),
        .Q(data1[50]));
  FDCE \sendreg_reg[59] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[59]),
        .Q(data1[51]));
  FDCE \sendreg_reg[5] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[5]),
        .Q(\sendreg_reg_n_0_[5] ));
  FDCE \sendreg_reg[60] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[60]),
        .Q(data1[52]));
  FDCE \sendreg_reg[61] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[61]),
        .Q(data1[53]));
  FDCE \sendreg_reg[62] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[62]),
        .Q(data1[54]));
  FDCE \sendreg_reg[63] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[63]),
        .Q(data1[55]));
  FDCE \sendreg_reg[6] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[6]),
        .Q(\sendreg_reg_n_0_[6] ));
  FDCE \sendreg_reg[7] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[7]),
        .Q(\sendreg_reg_n_0_[7] ));
  FDCE \sendreg_reg[8] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[8]),
        .Q(data1[0]));
  FDCE \sendreg_reg[9] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in[9]),
        .Q(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair1289" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \tx_len[1]_i_1__7 
       (.I0(E),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair1285" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \tx_len[2]_i_1__7 
       (.I0(E),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .I3(tx_len_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair1285" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tx_len[3]_i_1__7 
       (.I0(E),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[3]),
        .O(p_0_in__4[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \tx_len[4]_i_1__7 
       (.I0(E),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[1]),
        .I3(Q),
        .I4(tx_len_reg[2]),
        .I5(tx_len_reg[4]),
        .O(p_0_in__4[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[5]_i_1__7 
       (.I0(E),
        .I1(\tx_len[5]_i_2__3_n_0 ),
        .I2(tx_len_reg[5]),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair1287" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tx_len[5]_i_2__3 
       (.I0(tx_len_reg[3]),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[4]),
        .O(\tx_len[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1288" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[6]_i_1__7 
       (.I0(E),
        .I1(\tx_len[7]_i_3__3_n_0 ),
        .I2(tx_len_reg[6]),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair1288" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \tx_len[7]_i_2__7 
       (.I0(E),
        .I1(\tx_len[7]_i_3__3_n_0 ),
        .I2(tx_len_reg[6]),
        .I3(tx_len_reg[7]),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tx_len[7]_i_3__3 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[2]),
        .I2(Q),
        .I3(tx_len_reg[1]),
        .I4(tx_len_reg[3]),
        .I5(tx_len_reg[5]),
        .O(\tx_len[7]_i_3__3_n_0 ));
  FDCE \tx_len_reg[0] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(D),
        .Q(Q));
  FDCE \tx_len_reg[1] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in__4[1]),
        .Q(tx_len_reg[1]));
  FDCE \tx_len_reg[2] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in__4[2]),
        .Q(tx_len_reg[2]));
  FDCE \tx_len_reg[3] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in__4[3]),
        .Q(tx_len_reg[3]));
  FDCE \tx_len_reg[4] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in__4[4]),
        .Q(tx_len_reg[4]));
  FDCE \tx_len_reg[5] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in__4[5]),
        .Q(tx_len_reg[5]));
  FDCE \tx_len_reg[6] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in__4[6]),
        .Q(tx_len_reg[6]));
  FDCE \tx_len_reg[7] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3_n_0 ),
        .D(p_0_in__4[7]),
        .Q(tx_len_reg[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized13
   (Q,
    \sendreg_reg[0]_0 ,
    \sendreg_reg[0]_1 ,
    \senddata_reg[7]_0 ,
    \addr_reg[7] ,
    D,
    tx_len1,
    \addr_reg[3] ,
    reset,
    rreg_series_stoptime_valid,
    rreg_series_stoptime,
    clk,
    E,
    \addr_reg[7]_0 );
  output [0:0]Q;
  output \sendreg_reg[0]_0 ;
  output \sendreg_reg[0]_1 ;
  output \senddata_reg[7]_0 ;
  output [7:0]\addr_reg[7] ;
  input [0:0]D;
  input tx_len1;
  input \addr_reg[3] ;
  input reset;
  input rreg_series_stoptime_valid;
  input [63:0]rreg_series_stoptime;
  input clk;
  input [0:0]E;
  input [0:0]\addr_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[3] ;
  wire [7:0]\addr_reg[7] ;
  wire [0:0]\addr_reg[7]_0 ;
  wire \check[0]_i_1__0_n_0 ;
  wire \check[1]_i_1__0_n_0 ;
  wire \check[2]_i_1__0_n_0 ;
  wire \check[3]_i_1__0_n_0 ;
  wire \check[4]_i_1__0_n_0 ;
  wire \check[5]_i_1__0_n_0 ;
  wire \check[6]_i_1__0_n_0 ;
  wire \check[7]_i_1__0_n_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [55:0]data1;
  wire [63:0]getdata_in;
  wire [63:0]p_0_in;
  wire [7:1]p_0_in__5;
  wire reset;
  wire [63:0]rreg_series_stoptime;
  wire rreg_series_stoptime_valid;
  wire \senddata[0]_i_1__4_n_0 ;
  wire \senddata[1]_i_1__4_n_0 ;
  wire \senddata[2]_i_1__4_n_0 ;
  wire \senddata[3]_i_1__4_n_0 ;
  wire \senddata[4]_i_1__4_n_0 ;
  wire \senddata[5]_i_1__4_n_0 ;
  wire \senddata[6]_i_1__4_n_0 ;
  wire \senddata[7]_i_2__5_n_0 ;
  wire \senddata[7]_i_4__4_n_0 ;
  wire \senddata[7]_i_5__3_n_0 ;
  wire \senddata_reg[7]_0 ;
  wire \sendreg[63]_i_3__2_n_0 ;
  wire \sendreg_reg[0]_0 ;
  wire \sendreg_reg[0]_1 ;
  wire \sendreg_reg_n_0_[0] ;
  wire \sendreg_reg_n_0_[1] ;
  wire \sendreg_reg_n_0_[2] ;
  wire \sendreg_reg_n_0_[3] ;
  wire \sendreg_reg_n_0_[4] ;
  wire \sendreg_reg_n_0_[5] ;
  wire \sendreg_reg_n_0_[6] ;
  wire \sendreg_reg_n_0_[7] ;
  wire tx_len1;
  wire \tx_len[5]_i_2__4_n_0 ;
  wire \tx_len[7]_i_3__4_n_0 ;
  wire [7:1]tx_len_reg;

  (* SOFT_HLUTNM = "soft_lutpair1334" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[0]_i_1__0 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[0] ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\check[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1335" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[1]_i_1__0 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[1] ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\check[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1336" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[2]_i_1__0 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[2] ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\check[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1337" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[3]_i_1__0 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[3] ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\check[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1338" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[4]_i_1__0 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[4] ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\check[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1339" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[5]_i_1__0 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[5] ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\check[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1340" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[6]_i_1__0 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[6] ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\check[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1334" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[7]_i_1__0 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\check[7]_i_1__0_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(\check[0]_i_1__0_n_0 ),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(\check[1]_i_1__0_n_0 ),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(\check[2]_i_1__0_n_0 ),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(\check[3]_i_1__0_n_0 ),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(\check[4]_i_1__0_n_0 ),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(\check[5]_i_1__0_n_0 ),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(\check[6]_i_1__0_n_0 ),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(\check[7]_i_1__0_n_0 ),
        .Q(\check_reg_n_0_[7] ));
  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[10] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[10]),
        .Q(getdata_in[10]),
        .R(1'b0));
  FDRE \getdata_in_reg[11] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[11]),
        .Q(getdata_in[11]),
        .R(1'b0));
  FDRE \getdata_in_reg[12] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[12]),
        .Q(getdata_in[12]),
        .R(1'b0));
  FDRE \getdata_in_reg[13] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[13]),
        .Q(getdata_in[13]),
        .R(1'b0));
  FDRE \getdata_in_reg[14] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[14]),
        .Q(getdata_in[14]),
        .R(1'b0));
  FDRE \getdata_in_reg[15] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[15]),
        .Q(getdata_in[15]),
        .R(1'b0));
  FDRE \getdata_in_reg[16] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[16]),
        .Q(getdata_in[16]),
        .R(1'b0));
  FDRE \getdata_in_reg[17] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[17]),
        .Q(getdata_in[17]),
        .R(1'b0));
  FDRE \getdata_in_reg[18] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[18]),
        .Q(getdata_in[18]),
        .R(1'b0));
  FDRE \getdata_in_reg[19] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[19]),
        .Q(getdata_in[19]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[20] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[20]),
        .Q(getdata_in[20]),
        .R(1'b0));
  FDRE \getdata_in_reg[21] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[21]),
        .Q(getdata_in[21]),
        .R(1'b0));
  FDRE \getdata_in_reg[22] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[22]),
        .Q(getdata_in[22]),
        .R(1'b0));
  FDRE \getdata_in_reg[23] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[23]),
        .Q(getdata_in[23]),
        .R(1'b0));
  FDRE \getdata_in_reg[24] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[24]),
        .Q(getdata_in[24]),
        .R(1'b0));
  FDRE \getdata_in_reg[25] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[25]),
        .Q(getdata_in[25]),
        .R(1'b0));
  FDRE \getdata_in_reg[26] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[26]),
        .Q(getdata_in[26]),
        .R(1'b0));
  FDRE \getdata_in_reg[27] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[27]),
        .Q(getdata_in[27]),
        .R(1'b0));
  FDRE \getdata_in_reg[28] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[28]),
        .Q(getdata_in[28]),
        .R(1'b0));
  FDRE \getdata_in_reg[29] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[29]),
        .Q(getdata_in[29]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[30] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[30]),
        .Q(getdata_in[30]),
        .R(1'b0));
  FDRE \getdata_in_reg[31] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[31]),
        .Q(getdata_in[31]),
        .R(1'b0));
  FDRE \getdata_in_reg[32] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[32]),
        .Q(getdata_in[32]),
        .R(1'b0));
  FDRE \getdata_in_reg[33] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[33]),
        .Q(getdata_in[33]),
        .R(1'b0));
  FDRE \getdata_in_reg[34] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[34]),
        .Q(getdata_in[34]),
        .R(1'b0));
  FDRE \getdata_in_reg[35] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[35]),
        .Q(getdata_in[35]),
        .R(1'b0));
  FDRE \getdata_in_reg[36] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[36]),
        .Q(getdata_in[36]),
        .R(1'b0));
  FDRE \getdata_in_reg[37] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[37]),
        .Q(getdata_in[37]),
        .R(1'b0));
  FDRE \getdata_in_reg[38] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[38]),
        .Q(getdata_in[38]),
        .R(1'b0));
  FDRE \getdata_in_reg[39] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[39]),
        .Q(getdata_in[39]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[40] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[40]),
        .Q(getdata_in[40]),
        .R(1'b0));
  FDRE \getdata_in_reg[41] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[41]),
        .Q(getdata_in[41]),
        .R(1'b0));
  FDRE \getdata_in_reg[42] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[42]),
        .Q(getdata_in[42]),
        .R(1'b0));
  FDRE \getdata_in_reg[43] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[43]),
        .Q(getdata_in[43]),
        .R(1'b0));
  FDRE \getdata_in_reg[44] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[44]),
        .Q(getdata_in[44]),
        .R(1'b0));
  FDRE \getdata_in_reg[45] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[45]),
        .Q(getdata_in[45]),
        .R(1'b0));
  FDRE \getdata_in_reg[46] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[46]),
        .Q(getdata_in[46]),
        .R(1'b0));
  FDRE \getdata_in_reg[47] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[47]),
        .Q(getdata_in[47]),
        .R(1'b0));
  FDRE \getdata_in_reg[48] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[48]),
        .Q(getdata_in[48]),
        .R(1'b0));
  FDRE \getdata_in_reg[49] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[49]),
        .Q(getdata_in[49]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[50] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[50]),
        .Q(getdata_in[50]),
        .R(1'b0));
  FDRE \getdata_in_reg[51] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[51]),
        .Q(getdata_in[51]),
        .R(1'b0));
  FDRE \getdata_in_reg[52] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[52]),
        .Q(getdata_in[52]),
        .R(1'b0));
  FDRE \getdata_in_reg[53] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[53]),
        .Q(getdata_in[53]),
        .R(1'b0));
  FDRE \getdata_in_reg[54] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[54]),
        .Q(getdata_in[54]),
        .R(1'b0));
  FDRE \getdata_in_reg[55] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[55]),
        .Q(getdata_in[55]),
        .R(1'b0));
  FDRE \getdata_in_reg[56] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[56]),
        .Q(getdata_in[56]),
        .R(1'b0));
  FDRE \getdata_in_reg[57] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[57]),
        .Q(getdata_in[57]),
        .R(1'b0));
  FDRE \getdata_in_reg[58] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[58]),
        .Q(getdata_in[58]),
        .R(1'b0));
  FDRE \getdata_in_reg[59] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[59]),
        .Q(getdata_in[59]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[60] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[60]),
        .Q(getdata_in[60]),
        .R(1'b0));
  FDRE \getdata_in_reg[61] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[61]),
        .Q(getdata_in[61]),
        .R(1'b0));
  FDRE \getdata_in_reg[62] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[62]),
        .Q(getdata_in[62]),
        .R(1'b0));
  FDRE \getdata_in_reg[63] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[63]),
        .Q(getdata_in[63]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDRE \getdata_in_reg[8] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[8]),
        .Q(getdata_in[8]),
        .R(1'b0));
  FDRE \getdata_in_reg[9] 
       (.C(clk),
        .CE(rreg_series_stoptime_valid),
        .D(rreg_series_stoptime[9]),
        .Q(getdata_in[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    rd_down_i_2
       (.I0(reset),
        .O(\senddata_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[0]_i_1__4 
       (.I0(\sendreg_reg_n_0_[0] ),
        .I1(\senddata[7]_i_4__4_n_0 ),
        .I2(\check_reg_n_0_[0] ),
        .O(\senddata[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[1]_i_1__4 
       (.I0(\sendreg_reg_n_0_[1] ),
        .I1(\senddata[7]_i_4__4_n_0 ),
        .I2(\check_reg_n_0_[1] ),
        .O(\senddata[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[2]_i_1__4 
       (.I0(\sendreg_reg_n_0_[2] ),
        .I1(\senddata[7]_i_4__4_n_0 ),
        .I2(\check_reg_n_0_[2] ),
        .O(\senddata[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[3]_i_1__4 
       (.I0(\sendreg_reg_n_0_[3] ),
        .I1(\senddata[7]_i_4__4_n_0 ),
        .I2(\check_reg_n_0_[3] ),
        .O(\senddata[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[4]_i_1__4 
       (.I0(\sendreg_reg_n_0_[4] ),
        .I1(\senddata[7]_i_4__4_n_0 ),
        .I2(\check_reg_n_0_[4] ),
        .O(\senddata[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[5]_i_1__4 
       (.I0(\sendreg_reg_n_0_[5] ),
        .I1(\senddata[7]_i_4__4_n_0 ),
        .I2(\check_reg_n_0_[5] ),
        .O(\senddata[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[6]_i_1__4 
       (.I0(\sendreg_reg_n_0_[6] ),
        .I1(\senddata[7]_i_4__4_n_0 ),
        .I2(\check_reg_n_0_[6] ),
        .O(\senddata[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[7]_i_2__5 
       (.I0(\sendreg_reg_n_0_[7] ),
        .I1(\senddata[7]_i_4__4_n_0 ),
        .I2(\check_reg_n_0_[7] ),
        .O(\senddata[7]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \senddata[7]_i_4__4 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[5]),
        .I2(tx_len_reg[6]),
        .I3(tx_len_reg[7]),
        .I4(\senddata[7]_i_5__3_n_0 ),
        .O(\senddata[7]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1330" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \senddata[7]_i_5__3 
       (.I0(tx_len_reg[2]),
        .I1(tx_len_reg[1]),
        .I2(tx_len_reg[3]),
        .I3(Q),
        .O(\senddata[7]_i_5__3_n_0 ));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(\senddata_reg[7]_0 ),
        .D(\senddata[0]_i_1__4_n_0 ),
        .Q(\addr_reg[7] [0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(\senddata_reg[7]_0 ),
        .D(\senddata[1]_i_1__4_n_0 ),
        .Q(\addr_reg[7] [1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(\senddata_reg[7]_0 ),
        .D(\senddata[2]_i_1__4_n_0 ),
        .Q(\addr_reg[7] [2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(\senddata_reg[7]_0 ),
        .D(\senddata[3]_i_1__4_n_0 ),
        .Q(\addr_reg[7] [3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(\senddata_reg[7]_0 ),
        .D(\senddata[4]_i_1__4_n_0 ),
        .Q(\addr_reg[7] [4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(\senddata_reg[7]_0 ),
        .D(\senddata[5]_i_1__4_n_0 ),
        .Q(\addr_reg[7] [5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(\senddata_reg[7]_0 ),
        .D(\senddata[6]_i_1__4_n_0 ),
        .Q(\addr_reg[7] [6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(\senddata_reg[7]_0 ),
        .D(\senddata[7]_i_2__5_n_0 ),
        .Q(\addr_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair1335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[0]_i_1__0 
       (.I0(data1[0]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair1343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[10]_i_1__0 
       (.I0(data1[10]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair1343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[11]_i_1__0 
       (.I0(data1[11]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair1344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[12]_i_1__0 
       (.I0(data1[12]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair1344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[13]_i_1__0 
       (.I0(data1[13]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair1345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[14]_i_1__0 
       (.I0(data1[14]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair1345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[15]_i_1__0 
       (.I0(data1[15]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[15]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair1346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[16]_i_1__0 
       (.I0(data1[16]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[16]),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair1346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[17]_i_1__0 
       (.I0(data1[17]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[17]),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair1347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[18]_i_1__0 
       (.I0(data1[18]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[18]),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair1347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[19]_i_1__0 
       (.I0(data1[19]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[19]),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair1337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[1]_i_1__0 
       (.I0(data1[1]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair1348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[20]_i_1__0 
       (.I0(data1[20]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[20]),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair1348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[21]_i_1__0 
       (.I0(data1[21]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[21]),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair1349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[22]_i_1__0 
       (.I0(data1[22]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[22]),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair1349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[23]_i_1__0 
       (.I0(data1[23]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[23]),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair1350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[24]_i_1__0 
       (.I0(data1[24]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[24]),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair1350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[25]_i_1__0 
       (.I0(data1[25]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[25]),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair1351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[26]_i_1__0 
       (.I0(data1[26]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[26]),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair1351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[27]_i_1__0 
       (.I0(data1[27]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[27]),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair1352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[28]_i_1__0 
       (.I0(data1[28]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[28]),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair1352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[29]_i_1__0 
       (.I0(data1[29]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[29]),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair1336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[2]_i_1__0 
       (.I0(data1[2]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[30]_i_1__0 
       (.I0(data1[30]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[30]),
        .O(p_0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair1353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[31]_i_1__0 
       (.I0(data1[31]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[31]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair1354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[32]_i_1__0 
       (.I0(data1[32]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[32]),
        .O(p_0_in[32]));
  (* SOFT_HLUTNM = "soft_lutpair1354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[33]_i_1__0 
       (.I0(data1[33]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[33]),
        .O(p_0_in[33]));
  (* SOFT_HLUTNM = "soft_lutpair1355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[34]_i_1__0 
       (.I0(data1[34]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[34]),
        .O(p_0_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair1355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[35]_i_1__0 
       (.I0(data1[35]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[35]),
        .O(p_0_in[35]));
  (* SOFT_HLUTNM = "soft_lutpair1356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[36]_i_1__0 
       (.I0(data1[36]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[36]),
        .O(p_0_in[36]));
  (* SOFT_HLUTNM = "soft_lutpair1356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[37]_i_1__0 
       (.I0(data1[37]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[37]),
        .O(p_0_in[37]));
  (* SOFT_HLUTNM = "soft_lutpair1357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[38]_i_1__0 
       (.I0(data1[38]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[38]),
        .O(p_0_in[38]));
  (* SOFT_HLUTNM = "soft_lutpair1357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[39]_i_1__0 
       (.I0(data1[39]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[39]),
        .O(p_0_in[39]));
  (* SOFT_HLUTNM = "soft_lutpair1339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[3]_i_1__0 
       (.I0(data1[3]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[40]_i_1__0 
       (.I0(data1[40]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[40]),
        .O(p_0_in[40]));
  (* SOFT_HLUTNM = "soft_lutpair1358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[41]_i_1__0 
       (.I0(data1[41]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[41]),
        .O(p_0_in[41]));
  (* SOFT_HLUTNM = "soft_lutpair1359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[42]_i_1__0 
       (.I0(data1[42]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[42]),
        .O(p_0_in[42]));
  (* SOFT_HLUTNM = "soft_lutpair1359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[43]_i_1__0 
       (.I0(data1[43]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[43]),
        .O(p_0_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair1360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[44]_i_1__0 
       (.I0(data1[44]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[44]),
        .O(p_0_in[44]));
  (* SOFT_HLUTNM = "soft_lutpair1360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[45]_i_1__0 
       (.I0(data1[45]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[45]),
        .O(p_0_in[45]));
  (* SOFT_HLUTNM = "soft_lutpair1361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[46]_i_1__0 
       (.I0(data1[46]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[46]),
        .O(p_0_in[46]));
  (* SOFT_HLUTNM = "soft_lutpair1361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[47]_i_1__0 
       (.I0(data1[47]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[47]),
        .O(p_0_in[47]));
  (* SOFT_HLUTNM = "soft_lutpair1362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[48]_i_1__0 
       (.I0(data1[48]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[48]),
        .O(p_0_in[48]));
  (* SOFT_HLUTNM = "soft_lutpair1362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[49]_i_1__0 
       (.I0(data1[49]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[49]),
        .O(p_0_in[49]));
  (* SOFT_HLUTNM = "soft_lutpair1338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[4]_i_1__0 
       (.I0(data1[4]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair1363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[50]_i_1__0 
       (.I0(data1[50]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[50]),
        .O(p_0_in[50]));
  (* SOFT_HLUTNM = "soft_lutpair1363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[51]_i_1__0 
       (.I0(data1[51]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[51]),
        .O(p_0_in[51]));
  (* SOFT_HLUTNM = "soft_lutpair1364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[52]_i_1__0 
       (.I0(data1[52]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[52]),
        .O(p_0_in[52]));
  (* SOFT_HLUTNM = "soft_lutpair1364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[53]_i_1__0 
       (.I0(data1[53]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[53]),
        .O(p_0_in[53]));
  (* SOFT_HLUTNM = "soft_lutpair1365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[54]_i_1__0 
       (.I0(data1[54]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[54]),
        .O(p_0_in[54]));
  (* SOFT_HLUTNM = "soft_lutpair1365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[55]_i_1__0 
       (.I0(data1[55]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[55]),
        .O(p_0_in[55]));
  (* SOFT_HLUTNM = "soft_lutpair1370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[56]_i_1__0 
       (.I0(getdata_in[56]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[56]));
  (* SOFT_HLUTNM = "soft_lutpair1371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[57]_i_1__0 
       (.I0(getdata_in[57]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[57]));
  (* SOFT_HLUTNM = "soft_lutpair1372" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[58]_i_1__0 
       (.I0(getdata_in[58]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[58]));
  (* SOFT_HLUTNM = "soft_lutpair1370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[59]_i_1__0 
       (.I0(getdata_in[59]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair1341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[5]_i_1__0 
       (.I0(data1[5]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair1373" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[60]_i_1__0 
       (.I0(getdata_in[60]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[60]));
  (* SOFT_HLUTNM = "soft_lutpair1371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[61]_i_1__0 
       (.I0(getdata_in[61]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair1372" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[62]_i_1__0 
       (.I0(getdata_in[62]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[62]));
  LUT4 #(
    .INIT(16'h0004)) 
    \sendreg[63]_i_10__0 
       (.I0(tx_len_reg[5]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[4]),
        .I3(tx_len_reg[2]),
        .O(\sendreg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1373" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[63]_i_2__0 
       (.I0(getdata_in[63]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[63]));
  LUT1 #(
    .INIT(2'h1)) 
    \sendreg[63]_i_3__2 
       (.I0(reset),
        .O(\sendreg[63]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1333" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sendreg[63]_i_9__0 
       (.I0(tx_len_reg[1]),
        .I1(Q),
        .I2(tx_len_reg[7]),
        .I3(tx_len_reg[6]),
        .O(\sendreg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[6]_i_1__0 
       (.I0(data1[6]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair1341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[7]_i_1__0 
       (.I0(data1[7]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair1342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[8]_i_1__0 
       (.I0(data1[8]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair1342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[9]_i_1__0 
       (.I0(data1[9]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[9]),
        .O(p_0_in[9]));
  FDCE \sendreg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[0]),
        .Q(\sendreg_reg_n_0_[0] ));
  FDCE \sendreg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[10]),
        .Q(data1[2]));
  FDCE \sendreg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[11]),
        .Q(data1[3]));
  FDCE \sendreg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[12]),
        .Q(data1[4]));
  FDCE \sendreg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[13]),
        .Q(data1[5]));
  FDCE \sendreg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[14]),
        .Q(data1[6]));
  FDCE \sendreg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[15]),
        .Q(data1[7]));
  FDCE \sendreg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[16]),
        .Q(data1[8]));
  FDCE \sendreg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[17]),
        .Q(data1[9]));
  FDCE \sendreg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[18]),
        .Q(data1[10]));
  FDCE \sendreg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[19]),
        .Q(data1[11]));
  FDCE \sendreg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[1]),
        .Q(\sendreg_reg_n_0_[1] ));
  FDCE \sendreg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[20]),
        .Q(data1[12]));
  FDCE \sendreg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[21]),
        .Q(data1[13]));
  FDCE \sendreg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[22]),
        .Q(data1[14]));
  FDCE \sendreg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[23]),
        .Q(data1[15]));
  FDCE \sendreg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[24]),
        .Q(data1[16]));
  FDCE \sendreg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[25]),
        .Q(data1[17]));
  FDCE \sendreg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[26]),
        .Q(data1[18]));
  FDCE \sendreg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[27]),
        .Q(data1[19]));
  FDCE \sendreg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[28]),
        .Q(data1[20]));
  FDCE \sendreg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[29]),
        .Q(data1[21]));
  FDCE \sendreg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[2]),
        .Q(\sendreg_reg_n_0_[2] ));
  FDCE \sendreg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[30]),
        .Q(data1[22]));
  FDCE \sendreg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[31]),
        .Q(data1[23]));
  FDCE \sendreg_reg[32] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[32]),
        .Q(data1[24]));
  FDCE \sendreg_reg[33] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[33]),
        .Q(data1[25]));
  FDCE \sendreg_reg[34] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[34]),
        .Q(data1[26]));
  FDCE \sendreg_reg[35] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[35]),
        .Q(data1[27]));
  FDCE \sendreg_reg[36] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[36]),
        .Q(data1[28]));
  FDCE \sendreg_reg[37] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[37]),
        .Q(data1[29]));
  FDCE \sendreg_reg[38] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[38]),
        .Q(data1[30]));
  FDCE \sendreg_reg[39] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[39]),
        .Q(data1[31]));
  FDCE \sendreg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[3]),
        .Q(\sendreg_reg_n_0_[3] ));
  FDCE \sendreg_reg[40] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[40]),
        .Q(data1[32]));
  FDCE \sendreg_reg[41] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[41]),
        .Q(data1[33]));
  FDCE \sendreg_reg[42] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[42]),
        .Q(data1[34]));
  FDCE \sendreg_reg[43] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[43]),
        .Q(data1[35]));
  FDCE \sendreg_reg[44] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[44]),
        .Q(data1[36]));
  FDCE \sendreg_reg[45] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[45]),
        .Q(data1[37]));
  FDCE \sendreg_reg[46] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[46]),
        .Q(data1[38]));
  FDCE \sendreg_reg[47] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[47]),
        .Q(data1[39]));
  FDCE \sendreg_reg[48] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[48]),
        .Q(data1[40]));
  FDCE \sendreg_reg[49] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[49]),
        .Q(data1[41]));
  FDCE \sendreg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[4]),
        .Q(\sendreg_reg_n_0_[4] ));
  FDCE \sendreg_reg[50] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[50]),
        .Q(data1[42]));
  FDCE \sendreg_reg[51] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[51]),
        .Q(data1[43]));
  FDCE \sendreg_reg[52] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[52]),
        .Q(data1[44]));
  FDCE \sendreg_reg[53] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[53]),
        .Q(data1[45]));
  FDCE \sendreg_reg[54] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[54]),
        .Q(data1[46]));
  FDCE \sendreg_reg[55] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[55]),
        .Q(data1[47]));
  FDCE \sendreg_reg[56] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[56]),
        .Q(data1[48]));
  FDCE \sendreg_reg[57] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[57]),
        .Q(data1[49]));
  FDCE \sendreg_reg[58] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[58]),
        .Q(data1[50]));
  FDCE \sendreg_reg[59] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[59]),
        .Q(data1[51]));
  FDCE \sendreg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[5]),
        .Q(\sendreg_reg_n_0_[5] ));
  FDCE \sendreg_reg[60] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[60]),
        .Q(data1[52]));
  FDCE \sendreg_reg[61] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[61]),
        .Q(data1[53]));
  FDCE \sendreg_reg[62] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[62]),
        .Q(data1[54]));
  FDCE \sendreg_reg[63] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[63]),
        .Q(data1[55]));
  FDCE \sendreg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[6]),
        .Q(\sendreg_reg_n_0_[6] ));
  FDCE \sendreg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[7]),
        .Q(\sendreg_reg_n_0_[7] ));
  FDCE \sendreg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[8]),
        .Q(data1[0]));
  FDCE \sendreg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in[9]),
        .Q(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair1333" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \tx_len[1]_i_1__0 
       (.I0(tx_len1),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair1331" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \tx_len[2]_i_1__0 
       (.I0(tx_len1),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .I3(tx_len_reg[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair1331" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tx_len[3]_i_1__0 
       (.I0(tx_len1),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[3]),
        .O(p_0_in__5[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \tx_len[4]_i_1__0 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[1]),
        .I3(Q),
        .I4(tx_len_reg[2]),
        .I5(tx_len1),
        .O(p_0_in__5[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[5]_i_1__0 
       (.I0(tx_len1),
        .I1(\tx_len[5]_i_2__4_n_0 ),
        .I2(tx_len_reg[5]),
        .O(p_0_in__5[5]));
  (* SOFT_HLUTNM = "soft_lutpair1330" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tx_len[5]_i_2__4 
       (.I0(tx_len_reg[3]),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[4]),
        .O(\tx_len[5]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1332" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[6]_i_1__0 
       (.I0(tx_len1),
        .I1(\tx_len[7]_i_3__4_n_0 ),
        .I2(tx_len_reg[6]),
        .O(p_0_in__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair1332" *) 
  LUT4 #(
    .INIT(16'h8288)) 
    \tx_len[7]_i_2__0 
       (.I0(tx_len1),
        .I1(tx_len_reg[7]),
        .I2(\tx_len[7]_i_3__4_n_0 ),
        .I3(tx_len_reg[6]),
        .O(p_0_in__5[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tx_len[7]_i_3__4 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[2]),
        .I2(Q),
        .I3(tx_len_reg[1]),
        .I4(tx_len_reg[3]),
        .I5(tx_len_reg[5]),
        .O(\tx_len[7]_i_3__4_n_0 ));
  FDCE \tx_len_reg[0] 
       (.C(clk),
        .CE(\addr_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(D),
        .Q(Q));
  FDCE \tx_len_reg[1] 
       (.C(clk),
        .CE(\addr_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in__5[1]),
        .Q(tx_len_reg[1]));
  FDCE \tx_len_reg[2] 
       (.C(clk),
        .CE(\addr_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in__5[2]),
        .Q(tx_len_reg[2]));
  FDCE \tx_len_reg[3] 
       (.C(clk),
        .CE(\addr_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in__5[3]),
        .Q(tx_len_reg[3]));
  FDCE \tx_len_reg[4] 
       (.C(clk),
        .CE(\addr_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in__5[4]),
        .Q(tx_len_reg[4]));
  FDCE \tx_len_reg[5] 
       (.C(clk),
        .CE(\addr_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in__5[5]),
        .Q(tx_len_reg[5]));
  FDCE \tx_len_reg[6] 
       (.C(clk),
        .CE(\addr_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in__5[6]),
        .Q(tx_len_reg[6]));
  FDCE \tx_len_reg[7] 
       (.C(clk),
        .CE(\addr_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__2_n_0 ),
        .D(p_0_in__5[7]),
        .Q(tx_len_reg[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized14
   (Q,
    \senddata_reg[7]_0 ,
    \sendreg_reg[79]_0 ,
    \sendreg_reg[8]_0 ,
    \addr_reg[7] ,
    \addr_reg[0] ,
    D,
    E,
    reset,
    rreg_series_maxdata_valid,
    rreg_series_maxdata,
    clk,
    \addr_reg[0]_0 ,
    reset_0,
    reset_1,
    \addr_reg[3] );
  output [0:0]Q;
  output \senddata_reg[7]_0 ;
  output \sendreg_reg[79]_0 ;
  output \sendreg_reg[8]_0 ;
  output [7:0]\addr_reg[7] ;
  input \addr_reg[0] ;
  input [0:0]D;
  input [0:0]E;
  input reset;
  input rreg_series_maxdata_valid;
  input [79:0]rreg_series_maxdata;
  input clk;
  input [0:0]\addr_reg[0]_0 ;
  input reset_0;
  input reset_1;
  input [0:0]\addr_reg[3] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[0] ;
  wire [0:0]\addr_reg[0]_0 ;
  wire [0:0]\addr_reg[3] ;
  wire [7:0]\addr_reg[7] ;
  wire \check[0]_i_1__6_n_0 ;
  wire \check[1]_i_1__6_n_0 ;
  wire \check[2]_i_1__6_n_0 ;
  wire \check[3]_i_1__6_n_0 ;
  wire \check[4]_i_1__6_n_0 ;
  wire \check[5]_i_1__6_n_0 ;
  wire \check[6]_i_1__6_n_0 ;
  wire \check[7]_i_1__6_n_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [71:0]data1;
  wire [79:0]getdata_in;
  wire [79:0]p_0_in;
  wire [7:1]p_0_in__6;
  wire reset;
  wire reset_0;
  wire reset_1;
  wire [79:0]rreg_series_maxdata;
  wire rreg_series_maxdata_valid;
  wire \senddata[0]_i_1__5_n_0 ;
  wire \senddata[1]_i_1__5_n_0 ;
  wire \senddata[2]_i_1__5_n_0 ;
  wire \senddata[3]_i_1__5_n_0 ;
  wire \senddata[4]_i_1__5_n_0 ;
  wire \senddata[5]_i_1__5_n_0 ;
  wire \senddata[6]_i_1__5_n_0 ;
  wire \senddata[7]_i_2__6_n_0 ;
  wire \senddata[7]_i_4__5_n_0 ;
  wire \senddata_reg[7]_0 ;
  wire \sendreg_reg[79]_0 ;
  wire \sendreg_reg[8]_0 ;
  wire \sendreg_reg_n_0_[0] ;
  wire \sendreg_reg_n_0_[1] ;
  wire \sendreg_reg_n_0_[2] ;
  wire \sendreg_reg_n_0_[3] ;
  wire \sendreg_reg_n_0_[4] ;
  wire \sendreg_reg_n_0_[5] ;
  wire \sendreg_reg_n_0_[6] ;
  wire \sendreg_reg_n_0_[7] ;
  wire \tx_len[5]_i_2__5_n_0 ;
  wire \tx_len[7]_i_3__5_n_0 ;
  wire [7:1]tx_len_reg;

  (* SOFT_HLUTNM = "soft_lutpair1237" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[0]_i_1__6 
       (.I0(\addr_reg[0] ),
        .I1(\check_reg_n_0_[0] ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\check[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1238" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[1]_i_1__6 
       (.I0(\addr_reg[0] ),
        .I1(\check_reg_n_0_[1] ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\check[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1239" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[2]_i_1__6 
       (.I0(\addr_reg[0] ),
        .I1(\check_reg_n_0_[2] ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\check[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1240" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[3]_i_1__6 
       (.I0(\addr_reg[0] ),
        .I1(\check_reg_n_0_[3] ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\check[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1241" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[4]_i_1__6 
       (.I0(\addr_reg[0] ),
        .I1(\check_reg_n_0_[4] ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\check[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1242" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[5]_i_1__6 
       (.I0(\addr_reg[0] ),
        .I1(\check_reg_n_0_[5] ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\check[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1243" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[6]_i_1__6 
       (.I0(\addr_reg[0] ),
        .I1(\check_reg_n_0_[6] ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\check[6]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1244" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[7]_i_1__6 
       (.I0(\addr_reg[0] ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\check[7]_i_1__6_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(\check[0]_i_1__6_n_0 ),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(\check[1]_i_1__6_n_0 ),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(\check[2]_i_1__6_n_0 ),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(\check[3]_i_1__6_n_0 ),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(\check[4]_i_1__6_n_0 ),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(\check[5]_i_1__6_n_0 ),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(\check[6]_i_1__6_n_0 ),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(\check[7]_i_1__6_n_0 ),
        .Q(\check_reg_n_0_[7] ));
  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[10] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[10]),
        .Q(getdata_in[10]),
        .R(1'b0));
  FDRE \getdata_in_reg[11] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[11]),
        .Q(getdata_in[11]),
        .R(1'b0));
  FDRE \getdata_in_reg[12] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[12]),
        .Q(getdata_in[12]),
        .R(1'b0));
  FDRE \getdata_in_reg[13] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[13]),
        .Q(getdata_in[13]),
        .R(1'b0));
  FDRE \getdata_in_reg[14] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[14]),
        .Q(getdata_in[14]),
        .R(1'b0));
  FDRE \getdata_in_reg[15] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[15]),
        .Q(getdata_in[15]),
        .R(1'b0));
  FDRE \getdata_in_reg[16] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[16]),
        .Q(getdata_in[16]),
        .R(1'b0));
  FDRE \getdata_in_reg[17] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[17]),
        .Q(getdata_in[17]),
        .R(1'b0));
  FDRE \getdata_in_reg[18] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[18]),
        .Q(getdata_in[18]),
        .R(1'b0));
  FDRE \getdata_in_reg[19] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[19]),
        .Q(getdata_in[19]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[20] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[20]),
        .Q(getdata_in[20]),
        .R(1'b0));
  FDRE \getdata_in_reg[21] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[21]),
        .Q(getdata_in[21]),
        .R(1'b0));
  FDRE \getdata_in_reg[22] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[22]),
        .Q(getdata_in[22]),
        .R(1'b0));
  FDRE \getdata_in_reg[23] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[23]),
        .Q(getdata_in[23]),
        .R(1'b0));
  FDRE \getdata_in_reg[24] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[24]),
        .Q(getdata_in[24]),
        .R(1'b0));
  FDRE \getdata_in_reg[25] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[25]),
        .Q(getdata_in[25]),
        .R(1'b0));
  FDRE \getdata_in_reg[26] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[26]),
        .Q(getdata_in[26]),
        .R(1'b0));
  FDRE \getdata_in_reg[27] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[27]),
        .Q(getdata_in[27]),
        .R(1'b0));
  FDRE \getdata_in_reg[28] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[28]),
        .Q(getdata_in[28]),
        .R(1'b0));
  FDRE \getdata_in_reg[29] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[29]),
        .Q(getdata_in[29]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[30] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[30]),
        .Q(getdata_in[30]),
        .R(1'b0));
  FDRE \getdata_in_reg[31] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[31]),
        .Q(getdata_in[31]),
        .R(1'b0));
  FDRE \getdata_in_reg[32] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[32]),
        .Q(getdata_in[32]),
        .R(1'b0));
  FDRE \getdata_in_reg[33] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[33]),
        .Q(getdata_in[33]),
        .R(1'b0));
  FDRE \getdata_in_reg[34] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[34]),
        .Q(getdata_in[34]),
        .R(1'b0));
  FDRE \getdata_in_reg[35] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[35]),
        .Q(getdata_in[35]),
        .R(1'b0));
  FDRE \getdata_in_reg[36] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[36]),
        .Q(getdata_in[36]),
        .R(1'b0));
  FDRE \getdata_in_reg[37] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[37]),
        .Q(getdata_in[37]),
        .R(1'b0));
  FDRE \getdata_in_reg[38] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[38]),
        .Q(getdata_in[38]),
        .R(1'b0));
  FDRE \getdata_in_reg[39] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[39]),
        .Q(getdata_in[39]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[40] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[40]),
        .Q(getdata_in[40]),
        .R(1'b0));
  FDRE \getdata_in_reg[41] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[41]),
        .Q(getdata_in[41]),
        .R(1'b0));
  FDRE \getdata_in_reg[42] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[42]),
        .Q(getdata_in[42]),
        .R(1'b0));
  FDRE \getdata_in_reg[43] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[43]),
        .Q(getdata_in[43]),
        .R(1'b0));
  FDRE \getdata_in_reg[44] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[44]),
        .Q(getdata_in[44]),
        .R(1'b0));
  FDRE \getdata_in_reg[45] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[45]),
        .Q(getdata_in[45]),
        .R(1'b0));
  FDRE \getdata_in_reg[46] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[46]),
        .Q(getdata_in[46]),
        .R(1'b0));
  FDRE \getdata_in_reg[47] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[47]),
        .Q(getdata_in[47]),
        .R(1'b0));
  FDRE \getdata_in_reg[48] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[48]),
        .Q(getdata_in[48]),
        .R(1'b0));
  FDRE \getdata_in_reg[49] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[49]),
        .Q(getdata_in[49]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[50] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[50]),
        .Q(getdata_in[50]),
        .R(1'b0));
  FDRE \getdata_in_reg[51] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[51]),
        .Q(getdata_in[51]),
        .R(1'b0));
  FDRE \getdata_in_reg[52] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[52]),
        .Q(getdata_in[52]),
        .R(1'b0));
  FDRE \getdata_in_reg[53] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[53]),
        .Q(getdata_in[53]),
        .R(1'b0));
  FDRE \getdata_in_reg[54] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[54]),
        .Q(getdata_in[54]),
        .R(1'b0));
  FDRE \getdata_in_reg[55] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[55]),
        .Q(getdata_in[55]),
        .R(1'b0));
  FDRE \getdata_in_reg[56] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[56]),
        .Q(getdata_in[56]),
        .R(1'b0));
  FDRE \getdata_in_reg[57] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[57]),
        .Q(getdata_in[57]),
        .R(1'b0));
  FDRE \getdata_in_reg[58] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[58]),
        .Q(getdata_in[58]),
        .R(1'b0));
  FDRE \getdata_in_reg[59] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[59]),
        .Q(getdata_in[59]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[60] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[60]),
        .Q(getdata_in[60]),
        .R(1'b0));
  FDRE \getdata_in_reg[61] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[61]),
        .Q(getdata_in[61]),
        .R(1'b0));
  FDRE \getdata_in_reg[62] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[62]),
        .Q(getdata_in[62]),
        .R(1'b0));
  FDRE \getdata_in_reg[63] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[63]),
        .Q(getdata_in[63]),
        .R(1'b0));
  FDRE \getdata_in_reg[64] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[64]),
        .Q(getdata_in[64]),
        .R(1'b0));
  FDRE \getdata_in_reg[65] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[65]),
        .Q(getdata_in[65]),
        .R(1'b0));
  FDRE \getdata_in_reg[66] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[66]),
        .Q(getdata_in[66]),
        .R(1'b0));
  FDRE \getdata_in_reg[67] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[67]),
        .Q(getdata_in[67]),
        .R(1'b0));
  FDRE \getdata_in_reg[68] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[68]),
        .Q(getdata_in[68]),
        .R(1'b0));
  FDRE \getdata_in_reg[69] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[69]),
        .Q(getdata_in[69]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[70] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[70]),
        .Q(getdata_in[70]),
        .R(1'b0));
  FDRE \getdata_in_reg[71] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[71]),
        .Q(getdata_in[71]),
        .R(1'b0));
  FDRE \getdata_in_reg[72] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[72]),
        .Q(getdata_in[72]),
        .R(1'b0));
  FDRE \getdata_in_reg[73] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[73]),
        .Q(getdata_in[73]),
        .R(1'b0));
  FDRE \getdata_in_reg[74] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[74]),
        .Q(getdata_in[74]),
        .R(1'b0));
  FDRE \getdata_in_reg[75] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[75]),
        .Q(getdata_in[75]),
        .R(1'b0));
  FDRE \getdata_in_reg[76] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[76]),
        .Q(getdata_in[76]),
        .R(1'b0));
  FDRE \getdata_in_reg[77] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[77]),
        .Q(getdata_in[77]),
        .R(1'b0));
  FDRE \getdata_in_reg[78] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[78]),
        .Q(getdata_in[78]),
        .R(1'b0));
  FDRE \getdata_in_reg[79] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[79]),
        .Q(getdata_in[79]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDRE \getdata_in_reg[8] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[8]),
        .Q(getdata_in[8]),
        .R(1'b0));
  FDRE \getdata_in_reg[9] 
       (.C(clk),
        .CE(rreg_series_maxdata_valid),
        .D(rreg_series_maxdata[9]),
        .Q(getdata_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[0]_i_1__5 
       (.I0(\sendreg_reg_n_0_[0] ),
        .I1(\senddata[7]_i_4__5_n_0 ),
        .I2(\check_reg_n_0_[0] ),
        .O(\senddata[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[1]_i_1__5 
       (.I0(\sendreg_reg_n_0_[1] ),
        .I1(\senddata[7]_i_4__5_n_0 ),
        .I2(\check_reg_n_0_[1] ),
        .O(\senddata[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[2]_i_1__5 
       (.I0(\sendreg_reg_n_0_[2] ),
        .I1(\senddata[7]_i_4__5_n_0 ),
        .I2(\check_reg_n_0_[2] ),
        .O(\senddata[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[3]_i_1__5 
       (.I0(\sendreg_reg_n_0_[3] ),
        .I1(\senddata[7]_i_4__5_n_0 ),
        .I2(\check_reg_n_0_[3] ),
        .O(\senddata[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[4]_i_1__5 
       (.I0(\sendreg_reg_n_0_[4] ),
        .I1(\senddata[7]_i_4__5_n_0 ),
        .I2(\check_reg_n_0_[4] ),
        .O(\senddata[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[5]_i_1__5 
       (.I0(\sendreg_reg_n_0_[5] ),
        .I1(\senddata[7]_i_4__5_n_0 ),
        .I2(\check_reg_n_0_[5] ),
        .O(\senddata[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[6]_i_1__5 
       (.I0(\sendreg_reg_n_0_[6] ),
        .I1(\senddata[7]_i_4__5_n_0 ),
        .I2(\check_reg_n_0_[6] ),
        .O(\senddata[6]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[7]_i_2__6 
       (.I0(\sendreg_reg_n_0_[7] ),
        .I1(\senddata[7]_i_4__5_n_0 ),
        .I2(\check_reg_n_0_[7] ),
        .O(\senddata[7]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1235" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \senddata[7]_i_4__5 
       (.I0(Q),
        .I1(tx_len_reg[6]),
        .I2(tx_len_reg[4]),
        .I3(tx_len_reg[5]),
        .I4(\senddata_reg[7]_0 ),
        .O(\senddata[7]_i_4__5_n_0 ));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset_1),
        .D(\senddata[0]_i_1__5_n_0 ),
        .Q(\addr_reg[7] [0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset_1),
        .D(\senddata[1]_i_1__5_n_0 ),
        .Q(\addr_reg[7] [1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset_1),
        .D(\senddata[2]_i_1__5_n_0 ),
        .Q(\addr_reg[7] [2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset_1),
        .D(\senddata[3]_i_1__5_n_0 ),
        .Q(\addr_reg[7] [3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset_1),
        .D(\senddata[4]_i_1__5_n_0 ),
        .Q(\addr_reg[7] [4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset_1),
        .D(\senddata[5]_i_1__5_n_0 ),
        .Q(\addr_reg[7] [5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset_1),
        .D(\senddata[6]_i_1__5_n_0 ),
        .Q(\addr_reg[7] [6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset_1),
        .D(\senddata[7]_i_2__6_n_0 ),
        .Q(\addr_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair1245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[0]_i_1__6 
       (.I0(data1[0]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair1246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[10]_i_1__6 
       (.I0(data1[10]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair1246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[11]_i_1__6 
       (.I0(data1[11]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair1247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[12]_i_1__6 
       (.I0(data1[12]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair1247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[13]_i_1__6 
       (.I0(data1[13]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair1248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[14]_i_1__6 
       (.I0(data1[14]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair1248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[15]_i_1__6 
       (.I0(data1[15]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[15]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair1249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[16]_i_1__5 
       (.I0(data1[16]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[16]),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair1249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[17]_i_1__5 
       (.I0(data1[17]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[17]),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair1250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[18]_i_1__5 
       (.I0(data1[18]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[18]),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair1251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[19]_i_1__5 
       (.I0(data1[19]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[19]),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair1237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[1]_i_1__6 
       (.I0(data1[1]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair1251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[20]_i_1__5 
       (.I0(data1[20]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[20]),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair1252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[21]_i_1__5 
       (.I0(data1[21]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[21]),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair1252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[22]_i_1__5 
       (.I0(data1[22]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[22]),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair1253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[23]_i_1__5 
       (.I0(data1[23]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[23]),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair1250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[24]_i_1__5 
       (.I0(data1[24]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[24]),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair1254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[25]_i_1__5 
       (.I0(data1[25]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[25]),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair1254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[26]_i_1__5 
       (.I0(data1[26]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[26]),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair1253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[27]_i_1__5 
       (.I0(data1[27]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[27]),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair1255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[28]_i_1__5 
       (.I0(data1[28]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[28]),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair1255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[29]_i_1__5 
       (.I0(data1[29]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[29]),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair1238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[2]_i_1__6 
       (.I0(data1[2]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[30]_i_1__5 
       (.I0(data1[30]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[30]),
        .O(p_0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair1256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[31]_i_1__5 
       (.I0(data1[31]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[31]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair1257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[32]_i_1__4 
       (.I0(data1[32]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[32]),
        .O(p_0_in[32]));
  (* SOFT_HLUTNM = "soft_lutpair1257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[33]_i_1__4 
       (.I0(data1[33]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[33]),
        .O(p_0_in[33]));
  (* SOFT_HLUTNM = "soft_lutpair1258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[34]_i_1__4 
       (.I0(data1[34]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[34]),
        .O(p_0_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair1259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[35]_i_1__4 
       (.I0(data1[35]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[35]),
        .O(p_0_in[35]));
  (* SOFT_HLUTNM = "soft_lutpair1260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[36]_i_1__4 
       (.I0(data1[36]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[36]),
        .O(p_0_in[36]));
  (* SOFT_HLUTNM = "soft_lutpair1261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[37]_i_1__4 
       (.I0(data1[37]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[37]),
        .O(p_0_in[37]));
  (* SOFT_HLUTNM = "soft_lutpair1259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[38]_i_1__4 
       (.I0(data1[38]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[38]),
        .O(p_0_in[38]));
  (* SOFT_HLUTNM = "soft_lutpair1260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[39]_i_1__4 
       (.I0(data1[39]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[39]),
        .O(p_0_in[39]));
  (* SOFT_HLUTNM = "soft_lutpair1239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[3]_i_1__6 
       (.I0(data1[3]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[40]_i_1__4 
       (.I0(data1[40]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[40]),
        .O(p_0_in[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[41]_i_1__4 
       (.I0(data1[41]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[41]),
        .O(p_0_in[41]));
  (* SOFT_HLUTNM = "soft_lutpair1261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[42]_i_1__4 
       (.I0(data1[42]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[42]),
        .O(p_0_in[42]));
  (* SOFT_HLUTNM = "soft_lutpair1262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[43]_i_1__4 
       (.I0(data1[43]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[43]),
        .O(p_0_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair1262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[44]_i_1__4 
       (.I0(data1[44]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[44]),
        .O(p_0_in[44]));
  (* SOFT_HLUTNM = "soft_lutpair1263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[45]_i_1__4 
       (.I0(data1[45]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[45]),
        .O(p_0_in[45]));
  (* SOFT_HLUTNM = "soft_lutpair1263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[46]_i_1__4 
       (.I0(data1[46]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[46]),
        .O(p_0_in[46]));
  (* SOFT_HLUTNM = "soft_lutpair1264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[47]_i_1__3 
       (.I0(data1[47]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[47]),
        .O(p_0_in[47]));
  (* SOFT_HLUTNM = "soft_lutpair1264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[48]_i_1__3 
       (.I0(data1[48]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[48]),
        .O(p_0_in[48]));
  (* SOFT_HLUTNM = "soft_lutpair1265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[49]_i_1__3 
       (.I0(data1[49]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[49]),
        .O(p_0_in[49]));
  (* SOFT_HLUTNM = "soft_lutpair1240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[4]_i_1__6 
       (.I0(data1[4]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair1265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[50]_i_1__3 
       (.I0(data1[50]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[50]),
        .O(p_0_in[50]));
  (* SOFT_HLUTNM = "soft_lutpair1266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[51]_i_1__3 
       (.I0(data1[51]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[51]),
        .O(p_0_in[51]));
  (* SOFT_HLUTNM = "soft_lutpair1266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[52]_i_1__3 
       (.I0(data1[52]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[52]),
        .O(p_0_in[52]));
  (* SOFT_HLUTNM = "soft_lutpair1267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[53]_i_1__3 
       (.I0(data1[53]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[53]),
        .O(p_0_in[53]));
  (* SOFT_HLUTNM = "soft_lutpair1267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[54]_i_1__3 
       (.I0(data1[54]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[54]),
        .O(p_0_in[54]));
  (* SOFT_HLUTNM = "soft_lutpair1268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[55]_i_1__3 
       (.I0(data1[55]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[55]),
        .O(p_0_in[55]));
  (* SOFT_HLUTNM = "soft_lutpair1268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[56]_i_1__3 
       (.I0(data1[56]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[56]),
        .O(p_0_in[56]));
  (* SOFT_HLUTNM = "soft_lutpair1269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[57]_i_1__3 
       (.I0(data1[57]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[57]),
        .O(p_0_in[57]));
  (* SOFT_HLUTNM = "soft_lutpair1269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[58]_i_1__3 
       (.I0(data1[58]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[58]),
        .O(p_0_in[58]));
  (* SOFT_HLUTNM = "soft_lutpair1270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[59]_i_1__3 
       (.I0(data1[59]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[59]),
        .O(p_0_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair1241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[5]_i_1__6 
       (.I0(data1[5]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair1270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[60]_i_1__3 
       (.I0(data1[60]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[60]),
        .O(p_0_in[60]));
  (* SOFT_HLUTNM = "soft_lutpair1271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[61]_i_1__3 
       (.I0(data1[61]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[61]),
        .O(p_0_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair1271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[62]_i_1__3 
       (.I0(data1[62]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[62]),
        .O(p_0_in[62]));
  (* SOFT_HLUTNM = "soft_lutpair1272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[63]_i_1__4 
       (.I0(data1[63]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[63]),
        .O(p_0_in[63]));
  (* SOFT_HLUTNM = "soft_lutpair1272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[64]_i_1 
       (.I0(data1[64]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[64]),
        .O(p_0_in[64]));
  (* SOFT_HLUTNM = "soft_lutpair1273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[65]_i_1 
       (.I0(data1[65]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[65]),
        .O(p_0_in[65]));
  (* SOFT_HLUTNM = "soft_lutpair1273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[66]_i_1 
       (.I0(data1[66]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[66]),
        .O(p_0_in[66]));
  (* SOFT_HLUTNM = "soft_lutpair1274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[67]_i_1 
       (.I0(data1[67]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[67]),
        .O(p_0_in[67]));
  (* SOFT_HLUTNM = "soft_lutpair1274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[68]_i_1 
       (.I0(data1[68]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[68]),
        .O(p_0_in[68]));
  (* SOFT_HLUTNM = "soft_lutpair1275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[69]_i_1 
       (.I0(data1[69]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[69]),
        .O(p_0_in[69]));
  (* SOFT_HLUTNM = "soft_lutpair1242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[6]_i_1__6 
       (.I0(data1[6]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair1275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[70]_i_1 
       (.I0(data1[70]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[70]),
        .O(p_0_in[70]));
  (* SOFT_HLUTNM = "soft_lutpair1276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[71]_i_1 
       (.I0(data1[71]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[71]),
        .O(p_0_in[71]));
  (* SOFT_HLUTNM = "soft_lutpair1276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[72]_i_1 
       (.I0(getdata_in[72]),
        .I1(\addr_reg[0] ),
        .O(p_0_in[72]));
  (* SOFT_HLUTNM = "soft_lutpair1282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[73]_i_1 
       (.I0(getdata_in[73]),
        .I1(\addr_reg[0] ),
        .O(p_0_in[73]));
  (* SOFT_HLUTNM = "soft_lutpair1283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[74]_i_1 
       (.I0(getdata_in[74]),
        .I1(\addr_reg[0] ),
        .O(p_0_in[74]));
  (* SOFT_HLUTNM = "soft_lutpair1284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[75]_i_1 
       (.I0(getdata_in[75]),
        .I1(\addr_reg[0] ),
        .O(p_0_in[75]));
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[76]_i_1 
       (.I0(getdata_in[76]),
        .I1(\addr_reg[0] ),
        .O(p_0_in[76]));
  (* SOFT_HLUTNM = "soft_lutpair1282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[77]_i_1 
       (.I0(getdata_in[77]),
        .I1(\addr_reg[0] ),
        .O(p_0_in[77]));
  (* SOFT_HLUTNM = "soft_lutpair1284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[78]_i_1 
       (.I0(getdata_in[78]),
        .I1(\addr_reg[0] ),
        .O(p_0_in[78]));
  (* SOFT_HLUTNM = "soft_lutpair1283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[79]_i_2 
       (.I0(getdata_in[79]),
        .I1(\addr_reg[0] ),
        .O(p_0_in[79]));
  LUT1 #(
    .INIT(2'h1)) 
    \sendreg[79]_i_3 
       (.I0(reset),
        .O(\sendreg_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sendreg[79]_i_8 
       (.I0(tx_len_reg[1]),
        .I1(tx_len_reg[7]),
        .I2(tx_len_reg[3]),
        .I3(tx_len_reg[2]),
        .O(\senddata_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1235" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sendreg[79]_i_9 
       (.I0(tx_len_reg[5]),
        .I1(tx_len_reg[4]),
        .I2(tx_len_reg[6]),
        .I3(Q),
        .O(\sendreg_reg[79]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[7]_i_1__6 
       (.I0(data1[7]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair1244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[8]_i_1__6 
       (.I0(data1[8]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair1245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[9]_i_1__6 
       (.I0(data1[9]),
        .I1(\addr_reg[0] ),
        .I2(getdata_in[9]),
        .O(p_0_in[9]));
  FDCE \sendreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[0]),
        .Q(\sendreg_reg_n_0_[0] ));
  FDCE \sendreg_reg[10] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[10]),
        .Q(data1[2]));
  FDCE \sendreg_reg[11] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[11]),
        .Q(data1[3]));
  FDCE \sendreg_reg[12] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[12]),
        .Q(data1[4]));
  FDCE \sendreg_reg[13] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[13]),
        .Q(data1[5]));
  FDCE \sendreg_reg[14] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[14]),
        .Q(data1[6]));
  FDCE \sendreg_reg[15] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[15]),
        .Q(data1[7]));
  FDCE \sendreg_reg[16] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(reset_0),
        .D(p_0_in[16]),
        .Q(data1[8]));
  FDCE \sendreg_reg[17] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(reset_0),
        .D(p_0_in[17]),
        .Q(data1[9]));
  FDCE \sendreg_reg[18] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(reset_0),
        .D(p_0_in[18]),
        .Q(data1[10]));
  FDCE \sendreg_reg[19] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[19]),
        .Q(data1[11]));
  FDCE \sendreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[1]),
        .Q(\sendreg_reg_n_0_[1] ));
  FDCE \sendreg_reg[20] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[20]),
        .Q(data1[12]));
  FDCE \sendreg_reg[21] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[21]),
        .Q(data1[13]));
  FDCE \sendreg_reg[22] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[22]),
        .Q(data1[14]));
  FDCE \sendreg_reg[23] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[23]),
        .Q(data1[15]));
  FDCE \sendreg_reg[24] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(reset_0),
        .D(p_0_in[24]),
        .Q(data1[16]));
  FDCE \sendreg_reg[25] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(reset_0),
        .D(p_0_in[25]),
        .Q(data1[17]));
  FDCE \sendreg_reg[26] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(reset_0),
        .D(p_0_in[26]),
        .Q(data1[18]));
  FDCE \sendreg_reg[27] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[27]),
        .Q(data1[19]));
  FDCE \sendreg_reg[28] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[28]),
        .Q(data1[20]));
  FDCE \sendreg_reg[29] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[29]),
        .Q(data1[21]));
  FDCE \sendreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[2]),
        .Q(\sendreg_reg_n_0_[2] ));
  FDCE \sendreg_reg[30] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[30]),
        .Q(data1[22]));
  FDCE \sendreg_reg[31] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[31]),
        .Q(data1[23]));
  FDCE \sendreg_reg[32] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(reset_0),
        .D(p_0_in[32]),
        .Q(data1[24]));
  FDCE \sendreg_reg[33] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(reset_0),
        .D(p_0_in[33]),
        .Q(data1[25]));
  FDCE \sendreg_reg[34] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(reset_0),
        .D(p_0_in[34]),
        .Q(data1[26]));
  FDCE \sendreg_reg[35] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[35]),
        .Q(data1[27]));
  FDCE \sendreg_reg[36] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[36]),
        .Q(data1[28]));
  FDCE \sendreg_reg[37] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[37]),
        .Q(data1[29]));
  FDCE \sendreg_reg[38] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[38]),
        .Q(data1[30]));
  FDCE \sendreg_reg[39] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[39]),
        .Q(data1[31]));
  FDCE \sendreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[3]),
        .Q(\sendreg_reg_n_0_[3] ));
  FDCE \sendreg_reg[40] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(reset_0),
        .D(p_0_in[40]),
        .Q(data1[32]));
  FDCE \sendreg_reg[41] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(reset_0),
        .D(p_0_in[41]),
        .Q(data1[33]));
  FDCE \sendreg_reg[42] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[42]),
        .Q(data1[34]));
  FDCE \sendreg_reg[43] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[43]),
        .Q(data1[35]));
  FDCE \sendreg_reg[44] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[44]),
        .Q(data1[36]));
  FDCE \sendreg_reg[45] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[45]),
        .Q(data1[37]));
  FDCE \sendreg_reg[46] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[46]),
        .Q(data1[38]));
  FDCE \sendreg_reg[47] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[47]),
        .Q(data1[39]));
  FDCE \sendreg_reg[48] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[48]),
        .Q(data1[40]));
  FDCE \sendreg_reg[49] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[49]),
        .Q(data1[41]));
  FDCE \sendreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[4]),
        .Q(\sendreg_reg_n_0_[4] ));
  FDCE \sendreg_reg[50] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[50]),
        .Q(data1[42]));
  FDCE \sendreg_reg[51] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[51]),
        .Q(data1[43]));
  FDCE \sendreg_reg[52] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[52]),
        .Q(data1[44]));
  FDCE \sendreg_reg[53] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[53]),
        .Q(data1[45]));
  FDCE \sendreg_reg[54] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[54]),
        .Q(data1[46]));
  FDCE \sendreg_reg[55] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[55]),
        .Q(data1[47]));
  FDCE \sendreg_reg[56] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[56]),
        .Q(data1[48]));
  FDCE \sendreg_reg[57] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[57]),
        .Q(data1[49]));
  FDCE \sendreg_reg[58] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[58]),
        .Q(data1[50]));
  FDCE \sendreg_reg[59] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[59]),
        .Q(data1[51]));
  FDCE \sendreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[5]),
        .Q(\sendreg_reg_n_0_[5] ));
  FDCE \sendreg_reg[60] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[60]),
        .Q(data1[52]));
  FDCE \sendreg_reg[61] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[61]),
        .Q(data1[53]));
  FDCE \sendreg_reg[62] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[62]),
        .Q(data1[54]));
  FDCE \sendreg_reg[63] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[63]),
        .Q(data1[55]));
  FDCE \sendreg_reg[64] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[64]),
        .Q(data1[56]));
  FDCE \sendreg_reg[65] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[65]),
        .Q(data1[57]));
  FDCE \sendreg_reg[66] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[66]),
        .Q(data1[58]));
  FDCE \sendreg_reg[67] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[67]),
        .Q(data1[59]));
  FDCE \sendreg_reg[68] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[68]),
        .Q(data1[60]));
  FDCE \sendreg_reg[69] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[69]),
        .Q(data1[61]));
  FDCE \sendreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[6]),
        .Q(\sendreg_reg_n_0_[6] ));
  FDCE \sendreg_reg[70] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[70]),
        .Q(data1[62]));
  FDCE \sendreg_reg[71] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[71]),
        .Q(data1[63]));
  FDCE \sendreg_reg[72] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[72]),
        .Q(data1[64]));
  FDCE \sendreg_reg[73] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[73]),
        .Q(data1[65]));
  FDCE \sendreg_reg[74] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[74]),
        .Q(data1[66]));
  FDCE \sendreg_reg[75] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[75]),
        .Q(data1[67]));
  FDCE \sendreg_reg[76] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[76]),
        .Q(data1[68]));
  FDCE \sendreg_reg[77] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[77]),
        .Q(data1[69]));
  FDCE \sendreg_reg[78] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[78]),
        .Q(data1[70]));
  FDCE \sendreg_reg[79] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[79]),
        .Q(data1[71]));
  FDCE \sendreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[7]),
        .Q(\sendreg_reg_n_0_[7] ));
  FDCE \sendreg_reg[8] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[8]),
        .Q(data1[0]));
  FDCE \sendreg_reg[9] 
       (.C(clk),
        .CE(\addr_reg[0]_0 ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in[9]),
        .Q(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair1277" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \tx_len[1]_i_1__6 
       (.I0(E),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair1234" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \tx_len[2]_i_1__6 
       (.I0(E),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .I3(tx_len_reg[2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair1234" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tx_len[3]_i_1__6 
       (.I0(E),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[3]),
        .O(p_0_in__6[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \tx_len[4]_i_1__6 
       (.I0(E),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[1]),
        .I3(Q),
        .I4(tx_len_reg[2]),
        .I5(tx_len_reg[4]),
        .O(p_0_in__6[4]));
  (* SOFT_HLUTNM = "soft_lutpair1277" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[5]_i_1__6 
       (.I0(E),
        .I1(\tx_len[5]_i_2__5_n_0 ),
        .I2(tx_len_reg[5]),
        .O(p_0_in__6[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tx_len[5]_i_2__5 
       (.I0(tx_len_reg[3]),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[4]),
        .O(\tx_len[5]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1236" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[6]_i_1__6 
       (.I0(E),
        .I1(\tx_len[7]_i_3__5_n_0 ),
        .I2(tx_len_reg[6]),
        .O(p_0_in__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair1236" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \tx_len[7]_i_2__6 
       (.I0(E),
        .I1(\tx_len[7]_i_3__5_n_0 ),
        .I2(tx_len_reg[6]),
        .I3(tx_len_reg[7]),
        .O(p_0_in__6[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tx_len[7]_i_3__5 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[2]),
        .I2(Q),
        .I3(tx_len_reg[1]),
        .I4(tx_len_reg[3]),
        .I5(tx_len_reg[5]),
        .O(\tx_len[7]_i_3__5_n_0 ));
  FDCE \tx_len_reg[0] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(D),
        .Q(Q));
  FDCE \tx_len_reg[1] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in__6[1]),
        .Q(tx_len_reg[1]));
  FDCE \tx_len_reg[2] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in__6[2]),
        .Q(tx_len_reg[2]));
  FDCE \tx_len_reg[3] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in__6[3]),
        .Q(tx_len_reg[3]));
  FDCE \tx_len_reg[4] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in__6[4]),
        .Q(tx_len_reg[4]));
  FDCE \tx_len_reg[5] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in__6[5]),
        .Q(tx_len_reg[5]));
  FDCE \tx_len_reg[6] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in__6[6]),
        .Q(tx_len_reg[6]));
  FDCE \tx_len_reg[7] 
       (.C(clk),
        .CE(\addr_reg[3] ),
        .CLR(\sendreg_reg[8]_0 ),
        .D(p_0_in__6[7]),
        .Q(tx_len_reg[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized15
   (\sendreg_reg[63]_0 ,
    Q,
    \addr_reg[7] ,
    isa_cs_reg,
    \addr_reg[5] ,
    D,
    E,
    reset,
    rreg_series_trigger_starttime_valid,
    rreg_series_trigger_starttime,
    clk,
    \tx_len_reg[7]_0 ,
    reset_0,
    \addr_reg[1] );
  output \sendreg_reg[63]_0 ;
  output [0:0]Q;
  output [7:0]\addr_reg[7] ;
  input isa_cs_reg;
  input \addr_reg[5] ;
  input [0:0]D;
  input [0:0]E;
  input reset;
  input rreg_series_trigger_starttime_valid;
  input [63:0]rreg_series_trigger_starttime;
  input clk;
  input [0:0]\tx_len_reg[7]_0 ;
  input reset_0;
  input [0:0]\addr_reg[1] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\addr_reg[1] ;
  wire \addr_reg[5] ;
  wire [7:0]\addr_reg[7] ;
  wire \check[0]_i_1__4_n_0 ;
  wire \check[1]_i_1__4_n_0 ;
  wire \check[2]_i_1__4_n_0 ;
  wire \check[3]_i_1__4_n_0 ;
  wire \check[4]_i_1__4_n_0 ;
  wire \check[5]_i_1__4_n_0 ;
  wire \check[6]_i_1__4_n_0 ;
  wire \check[7]_i_1__4_n_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [55:0]data1;
  wire [63:0]getdata_in;
  wire isa_cs_reg;
  wire [63:0]p_0_in;
  wire [7:1]p_0_in__7;
  wire reset;
  wire reset_0;
  wire [63:0]rreg_series_trigger_starttime;
  wire rreg_series_trigger_starttime_valid;
  wire \senddata[0]_i_1__6_n_0 ;
  wire \senddata[1]_i_1__6_n_0 ;
  wire \senddata[2]_i_1__6_n_0 ;
  wire \senddata[3]_i_1__6_n_0 ;
  wire \senddata[4]_i_1__6_n_0 ;
  wire \senddata[5]_i_1__6_n_0 ;
  wire \senddata[6]_i_1__6_n_0 ;
  wire \senddata[7]_i_2__7_n_0 ;
  wire \senddata[7]_i_5__2_n_0 ;
  wire \senddata[7]_i_6_n_0 ;
  wire \sendreg[63]_i_3__0_n_0 ;
  wire \sendreg[63]_i_7__2_n_0 ;
  wire \sendreg[63]_i_8__1_n_0 ;
  wire \sendreg_reg[63]_0 ;
  wire \sendreg_reg_n_0_[0] ;
  wire \sendreg_reg_n_0_[1] ;
  wire \sendreg_reg_n_0_[2] ;
  wire \sendreg_reg_n_0_[3] ;
  wire \sendreg_reg_n_0_[4] ;
  wire \sendreg_reg_n_0_[5] ;
  wire \sendreg_reg_n_0_[6] ;
  wire \sendreg_reg_n_0_[7] ;
  wire \tx_len[5]_i_2__6_n_0 ;
  wire \tx_len[7]_i_3__6_n_0 ;
  wire [7:1]tx_len_reg;
  wire [0:0]\tx_len_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair1379" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[0]_i_1__4 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[0] ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\check[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1380" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[1]_i_1__4 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[1] ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\check[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1381" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[2]_i_1__4 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[2] ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\check[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1382" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[3]_i_1__4 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[3] ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\check[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1383" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[4]_i_1__4 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[4] ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\check[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1384" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[5]_i_1__4 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[5] ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\check[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1385" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[6]_i_1__4 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[6] ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\check[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1386" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[7]_i_1__4 
       (.I0(\sendreg_reg[63]_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\check[7]_i_1__4_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(\check[0]_i_1__4_n_0 ),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(\check[1]_i_1__4_n_0 ),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(\check[2]_i_1__4_n_0 ),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(\check[3]_i_1__4_n_0 ),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(\check[4]_i_1__4_n_0 ),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(\check[5]_i_1__4_n_0 ),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(\check[6]_i_1__4_n_0 ),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(\check[7]_i_1__4_n_0 ),
        .Q(\check_reg_n_0_[7] ));
  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[10] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[10]),
        .Q(getdata_in[10]),
        .R(1'b0));
  FDRE \getdata_in_reg[11] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[11]),
        .Q(getdata_in[11]),
        .R(1'b0));
  FDRE \getdata_in_reg[12] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[12]),
        .Q(getdata_in[12]),
        .R(1'b0));
  FDRE \getdata_in_reg[13] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[13]),
        .Q(getdata_in[13]),
        .R(1'b0));
  FDRE \getdata_in_reg[14] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[14]),
        .Q(getdata_in[14]),
        .R(1'b0));
  FDRE \getdata_in_reg[15] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[15]),
        .Q(getdata_in[15]),
        .R(1'b0));
  FDRE \getdata_in_reg[16] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[16]),
        .Q(getdata_in[16]),
        .R(1'b0));
  FDRE \getdata_in_reg[17] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[17]),
        .Q(getdata_in[17]),
        .R(1'b0));
  FDRE \getdata_in_reg[18] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[18]),
        .Q(getdata_in[18]),
        .R(1'b0));
  FDRE \getdata_in_reg[19] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[19]),
        .Q(getdata_in[19]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[20] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[20]),
        .Q(getdata_in[20]),
        .R(1'b0));
  FDRE \getdata_in_reg[21] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[21]),
        .Q(getdata_in[21]),
        .R(1'b0));
  FDRE \getdata_in_reg[22] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[22]),
        .Q(getdata_in[22]),
        .R(1'b0));
  FDRE \getdata_in_reg[23] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[23]),
        .Q(getdata_in[23]),
        .R(1'b0));
  FDRE \getdata_in_reg[24] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[24]),
        .Q(getdata_in[24]),
        .R(1'b0));
  FDRE \getdata_in_reg[25] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[25]),
        .Q(getdata_in[25]),
        .R(1'b0));
  FDRE \getdata_in_reg[26] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[26]),
        .Q(getdata_in[26]),
        .R(1'b0));
  FDRE \getdata_in_reg[27] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[27]),
        .Q(getdata_in[27]),
        .R(1'b0));
  FDRE \getdata_in_reg[28] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[28]),
        .Q(getdata_in[28]),
        .R(1'b0));
  FDRE \getdata_in_reg[29] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[29]),
        .Q(getdata_in[29]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[30] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[30]),
        .Q(getdata_in[30]),
        .R(1'b0));
  FDRE \getdata_in_reg[31] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[31]),
        .Q(getdata_in[31]),
        .R(1'b0));
  FDRE \getdata_in_reg[32] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[32]),
        .Q(getdata_in[32]),
        .R(1'b0));
  FDRE \getdata_in_reg[33] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[33]),
        .Q(getdata_in[33]),
        .R(1'b0));
  FDRE \getdata_in_reg[34] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[34]),
        .Q(getdata_in[34]),
        .R(1'b0));
  FDRE \getdata_in_reg[35] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[35]),
        .Q(getdata_in[35]),
        .R(1'b0));
  FDRE \getdata_in_reg[36] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[36]),
        .Q(getdata_in[36]),
        .R(1'b0));
  FDRE \getdata_in_reg[37] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[37]),
        .Q(getdata_in[37]),
        .R(1'b0));
  FDRE \getdata_in_reg[38] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[38]),
        .Q(getdata_in[38]),
        .R(1'b0));
  FDRE \getdata_in_reg[39] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[39]),
        .Q(getdata_in[39]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[40] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[40]),
        .Q(getdata_in[40]),
        .R(1'b0));
  FDRE \getdata_in_reg[41] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[41]),
        .Q(getdata_in[41]),
        .R(1'b0));
  FDRE \getdata_in_reg[42] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[42]),
        .Q(getdata_in[42]),
        .R(1'b0));
  FDRE \getdata_in_reg[43] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[43]),
        .Q(getdata_in[43]),
        .R(1'b0));
  FDRE \getdata_in_reg[44] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[44]),
        .Q(getdata_in[44]),
        .R(1'b0));
  FDRE \getdata_in_reg[45] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[45]),
        .Q(getdata_in[45]),
        .R(1'b0));
  FDRE \getdata_in_reg[46] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[46]),
        .Q(getdata_in[46]),
        .R(1'b0));
  FDRE \getdata_in_reg[47] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[47]),
        .Q(getdata_in[47]),
        .R(1'b0));
  FDRE \getdata_in_reg[48] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[48]),
        .Q(getdata_in[48]),
        .R(1'b0));
  FDRE \getdata_in_reg[49] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[49]),
        .Q(getdata_in[49]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[50] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[50]),
        .Q(getdata_in[50]),
        .R(1'b0));
  FDRE \getdata_in_reg[51] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[51]),
        .Q(getdata_in[51]),
        .R(1'b0));
  FDRE \getdata_in_reg[52] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[52]),
        .Q(getdata_in[52]),
        .R(1'b0));
  FDRE \getdata_in_reg[53] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[53]),
        .Q(getdata_in[53]),
        .R(1'b0));
  FDRE \getdata_in_reg[54] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[54]),
        .Q(getdata_in[54]),
        .R(1'b0));
  FDRE \getdata_in_reg[55] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[55]),
        .Q(getdata_in[55]),
        .R(1'b0));
  FDRE \getdata_in_reg[56] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[56]),
        .Q(getdata_in[56]),
        .R(1'b0));
  FDRE \getdata_in_reg[57] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[57]),
        .Q(getdata_in[57]),
        .R(1'b0));
  FDRE \getdata_in_reg[58] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[58]),
        .Q(getdata_in[58]),
        .R(1'b0));
  FDRE \getdata_in_reg[59] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[59]),
        .Q(getdata_in[59]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[60] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[60]),
        .Q(getdata_in[60]),
        .R(1'b0));
  FDRE \getdata_in_reg[61] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[61]),
        .Q(getdata_in[61]),
        .R(1'b0));
  FDRE \getdata_in_reg[62] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[62]),
        .Q(getdata_in[62]),
        .R(1'b0));
  FDRE \getdata_in_reg[63] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[63]),
        .Q(getdata_in[63]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDRE \getdata_in_reg[8] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[8]),
        .Q(getdata_in[8]),
        .R(1'b0));
  FDRE \getdata_in_reg[9] 
       (.C(clk),
        .CE(rreg_series_trigger_starttime_valid),
        .D(rreg_series_trigger_starttime[9]),
        .Q(getdata_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[0]_i_1__6 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\senddata[7]_i_5__2_n_0 ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\senddata[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[1]_i_1__6 
       (.I0(\check_reg_n_0_[1] ),
        .I1(\senddata[7]_i_5__2_n_0 ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\senddata[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[2]_i_1__6 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\senddata[7]_i_5__2_n_0 ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\senddata[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[3]_i_1__6 
       (.I0(\check_reg_n_0_[3] ),
        .I1(\senddata[7]_i_5__2_n_0 ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\senddata[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[4]_i_1__6 
       (.I0(\check_reg_n_0_[4] ),
        .I1(\senddata[7]_i_5__2_n_0 ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\senddata[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[5]_i_1__6 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\senddata[7]_i_5__2_n_0 ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\senddata[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[6]_i_1__6 
       (.I0(\check_reg_n_0_[6] ),
        .I1(\senddata[7]_i_5__2_n_0 ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\senddata[6]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[7]_i_2__7 
       (.I0(\check_reg_n_0_[7] ),
        .I1(\senddata[7]_i_5__2_n_0 ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\senddata[7]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1375" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \senddata[7]_i_5__2 
       (.I0(tx_len_reg[2]),
        .I1(tx_len_reg[4]),
        .I2(tx_len_reg[3]),
        .I3(tx_len_reg[5]),
        .I4(\senddata[7]_i_6_n_0 ),
        .O(\senddata[7]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1378" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \senddata[7]_i_6 
       (.I0(tx_len_reg[1]),
        .I1(Q),
        .I2(tx_len_reg[7]),
        .I3(tx_len_reg[6]),
        .O(\senddata[7]_i_6_n_0 ));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[0]_i_1__6_n_0 ),
        .Q(\addr_reg[7] [0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[1]_i_1__6_n_0 ),
        .Q(\addr_reg[7] [1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[2]_i_1__6_n_0 ),
        .Q(\addr_reg[7] [2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[3]_i_1__6_n_0 ),
        .Q(\addr_reg[7] [3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[4]_i_1__6_n_0 ),
        .Q(\addr_reg[7] [4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[5]_i_1__6_n_0 ),
        .Q(\addr_reg[7] [5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[6]_i_1__6_n_0 ),
        .Q(\addr_reg[7] [6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[7]_i_2__7_n_0 ),
        .Q(\addr_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair1387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[0]_i_1__4 
       (.I0(data1[0]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair1388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[10]_i_1__4 
       (.I0(data1[10]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair1388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[11]_i_1__4 
       (.I0(data1[11]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair1389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[12]_i_1__4 
       (.I0(data1[12]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair1389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[13]_i_1__4 
       (.I0(data1[13]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair1390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[14]_i_1__4 
       (.I0(data1[14]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair1390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[15]_i_1__4 
       (.I0(data1[15]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[15]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair1391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[16]_i_1__3 
       (.I0(data1[16]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[16]),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair1391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[17]_i_1__3 
       (.I0(data1[17]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[17]),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair1392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[18]_i_1__3 
       (.I0(data1[18]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[18]),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair1392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[19]_i_1__3 
       (.I0(data1[19]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[19]),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair1379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[1]_i_1__4 
       (.I0(data1[1]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair1393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[20]_i_1__3 
       (.I0(data1[20]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[20]),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair1393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[21]_i_1__3 
       (.I0(data1[21]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[21]),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair1394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[22]_i_1__3 
       (.I0(data1[22]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[22]),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair1394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[23]_i_1__3 
       (.I0(data1[23]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[23]),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair1395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[24]_i_1__3 
       (.I0(data1[24]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[24]),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair1395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[25]_i_1__3 
       (.I0(data1[25]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[25]),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair1396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[26]_i_1__3 
       (.I0(data1[26]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[26]),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair1396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[27]_i_1__3 
       (.I0(data1[27]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[27]),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair1397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[28]_i_1__3 
       (.I0(data1[28]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[28]),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair1398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[29]_i_1__3 
       (.I0(data1[29]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[29]),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair1380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[2]_i_1__4 
       (.I0(data1[2]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[30]_i_1__3 
       (.I0(data1[30]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[30]),
        .O(p_0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair1398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[31]_i_1__3 
       (.I0(data1[31]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[31]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair1399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[32]_i_1__2 
       (.I0(data1[32]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[32]),
        .O(p_0_in[32]));
  (* SOFT_HLUTNM = "soft_lutpair1399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[33]_i_1__2 
       (.I0(data1[33]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[33]),
        .O(p_0_in[33]));
  (* SOFT_HLUTNM = "soft_lutpair1400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[34]_i_1__2 
       (.I0(data1[34]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[34]),
        .O(p_0_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair1400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[35]_i_1__2 
       (.I0(data1[35]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[35]),
        .O(p_0_in[35]));
  (* SOFT_HLUTNM = "soft_lutpair1401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[36]_i_1__2 
       (.I0(data1[36]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[36]),
        .O(p_0_in[36]));
  (* SOFT_HLUTNM = "soft_lutpair1401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[37]_i_1__2 
       (.I0(data1[37]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[37]),
        .O(p_0_in[37]));
  (* SOFT_HLUTNM = "soft_lutpair1402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[38]_i_1__2 
       (.I0(data1[38]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[38]),
        .O(p_0_in[38]));
  (* SOFT_HLUTNM = "soft_lutpair1402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[39]_i_1__2 
       (.I0(data1[39]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[39]),
        .O(p_0_in[39]));
  (* SOFT_HLUTNM = "soft_lutpair1381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[3]_i_1__4 
       (.I0(data1[3]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[40]_i_1__2 
       (.I0(data1[40]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[40]),
        .O(p_0_in[40]));
  (* SOFT_HLUTNM = "soft_lutpair1403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[41]_i_1__2 
       (.I0(data1[41]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[41]),
        .O(p_0_in[41]));
  (* SOFT_HLUTNM = "soft_lutpair1404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[42]_i_1__2 
       (.I0(data1[42]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[42]),
        .O(p_0_in[42]));
  (* SOFT_HLUTNM = "soft_lutpair1404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[43]_i_1__2 
       (.I0(data1[43]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[43]),
        .O(p_0_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair1405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[44]_i_1__2 
       (.I0(data1[44]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[44]),
        .O(p_0_in[44]));
  (* SOFT_HLUTNM = "soft_lutpair1405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[45]_i_1__2 
       (.I0(data1[45]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[45]),
        .O(p_0_in[45]));
  (* SOFT_HLUTNM = "soft_lutpair1406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[46]_i_1__2 
       (.I0(data1[46]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[46]),
        .O(p_0_in[46]));
  (* SOFT_HLUTNM = "soft_lutpair1406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[47]_i_1__2 
       (.I0(data1[47]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[47]),
        .O(p_0_in[47]));
  (* SOFT_HLUTNM = "soft_lutpair1407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[48]_i_1__2 
       (.I0(data1[48]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[48]),
        .O(p_0_in[48]));
  (* SOFT_HLUTNM = "soft_lutpair1407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[49]_i_1__2 
       (.I0(data1[49]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[49]),
        .O(p_0_in[49]));
  (* SOFT_HLUTNM = "soft_lutpair1382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[4]_i_1__4 
       (.I0(data1[4]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair1408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[50]_i_1__2 
       (.I0(data1[50]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[50]),
        .O(p_0_in[50]));
  (* SOFT_HLUTNM = "soft_lutpair1408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[51]_i_1__2 
       (.I0(data1[51]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[51]),
        .O(p_0_in[51]));
  (* SOFT_HLUTNM = "soft_lutpair1409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[52]_i_1__2 
       (.I0(data1[52]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[52]),
        .O(p_0_in[52]));
  (* SOFT_HLUTNM = "soft_lutpair1409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[53]_i_1__2 
       (.I0(data1[53]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[53]),
        .O(p_0_in[53]));
  (* SOFT_HLUTNM = "soft_lutpair1410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[54]_i_1__2 
       (.I0(data1[54]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[54]),
        .O(p_0_in[54]));
  (* SOFT_HLUTNM = "soft_lutpair1410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[55]_i_1__2 
       (.I0(data1[55]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[55]),
        .O(p_0_in[55]));
  (* SOFT_HLUTNM = "soft_lutpair1415" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[56]_i_1__2 
       (.I0(getdata_in[56]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[56]));
  (* SOFT_HLUTNM = "soft_lutpair1416" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[57]_i_1__2 
       (.I0(getdata_in[57]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[57]));
  (* SOFT_HLUTNM = "soft_lutpair1417" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[58]_i_1__2 
       (.I0(getdata_in[58]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[58]));
  (* SOFT_HLUTNM = "soft_lutpair1418" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[59]_i_1__2 
       (.I0(getdata_in[59]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair1383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[5]_i_1__4 
       (.I0(data1[5]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair1418" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[60]_i_1__2 
       (.I0(getdata_in[60]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[60]));
  (* SOFT_HLUTNM = "soft_lutpair1416" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[61]_i_1__2 
       (.I0(getdata_in[61]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair1417" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[62]_i_1__2 
       (.I0(getdata_in[62]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[62]));
  (* SOFT_HLUTNM = "soft_lutpair1415" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[63]_i_2__2 
       (.I0(getdata_in[63]),
        .I1(\sendreg_reg[63]_0 ),
        .O(p_0_in[63]));
  LUT1 #(
    .INIT(2'h1)) 
    \sendreg[63]_i_3__0 
       (.I0(reset),
        .O(\sendreg[63]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h1111111011111111)) 
    \sendreg[63]_i_5__2 
       (.I0(isa_cs_reg),
        .I1(\addr_reg[5] ),
        .I2(\sendreg[63]_i_7__2_n_0 ),
        .I3(tx_len_reg[7]),
        .I4(tx_len_reg[6]),
        .I5(\sendreg[63]_i_8__1_n_0 ),
        .O(\sendreg_reg[63]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1376" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sendreg[63]_i_7__2 
       (.I0(Q),
        .I1(tx_len_reg[1]),
        .O(\sendreg[63]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1375" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \sendreg[63]_i_8__1 
       (.I0(tx_len_reg[5]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[4]),
        .I3(tx_len_reg[2]),
        .O(\sendreg[63]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[6]_i_1__4 
       (.I0(data1[6]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair1385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[7]_i_1__4 
       (.I0(data1[7]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair1386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[8]_i_1__4 
       (.I0(data1[8]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair1387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[9]_i_1__4 
       (.I0(data1[9]),
        .I1(\sendreg_reg[63]_0 ),
        .I2(getdata_in[9]),
        .O(p_0_in[9]));
  FDCE \sendreg_reg[0] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[0]),
        .Q(\sendreg_reg_n_0_[0] ));
  FDCE \sendreg_reg[10] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[10]),
        .Q(data1[2]));
  FDCE \sendreg_reg[11] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[11]),
        .Q(data1[3]));
  FDCE \sendreg_reg[12] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[12]),
        .Q(data1[4]));
  FDCE \sendreg_reg[13] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[13]),
        .Q(data1[5]));
  FDCE \sendreg_reg[14] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[14]),
        .Q(data1[6]));
  FDCE \sendreg_reg[15] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[15]),
        .Q(data1[7]));
  FDCE \sendreg_reg[16] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[16]),
        .Q(data1[8]));
  FDCE \sendreg_reg[17] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[17]),
        .Q(data1[9]));
  FDCE \sendreg_reg[18] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[18]),
        .Q(data1[10]));
  FDCE \sendreg_reg[19] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[19]),
        .Q(data1[11]));
  FDCE \sendreg_reg[1] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[1]),
        .Q(\sendreg_reg_n_0_[1] ));
  FDCE \sendreg_reg[20] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[20]),
        .Q(data1[12]));
  FDCE \sendreg_reg[21] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[21]),
        .Q(data1[13]));
  FDCE \sendreg_reg[22] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[22]),
        .Q(data1[14]));
  FDCE \sendreg_reg[23] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[23]),
        .Q(data1[15]));
  FDCE \sendreg_reg[24] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[24]),
        .Q(data1[16]));
  FDCE \sendreg_reg[25] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[25]),
        .Q(data1[17]));
  FDCE \sendreg_reg[26] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[26]),
        .Q(data1[18]));
  FDCE \sendreg_reg[27] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[27]),
        .Q(data1[19]));
  FDCE \sendreg_reg[28] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[28]),
        .Q(data1[20]));
  FDCE \sendreg_reg[29] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[29]),
        .Q(data1[21]));
  FDCE \sendreg_reg[2] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[2]),
        .Q(\sendreg_reg_n_0_[2] ));
  FDCE \sendreg_reg[30] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[30]),
        .Q(data1[22]));
  FDCE \sendreg_reg[31] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[31]),
        .Q(data1[23]));
  FDCE \sendreg_reg[32] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[32]),
        .Q(data1[24]));
  FDCE \sendreg_reg[33] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[33]),
        .Q(data1[25]));
  FDCE \sendreg_reg[34] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[34]),
        .Q(data1[26]));
  FDCE \sendreg_reg[35] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[35]),
        .Q(data1[27]));
  FDCE \sendreg_reg[36] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[36]),
        .Q(data1[28]));
  FDCE \sendreg_reg[37] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[37]),
        .Q(data1[29]));
  FDCE \sendreg_reg[38] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[38]),
        .Q(data1[30]));
  FDCE \sendreg_reg[39] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[39]),
        .Q(data1[31]));
  FDCE \sendreg_reg[3] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[3]),
        .Q(\sendreg_reg_n_0_[3] ));
  FDCE \sendreg_reg[40] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[40]),
        .Q(data1[32]));
  FDCE \sendreg_reg[41] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[41]),
        .Q(data1[33]));
  FDCE \sendreg_reg[42] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[42]),
        .Q(data1[34]));
  FDCE \sendreg_reg[43] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[43]),
        .Q(data1[35]));
  FDCE \sendreg_reg[44] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[44]),
        .Q(data1[36]));
  FDCE \sendreg_reg[45] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[45]),
        .Q(data1[37]));
  FDCE \sendreg_reg[46] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[46]),
        .Q(data1[38]));
  FDCE \sendreg_reg[47] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[47]),
        .Q(data1[39]));
  FDCE \sendreg_reg[48] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[48]),
        .Q(data1[40]));
  FDCE \sendreg_reg[49] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[49]),
        .Q(data1[41]));
  FDCE \sendreg_reg[4] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[4]),
        .Q(\sendreg_reg_n_0_[4] ));
  FDCE \sendreg_reg[50] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[50]),
        .Q(data1[42]));
  FDCE \sendreg_reg[51] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[51]),
        .Q(data1[43]));
  FDCE \sendreg_reg[52] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[52]),
        .Q(data1[44]));
  FDCE \sendreg_reg[53] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[53]),
        .Q(data1[45]));
  FDCE \sendreg_reg[54] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[54]),
        .Q(data1[46]));
  FDCE \sendreg_reg[55] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[55]),
        .Q(data1[47]));
  FDCE \sendreg_reg[56] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[56]),
        .Q(data1[48]));
  FDCE \sendreg_reg[57] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[57]),
        .Q(data1[49]));
  FDCE \sendreg_reg[58] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[58]),
        .Q(data1[50]));
  FDCE \sendreg_reg[59] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[59]),
        .Q(data1[51]));
  FDCE \sendreg_reg[5] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[5]),
        .Q(\sendreg_reg_n_0_[5] ));
  FDCE \sendreg_reg[60] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[60]),
        .Q(data1[52]));
  FDCE \sendreg_reg[61] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[61]),
        .Q(data1[53]));
  FDCE \sendreg_reg[62] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[62]),
        .Q(data1[54]));
  FDCE \sendreg_reg[63] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[63]),
        .Q(data1[55]));
  FDCE \sendreg_reg[6] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[6]),
        .Q(\sendreg_reg_n_0_[6] ));
  FDCE \sendreg_reg[7] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[7]),
        .Q(\sendreg_reg_n_0_[7] ));
  FDCE \sendreg_reg[8] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[8]),
        .Q(data1[0]));
  FDCE \sendreg_reg[9] 
       (.C(clk),
        .CE(\tx_len_reg[7]_0 ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in[9]),
        .Q(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair1378" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \tx_len[1]_i_1__4 
       (.I0(E),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair1374" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \tx_len[2]_i_1__4 
       (.I0(E),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .I3(tx_len_reg[2]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair1374" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tx_len[3]_i_1__4 
       (.I0(E),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[3]),
        .O(p_0_in__7[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \tx_len[4]_i_1__4 
       (.I0(E),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[1]),
        .I3(Q),
        .I4(tx_len_reg[2]),
        .I5(tx_len_reg[4]),
        .O(p_0_in__7[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[5]_i_1__4 
       (.I0(E),
        .I1(\tx_len[5]_i_2__6_n_0 ),
        .I2(tx_len_reg[5]),
        .O(p_0_in__7[5]));
  (* SOFT_HLUTNM = "soft_lutpair1376" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tx_len[5]_i_2__6 
       (.I0(tx_len_reg[3]),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[4]),
        .O(\tx_len[5]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1377" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[6]_i_1__4 
       (.I0(E),
        .I1(\tx_len[7]_i_3__6_n_0 ),
        .I2(tx_len_reg[6]),
        .O(p_0_in__7[6]));
  (* SOFT_HLUTNM = "soft_lutpair1377" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \tx_len[7]_i_2__4 
       (.I0(E),
        .I1(\tx_len[7]_i_3__6_n_0 ),
        .I2(tx_len_reg[6]),
        .I3(tx_len_reg[7]),
        .O(p_0_in__7[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tx_len[7]_i_3__6 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[2]),
        .I2(Q),
        .I3(tx_len_reg[1]),
        .I4(tx_len_reg[3]),
        .I5(tx_len_reg[5]),
        .O(\tx_len[7]_i_3__6_n_0 ));
  FDCE \tx_len_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(D),
        .Q(Q));
  FDCE \tx_len_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in__7[1]),
        .Q(tx_len_reg[1]));
  FDCE \tx_len_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in__7[2]),
        .Q(tx_len_reg[2]));
  FDCE \tx_len_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in__7[3]),
        .Q(tx_len_reg[3]));
  FDCE \tx_len_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in__7[4]),
        .Q(tx_len_reg[4]));
  FDCE \tx_len_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in__7[5]),
        .Q(tx_len_reg[5]));
  FDCE \tx_len_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in__7[6]),
        .Q(tx_len_reg[6]));
  FDCE \tx_len_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[63]_i_3__0_n_0 ),
        .D(p_0_in__7[7]),
        .Q(tx_len_reg[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized16
   (Q,
    \senddata_reg[7]_0 ,
    \sendreg_reg[63]_0 ,
    \addr_reg[7] ,
    D,
    E,
    \addr_reg[6] ,
    reset,
    rreg_series_trigger_stoptime_valid,
    rreg_series_trigger_stoptime,
    clk,
    \addr_reg[6]_0 ,
    reset_0,
    reset_1,
    rd_down_reg);
  output [0:0]Q;
  output \senddata_reg[7]_0 ;
  output \sendreg_reg[63]_0 ;
  output [7:0]\addr_reg[7] ;
  input [0:0]D;
  input [0:0]E;
  input \addr_reg[6] ;
  input reset;
  input rreg_series_trigger_stoptime_valid;
  input [63:0]rreg_series_trigger_stoptime;
  input clk;
  input [0:0]\addr_reg[6]_0 ;
  input reset_0;
  input reset_1;
  input [0:0]rd_down_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \addr_reg[6] ;
  wire [0:0]\addr_reg[6]_0 ;
  wire [7:0]\addr_reg[7] ;
  wire \check[0]_i_1_n_0 ;
  wire \check[1]_i_1_n_0 ;
  wire \check[2]_i_1_n_0 ;
  wire \check[3]_i_1_n_0 ;
  wire \check[4]_i_1_n_0 ;
  wire \check[5]_i_1_n_0 ;
  wire \check[6]_i_1_n_0 ;
  wire \check[7]_i_1_n_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [55:0]data1;
  wire [63:0]getdata_in;
  wire [63:0]p_0_in;
  wire [7:1]p_0_in__8;
  wire [0:0]rd_down_reg;
  wire reset;
  wire reset_0;
  wire reset_1;
  wire [63:0]rreg_series_trigger_stoptime;
  wire rreg_series_trigger_stoptime_valid;
  wire \senddata[0]_i_1__7_n_0 ;
  wire \senddata[1]_i_1__7_n_0 ;
  wire \senddata[2]_i_1__7_n_0 ;
  wire \senddata[3]_i_1__7_n_0 ;
  wire \senddata[4]_i_1__7_n_0 ;
  wire \senddata[5]_i_1__7_n_0 ;
  wire \senddata[6]_i_1__7_n_0 ;
  wire \senddata[7]_i_2__8_n_0 ;
  wire \senddata[7]_i_4__6_n_0 ;
  wire \senddata_reg[7]_0 ;
  wire \sendreg[63]_i_3__1_n_0 ;
  wire \sendreg_reg[63]_0 ;
  wire \sendreg_reg_n_0_[0] ;
  wire \sendreg_reg_n_0_[1] ;
  wire \sendreg_reg_n_0_[2] ;
  wire \sendreg_reg_n_0_[3] ;
  wire \sendreg_reg_n_0_[4] ;
  wire \sendreg_reg_n_0_[5] ;
  wire \sendreg_reg_n_0_[6] ;
  wire \sendreg_reg_n_0_[7] ;
  wire \tx_len[5]_i_2__7_n_0 ;
  wire \tx_len[7]_i_3__7_n_0 ;
  wire [7:1]tx_len_reg;

  (* SOFT_HLUTNM = "soft_lutpair1423" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[0]_i_1 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[0] ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\check[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1424" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[1]_i_1 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[1] ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\check[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1425" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[2]_i_1 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[2] ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\check[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1426" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[3]_i_1 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[3] ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\check[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1427" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[4]_i_1 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[4] ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\check[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1428" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[5]_i_1 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[5] ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\check[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1429" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[6]_i_1 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[6] ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\check[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1423" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[7]_i_1 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\check[7]_i_1_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(\check[0]_i_1_n_0 ),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(\check[1]_i_1_n_0 ),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(\check[2]_i_1_n_0 ),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(\check[3]_i_1_n_0 ),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(\check[4]_i_1_n_0 ),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(\check[5]_i_1_n_0 ),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(\check[6]_i_1_n_0 ),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(\check[7]_i_1_n_0 ),
        .Q(\check_reg_n_0_[7] ));
  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[10] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[10]),
        .Q(getdata_in[10]),
        .R(1'b0));
  FDRE \getdata_in_reg[11] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[11]),
        .Q(getdata_in[11]),
        .R(1'b0));
  FDRE \getdata_in_reg[12] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[12]),
        .Q(getdata_in[12]),
        .R(1'b0));
  FDRE \getdata_in_reg[13] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[13]),
        .Q(getdata_in[13]),
        .R(1'b0));
  FDRE \getdata_in_reg[14] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[14]),
        .Q(getdata_in[14]),
        .R(1'b0));
  FDRE \getdata_in_reg[15] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[15]),
        .Q(getdata_in[15]),
        .R(1'b0));
  FDRE \getdata_in_reg[16] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[16]),
        .Q(getdata_in[16]),
        .R(1'b0));
  FDRE \getdata_in_reg[17] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[17]),
        .Q(getdata_in[17]),
        .R(1'b0));
  FDRE \getdata_in_reg[18] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[18]),
        .Q(getdata_in[18]),
        .R(1'b0));
  FDRE \getdata_in_reg[19] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[19]),
        .Q(getdata_in[19]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[20] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[20]),
        .Q(getdata_in[20]),
        .R(1'b0));
  FDRE \getdata_in_reg[21] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[21]),
        .Q(getdata_in[21]),
        .R(1'b0));
  FDRE \getdata_in_reg[22] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[22]),
        .Q(getdata_in[22]),
        .R(1'b0));
  FDRE \getdata_in_reg[23] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[23]),
        .Q(getdata_in[23]),
        .R(1'b0));
  FDRE \getdata_in_reg[24] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[24]),
        .Q(getdata_in[24]),
        .R(1'b0));
  FDRE \getdata_in_reg[25] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[25]),
        .Q(getdata_in[25]),
        .R(1'b0));
  FDRE \getdata_in_reg[26] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[26]),
        .Q(getdata_in[26]),
        .R(1'b0));
  FDRE \getdata_in_reg[27] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[27]),
        .Q(getdata_in[27]),
        .R(1'b0));
  FDRE \getdata_in_reg[28] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[28]),
        .Q(getdata_in[28]),
        .R(1'b0));
  FDRE \getdata_in_reg[29] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[29]),
        .Q(getdata_in[29]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[30] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[30]),
        .Q(getdata_in[30]),
        .R(1'b0));
  FDRE \getdata_in_reg[31] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[31]),
        .Q(getdata_in[31]),
        .R(1'b0));
  FDRE \getdata_in_reg[32] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[32]),
        .Q(getdata_in[32]),
        .R(1'b0));
  FDRE \getdata_in_reg[33] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[33]),
        .Q(getdata_in[33]),
        .R(1'b0));
  FDRE \getdata_in_reg[34] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[34]),
        .Q(getdata_in[34]),
        .R(1'b0));
  FDRE \getdata_in_reg[35] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[35]),
        .Q(getdata_in[35]),
        .R(1'b0));
  FDRE \getdata_in_reg[36] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[36]),
        .Q(getdata_in[36]),
        .R(1'b0));
  FDRE \getdata_in_reg[37] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[37]),
        .Q(getdata_in[37]),
        .R(1'b0));
  FDRE \getdata_in_reg[38] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[38]),
        .Q(getdata_in[38]),
        .R(1'b0));
  FDRE \getdata_in_reg[39] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[39]),
        .Q(getdata_in[39]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[40] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[40]),
        .Q(getdata_in[40]),
        .R(1'b0));
  FDRE \getdata_in_reg[41] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[41]),
        .Q(getdata_in[41]),
        .R(1'b0));
  FDRE \getdata_in_reg[42] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[42]),
        .Q(getdata_in[42]),
        .R(1'b0));
  FDRE \getdata_in_reg[43] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[43]),
        .Q(getdata_in[43]),
        .R(1'b0));
  FDRE \getdata_in_reg[44] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[44]),
        .Q(getdata_in[44]),
        .R(1'b0));
  FDRE \getdata_in_reg[45] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[45]),
        .Q(getdata_in[45]),
        .R(1'b0));
  FDRE \getdata_in_reg[46] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[46]),
        .Q(getdata_in[46]),
        .R(1'b0));
  FDRE \getdata_in_reg[47] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[47]),
        .Q(getdata_in[47]),
        .R(1'b0));
  FDRE \getdata_in_reg[48] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[48]),
        .Q(getdata_in[48]),
        .R(1'b0));
  FDRE \getdata_in_reg[49] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[49]),
        .Q(getdata_in[49]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[50] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[50]),
        .Q(getdata_in[50]),
        .R(1'b0));
  FDRE \getdata_in_reg[51] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[51]),
        .Q(getdata_in[51]),
        .R(1'b0));
  FDRE \getdata_in_reg[52] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[52]),
        .Q(getdata_in[52]),
        .R(1'b0));
  FDRE \getdata_in_reg[53] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[53]),
        .Q(getdata_in[53]),
        .R(1'b0));
  FDRE \getdata_in_reg[54] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[54]),
        .Q(getdata_in[54]),
        .R(1'b0));
  FDRE \getdata_in_reg[55] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[55]),
        .Q(getdata_in[55]),
        .R(1'b0));
  FDRE \getdata_in_reg[56] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[56]),
        .Q(getdata_in[56]),
        .R(1'b0));
  FDRE \getdata_in_reg[57] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[57]),
        .Q(getdata_in[57]),
        .R(1'b0));
  FDRE \getdata_in_reg[58] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[58]),
        .Q(getdata_in[58]),
        .R(1'b0));
  FDRE \getdata_in_reg[59] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[59]),
        .Q(getdata_in[59]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[60] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[60]),
        .Q(getdata_in[60]),
        .R(1'b0));
  FDRE \getdata_in_reg[61] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[61]),
        .Q(getdata_in[61]),
        .R(1'b0));
  FDRE \getdata_in_reg[62] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[62]),
        .Q(getdata_in[62]),
        .R(1'b0));
  FDRE \getdata_in_reg[63] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[63]),
        .Q(getdata_in[63]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDRE \getdata_in_reg[8] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[8]),
        .Q(getdata_in[8]),
        .R(1'b0));
  FDRE \getdata_in_reg[9] 
       (.C(clk),
        .CE(rreg_series_trigger_stoptime_valid),
        .D(rreg_series_trigger_stoptime[9]),
        .Q(getdata_in[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[0]_i_1__7 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\senddata[7]_i_4__6_n_0 ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\senddata[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[1]_i_1__7 
       (.I0(\check_reg_n_0_[1] ),
        .I1(\senddata[7]_i_4__6_n_0 ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\senddata[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[2]_i_1__7 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\senddata[7]_i_4__6_n_0 ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\senddata[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[3]_i_1__7 
       (.I0(\check_reg_n_0_[3] ),
        .I1(\senddata[7]_i_4__6_n_0 ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\senddata[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[4]_i_1__7 
       (.I0(\check_reg_n_0_[4] ),
        .I1(\senddata[7]_i_4__6_n_0 ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\senddata[4]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[5]_i_1__7 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\senddata[7]_i_4__6_n_0 ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\senddata[5]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[6]_i_1__7 
       (.I0(\check_reg_n_0_[6] ),
        .I1(\senddata[7]_i_4__6_n_0 ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\senddata[6]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[7]_i_2__8 
       (.I0(\check_reg_n_0_[7] ),
        .I1(\senddata[7]_i_4__6_n_0 ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\senddata[7]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1420" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \senddata[7]_i_4__6 
       (.I0(tx_len_reg[2]),
        .I1(tx_len_reg[4]),
        .I2(tx_len_reg[3]),
        .I3(tx_len_reg[5]),
        .I4(\senddata_reg[7]_0 ),
        .O(\senddata[7]_i_4__6_n_0 ));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset_1),
        .D(\senddata[0]_i_1__7_n_0 ),
        .Q(\addr_reg[7] [0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[1]_i_1__7_n_0 ),
        .Q(\addr_reg[7] [1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[2]_i_1__7_n_0 ),
        .Q(\addr_reg[7] [2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[3]_i_1__7_n_0 ),
        .Q(\addr_reg[7] [3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[4]_i_1__7_n_0 ),
        .Q(\addr_reg[7] [4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[5]_i_1__7_n_0 ),
        .Q(\addr_reg[7] [5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[6]_i_1__7_n_0 ),
        .Q(\addr_reg[7] [6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[7]_i_2__8_n_0 ),
        .Q(\addr_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair1424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[0]_i_1 
       (.I0(data1[0]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair1432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[10]_i_1 
       (.I0(data1[10]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair1432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[11]_i_1 
       (.I0(data1[11]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair1433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[12]_i_1 
       (.I0(data1[12]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair1433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[13]_i_1 
       (.I0(data1[13]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair1434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[14]_i_1 
       (.I0(data1[14]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair1434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[15]_i_1 
       (.I0(data1[15]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[15]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair1435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[16]_i_1 
       (.I0(data1[16]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[16]),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair1435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[17]_i_1 
       (.I0(data1[17]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[17]),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair1436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[18]_i_1 
       (.I0(data1[18]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[18]),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair1436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[19]_i_1 
       (.I0(data1[19]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[19]),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair1425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[1]_i_1 
       (.I0(data1[1]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair1437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[20]_i_1 
       (.I0(data1[20]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[20]),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair1437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[21]_i_1 
       (.I0(data1[21]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[21]),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair1438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[22]_i_1 
       (.I0(data1[22]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[22]),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair1438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[23]_i_1 
       (.I0(data1[23]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[23]),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair1439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[24]_i_1 
       (.I0(data1[24]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[24]),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair1439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[25]_i_1 
       (.I0(data1[25]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[25]),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair1440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[26]_i_1 
       (.I0(data1[26]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[26]),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair1441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[27]_i_1 
       (.I0(data1[27]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[27]),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair1442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[28]_i_1 
       (.I0(data1[28]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[28]),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair1440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[29]_i_1 
       (.I0(data1[29]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[29]),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair1426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[2]_i_1 
       (.I0(data1[2]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[30]_i_1 
       (.I0(data1[30]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[30]),
        .O(p_0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair1442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[31]_i_1 
       (.I0(data1[31]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[31]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair1443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[32]_i_1 
       (.I0(data1[32]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[32]),
        .O(p_0_in[32]));
  (* SOFT_HLUTNM = "soft_lutpair1443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[33]_i_1 
       (.I0(data1[33]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[33]),
        .O(p_0_in[33]));
  (* SOFT_HLUTNM = "soft_lutpair1444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[34]_i_1 
       (.I0(data1[34]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[34]),
        .O(p_0_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair1444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[35]_i_1 
       (.I0(data1[35]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[35]),
        .O(p_0_in[35]));
  (* SOFT_HLUTNM = "soft_lutpair1445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[36]_i_1 
       (.I0(data1[36]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[36]),
        .O(p_0_in[36]));
  (* SOFT_HLUTNM = "soft_lutpair1445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[37]_i_1 
       (.I0(data1[37]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[37]),
        .O(p_0_in[37]));
  (* SOFT_HLUTNM = "soft_lutpair1446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[38]_i_1 
       (.I0(data1[38]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[38]),
        .O(p_0_in[38]));
  (* SOFT_HLUTNM = "soft_lutpair1446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[39]_i_1 
       (.I0(data1[39]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[39]),
        .O(p_0_in[39]));
  (* SOFT_HLUTNM = "soft_lutpair1427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[3]_i_1 
       (.I0(data1[3]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[40]_i_1 
       (.I0(data1[40]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[40]),
        .O(p_0_in[40]));
  (* SOFT_HLUTNM = "soft_lutpair1447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[41]_i_1 
       (.I0(data1[41]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[41]),
        .O(p_0_in[41]));
  (* SOFT_HLUTNM = "soft_lutpair1448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[42]_i_1 
       (.I0(data1[42]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[42]),
        .O(p_0_in[42]));
  (* SOFT_HLUTNM = "soft_lutpair1448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[43]_i_1 
       (.I0(data1[43]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[43]),
        .O(p_0_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair1449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[44]_i_1 
       (.I0(data1[44]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[44]),
        .O(p_0_in[44]));
  (* SOFT_HLUTNM = "soft_lutpair1449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[45]_i_1 
       (.I0(data1[45]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[45]),
        .O(p_0_in[45]));
  (* SOFT_HLUTNM = "soft_lutpair1450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[46]_i_1 
       (.I0(data1[46]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[46]),
        .O(p_0_in[46]));
  (* SOFT_HLUTNM = "soft_lutpair1450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[47]_i_1 
       (.I0(data1[47]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[47]),
        .O(p_0_in[47]));
  (* SOFT_HLUTNM = "soft_lutpair1451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[48]_i_1 
       (.I0(data1[48]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[48]),
        .O(p_0_in[48]));
  (* SOFT_HLUTNM = "soft_lutpair1451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[49]_i_1 
       (.I0(data1[49]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[49]),
        .O(p_0_in[49]));
  (* SOFT_HLUTNM = "soft_lutpair1428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[4]_i_1 
       (.I0(data1[4]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair1452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[50]_i_1 
       (.I0(data1[50]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[50]),
        .O(p_0_in[50]));
  (* SOFT_HLUTNM = "soft_lutpair1452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[51]_i_1 
       (.I0(data1[51]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[51]),
        .O(p_0_in[51]));
  (* SOFT_HLUTNM = "soft_lutpair1453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[52]_i_1 
       (.I0(data1[52]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[52]),
        .O(p_0_in[52]));
  (* SOFT_HLUTNM = "soft_lutpair1453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[53]_i_1 
       (.I0(data1[53]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[53]),
        .O(p_0_in[53]));
  (* SOFT_HLUTNM = "soft_lutpair1454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[54]_i_1 
       (.I0(data1[54]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[54]),
        .O(p_0_in[54]));
  (* SOFT_HLUTNM = "soft_lutpair1454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[55]_i_1 
       (.I0(data1[55]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[55]),
        .O(p_0_in[55]));
  (* SOFT_HLUTNM = "soft_lutpair1458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[56]_i_1 
       (.I0(getdata_in[56]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[56]));
  (* SOFT_HLUTNM = "soft_lutpair1459" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[57]_i_1 
       (.I0(getdata_in[57]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[57]));
  (* SOFT_HLUTNM = "soft_lutpair1460" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[58]_i_1 
       (.I0(getdata_in[58]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[58]));
  (* SOFT_HLUTNM = "soft_lutpair1461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[59]_i_1 
       (.I0(getdata_in[59]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair1429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[5]_i_1 
       (.I0(data1[5]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair1461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[60]_i_1 
       (.I0(getdata_in[60]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[60]));
  (* SOFT_HLUTNM = "soft_lutpair1458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[61]_i_1 
       (.I0(getdata_in[61]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair1459" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[62]_i_1 
       (.I0(getdata_in[62]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[62]));
  (* SOFT_HLUTNM = "soft_lutpair1460" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[63]_i_2 
       (.I0(getdata_in[63]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[63]));
  LUT1 #(
    .INIT(2'h1)) 
    \sendreg[63]_i_3__1 
       (.I0(reset),
        .O(\sendreg[63]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1422" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sendreg[63]_i_7__3 
       (.I0(tx_len_reg[1]),
        .I1(Q),
        .I2(tx_len_reg[7]),
        .I3(tx_len_reg[6]),
        .O(\senddata_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1420" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \sendreg[63]_i_8__2 
       (.I0(tx_len_reg[5]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[4]),
        .I3(tx_len_reg[2]),
        .O(\sendreg_reg[63]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[6]_i_1 
       (.I0(data1[6]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair1430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[7]_i_1 
       (.I0(data1[7]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair1431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[8]_i_1 
       (.I0(data1[8]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair1431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[9]_i_1 
       (.I0(data1[9]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[9]),
        .O(p_0_in[9]));
  FDCE \sendreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[0]),
        .Q(\sendreg_reg_n_0_[0] ));
  FDCE \sendreg_reg[10] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[10]),
        .Q(data1[2]));
  FDCE \sendreg_reg[11] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[11]),
        .Q(data1[3]));
  FDCE \sendreg_reg[12] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[12]),
        .Q(data1[4]));
  FDCE \sendreg_reg[13] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[13]),
        .Q(data1[5]));
  FDCE \sendreg_reg[14] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[14]),
        .Q(data1[6]));
  FDCE \sendreg_reg[15] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[15]),
        .Q(data1[7]));
  FDCE \sendreg_reg[16] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[16]),
        .Q(data1[8]));
  FDCE \sendreg_reg[17] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[17]),
        .Q(data1[9]));
  FDCE \sendreg_reg[18] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[18]),
        .Q(data1[10]));
  FDCE \sendreg_reg[19] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[19]),
        .Q(data1[11]));
  FDCE \sendreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[1]),
        .Q(\sendreg_reg_n_0_[1] ));
  FDCE \sendreg_reg[20] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[20]),
        .Q(data1[12]));
  FDCE \sendreg_reg[21] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[21]),
        .Q(data1[13]));
  FDCE \sendreg_reg[22] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[22]),
        .Q(data1[14]));
  FDCE \sendreg_reg[23] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[23]),
        .Q(data1[15]));
  FDCE \sendreg_reg[24] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[24]),
        .Q(data1[16]));
  FDCE \sendreg_reg[25] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[25]),
        .Q(data1[17]));
  FDCE \sendreg_reg[26] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[26]),
        .Q(data1[18]));
  FDCE \sendreg_reg[27] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[27]),
        .Q(data1[19]));
  FDCE \sendreg_reg[28] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[28]),
        .Q(data1[20]));
  FDCE \sendreg_reg[29] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[29]),
        .Q(data1[21]));
  FDCE \sendreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[2]),
        .Q(\sendreg_reg_n_0_[2] ));
  FDCE \sendreg_reg[30] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[30]),
        .Q(data1[22]));
  FDCE \sendreg_reg[31] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[31]),
        .Q(data1[23]));
  FDCE \sendreg_reg[32] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[32]),
        .Q(data1[24]));
  FDCE \sendreg_reg[33] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[33]),
        .Q(data1[25]));
  FDCE \sendreg_reg[34] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[34]),
        .Q(data1[26]));
  FDCE \sendreg_reg[35] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[35]),
        .Q(data1[27]));
  FDCE \sendreg_reg[36] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[36]),
        .Q(data1[28]));
  FDCE \sendreg_reg[37] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[37]),
        .Q(data1[29]));
  FDCE \sendreg_reg[38] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[38]),
        .Q(data1[30]));
  FDCE \sendreg_reg[39] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[39]),
        .Q(data1[31]));
  FDCE \sendreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[3]),
        .Q(\sendreg_reg_n_0_[3] ));
  FDCE \sendreg_reg[40] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[40]),
        .Q(data1[32]));
  FDCE \sendreg_reg[41] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[41]),
        .Q(data1[33]));
  FDCE \sendreg_reg[42] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[42]),
        .Q(data1[34]));
  FDCE \sendreg_reg[43] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[43]),
        .Q(data1[35]));
  FDCE \sendreg_reg[44] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[44]),
        .Q(data1[36]));
  FDCE \sendreg_reg[45] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[45]),
        .Q(data1[37]));
  FDCE \sendreg_reg[46] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[46]),
        .Q(data1[38]));
  FDCE \sendreg_reg[47] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[47]),
        .Q(data1[39]));
  FDCE \sendreg_reg[48] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[48]),
        .Q(data1[40]));
  FDCE \sendreg_reg[49] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[49]),
        .Q(data1[41]));
  FDCE \sendreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[4]),
        .Q(\sendreg_reg_n_0_[4] ));
  FDCE \sendreg_reg[50] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[50]),
        .Q(data1[42]));
  FDCE \sendreg_reg[51] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[51]),
        .Q(data1[43]));
  FDCE \sendreg_reg[52] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[52]),
        .Q(data1[44]));
  FDCE \sendreg_reg[53] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[53]),
        .Q(data1[45]));
  FDCE \sendreg_reg[54] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[54]),
        .Q(data1[46]));
  FDCE \sendreg_reg[55] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[55]),
        .Q(data1[47]));
  FDCE \sendreg_reg[56] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[56]),
        .Q(data1[48]));
  FDCE \sendreg_reg[57] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[57]),
        .Q(data1[49]));
  FDCE \sendreg_reg[58] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[58]),
        .Q(data1[50]));
  FDCE \sendreg_reg[59] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[59]),
        .Q(data1[51]));
  FDCE \sendreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[5]),
        .Q(\sendreg_reg_n_0_[5] ));
  FDCE \sendreg_reg[60] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[60]),
        .Q(data1[52]));
  FDCE \sendreg_reg[61] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[61]),
        .Q(data1[53]));
  FDCE \sendreg_reg[62] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[62]),
        .Q(data1[54]));
  FDCE \sendreg_reg[63] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[63]),
        .Q(data1[55]));
  FDCE \sendreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[6]),
        .Q(\sendreg_reg_n_0_[6] ));
  FDCE \sendreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[7]),
        .Q(\sendreg_reg_n_0_[7] ));
  FDCE \sendreg_reg[8] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[8]),
        .Q(data1[0]));
  FDCE \sendreg_reg[9] 
       (.C(clk),
        .CE(\addr_reg[6]_0 ),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in[9]),
        .Q(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair1422" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \tx_len[1]_i_1 
       (.I0(E),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair1419" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \tx_len[2]_i_1 
       (.I0(E),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .I3(tx_len_reg[2]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair1419" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tx_len[3]_i_1 
       (.I0(E),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[3]),
        .O(p_0_in__8[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \tx_len[4]_i_1 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[1]),
        .I3(Q),
        .I4(tx_len_reg[2]),
        .I5(E),
        .O(p_0_in__8[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[5]_i_1 
       (.I0(E),
        .I1(\tx_len[5]_i_2__7_n_0 ),
        .I2(tx_len_reg[5]),
        .O(p_0_in__8[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tx_len[5]_i_2__7 
       (.I0(tx_len_reg[3]),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[4]),
        .O(\tx_len[5]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1421" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[6]_i_1 
       (.I0(E),
        .I1(\tx_len[7]_i_3__7_n_0 ),
        .I2(tx_len_reg[6]),
        .O(p_0_in__8[6]));
  (* SOFT_HLUTNM = "soft_lutpair1421" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \tx_len[7]_i_2 
       (.I0(E),
        .I1(\tx_len[7]_i_3__7_n_0 ),
        .I2(tx_len_reg[6]),
        .I3(tx_len_reg[7]),
        .O(p_0_in__8[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tx_len[7]_i_3__7 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[2]),
        .I2(Q),
        .I3(tx_len_reg[1]),
        .I4(tx_len_reg[3]),
        .I5(tx_len_reg[5]),
        .O(\tx_len[7]_i_3__7_n_0 ));
  FDCE \tx_len_reg[0] 
       (.C(clk),
        .CE(rd_down_reg),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(D),
        .Q(Q));
  FDCE \tx_len_reg[1] 
       (.C(clk),
        .CE(rd_down_reg),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in__8[1]),
        .Q(tx_len_reg[1]));
  FDCE \tx_len_reg[2] 
       (.C(clk),
        .CE(rd_down_reg),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in__8[2]),
        .Q(tx_len_reg[2]));
  FDCE \tx_len_reg[3] 
       (.C(clk),
        .CE(rd_down_reg),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in__8[3]),
        .Q(tx_len_reg[3]));
  FDCE \tx_len_reg[4] 
       (.C(clk),
        .CE(rd_down_reg),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in__8[4]),
        .Q(tx_len_reg[4]));
  FDCE \tx_len_reg[5] 
       (.C(clk),
        .CE(rd_down_reg),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in__8[5]),
        .Q(tx_len_reg[5]));
  FDCE \tx_len_reg[6] 
       (.C(clk),
        .CE(rd_down_reg),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in__8[6]),
        .Q(tx_len_reg[6]));
  FDCE \tx_len_reg[7] 
       (.C(clk),
        .CE(rd_down_reg),
        .CLR(\sendreg[63]_i_3__1_n_0 ),
        .D(p_0_in__8[7]),
        .Q(tx_len_reg[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized2
   (Q,
    rreg_system_debug4_valid,
    rreg_system_debug4,
    clk,
    E,
    reset);
  output [7:0]Q;
  input rreg_system_debug4_valid;
  input [7:0]rreg_system_debug4;
  input clk;
  input [0:0]E;
  input reset;

  wire [0:0]E;
  wire [7:0]Q;
  wire clk;
  wire \getdata_in_reg_n_0_[0] ;
  wire \getdata_in_reg_n_0_[1] ;
  wire \getdata_in_reg_n_0_[2] ;
  wire \getdata_in_reg_n_0_[3] ;
  wire \getdata_in_reg_n_0_[4] ;
  wire \getdata_in_reg_n_0_[5] ;
  wire \getdata_in_reg_n_0_[6] ;
  wire \getdata_in_reg_n_0_[7] ;
  wire reset;
  wire [7:0]rreg_system_debug4;
  wire rreg_system_debug4_valid;

  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_system_debug4_valid),
        .D(rreg_system_debug4[0]),
        .Q(\getdata_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_system_debug4_valid),
        .D(rreg_system_debug4[1]),
        .Q(\getdata_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_system_debug4_valid),
        .D(rreg_system_debug4[2]),
        .Q(\getdata_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_system_debug4_valid),
        .D(rreg_system_debug4[3]),
        .Q(\getdata_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_system_debug4_valid),
        .D(rreg_system_debug4[4]),
        .Q(\getdata_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_system_debug4_valid),
        .D(rreg_system_debug4[5]),
        .Q(\getdata_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_system_debug4_valid),
        .D(rreg_system_debug4[6]),
        .Q(\getdata_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_system_debug4_valid),
        .D(rreg_system_debug4[7]),
        .Q(\getdata_in_reg_n_0_[7] ),
        .R(1'b0));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[0] ),
        .Q(Q[0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[1] ),
        .Q(Q[1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[2] ),
        .Q(Q[2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[3] ),
        .Q(Q[3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[4] ),
        .Q(Q[4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[5] ),
        .Q(Q[5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[6] ),
        .Q(Q[6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[7] ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized3
   (Q,
    rreg_system_status_valid,
    rreg_system_status,
    clk,
    E,
    reset);
  output [7:0]Q;
  input rreg_system_status_valid;
  input [7:0]rreg_system_status;
  input clk;
  input [0:0]E;
  input reset;

  wire [0:0]E;
  wire [7:0]Q;
  wire clk;
  wire \getdata_in_reg_n_0_[0] ;
  wire \getdata_in_reg_n_0_[1] ;
  wire \getdata_in_reg_n_0_[2] ;
  wire \getdata_in_reg_n_0_[3] ;
  wire \getdata_in_reg_n_0_[4] ;
  wire \getdata_in_reg_n_0_[5] ;
  wire \getdata_in_reg_n_0_[6] ;
  wire \getdata_in_reg_n_0_[7] ;
  wire reset;
  wire [7:0]rreg_system_status;
  wire rreg_system_status_valid;

  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_system_status_valid),
        .D(rreg_system_status[0]),
        .Q(\getdata_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_system_status_valid),
        .D(rreg_system_status[1]),
        .Q(\getdata_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_system_status_valid),
        .D(rreg_system_status[2]),
        .Q(\getdata_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_system_status_valid),
        .D(rreg_system_status[3]),
        .Q(\getdata_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_system_status_valid),
        .D(rreg_system_status[4]),
        .Q(\getdata_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_system_status_valid),
        .D(rreg_system_status[5]),
        .Q(\getdata_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_system_status_valid),
        .D(rreg_system_status[6]),
        .Q(\getdata_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_system_status_valid),
        .D(rreg_system_status[7]),
        .Q(\getdata_in_reg_n_0_[7] ),
        .R(1'b0));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[0] ),
        .Q(Q[0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[1] ),
        .Q(Q[1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[2] ),
        .Q(Q[2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[3] ),
        .Q(Q[3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[4] ),
        .Q(Q[4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[5] ),
        .Q(Q[5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[6] ),
        .Q(Q[6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[7] ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized4
   (Q,
    \sendreg_reg[47]_0 ,
    \addr_reg[7] ,
    D,
    E,
    \addr_reg[5] ,
    \addr_reg[6] ,
    reset,
    rreg_system_version_valid,
    rreg_system_version,
    clk,
    \addr_reg[1] ,
    reset_0,
    \addr_reg[1]_0 );
  output [0:0]Q;
  output \sendreg_reg[47]_0 ;
  output [7:0]\addr_reg[7] ;
  input [0:0]D;
  input [0:0]E;
  input \addr_reg[5] ;
  input \addr_reg[6] ;
  input reset;
  input rreg_system_version_valid;
  input [47:0]rreg_system_version;
  input clk;
  input [0:0]\addr_reg[1] ;
  input reset_0;
  input [0:0]\addr_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\addr_reg[1] ;
  wire [0:0]\addr_reg[1]_0 ;
  wire \addr_reg[5] ;
  wire \addr_reg[6] ;
  wire [7:0]\addr_reg[7] ;
  wire \check[0]_i_1__5_n_0 ;
  wire \check[1]_i_1__5_n_0 ;
  wire \check[2]_i_1__5_n_0 ;
  wire \check[3]_i_1__5_n_0 ;
  wire \check[4]_i_1__5_n_0 ;
  wire \check[5]_i_1__5_n_0 ;
  wire \check[6]_i_1__5_n_0 ;
  wire \check[7]_i_1__5_n_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [39:0]data1;
  wire [47:0]getdata_in;
  wire [7:1]p_0_in;
  wire [47:0]p_0_in_0;
  wire reset;
  wire reset_0;
  wire [47:0]rreg_system_version;
  wire rreg_system_version_valid;
  wire \senddata[0]_i_1_n_0 ;
  wire \senddata[1]_i_1_n_0 ;
  wire \senddata[2]_i_1_n_0 ;
  wire \senddata[3]_i_1_n_0 ;
  wire \senddata[4]_i_1_n_0 ;
  wire \senddata[5]_i_1_n_0 ;
  wire \senddata[6]_i_1_n_0 ;
  wire \senddata[7]_i_2__0_n_0 ;
  wire \senddata[7]_i_4__1_n_0 ;
  wire \sendreg[47]_i_10_n_0 ;
  wire \sendreg[47]_i_3_n_0 ;
  wire \sendreg[47]_i_9_n_0 ;
  wire \sendreg_reg[47]_0 ;
  wire \sendreg_reg_n_0_[0] ;
  wire \sendreg_reg_n_0_[1] ;
  wire \sendreg_reg_n_0_[2] ;
  wire \sendreg_reg_n_0_[3] ;
  wire \sendreg_reg_n_0_[4] ;
  wire \sendreg_reg_n_0_[5] ;
  wire \sendreg_reg_n_0_[6] ;
  wire \sendreg_reg_n_0_[7] ;
  wire \tx_len[5]_i_2_n_0 ;
  wire \tx_len[7]_i_3_n_0 ;
  wire [7:1]tx_len_reg;

  (* SOFT_HLUTNM = "soft_lutpair1577" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[0]_i_1__5 
       (.I0(\sendreg_reg[47]_0 ),
        .I1(\check_reg_n_0_[0] ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\check[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1578" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[1]_i_1__5 
       (.I0(\sendreg_reg[47]_0 ),
        .I1(\check_reg_n_0_[1] ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\check[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1579" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[2]_i_1__5 
       (.I0(\sendreg_reg[47]_0 ),
        .I1(\check_reg_n_0_[2] ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\check[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1580" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[3]_i_1__5 
       (.I0(\sendreg_reg[47]_0 ),
        .I1(\check_reg_n_0_[3] ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\check[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1581" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[4]_i_1__5 
       (.I0(\sendreg_reg[47]_0 ),
        .I1(\check_reg_n_0_[4] ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\check[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1577" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[5]_i_1__5 
       (.I0(\sendreg_reg[47]_0 ),
        .I1(\check_reg_n_0_[5] ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\check[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1578" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[6]_i_1__5 
       (.I0(\sendreg_reg[47]_0 ),
        .I1(\check_reg_n_0_[6] ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\check[6]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1579" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[7]_i_1__5 
       (.I0(\sendreg_reg[47]_0 ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\check[7]_i_1__5_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(\check[0]_i_1__5_n_0 ),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(\check[1]_i_1__5_n_0 ),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(\check[2]_i_1__5_n_0 ),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(\check[3]_i_1__5_n_0 ),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(\check[4]_i_1__5_n_0 ),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(\check[5]_i_1__5_n_0 ),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(\check[6]_i_1__5_n_0 ),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(\check[7]_i_1__5_n_0 ),
        .Q(\check_reg_n_0_[7] ));
  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[10] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[10]),
        .Q(getdata_in[10]),
        .R(1'b0));
  FDRE \getdata_in_reg[11] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[11]),
        .Q(getdata_in[11]),
        .R(1'b0));
  FDRE \getdata_in_reg[12] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[12]),
        .Q(getdata_in[12]),
        .R(1'b0));
  FDRE \getdata_in_reg[13] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[13]),
        .Q(getdata_in[13]),
        .R(1'b0));
  FDRE \getdata_in_reg[14] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[14]),
        .Q(getdata_in[14]),
        .R(1'b0));
  FDRE \getdata_in_reg[15] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[15]),
        .Q(getdata_in[15]),
        .R(1'b0));
  FDRE \getdata_in_reg[16] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[16]),
        .Q(getdata_in[16]),
        .R(1'b0));
  FDRE \getdata_in_reg[17] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[17]),
        .Q(getdata_in[17]),
        .R(1'b0));
  FDRE \getdata_in_reg[18] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[18]),
        .Q(getdata_in[18]),
        .R(1'b0));
  FDRE \getdata_in_reg[19] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[19]),
        .Q(getdata_in[19]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[20] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[20]),
        .Q(getdata_in[20]),
        .R(1'b0));
  FDRE \getdata_in_reg[21] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[21]),
        .Q(getdata_in[21]),
        .R(1'b0));
  FDRE \getdata_in_reg[22] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[22]),
        .Q(getdata_in[22]),
        .R(1'b0));
  FDRE \getdata_in_reg[23] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[23]),
        .Q(getdata_in[23]),
        .R(1'b0));
  FDRE \getdata_in_reg[24] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[24]),
        .Q(getdata_in[24]),
        .R(1'b0));
  FDRE \getdata_in_reg[25] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[25]),
        .Q(getdata_in[25]),
        .R(1'b0));
  FDRE \getdata_in_reg[26] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[26]),
        .Q(getdata_in[26]),
        .R(1'b0));
  FDRE \getdata_in_reg[27] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[27]),
        .Q(getdata_in[27]),
        .R(1'b0));
  FDRE \getdata_in_reg[28] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[28]),
        .Q(getdata_in[28]),
        .R(1'b0));
  FDRE \getdata_in_reg[29] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[29]),
        .Q(getdata_in[29]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[30] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[30]),
        .Q(getdata_in[30]),
        .R(1'b0));
  FDRE \getdata_in_reg[31] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[31]),
        .Q(getdata_in[31]),
        .R(1'b0));
  FDRE \getdata_in_reg[32] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[32]),
        .Q(getdata_in[32]),
        .R(1'b0));
  FDRE \getdata_in_reg[33] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[33]),
        .Q(getdata_in[33]),
        .R(1'b0));
  FDRE \getdata_in_reg[34] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[34]),
        .Q(getdata_in[34]),
        .R(1'b0));
  FDRE \getdata_in_reg[35] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[35]),
        .Q(getdata_in[35]),
        .R(1'b0));
  FDRE \getdata_in_reg[36] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[36]),
        .Q(getdata_in[36]),
        .R(1'b0));
  FDRE \getdata_in_reg[37] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[37]),
        .Q(getdata_in[37]),
        .R(1'b0));
  FDRE \getdata_in_reg[38] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[38]),
        .Q(getdata_in[38]),
        .R(1'b0));
  FDRE \getdata_in_reg[39] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[39]),
        .Q(getdata_in[39]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[40] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[40]),
        .Q(getdata_in[40]),
        .R(1'b0));
  FDRE \getdata_in_reg[41] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[41]),
        .Q(getdata_in[41]),
        .R(1'b0));
  FDRE \getdata_in_reg[42] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[42]),
        .Q(getdata_in[42]),
        .R(1'b0));
  FDRE \getdata_in_reg[43] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[43]),
        .Q(getdata_in[43]),
        .R(1'b0));
  FDRE \getdata_in_reg[44] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[44]),
        .Q(getdata_in[44]),
        .R(1'b0));
  FDRE \getdata_in_reg[45] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[45]),
        .Q(getdata_in[45]),
        .R(1'b0));
  FDRE \getdata_in_reg[46] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[46]),
        .Q(getdata_in[46]),
        .R(1'b0));
  FDRE \getdata_in_reg[47] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[47]),
        .Q(getdata_in[47]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDRE \getdata_in_reg[8] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[8]),
        .Q(getdata_in[8]),
        .R(1'b0));
  FDRE \getdata_in_reg[9] 
       (.C(clk),
        .CE(rreg_system_version_valid),
        .D(rreg_system_version[9]),
        .Q(getdata_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[0]_i_1 
       (.I0(\sendreg_reg_n_0_[0] ),
        .I1(\senddata[7]_i_4__1_n_0 ),
        .I2(\check_reg_n_0_[0] ),
        .O(\senddata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[1]_i_1 
       (.I0(\sendreg_reg_n_0_[1] ),
        .I1(\senddata[7]_i_4__1_n_0 ),
        .I2(\check_reg_n_0_[1] ),
        .O(\senddata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[2]_i_1 
       (.I0(\sendreg_reg_n_0_[2] ),
        .I1(\senddata[7]_i_4__1_n_0 ),
        .I2(\check_reg_n_0_[2] ),
        .O(\senddata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[3]_i_1 
       (.I0(\sendreg_reg_n_0_[3] ),
        .I1(\senddata[7]_i_4__1_n_0 ),
        .I2(\check_reg_n_0_[3] ),
        .O(\senddata[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[4]_i_1 
       (.I0(\sendreg_reg_n_0_[4] ),
        .I1(\senddata[7]_i_4__1_n_0 ),
        .I2(\check_reg_n_0_[4] ),
        .O(\senddata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[5]_i_1 
       (.I0(\sendreg_reg_n_0_[5] ),
        .I1(\senddata[7]_i_4__1_n_0 ),
        .I2(\check_reg_n_0_[5] ),
        .O(\senddata[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[6]_i_1 
       (.I0(\sendreg_reg_n_0_[6] ),
        .I1(\senddata[7]_i_4__1_n_0 ),
        .I2(\check_reg_n_0_[6] ),
        .O(\senddata[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[7]_i_2__0 
       (.I0(\sendreg_reg_n_0_[7] ),
        .I1(\senddata[7]_i_4__1_n_0 ),
        .I2(\check_reg_n_0_[7] ),
        .O(\senddata[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1575" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \senddata[7]_i_4__1 
       (.I0(\sendreg[47]_i_10_n_0 ),
        .I1(tx_len_reg[4]),
        .I2(tx_len_reg[2]),
        .I3(tx_len_reg[1]),
        .I4(Q),
        .O(\senddata[7]_i_4__1_n_0 ));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[0]_i_1_n_0 ),
        .Q(\addr_reg[7] [0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[1]_i_1_n_0 ),
        .Q(\addr_reg[7] [1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[2]_i_1_n_0 ),
        .Q(\addr_reg[7] [2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[3]_i_1_n_0 ),
        .Q(\addr_reg[7] [3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[4]_i_1_n_0 ),
        .Q(\addr_reg[7] [4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[5]_i_1_n_0 ),
        .Q(\addr_reg[7] [5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[6]_i_1_n_0 ),
        .Q(\addr_reg[7] [6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[7]_i_2__0_n_0 ),
        .Q(\addr_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair1580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[0]_i_1__5 
       (.I0(data1[0]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[0]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[10]_i_1__5 
       (.I0(data1[10]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[10]),
        .O(p_0_in_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair1586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[11]_i_1__5 
       (.I0(data1[11]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[11]),
        .O(p_0_in_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair1587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[12]_i_1__5 
       (.I0(data1[12]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[12]),
        .O(p_0_in_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair1587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[13]_i_1__5 
       (.I0(data1[13]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[13]),
        .O(p_0_in_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair1588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[14]_i_1__5 
       (.I0(data1[14]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[14]),
        .O(p_0_in_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair1588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[15]_i_1__5 
       (.I0(data1[15]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[15]),
        .O(p_0_in_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair1589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[16]_i_1__4 
       (.I0(data1[16]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[16]),
        .O(p_0_in_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair1589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[17]_i_1__4 
       (.I0(data1[17]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[17]),
        .O(p_0_in_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair1590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[18]_i_1__4 
       (.I0(data1[18]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[18]),
        .O(p_0_in_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair1591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[19]_i_1__4 
       (.I0(data1[19]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[19]),
        .O(p_0_in_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair1581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[1]_i_1__5 
       (.I0(data1[1]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[1]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[20]_i_1__4 
       (.I0(data1[20]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[20]),
        .O(p_0_in_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair1591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[21]_i_1__4 
       (.I0(data1[21]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[21]),
        .O(p_0_in_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair1592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[22]_i_1__4 
       (.I0(data1[22]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[22]),
        .O(p_0_in_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair1592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[23]_i_1__4 
       (.I0(data1[23]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[23]),
        .O(p_0_in_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair1593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[24]_i_1__4 
       (.I0(data1[24]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[24]),
        .O(p_0_in_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair1593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[25]_i_1__4 
       (.I0(data1[25]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[25]),
        .O(p_0_in_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair1594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[26]_i_1__4 
       (.I0(data1[26]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[26]),
        .O(p_0_in_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair1594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[27]_i_1__4 
       (.I0(data1[27]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[27]),
        .O(p_0_in_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair1595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[28]_i_1__4 
       (.I0(data1[28]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[28]),
        .O(p_0_in_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair1595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[29]_i_1__4 
       (.I0(data1[29]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[29]),
        .O(p_0_in_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair1582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[2]_i_1__5 
       (.I0(data1[2]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[2]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[30]_i_1__4 
       (.I0(data1[30]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[30]),
        .O(p_0_in_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair1596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[31]_i_1__4 
       (.I0(data1[31]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[31]),
        .O(p_0_in_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair1597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[32]_i_1__3 
       (.I0(data1[32]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[32]),
        .O(p_0_in_0[32]));
  (* SOFT_HLUTNM = "soft_lutpair1597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[33]_i_1__3 
       (.I0(data1[33]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[33]),
        .O(p_0_in_0[33]));
  (* SOFT_HLUTNM = "soft_lutpair1598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[34]_i_1__3 
       (.I0(data1[34]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[34]),
        .O(p_0_in_0[34]));
  (* SOFT_HLUTNM = "soft_lutpair1598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[35]_i_1__3 
       (.I0(data1[35]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[35]),
        .O(p_0_in_0[35]));
  (* SOFT_HLUTNM = "soft_lutpair1599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[36]_i_1__3 
       (.I0(data1[36]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[36]),
        .O(p_0_in_0[36]));
  (* SOFT_HLUTNM = "soft_lutpair1599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[37]_i_1__3 
       (.I0(data1[37]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[37]),
        .O(p_0_in_0[37]));
  (* SOFT_HLUTNM = "soft_lutpair1600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[38]_i_1__3 
       (.I0(data1[38]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[38]),
        .O(p_0_in_0[38]));
  (* SOFT_HLUTNM = "soft_lutpair1600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[39]_i_1__3 
       (.I0(data1[39]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[39]),
        .O(p_0_in_0[39]));
  (* SOFT_HLUTNM = "soft_lutpair1582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[3]_i_1__5 
       (.I0(data1[3]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[3]),
        .O(p_0_in_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair1606" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[40]_i_1__3 
       (.I0(getdata_in[40]),
        .I1(\sendreg_reg[47]_0 ),
        .O(p_0_in_0[40]));
  (* SOFT_HLUTNM = "soft_lutpair1607" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[41]_i_1__3 
       (.I0(getdata_in[41]),
        .I1(\sendreg_reg[47]_0 ),
        .O(p_0_in_0[41]));
  (* SOFT_HLUTNM = "soft_lutpair1608" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[42]_i_1__3 
       (.I0(getdata_in[42]),
        .I1(\sendreg_reg[47]_0 ),
        .O(p_0_in_0[42]));
  (* SOFT_HLUTNM = "soft_lutpair1609" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[43]_i_1__3 
       (.I0(getdata_in[43]),
        .I1(\sendreg_reg[47]_0 ),
        .O(p_0_in_0[43]));
  (* SOFT_HLUTNM = "soft_lutpair1608" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[44]_i_1__3 
       (.I0(getdata_in[44]),
        .I1(\sendreg_reg[47]_0 ),
        .O(p_0_in_0[44]));
  (* SOFT_HLUTNM = "soft_lutpair1607" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[45]_i_1__3 
       (.I0(getdata_in[45]),
        .I1(\sendreg_reg[47]_0 ),
        .O(p_0_in_0[45]));
  (* SOFT_HLUTNM = "soft_lutpair1606" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[46]_i_1__3 
       (.I0(getdata_in[46]),
        .I1(\sendreg_reg[47]_0 ),
        .O(p_0_in_0[46]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sendreg[47]_i_10 
       (.I0(tx_len_reg[6]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[7]),
        .I3(tx_len_reg[5]),
        .O(\sendreg[47]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1609" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[47]_i_2 
       (.I0(getdata_in[47]),
        .I1(\sendreg_reg[47]_0 ),
        .O(p_0_in_0[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \sendreg[47]_i_3 
       (.I0(reset),
        .O(\sendreg[47]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h44444440)) 
    \sendreg[47]_i_8 
       (.I0(\addr_reg[5] ),
        .I1(\addr_reg[6] ),
        .I2(\sendreg[47]_i_9_n_0 ),
        .I3(\sendreg[47]_i_10_n_0 ),
        .I4(Q),
        .O(\sendreg_reg[47]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1575" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sendreg[47]_i_9 
       (.I0(tx_len_reg[1]),
        .I1(tx_len_reg[4]),
        .I2(tx_len_reg[2]),
        .O(\sendreg[47]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[4]_i_1__5 
       (.I0(data1[4]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[4]),
        .O(p_0_in_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[5]_i_1__5 
       (.I0(data1[5]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[5]),
        .O(p_0_in_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair1584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[6]_i_1__5 
       (.I0(data1[6]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[6]),
        .O(p_0_in_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[7]_i_1__5 
       (.I0(data1[7]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[7]),
        .O(p_0_in_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair1585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[8]_i_1__5 
       (.I0(data1[8]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[8]),
        .O(p_0_in_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair1585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[9]_i_1__5 
       (.I0(data1[9]),
        .I1(\sendreg_reg[47]_0 ),
        .I2(getdata_in[9]),
        .O(p_0_in_0[9]));
  FDCE \sendreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[0]),
        .Q(\sendreg_reg_n_0_[0] ));
  FDCE \sendreg_reg[10] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[10]),
        .Q(data1[2]));
  FDCE \sendreg_reg[11] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[11]),
        .Q(data1[3]));
  FDCE \sendreg_reg[12] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[12]),
        .Q(data1[4]));
  FDCE \sendreg_reg[13] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[13]),
        .Q(data1[5]));
  FDCE \sendreg_reg[14] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[14]),
        .Q(data1[6]));
  FDCE \sendreg_reg[15] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[15]),
        .Q(data1[7]));
  FDCE \sendreg_reg[16] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[16]),
        .Q(data1[8]));
  FDCE \sendreg_reg[17] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[17]),
        .Q(data1[9]));
  FDCE \sendreg_reg[18] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[18]),
        .Q(data1[10]));
  FDCE \sendreg_reg[19] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[19]),
        .Q(data1[11]));
  FDCE \sendreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[1]),
        .Q(\sendreg_reg_n_0_[1] ));
  FDCE \sendreg_reg[20] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[20]),
        .Q(data1[12]));
  FDCE \sendreg_reg[21] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[21]),
        .Q(data1[13]));
  FDCE \sendreg_reg[22] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[22]),
        .Q(data1[14]));
  FDCE \sendreg_reg[23] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[23]),
        .Q(data1[15]));
  FDCE \sendreg_reg[24] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[24]),
        .Q(data1[16]));
  FDCE \sendreg_reg[25] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[25]),
        .Q(data1[17]));
  FDCE \sendreg_reg[26] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[26]),
        .Q(data1[18]));
  FDCE \sendreg_reg[27] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[27]),
        .Q(data1[19]));
  FDCE \sendreg_reg[28] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[28]),
        .Q(data1[20]));
  FDCE \sendreg_reg[29] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[29]),
        .Q(data1[21]));
  FDCE \sendreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[2]),
        .Q(\sendreg_reg_n_0_[2] ));
  FDCE \sendreg_reg[30] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[30]),
        .Q(data1[22]));
  FDCE \sendreg_reg[31] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[31]),
        .Q(data1[23]));
  FDCE \sendreg_reg[32] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[32]),
        .Q(data1[24]));
  FDCE \sendreg_reg[33] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[33]),
        .Q(data1[25]));
  FDCE \sendreg_reg[34] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[34]),
        .Q(data1[26]));
  FDCE \sendreg_reg[35] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[35]),
        .Q(data1[27]));
  FDCE \sendreg_reg[36] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[36]),
        .Q(data1[28]));
  FDCE \sendreg_reg[37] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[37]),
        .Q(data1[29]));
  FDCE \sendreg_reg[38] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[38]),
        .Q(data1[30]));
  FDCE \sendreg_reg[39] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[39]),
        .Q(data1[31]));
  FDCE \sendreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[3]),
        .Q(\sendreg_reg_n_0_[3] ));
  FDCE \sendreg_reg[40] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[40]),
        .Q(data1[32]));
  FDCE \sendreg_reg[41] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[41]),
        .Q(data1[33]));
  FDCE \sendreg_reg[42] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[42]),
        .Q(data1[34]));
  FDCE \sendreg_reg[43] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[43]),
        .Q(data1[35]));
  FDCE \sendreg_reg[44] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[44]),
        .Q(data1[36]));
  FDCE \sendreg_reg[45] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[45]),
        .Q(data1[37]));
  FDCE \sendreg_reg[46] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[46]),
        .Q(data1[38]));
  FDCE \sendreg_reg[47] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[47]),
        .Q(data1[39]));
  FDCE \sendreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[4]),
        .Q(\sendreg_reg_n_0_[4] ));
  FDCE \sendreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[5]),
        .Q(\sendreg_reg_n_0_[5] ));
  FDCE \sendreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[6]),
        .Q(\sendreg_reg_n_0_[6] ));
  FDCE \sendreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[7]),
        .Q(\sendreg_reg_n_0_[7] ));
  FDCE \sendreg_reg[8] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[8]),
        .Q(data1[0]));
  FDCE \sendreg_reg[9] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in_0[9]),
        .Q(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair1601" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \tx_len[1]_i_1__5 
       (.I0(E),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair1574" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \tx_len[2]_i_1__5 
       (.I0(E),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .I3(tx_len_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1574" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tx_len[3]_i_1__5 
       (.I0(E),
        .I1(tx_len_reg[2]),
        .I2(tx_len_reg[1]),
        .I3(Q),
        .I4(tx_len_reg[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \tx_len[4]_i_1__5 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[2]),
        .I3(tx_len_reg[1]),
        .I4(Q),
        .I5(E),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair1601" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[5]_i_1__5 
       (.I0(E),
        .I1(\tx_len[5]_i_2_n_0 ),
        .I2(tx_len_reg[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tx_len[5]_i_2 
       (.I0(tx_len_reg[3]),
        .I1(tx_len_reg[2]),
        .I2(tx_len_reg[1]),
        .I3(Q),
        .I4(tx_len_reg[4]),
        .O(\tx_len[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1576" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[6]_i_1__5 
       (.I0(E),
        .I1(\tx_len[7]_i_3_n_0 ),
        .I2(tx_len_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair1576" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \tx_len[7]_i_2__5 
       (.I0(E),
        .I1(\tx_len[7]_i_3_n_0 ),
        .I2(tx_len_reg[6]),
        .I3(tx_len_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tx_len[7]_i_3 
       (.I0(tx_len_reg[4]),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[3]),
        .I5(tx_len_reg[5]),
        .O(\tx_len[7]_i_3_n_0 ));
  FDCE \tx_len_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(D),
        .Q(Q));
  FDCE \tx_len_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in[1]),
        .Q(tx_len_reg[1]));
  FDCE \tx_len_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in[2]),
        .Q(tx_len_reg[2]));
  FDCE \tx_len_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in[3]),
        .Q(tx_len_reg[3]));
  FDCE \tx_len_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in[4]),
        .Q(tx_len_reg[4]));
  FDCE \tx_len_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in[5]),
        .Q(tx_len_reg[5]));
  FDCE \tx_len_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in[6]),
        .Q(tx_len_reg[6]));
  FDCE \tx_len_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(\sendreg[47]_i_3_n_0 ),
        .D(p_0_in[7]),
        .Q(tx_len_reg[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized5
   (Q,
    \senddata_reg[7]_0 ,
    \sendreg_reg[0]_0 ,
    \addr_reg[7] ,
    D,
    tx_len1,
    \addr_reg[6] ,
    reset,
    rreg_system_rtctime_valid,
    rreg_system_rtctime,
    clk,
    E,
    reset_0,
    \addr_reg[0] );
  output [0:0]Q;
  output \senddata_reg[7]_0 ;
  output \sendreg_reg[0]_0 ;
  output [7:0]\addr_reg[7] ;
  input [0:0]D;
  input tx_len1;
  input \addr_reg[6] ;
  input reset;
  input rreg_system_rtctime_valid;
  input [63:0]rreg_system_rtctime;
  input clk;
  input [0:0]E;
  input reset_0;
  input [0:0]\addr_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\addr_reg[0] ;
  wire \addr_reg[6] ;
  wire [7:0]\addr_reg[7] ;
  wire \check[0]_i_1__2_n_0 ;
  wire \check[1]_i_1__2_n_0 ;
  wire \check[2]_i_1__2_n_0 ;
  wire \check[3]_i_1__2_n_0 ;
  wire \check[4]_i_1__2_n_0 ;
  wire \check[5]_i_1__2_n_0 ;
  wire \check[6]_i_1__2_n_0 ;
  wire \check[7]_i_1__2_n_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [55:0]data1;
  wire [63:0]getdata_in;
  wire [63:0]p_0_in;
  wire [7:1]p_0_in__0;
  wire reset;
  wire reset_0;
  wire [63:0]rreg_system_rtctime;
  wire rreg_system_rtctime_valid;
  wire \senddata[0]_i_1__0_n_0 ;
  wire \senddata[1]_i_1__0_n_0 ;
  wire \senddata[2]_i_1__0_n_0 ;
  wire \senddata[3]_i_1__0_n_0 ;
  wire \senddata[4]_i_1__0_n_0 ;
  wire \senddata[5]_i_1__0_n_0 ;
  wire \senddata[6]_i_1__0_n_0 ;
  wire \senddata[7]_i_2__1_n_0 ;
  wire \senddata[7]_i_5_n_0 ;
  wire \senddata_reg[7]_0 ;
  wire \sendreg[63]_i_3__3_n_0 ;
  wire \sendreg_reg[0]_0 ;
  wire \sendreg_reg_n_0_[0] ;
  wire \sendreg_reg_n_0_[1] ;
  wire \sendreg_reg_n_0_[2] ;
  wire \sendreg_reg_n_0_[3] ;
  wire \sendreg_reg_n_0_[4] ;
  wire \sendreg_reg_n_0_[5] ;
  wire \sendreg_reg_n_0_[6] ;
  wire \sendreg_reg_n_0_[7] ;
  wire tx_len1;
  wire \tx_len[5]_i_2__0_n_0 ;
  wire \tx_len[7]_i_3__0_n_0 ;
  wire [7:1]tx_len_reg;

  (* SOFT_HLUTNM = "soft_lutpair1506" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[0]_i_1__2 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[0] ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\check[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1507" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[1]_i_1__2 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[1] ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\check[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1508" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[2]_i_1__2 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[2] ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\check[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1509" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[3]_i_1__2 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[3] ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\check[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1510" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[4]_i_1__2 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[4] ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\check[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1511" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[5]_i_1__2 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[5] ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\check[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1512" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[6]_i_1__2 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[6] ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\check[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1506" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[7]_i_1__2 
       (.I0(\addr_reg[6] ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\check[7]_i_1__2_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(\check[0]_i_1__2_n_0 ),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(\check[1]_i_1__2_n_0 ),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(\check[2]_i_1__2_n_0 ),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(\check[3]_i_1__2_n_0 ),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(\check[4]_i_1__2_n_0 ),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(\check[5]_i_1__2_n_0 ),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(\check[6]_i_1__2_n_0 ),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(\check[7]_i_1__2_n_0 ),
        .Q(\check_reg_n_0_[7] ));
  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[10] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[10]),
        .Q(getdata_in[10]),
        .R(1'b0));
  FDRE \getdata_in_reg[11] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[11]),
        .Q(getdata_in[11]),
        .R(1'b0));
  FDRE \getdata_in_reg[12] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[12]),
        .Q(getdata_in[12]),
        .R(1'b0));
  FDRE \getdata_in_reg[13] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[13]),
        .Q(getdata_in[13]),
        .R(1'b0));
  FDRE \getdata_in_reg[14] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[14]),
        .Q(getdata_in[14]),
        .R(1'b0));
  FDRE \getdata_in_reg[15] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[15]),
        .Q(getdata_in[15]),
        .R(1'b0));
  FDRE \getdata_in_reg[16] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[16]),
        .Q(getdata_in[16]),
        .R(1'b0));
  FDRE \getdata_in_reg[17] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[17]),
        .Q(getdata_in[17]),
        .R(1'b0));
  FDRE \getdata_in_reg[18] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[18]),
        .Q(getdata_in[18]),
        .R(1'b0));
  FDRE \getdata_in_reg[19] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[19]),
        .Q(getdata_in[19]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[20] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[20]),
        .Q(getdata_in[20]),
        .R(1'b0));
  FDRE \getdata_in_reg[21] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[21]),
        .Q(getdata_in[21]),
        .R(1'b0));
  FDRE \getdata_in_reg[22] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[22]),
        .Q(getdata_in[22]),
        .R(1'b0));
  FDRE \getdata_in_reg[23] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[23]),
        .Q(getdata_in[23]),
        .R(1'b0));
  FDRE \getdata_in_reg[24] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[24]),
        .Q(getdata_in[24]),
        .R(1'b0));
  FDRE \getdata_in_reg[25] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[25]),
        .Q(getdata_in[25]),
        .R(1'b0));
  FDRE \getdata_in_reg[26] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[26]),
        .Q(getdata_in[26]),
        .R(1'b0));
  FDRE \getdata_in_reg[27] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[27]),
        .Q(getdata_in[27]),
        .R(1'b0));
  FDRE \getdata_in_reg[28] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[28]),
        .Q(getdata_in[28]),
        .R(1'b0));
  FDRE \getdata_in_reg[29] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[29]),
        .Q(getdata_in[29]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[30] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[30]),
        .Q(getdata_in[30]),
        .R(1'b0));
  FDRE \getdata_in_reg[31] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[31]),
        .Q(getdata_in[31]),
        .R(1'b0));
  FDRE \getdata_in_reg[32] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[32]),
        .Q(getdata_in[32]),
        .R(1'b0));
  FDRE \getdata_in_reg[33] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[33]),
        .Q(getdata_in[33]),
        .R(1'b0));
  FDRE \getdata_in_reg[34] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[34]),
        .Q(getdata_in[34]),
        .R(1'b0));
  FDRE \getdata_in_reg[35] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[35]),
        .Q(getdata_in[35]),
        .R(1'b0));
  FDRE \getdata_in_reg[36] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[36]),
        .Q(getdata_in[36]),
        .R(1'b0));
  FDRE \getdata_in_reg[37] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[37]),
        .Q(getdata_in[37]),
        .R(1'b0));
  FDRE \getdata_in_reg[38] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[38]),
        .Q(getdata_in[38]),
        .R(1'b0));
  FDRE \getdata_in_reg[39] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[39]),
        .Q(getdata_in[39]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[40] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[40]),
        .Q(getdata_in[40]),
        .R(1'b0));
  FDRE \getdata_in_reg[41] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[41]),
        .Q(getdata_in[41]),
        .R(1'b0));
  FDRE \getdata_in_reg[42] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[42]),
        .Q(getdata_in[42]),
        .R(1'b0));
  FDRE \getdata_in_reg[43] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[43]),
        .Q(getdata_in[43]),
        .R(1'b0));
  FDRE \getdata_in_reg[44] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[44]),
        .Q(getdata_in[44]),
        .R(1'b0));
  FDRE \getdata_in_reg[45] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[45]),
        .Q(getdata_in[45]),
        .R(1'b0));
  FDRE \getdata_in_reg[46] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[46]),
        .Q(getdata_in[46]),
        .R(1'b0));
  FDRE \getdata_in_reg[47] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[47]),
        .Q(getdata_in[47]),
        .R(1'b0));
  FDRE \getdata_in_reg[48] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[48]),
        .Q(getdata_in[48]),
        .R(1'b0));
  FDRE \getdata_in_reg[49] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[49]),
        .Q(getdata_in[49]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[50] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[50]),
        .Q(getdata_in[50]),
        .R(1'b0));
  FDRE \getdata_in_reg[51] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[51]),
        .Q(getdata_in[51]),
        .R(1'b0));
  FDRE \getdata_in_reg[52] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[52]),
        .Q(getdata_in[52]),
        .R(1'b0));
  FDRE \getdata_in_reg[53] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[53]),
        .Q(getdata_in[53]),
        .R(1'b0));
  FDRE \getdata_in_reg[54] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[54]),
        .Q(getdata_in[54]),
        .R(1'b0));
  FDRE \getdata_in_reg[55] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[55]),
        .Q(getdata_in[55]),
        .R(1'b0));
  FDRE \getdata_in_reg[56] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[56]),
        .Q(getdata_in[56]),
        .R(1'b0));
  FDRE \getdata_in_reg[57] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[57]),
        .Q(getdata_in[57]),
        .R(1'b0));
  FDRE \getdata_in_reg[58] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[58]),
        .Q(getdata_in[58]),
        .R(1'b0));
  FDRE \getdata_in_reg[59] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[59]),
        .Q(getdata_in[59]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[60] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[60]),
        .Q(getdata_in[60]),
        .R(1'b0));
  FDRE \getdata_in_reg[61] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[61]),
        .Q(getdata_in[61]),
        .R(1'b0));
  FDRE \getdata_in_reg[62] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[62]),
        .Q(getdata_in[62]),
        .R(1'b0));
  FDRE \getdata_in_reg[63] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[63]),
        .Q(getdata_in[63]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDRE \getdata_in_reg[8] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[8]),
        .Q(getdata_in[8]),
        .R(1'b0));
  FDRE \getdata_in_reg[9] 
       (.C(clk),
        .CE(rreg_system_rtctime_valid),
        .D(rreg_system_rtctime[9]),
        .Q(getdata_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[0]_i_1__0 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\senddata[7]_i_5_n_0 ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\senddata[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[1]_i_1__0 
       (.I0(\check_reg_n_0_[1] ),
        .I1(\senddata[7]_i_5_n_0 ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\senddata[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[2]_i_1__0 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\senddata[7]_i_5_n_0 ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\senddata[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[3]_i_1__0 
       (.I0(\check_reg_n_0_[3] ),
        .I1(\senddata[7]_i_5_n_0 ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\senddata[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[4]_i_1__0 
       (.I0(\check_reg_n_0_[4] ),
        .I1(\senddata[7]_i_5_n_0 ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\senddata[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[5]_i_1__0 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\senddata[7]_i_5_n_0 ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\senddata[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[6]_i_1__0 
       (.I0(\check_reg_n_0_[6] ),
        .I1(\senddata[7]_i_5_n_0 ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\senddata[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[7]_i_2__1 
       (.I0(\check_reg_n_0_[7] ),
        .I1(\senddata[7]_i_5_n_0 ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\senddata[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1503" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \senddata[7]_i_5 
       (.I0(tx_len_reg[2]),
        .I1(tx_len_reg[4]),
        .I2(tx_len_reg[3]),
        .I3(tx_len_reg[5]),
        .I4(\senddata_reg[7]_0 ),
        .O(\senddata[7]_i_5_n_0 ));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[0]_i_1__0_n_0 ),
        .Q(\addr_reg[7] [0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[1]_i_1__0_n_0 ),
        .Q(\addr_reg[7] [1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[2]_i_1__0_n_0 ),
        .Q(\addr_reg[7] [2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[3]_i_1__0_n_0 ),
        .Q(\addr_reg[7] [3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[4]_i_1__0_n_0 ),
        .Q(\addr_reg[7] [4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[5]_i_1__0_n_0 ),
        .Q(\addr_reg[7] [5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[6]_i_1__0_n_0 ),
        .Q(\addr_reg[7] [6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[7]_i_2__1_n_0 ),
        .Q(\addr_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair1507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[0]_i_1__2 
       (.I0(data1[0]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair1515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[10]_i_1__2 
       (.I0(data1[10]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair1515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[11]_i_1__2 
       (.I0(data1[11]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair1516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[12]_i_1__2 
       (.I0(data1[12]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair1516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[13]_i_1__2 
       (.I0(data1[13]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair1517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[14]_i_1__2 
       (.I0(data1[14]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair1517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[15]_i_1__2 
       (.I0(data1[15]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[15]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair1518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[16]_i_1__1 
       (.I0(data1[16]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[16]),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair1518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[17]_i_1__1 
       (.I0(data1[17]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[17]),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair1519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[18]_i_1__1 
       (.I0(data1[18]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[18]),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair1519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[19]_i_1__1 
       (.I0(data1[19]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[19]),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair1508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[1]_i_1__2 
       (.I0(data1[1]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair1520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[20]_i_1__1 
       (.I0(data1[20]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[20]),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair1520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[21]_i_1__1 
       (.I0(data1[21]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[21]),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair1521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[22]_i_1__1 
       (.I0(data1[22]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[22]),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair1521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[23]_i_1__1 
       (.I0(data1[23]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[23]),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair1522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[24]_i_1__1 
       (.I0(data1[24]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[24]),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair1522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[25]_i_1__1 
       (.I0(data1[25]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[25]),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair1523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[26]_i_1__1 
       (.I0(data1[26]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[26]),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair1524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[27]_i_1__1 
       (.I0(data1[27]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[27]),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair1525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[28]_i_1__1 
       (.I0(data1[28]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[28]),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair1523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[29]_i_1__1 
       (.I0(data1[29]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[29]),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair1509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[2]_i_1__2 
       (.I0(data1[2]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[30]_i_1__1 
       (.I0(data1[30]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[30]),
        .O(p_0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair1525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[31]_i_1__1 
       (.I0(data1[31]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[31]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair1526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[32]_i_1__1 
       (.I0(data1[32]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[32]),
        .O(p_0_in[32]));
  (* SOFT_HLUTNM = "soft_lutpair1526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[33]_i_1__1 
       (.I0(data1[33]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[33]),
        .O(p_0_in[33]));
  (* SOFT_HLUTNM = "soft_lutpair1527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[34]_i_1__1 
       (.I0(data1[34]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[34]),
        .O(p_0_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair1527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[35]_i_1__1 
       (.I0(data1[35]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[35]),
        .O(p_0_in[35]));
  (* SOFT_HLUTNM = "soft_lutpair1528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[36]_i_1__1 
       (.I0(data1[36]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[36]),
        .O(p_0_in[36]));
  (* SOFT_HLUTNM = "soft_lutpair1528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[37]_i_1__1 
       (.I0(data1[37]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[37]),
        .O(p_0_in[37]));
  (* SOFT_HLUTNM = "soft_lutpair1529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[38]_i_1__1 
       (.I0(data1[38]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[38]),
        .O(p_0_in[38]));
  (* SOFT_HLUTNM = "soft_lutpair1529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[39]_i_1__1 
       (.I0(data1[39]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[39]),
        .O(p_0_in[39]));
  (* SOFT_HLUTNM = "soft_lutpair1510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[3]_i_1__2 
       (.I0(data1[3]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[40]_i_1__1 
       (.I0(data1[40]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[40]),
        .O(p_0_in[40]));
  (* SOFT_HLUTNM = "soft_lutpair1530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[41]_i_1__1 
       (.I0(data1[41]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[41]),
        .O(p_0_in[41]));
  (* SOFT_HLUTNM = "soft_lutpair1531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[42]_i_1__1 
       (.I0(data1[42]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[42]),
        .O(p_0_in[42]));
  (* SOFT_HLUTNM = "soft_lutpair1531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[43]_i_1__1 
       (.I0(data1[43]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[43]),
        .O(p_0_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair1532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[44]_i_1__1 
       (.I0(data1[44]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[44]),
        .O(p_0_in[44]));
  (* SOFT_HLUTNM = "soft_lutpair1532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[45]_i_1__1 
       (.I0(data1[45]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[45]),
        .O(p_0_in[45]));
  (* SOFT_HLUTNM = "soft_lutpair1533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[46]_i_1__1 
       (.I0(data1[46]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[46]),
        .O(p_0_in[46]));
  (* SOFT_HLUTNM = "soft_lutpair1533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[47]_i_1__1 
       (.I0(data1[47]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[47]),
        .O(p_0_in[47]));
  (* SOFT_HLUTNM = "soft_lutpair1534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[48]_i_1__1 
       (.I0(data1[48]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[48]),
        .O(p_0_in[48]));
  (* SOFT_HLUTNM = "soft_lutpair1534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[49]_i_1__1 
       (.I0(data1[49]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[49]),
        .O(p_0_in[49]));
  (* SOFT_HLUTNM = "soft_lutpair1511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[4]_i_1__2 
       (.I0(data1[4]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair1535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[50]_i_1__1 
       (.I0(data1[50]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[50]),
        .O(p_0_in[50]));
  (* SOFT_HLUTNM = "soft_lutpair1535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[51]_i_1__1 
       (.I0(data1[51]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[51]),
        .O(p_0_in[51]));
  (* SOFT_HLUTNM = "soft_lutpair1536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[52]_i_1__1 
       (.I0(data1[52]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[52]),
        .O(p_0_in[52]));
  (* SOFT_HLUTNM = "soft_lutpair1536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[53]_i_1__1 
       (.I0(data1[53]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[53]),
        .O(p_0_in[53]));
  (* SOFT_HLUTNM = "soft_lutpair1537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[54]_i_1__1 
       (.I0(data1[54]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[54]),
        .O(p_0_in[54]));
  (* SOFT_HLUTNM = "soft_lutpair1537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[55]_i_1__1 
       (.I0(data1[55]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[55]),
        .O(p_0_in[55]));
  (* SOFT_HLUTNM = "soft_lutpair1542" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[56]_i_1__1 
       (.I0(getdata_in[56]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[56]));
  (* SOFT_HLUTNM = "soft_lutpair1543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[57]_i_1__1 
       (.I0(getdata_in[57]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[57]));
  (* SOFT_HLUTNM = "soft_lutpair1544" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[58]_i_1__1 
       (.I0(getdata_in[58]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[58]));
  (* SOFT_HLUTNM = "soft_lutpair1545" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[59]_i_1__1 
       (.I0(getdata_in[59]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair1512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[5]_i_1__2 
       (.I0(data1[5]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair1545" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[60]_i_1__1 
       (.I0(getdata_in[60]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[60]));
  (* SOFT_HLUTNM = "soft_lutpair1542" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[61]_i_1__1 
       (.I0(getdata_in[61]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair1543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[62]_i_1__1 
       (.I0(getdata_in[62]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[62]));
  (* SOFT_HLUTNM = "soft_lutpair1544" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[63]_i_2__1 
       (.I0(getdata_in[63]),
        .I1(\addr_reg[6] ),
        .O(p_0_in[63]));
  LUT1 #(
    .INIT(2'h1)) 
    \sendreg[63]_i_3__3 
       (.I0(reset),
        .O(\sendreg[63]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1505" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sendreg[63]_i_6__0 
       (.I0(tx_len_reg[1]),
        .I1(Q),
        .I2(tx_len_reg[7]),
        .I3(tx_len_reg[6]),
        .O(\senddata_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1503" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \sendreg[63]_i_7__0 
       (.I0(tx_len_reg[5]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[4]),
        .I3(tx_len_reg[2]),
        .O(\sendreg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[6]_i_1__2 
       (.I0(data1[6]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair1513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[7]_i_1__2 
       (.I0(data1[7]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair1514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[8]_i_1__2 
       (.I0(data1[8]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair1514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[9]_i_1__2 
       (.I0(data1[9]),
        .I1(\addr_reg[6] ),
        .I2(getdata_in[9]),
        .O(p_0_in[9]));
  FDCE \sendreg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[0]),
        .Q(\sendreg_reg_n_0_[0] ));
  FDCE \sendreg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[10]),
        .Q(data1[2]));
  FDCE \sendreg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[11]),
        .Q(data1[3]));
  FDCE \sendreg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[12]),
        .Q(data1[4]));
  FDCE \sendreg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[13]),
        .Q(data1[5]));
  FDCE \sendreg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[14]),
        .Q(data1[6]));
  FDCE \sendreg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[15]),
        .Q(data1[7]));
  FDCE \sendreg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[16]),
        .Q(data1[8]));
  FDCE \sendreg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[17]),
        .Q(data1[9]));
  FDCE \sendreg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[18]),
        .Q(data1[10]));
  FDCE \sendreg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[19]),
        .Q(data1[11]));
  FDCE \sendreg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[1]),
        .Q(\sendreg_reg_n_0_[1] ));
  FDCE \sendreg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[20]),
        .Q(data1[12]));
  FDCE \sendreg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[21]),
        .Q(data1[13]));
  FDCE \sendreg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[22]),
        .Q(data1[14]));
  FDCE \sendreg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[23]),
        .Q(data1[15]));
  FDCE \sendreg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[24]),
        .Q(data1[16]));
  FDCE \sendreg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[25]),
        .Q(data1[17]));
  FDCE \sendreg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[26]),
        .Q(data1[18]));
  FDCE \sendreg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[27]),
        .Q(data1[19]));
  FDCE \sendreg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[28]),
        .Q(data1[20]));
  FDCE \sendreg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[29]),
        .Q(data1[21]));
  FDCE \sendreg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[2]),
        .Q(\sendreg_reg_n_0_[2] ));
  FDCE \sendreg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[30]),
        .Q(data1[22]));
  FDCE \sendreg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[31]),
        .Q(data1[23]));
  FDCE \sendreg_reg[32] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[32]),
        .Q(data1[24]));
  FDCE \sendreg_reg[33] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[33]),
        .Q(data1[25]));
  FDCE \sendreg_reg[34] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[34]),
        .Q(data1[26]));
  FDCE \sendreg_reg[35] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[35]),
        .Q(data1[27]));
  FDCE \sendreg_reg[36] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[36]),
        .Q(data1[28]));
  FDCE \sendreg_reg[37] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[37]),
        .Q(data1[29]));
  FDCE \sendreg_reg[38] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[38]),
        .Q(data1[30]));
  FDCE \sendreg_reg[39] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[39]),
        .Q(data1[31]));
  FDCE \sendreg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[3]),
        .Q(\sendreg_reg_n_0_[3] ));
  FDCE \sendreg_reg[40] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[40]),
        .Q(data1[32]));
  FDCE \sendreg_reg[41] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[41]),
        .Q(data1[33]));
  FDCE \sendreg_reg[42] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[42]),
        .Q(data1[34]));
  FDCE \sendreg_reg[43] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[43]),
        .Q(data1[35]));
  FDCE \sendreg_reg[44] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[44]),
        .Q(data1[36]));
  FDCE \sendreg_reg[45] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[45]),
        .Q(data1[37]));
  FDCE \sendreg_reg[46] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[46]),
        .Q(data1[38]));
  FDCE \sendreg_reg[47] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[47]),
        .Q(data1[39]));
  FDCE \sendreg_reg[48] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[48]),
        .Q(data1[40]));
  FDCE \sendreg_reg[49] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[49]),
        .Q(data1[41]));
  FDCE \sendreg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[4]),
        .Q(\sendreg_reg_n_0_[4] ));
  FDCE \sendreg_reg[50] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[50]),
        .Q(data1[42]));
  FDCE \sendreg_reg[51] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[51]),
        .Q(data1[43]));
  FDCE \sendreg_reg[52] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[52]),
        .Q(data1[44]));
  FDCE \sendreg_reg[53] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[53]),
        .Q(data1[45]));
  FDCE \sendreg_reg[54] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[54]),
        .Q(data1[46]));
  FDCE \sendreg_reg[55] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[55]),
        .Q(data1[47]));
  FDCE \sendreg_reg[56] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[56]),
        .Q(data1[48]));
  FDCE \sendreg_reg[57] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[57]),
        .Q(data1[49]));
  FDCE \sendreg_reg[58] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[58]),
        .Q(data1[50]));
  FDCE \sendreg_reg[59] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[59]),
        .Q(data1[51]));
  FDCE \sendreg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[5]),
        .Q(\sendreg_reg_n_0_[5] ));
  FDCE \sendreg_reg[60] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[60]),
        .Q(data1[52]));
  FDCE \sendreg_reg[61] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[61]),
        .Q(data1[53]));
  FDCE \sendreg_reg[62] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[62]),
        .Q(data1[54]));
  FDCE \sendreg_reg[63] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[63]),
        .Q(data1[55]));
  FDCE \sendreg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[6]),
        .Q(\sendreg_reg_n_0_[6] ));
  FDCE \sendreg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[7]),
        .Q(\sendreg_reg_n_0_[7] ));
  FDCE \sendreg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[8]),
        .Q(data1[0]));
  FDCE \sendreg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in[9]),
        .Q(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair1505" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \tx_len[1]_i_1__2 
       (.I0(tx_len1),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1502" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \tx_len[2]_i_1__2 
       (.I0(tx_len1),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .I3(tx_len_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair1502" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tx_len[3]_i_1__2 
       (.I0(tx_len1),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \tx_len[4]_i_1__2 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[1]),
        .I3(Q),
        .I4(tx_len_reg[2]),
        .I5(tx_len1),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[5]_i_1__2 
       (.I0(tx_len1),
        .I1(\tx_len[5]_i_2__0_n_0 ),
        .I2(tx_len_reg[5]),
        .O(p_0_in__0[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tx_len[5]_i_2__0 
       (.I0(tx_len_reg[3]),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[4]),
        .O(\tx_len[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1504" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[6]_i_1__2 
       (.I0(tx_len1),
        .I1(\tx_len[7]_i_3__0_n_0 ),
        .I2(tx_len_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair1504" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \tx_len[7]_i_2__2 
       (.I0(tx_len1),
        .I1(\tx_len[7]_i_3__0_n_0 ),
        .I2(tx_len_reg[6]),
        .I3(tx_len_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tx_len[7]_i_3__0 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[2]),
        .I2(Q),
        .I3(tx_len_reg[1]),
        .I4(tx_len_reg[3]),
        .I5(tx_len_reg[5]),
        .O(\tx_len[7]_i_3__0_n_0 ));
  FDCE \tx_len_reg[0] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(D),
        .Q(Q));
  FDCE \tx_len_reg[1] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in__0[1]),
        .Q(tx_len_reg[1]));
  FDCE \tx_len_reg[2] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in__0[2]),
        .Q(tx_len_reg[2]));
  FDCE \tx_len_reg[3] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in__0[3]),
        .Q(tx_len_reg[3]));
  FDCE \tx_len_reg[4] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in__0[4]),
        .Q(tx_len_reg[4]));
  FDCE \tx_len_reg[5] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in__0[5]),
        .Q(tx_len_reg[5]));
  FDCE \tx_len_reg[6] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in__0[6]),
        .Q(tx_len_reg[6]));
  FDCE \tx_len_reg[7] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg[63]_i_3__3_n_0 ),
        .D(p_0_in__0[7]),
        .Q(tx_len_reg[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized6
   (Q,
    \senddata_reg[7]_0 ,
    \sendreg_reg[15]_0 ,
    \addr_reg[7] ,
    D,
    E,
    \addr_reg[3] ,
    rreg_system_batteryvalue_valid,
    rreg_system_batteryvalue,
    clk,
    \addr_reg[1] ,
    reset,
    reset_0,
    \addr_reg[1]_0 );
  output [0:0]Q;
  output \senddata_reg[7]_0 ;
  output \sendreg_reg[15]_0 ;
  output [7:0]\addr_reg[7] ;
  input [0:0]D;
  input [0:0]E;
  input \addr_reg[3] ;
  input rreg_system_batteryvalue_valid;
  input [15:0]rreg_system_batteryvalue;
  input clk;
  input [0:0]\addr_reg[1] ;
  input reset;
  input reset_0;
  input [0:0]\addr_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\addr_reg[1] ;
  wire [0:0]\addr_reg[1]_0 ;
  wire \addr_reg[3] ;
  wire [7:0]\addr_reg[7] ;
  wire \check[0]_i_1__1_n_0 ;
  wire \check[1]_i_1__1_n_0 ;
  wire \check[2]_i_1__1_n_0 ;
  wire \check[3]_i_1__1_n_0 ;
  wire \check[4]_i_1__1_n_0 ;
  wire \check[5]_i_1__1_n_0 ;
  wire \check[6]_i_1__1_n_0 ;
  wire \check[7]_i_1__1_n_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [7:0]data1;
  wire [15:0]getdata_in;
  wire [15:0]p_0_in;
  wire [7:1]p_0_in__1;
  wire reset;
  wire reset_0;
  wire [15:0]rreg_system_batteryvalue;
  wire rreg_system_batteryvalue_valid;
  wire \senddata[0]_i_1__1_n_0 ;
  wire \senddata[1]_i_1__1_n_0 ;
  wire \senddata[2]_i_1__1_n_0 ;
  wire \senddata[3]_i_1__1_n_0 ;
  wire \senddata[4]_i_1__1_n_0 ;
  wire \senddata[5]_i_1__1_n_0 ;
  wire \senddata[6]_i_1__1_n_0 ;
  wire \senddata[7]_i_2__2_n_0 ;
  wire \senddata[7]_i_5__0_n_0 ;
  wire \senddata_reg[7]_0 ;
  wire \sendreg_reg[15]_0 ;
  wire \sendreg_reg_n_0_[0] ;
  wire \sendreg_reg_n_0_[1] ;
  wire \sendreg_reg_n_0_[2] ;
  wire \sendreg_reg_n_0_[3] ;
  wire \sendreg_reg_n_0_[4] ;
  wire \sendreg_reg_n_0_[5] ;
  wire \sendreg_reg_n_0_[6] ;
  wire \sendreg_reg_n_0_[7] ;
  wire \tx_len[5]_i_2__1_n_0 ;
  wire \tx_len[7]_i_3__1_n_0 ;
  wire [7:1]tx_len_reg;

  (* SOFT_HLUTNM = "soft_lutpair1466" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[0]_i_1__1 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[0] ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\check[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1467" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[1]_i_1__1 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[1] ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\check[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1468" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[2]_i_1__1 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[2] ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\check[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1469" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[3]_i_1__1 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[3] ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\check[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1470" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[4]_i_1__1 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[4] ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\check[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1467" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[5]_i_1__1 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[5] ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\check[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1466" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[6]_i_1__1 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[6] ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\check[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1468" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[7]_i_1__1 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\check[7]_i_1__1_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\check[0]_i_1__1_n_0 ),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\check[1]_i_1__1_n_0 ),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\check[2]_i_1__1_n_0 ),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\check[3]_i_1__1_n_0 ),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\check[4]_i_1__1_n_0 ),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\check[5]_i_1__1_n_0 ),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\check[6]_i_1__1_n_0 ),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(\check[7]_i_1__1_n_0 ),
        .Q(\check_reg_n_0_[7] ));
  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[10] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[10]),
        .Q(getdata_in[10]),
        .R(1'b0));
  FDRE \getdata_in_reg[11] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[11]),
        .Q(getdata_in[11]),
        .R(1'b0));
  FDRE \getdata_in_reg[12] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[12]),
        .Q(getdata_in[12]),
        .R(1'b0));
  FDRE \getdata_in_reg[13] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[13]),
        .Q(getdata_in[13]),
        .R(1'b0));
  FDRE \getdata_in_reg[14] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[14]),
        .Q(getdata_in[14]),
        .R(1'b0));
  FDRE \getdata_in_reg[15] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[15]),
        .Q(getdata_in[15]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDRE \getdata_in_reg[8] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[8]),
        .Q(getdata_in[8]),
        .R(1'b0));
  FDRE \getdata_in_reg[9] 
       (.C(clk),
        .CE(rreg_system_batteryvalue_valid),
        .D(rreg_system_batteryvalue[9]),
        .Q(getdata_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[0]_i_1__1 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\senddata[7]_i_5__0_n_0 ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\senddata[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[1]_i_1__1 
       (.I0(\check_reg_n_0_[1] ),
        .I1(\senddata[7]_i_5__0_n_0 ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\senddata[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[2]_i_1__1 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\senddata[7]_i_5__0_n_0 ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\senddata[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[3]_i_1__1 
       (.I0(\check_reg_n_0_[3] ),
        .I1(\senddata[7]_i_5__0_n_0 ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\senddata[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[4]_i_1__1 
       (.I0(\check_reg_n_0_[4] ),
        .I1(\senddata[7]_i_5__0_n_0 ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\senddata[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[5]_i_1__1 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\senddata[7]_i_5__0_n_0 ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\senddata[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[6]_i_1__1 
       (.I0(\check_reg_n_0_[6] ),
        .I1(\senddata[7]_i_5__0_n_0 ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\senddata[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[7]_i_2__2 
       (.I0(\check_reg_n_0_[7] ),
        .I1(\senddata[7]_i_5__0_n_0 ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\senddata[7]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1463" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \senddata[7]_i_5__0 
       (.I0(tx_len_reg[6]),
        .I1(tx_len_reg[7]),
        .I2(tx_len_reg[4]),
        .I3(tx_len_reg[5]),
        .I4(\senddata_reg[7]_0 ),
        .O(\senddata[7]_i_5__0_n_0 ));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[0]_i_1__1_n_0 ),
        .Q(\addr_reg[7] [0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[1]_i_1__1_n_0 ),
        .Q(\addr_reg[7] [1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[2]_i_1__1_n_0 ),
        .Q(\addr_reg[7] [2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[3]_i_1__1_n_0 ),
        .Q(\addr_reg[7] [3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[4]_i_1__1_n_0 ),
        .Q(\addr_reg[7] [4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[5]_i_1__1_n_0 ),
        .Q(\addr_reg[7] [5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[6]_i_1__1_n_0 ),
        .Q(\addr_reg[7] [6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(\senddata[7]_i_2__2_n_0 ),
        .Q(\addr_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair1469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[0]_i_1__1 
       (.I0(data1[0]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair1481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[10]_i_1__1 
       (.I0(getdata_in[10]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair1482" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[11]_i_1__1 
       (.I0(getdata_in[11]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair1482" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[12]_i_1__1 
       (.I0(getdata_in[12]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair1479" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[13]_i_1__1 
       (.I0(getdata_in[13]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair1480" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[14]_i_1__1 
       (.I0(getdata_in[14]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair1481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[15]_i_2 
       (.I0(getdata_in[15]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair1462" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sendreg[15]_i_8 
       (.I0(tx_len_reg[3]),
        .I1(tx_len_reg[2]),
        .I2(tx_len_reg[1]),
        .I3(Q),
        .O(\senddata_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1463" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sendreg[15]_i_9 
       (.I0(tx_len_reg[5]),
        .I1(tx_len_reg[4]),
        .I2(tx_len_reg[7]),
        .I3(tx_len_reg[6]),
        .O(\sendreg_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[1]_i_1__1 
       (.I0(data1[1]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair1471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[2]_i_1__1 
       (.I0(data1[2]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[3]_i_1__1 
       (.I0(data1[3]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[4]_i_1__1 
       (.I0(data1[4]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair1471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[5]_i_1__1 
       (.I0(data1[5]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair1473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[6]_i_1__1 
       (.I0(data1[6]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair1472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[7]_i_1__1 
       (.I0(data1[7]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair1479" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[8]_i_1__1 
       (.I0(getdata_in[8]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair1480" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[9]_i_1__1 
       (.I0(getdata_in[9]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[9]));
  FDCE \sendreg_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[0]),
        .Q(\sendreg_reg_n_0_[0] ));
  FDCE \sendreg_reg[10] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[10]),
        .Q(data1[2]));
  FDCE \sendreg_reg[11] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[11]),
        .Q(data1[3]));
  FDCE \sendreg_reg[12] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[12]),
        .Q(data1[4]));
  FDCE \sendreg_reg[13] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[13]),
        .Q(data1[5]));
  FDCE \sendreg_reg[14] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[14]),
        .Q(data1[6]));
  FDCE \sendreg_reg[15] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[15]),
        .Q(data1[7]));
  FDCE \sendreg_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[1]),
        .Q(\sendreg_reg_n_0_[1] ));
  FDCE \sendreg_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[2]),
        .Q(\sendreg_reg_n_0_[2] ));
  FDCE \sendreg_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[3]),
        .Q(\sendreg_reg_n_0_[3] ));
  FDCE \sendreg_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[4]),
        .Q(\sendreg_reg_n_0_[4] ));
  FDCE \sendreg_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[5]),
        .Q(\sendreg_reg_n_0_[5] ));
  FDCE \sendreg_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[6]),
        .Q(\sendreg_reg_n_0_[6] ));
  FDCE \sendreg_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[7]),
        .Q(\sendreg_reg_n_0_[7] ));
  FDCE \sendreg_reg[8] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[8]),
        .Q(data1[0]));
  FDCE \sendreg_reg[9] 
       (.C(clk),
        .CE(\addr_reg[1] ),
        .CLR(reset),
        .D(p_0_in[9]),
        .Q(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair1474" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \tx_len[1]_i_1__1 
       (.I0(E),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair1464" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \tx_len[2]_i_1__1 
       (.I0(E),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .I3(tx_len_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair1464" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tx_len[3]_i_1__1 
       (.I0(E),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[3]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \tx_len[4]_i_1__1 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[1]),
        .I3(Q),
        .I4(tx_len_reg[2]),
        .I5(E),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair1474" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[5]_i_1__1 
       (.I0(E),
        .I1(\tx_len[5]_i_2__1_n_0 ),
        .I2(tx_len_reg[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair1462" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tx_len[5]_i_2__1 
       (.I0(tx_len_reg[3]),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[4]),
        .O(\tx_len[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1465" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[6]_i_1__1 
       (.I0(E),
        .I1(\tx_len[7]_i_3__1_n_0 ),
        .I2(tx_len_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair1465" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \tx_len[7]_i_2__1 
       (.I0(E),
        .I1(\tx_len[7]_i_3__1_n_0 ),
        .I2(tx_len_reg[6]),
        .I3(tx_len_reg[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tx_len[7]_i_3__1 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[2]),
        .I2(Q),
        .I3(tx_len_reg[1]),
        .I4(tx_len_reg[3]),
        .I5(tx_len_reg[5]),
        .O(\tx_len[7]_i_3__1_n_0 ));
  FDCE \tx_len_reg[0] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(reset),
        .D(D),
        .Q(Q));
  FDCE \tx_len_reg[1] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(reset),
        .D(p_0_in__1[1]),
        .Q(tx_len_reg[1]));
  FDCE \tx_len_reg[2] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(reset),
        .D(p_0_in__1[2]),
        .Q(tx_len_reg[2]));
  FDCE \tx_len_reg[3] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(reset),
        .D(p_0_in__1[3]),
        .Q(tx_len_reg[3]));
  FDCE \tx_len_reg[4] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(reset),
        .D(p_0_in__1[4]),
        .Q(tx_len_reg[4]));
  FDCE \tx_len_reg[5] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(reset),
        .D(p_0_in__1[5]),
        .Q(tx_len_reg[5]));
  FDCE \tx_len_reg[6] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(reset),
        .D(p_0_in__1[6]),
        .Q(tx_len_reg[6]));
  FDCE \tx_len_reg[7] 
       (.C(clk),
        .CE(\addr_reg[1]_0 ),
        .CLR(reset),
        .D(p_0_in__1[7]),
        .Q(tx_len_reg[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized7
   (senddata,
    rreg_system_syncstatus_valid,
    rreg_system_syncstatus,
    clk,
    E,
    reset,
    reset_0);
  output [7:0]senddata;
  input rreg_system_syncstatus_valid;
  input [7:0]rreg_system_syncstatus;
  input clk;
  input [0:0]E;
  input reset;
  input reset_0;

  wire [0:0]E;
  wire clk;
  wire [7:0]getdata_in;
  wire reset;
  wire reset_0;
  wire [7:0]rreg_system_syncstatus;
  wire rreg_system_syncstatus_valid;
  wire [7:0]senddata;

  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_system_syncstatus_valid),
        .D(rreg_system_syncstatus[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_system_syncstatus_valid),
        .D(rreg_system_syncstatus[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_system_syncstatus_valid),
        .D(rreg_system_syncstatus[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_system_syncstatus_valid),
        .D(rreg_system_syncstatus[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_system_syncstatus_valid),
        .D(rreg_system_syncstatus[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_system_syncstatus_valid),
        .D(rreg_system_syncstatus[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_system_syncstatus_valid),
        .D(rreg_system_syncstatus[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_system_syncstatus_valid),
        .D(rreg_system_syncstatus[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(getdata_in[0]),
        .Q(senddata[0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(getdata_in[1]),
        .Q(senddata[1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(getdata_in[2]),
        .Q(senddata[2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(getdata_in[3]),
        .Q(senddata[3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(getdata_in[4]),
        .Q(senddata[4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(getdata_in[5]),
        .Q(senddata[5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset_0),
        .D(getdata_in[6]),
        .Q(senddata[6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(getdata_in[7]),
        .Q(senddata[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized8
   (Q,
    \senddata_reg[7]_0 ,
    \sendreg_reg[0]_0 ,
    \sendreg_reg[31]_0 ,
    \addr_reg[7] ,
    D,
    tx_len1,
    \addr_reg[3] ,
    reset,
    rreg_system_syncfrq_valid,
    rreg_system_syncfrq,
    clk,
    E,
    reset_0,
    \addr_reg[0] );
  output [0:0]Q;
  output \senddata_reg[7]_0 ;
  output \sendreg_reg[0]_0 ;
  output \sendreg_reg[31]_0 ;
  output [7:0]\addr_reg[7] ;
  input [0:0]D;
  input tx_len1;
  input \addr_reg[3] ;
  input reset;
  input rreg_system_syncfrq_valid;
  input [31:0]rreg_system_syncfrq;
  input clk;
  input [0:0]E;
  input reset_0;
  input [0:0]\addr_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\addr_reg[0] ;
  wire \addr_reg[3] ;
  wire [7:0]\addr_reg[7] ;
  wire \check[0]_i_1__3_n_0 ;
  wire \check[1]_i_1__3_n_0 ;
  wire \check[2]_i_1__3_n_0 ;
  wire \check[3]_i_1__3_n_0 ;
  wire \check[4]_i_1__3_n_0 ;
  wire \check[5]_i_1__3_n_0 ;
  wire \check[6]_i_1__3_n_0 ;
  wire \check[7]_i_1__3_n_0 ;
  wire \check_reg_n_0_[0] ;
  wire \check_reg_n_0_[1] ;
  wire \check_reg_n_0_[2] ;
  wire \check_reg_n_0_[3] ;
  wire \check_reg_n_0_[4] ;
  wire \check_reg_n_0_[5] ;
  wire \check_reg_n_0_[6] ;
  wire \check_reg_n_0_[7] ;
  wire clk;
  wire [23:0]data1;
  wire [31:0]getdata_in;
  wire [31:0]p_0_in;
  wire [7:1]p_0_in__2;
  wire reset;
  wire reset_0;
  wire [31:0]rreg_system_syncfrq;
  wire rreg_system_syncfrq_valid;
  wire \senddata[0]_i_1__2_n_0 ;
  wire \senddata[1]_i_1__2_n_0 ;
  wire \senddata[2]_i_1__2_n_0 ;
  wire \senddata[3]_i_1__2_n_0 ;
  wire \senddata[4]_i_1__2_n_0 ;
  wire \senddata[5]_i_1__2_n_0 ;
  wire \senddata[6]_i_1__2_n_0 ;
  wire \senddata[7]_i_2__3_n_0 ;
  wire \senddata[7]_i_3__4_n_0 ;
  wire \senddata_reg[7]_0 ;
  wire \sendreg_reg[0]_0 ;
  wire \sendreg_reg[31]_0 ;
  wire \sendreg_reg_n_0_[0] ;
  wire \sendreg_reg_n_0_[1] ;
  wire \sendreg_reg_n_0_[2] ;
  wire \sendreg_reg_n_0_[3] ;
  wire \sendreg_reg_n_0_[4] ;
  wire \sendreg_reg_n_0_[5] ;
  wire \sendreg_reg_n_0_[6] ;
  wire \sendreg_reg_n_0_[7] ;
  wire tx_len1;
  wire \tx_len[5]_i_2__2_n_0 ;
  wire \tx_len[7]_i_3__2_n_0 ;
  wire [7:1]tx_len_reg;

  (* SOFT_HLUTNM = "soft_lutpair1550" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[0]_i_1__3 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[0] ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\check[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1551" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[1]_i_1__3 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[1] ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\check[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1552" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[2]_i_1__3 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[2] ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\check[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1553" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[3]_i_1__3 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[3] ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\check[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1554" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[4]_i_1__3 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[4] ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\check[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1555" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[5]_i_1__3 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[5] ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\check[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1556" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[6]_i_1__3 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[6] ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\check[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1550" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \check[7]_i_1__3 
       (.I0(\addr_reg[3] ),
        .I1(\check_reg_n_0_[7] ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\check[7]_i_1__3_n_0 ));
  FDCE \check_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(\check[0]_i_1__3_n_0 ),
        .Q(\check_reg_n_0_[0] ));
  FDCE \check_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(\check[1]_i_1__3_n_0 ),
        .Q(\check_reg_n_0_[1] ));
  FDCE \check_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(\check[2]_i_1__3_n_0 ),
        .Q(\check_reg_n_0_[2] ));
  FDCE \check_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(\check[3]_i_1__3_n_0 ),
        .Q(\check_reg_n_0_[3] ));
  FDCE \check_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(\check[4]_i_1__3_n_0 ),
        .Q(\check_reg_n_0_[4] ));
  FDCE \check_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(\check[5]_i_1__3_n_0 ),
        .Q(\check_reg_n_0_[5] ));
  FDCE \check_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(\check[6]_i_1__3_n_0 ),
        .Q(\check_reg_n_0_[6] ));
  FDCE \check_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(\check[7]_i_1__3_n_0 ),
        .Q(\check_reg_n_0_[7] ));
  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[0]),
        .Q(getdata_in[0]),
        .R(1'b0));
  FDRE \getdata_in_reg[10] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[10]),
        .Q(getdata_in[10]),
        .R(1'b0));
  FDRE \getdata_in_reg[11] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[11]),
        .Q(getdata_in[11]),
        .R(1'b0));
  FDRE \getdata_in_reg[12] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[12]),
        .Q(getdata_in[12]),
        .R(1'b0));
  FDRE \getdata_in_reg[13] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[13]),
        .Q(getdata_in[13]),
        .R(1'b0));
  FDRE \getdata_in_reg[14] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[14]),
        .Q(getdata_in[14]),
        .R(1'b0));
  FDRE \getdata_in_reg[15] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[15]),
        .Q(getdata_in[15]),
        .R(1'b0));
  FDRE \getdata_in_reg[16] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[16]),
        .Q(getdata_in[16]),
        .R(1'b0));
  FDRE \getdata_in_reg[17] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[17]),
        .Q(getdata_in[17]),
        .R(1'b0));
  FDRE \getdata_in_reg[18] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[18]),
        .Q(getdata_in[18]),
        .R(1'b0));
  FDRE \getdata_in_reg[19] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[19]),
        .Q(getdata_in[19]),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[1]),
        .Q(getdata_in[1]),
        .R(1'b0));
  FDRE \getdata_in_reg[20] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[20]),
        .Q(getdata_in[20]),
        .R(1'b0));
  FDRE \getdata_in_reg[21] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[21]),
        .Q(getdata_in[21]),
        .R(1'b0));
  FDRE \getdata_in_reg[22] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[22]),
        .Q(getdata_in[22]),
        .R(1'b0));
  FDRE \getdata_in_reg[23] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[23]),
        .Q(getdata_in[23]),
        .R(1'b0));
  FDRE \getdata_in_reg[24] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[24]),
        .Q(getdata_in[24]),
        .R(1'b0));
  FDRE \getdata_in_reg[25] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[25]),
        .Q(getdata_in[25]),
        .R(1'b0));
  FDRE \getdata_in_reg[26] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[26]),
        .Q(getdata_in[26]),
        .R(1'b0));
  FDRE \getdata_in_reg[27] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[27]),
        .Q(getdata_in[27]),
        .R(1'b0));
  FDRE \getdata_in_reg[28] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[28]),
        .Q(getdata_in[28]),
        .R(1'b0));
  FDRE \getdata_in_reg[29] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[29]),
        .Q(getdata_in[29]),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[2]),
        .Q(getdata_in[2]),
        .R(1'b0));
  FDRE \getdata_in_reg[30] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[30]),
        .Q(getdata_in[30]),
        .R(1'b0));
  FDRE \getdata_in_reg[31] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[31]),
        .Q(getdata_in[31]),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[3]),
        .Q(getdata_in[3]),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[4]),
        .Q(getdata_in[4]),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[5]),
        .Q(getdata_in[5]),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[6]),
        .Q(getdata_in[6]),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[7]),
        .Q(getdata_in[7]),
        .R(1'b0));
  FDRE \getdata_in_reg[8] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[8]),
        .Q(getdata_in[8]),
        .R(1'b0));
  FDRE \getdata_in_reg[9] 
       (.C(clk),
        .CE(rreg_system_syncfrq_valid),
        .D(rreg_system_syncfrq[9]),
        .Q(getdata_in[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[0]_i_1__2 
       (.I0(\check_reg_n_0_[0] ),
        .I1(\senddata[7]_i_3__4_n_0 ),
        .I2(\sendreg_reg_n_0_[0] ),
        .O(\senddata[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[1]_i_1__2 
       (.I0(\check_reg_n_0_[1] ),
        .I1(\senddata[7]_i_3__4_n_0 ),
        .I2(\sendreg_reg_n_0_[1] ),
        .O(\senddata[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[2]_i_1__2 
       (.I0(\check_reg_n_0_[2] ),
        .I1(\senddata[7]_i_3__4_n_0 ),
        .I2(\sendreg_reg_n_0_[2] ),
        .O(\senddata[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[3]_i_1__2 
       (.I0(\check_reg_n_0_[3] ),
        .I1(\senddata[7]_i_3__4_n_0 ),
        .I2(\sendreg_reg_n_0_[3] ),
        .O(\senddata[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[4]_i_1__2 
       (.I0(\check_reg_n_0_[4] ),
        .I1(\senddata[7]_i_3__4_n_0 ),
        .I2(\sendreg_reg_n_0_[4] ),
        .O(\senddata[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[5]_i_1__2 
       (.I0(\check_reg_n_0_[5] ),
        .I1(\senddata[7]_i_3__4_n_0 ),
        .I2(\sendreg_reg_n_0_[5] ),
        .O(\senddata[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[6]_i_1__2 
       (.I0(\check_reg_n_0_[6] ),
        .I1(\senddata[7]_i_3__4_n_0 ),
        .I2(\sendreg_reg_n_0_[6] ),
        .O(\senddata[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \senddata[7]_i_2__3 
       (.I0(\check_reg_n_0_[7] ),
        .I1(\senddata[7]_i_3__4_n_0 ),
        .I2(\sendreg_reg_n_0_[7] ),
        .O(\senddata[7]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1547" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \senddata[7]_i_3__4 
       (.I0(tx_len_reg[3]),
        .I1(tx_len_reg[4]),
        .I2(tx_len_reg[2]),
        .I3(tx_len_reg[5]),
        .I4(\senddata_reg[7]_0 ),
        .O(\senddata[7]_i_3__4_n_0 ));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[0]_i_1__2_n_0 ),
        .Q(\addr_reg[7] [0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[1]_i_1__2_n_0 ),
        .Q(\addr_reg[7] [1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[2]_i_1__2_n_0 ),
        .Q(\addr_reg[7] [2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[3]_i_1__2_n_0 ),
        .Q(\addr_reg[7] [3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[4]_i_1__2_n_0 ),
        .Q(\addr_reg[7] [4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[5]_i_1__2_n_0 ),
        .Q(\addr_reg[7] [5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[6]_i_1__2_n_0 ),
        .Q(\addr_reg[7] [6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(tx_len1),
        .CLR(reset_0),
        .D(\senddata[7]_i_2__3_n_0 ),
        .Q(\addr_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair1551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[0]_i_1__3 
       (.I0(data1[0]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair1559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[10]_i_1__3 
       (.I0(data1[10]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair1560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[11]_i_1__3 
       (.I0(data1[11]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair1561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[12]_i_1__3 
       (.I0(data1[12]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair1559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[13]_i_1__3 
       (.I0(data1[13]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair1560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[14]_i_1__3 
       (.I0(data1[14]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair1561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[15]_i_1__3 
       (.I0(data1[15]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \sendreg[15]_i_3 
       (.I0(reset),
        .O(\sendreg_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[16]_i_1__2 
       (.I0(data1[16]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[16]),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair1562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[17]_i_1__2 
       (.I0(data1[17]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[17]),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair1563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[18]_i_1__2 
       (.I0(data1[18]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[18]),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair1563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[19]_i_1__2 
       (.I0(data1[19]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[19]),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair1552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[1]_i_1__3 
       (.I0(data1[1]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair1564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[20]_i_1__2 
       (.I0(data1[20]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[20]),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair1564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[21]_i_1__2 
       (.I0(data1[21]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[21]),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair1565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[22]_i_1__2 
       (.I0(data1[22]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[22]),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair1565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[23]_i_1__2 
       (.I0(data1[23]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[23]),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair1570" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[24]_i_1__2 
       (.I0(getdata_in[24]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair1571" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[25]_i_1__2 
       (.I0(getdata_in[25]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair1572" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[26]_i_1__2 
       (.I0(getdata_in[26]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair1573" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[27]_i_1__2 
       (.I0(getdata_in[27]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair1573" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[28]_i_1__2 
       (.I0(getdata_in[28]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair1570" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[29]_i_1__2 
       (.I0(getdata_in[29]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair1553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[2]_i_1__3 
       (.I0(data1[2]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1571" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[30]_i_1__2 
       (.I0(getdata_in[30]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair1572" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sendreg[31]_i_2 
       (.I0(getdata_in[31]),
        .I1(\addr_reg[3] ),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair1549" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sendreg[31]_i_5 
       (.I0(tx_len_reg[1]),
        .I1(Q),
        .I2(tx_len_reg[7]),
        .I3(tx_len_reg[6]),
        .O(\senddata_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1547" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \sendreg[31]_i_6 
       (.I0(tx_len_reg[5]),
        .I1(tx_len_reg[2]),
        .I2(tx_len_reg[4]),
        .I3(tx_len_reg[3]),
        .O(\sendreg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[3]_i_1__3 
       (.I0(data1[3]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[4]_i_1__3 
       (.I0(data1[4]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair1555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[5]_i_1__3 
       (.I0(data1[5]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair1557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[6]_i_1__3 
       (.I0(data1[6]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair1557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[7]_i_1__3 
       (.I0(data1[7]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair1558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[8]_i_1__3 
       (.I0(data1[8]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair1558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sendreg[9]_i_1__3 
       (.I0(data1[9]),
        .I1(\addr_reg[3] ),
        .I2(getdata_in[9]),
        .O(p_0_in[9]));
  FDCE \sendreg_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[0]),
        .Q(\sendreg_reg_n_0_[0] ));
  FDCE \sendreg_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[10]),
        .Q(data1[2]));
  FDCE \sendreg_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[11]),
        .Q(data1[3]));
  FDCE \sendreg_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[12]),
        .Q(data1[4]));
  FDCE \sendreg_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[13]),
        .Q(data1[5]));
  FDCE \sendreg_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[14]),
        .Q(data1[6]));
  FDCE \sendreg_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[15]),
        .Q(data1[7]));
  FDCE \sendreg_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[16]),
        .Q(data1[8]));
  FDCE \sendreg_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[17]),
        .Q(data1[9]));
  FDCE \sendreg_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[18]),
        .Q(data1[10]));
  FDCE \sendreg_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[19]),
        .Q(data1[11]));
  FDCE \sendreg_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[1]),
        .Q(\sendreg_reg_n_0_[1] ));
  FDCE \sendreg_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[20]),
        .Q(data1[12]));
  FDCE \sendreg_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[21]),
        .Q(data1[13]));
  FDCE \sendreg_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[22]),
        .Q(data1[14]));
  FDCE \sendreg_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[23]),
        .Q(data1[15]));
  FDCE \sendreg_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[24]),
        .Q(data1[16]));
  FDCE \sendreg_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[25]),
        .Q(data1[17]));
  FDCE \sendreg_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[26]),
        .Q(data1[18]));
  FDCE \sendreg_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[27]),
        .Q(data1[19]));
  FDCE \sendreg_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[28]),
        .Q(data1[20]));
  FDCE \sendreg_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[29]),
        .Q(data1[21]));
  FDCE \sendreg_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[2]),
        .Q(\sendreg_reg_n_0_[2] ));
  FDCE \sendreg_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[30]),
        .Q(data1[22]));
  FDCE \sendreg_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[31]),
        .Q(data1[23]));
  FDCE \sendreg_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[3]),
        .Q(\sendreg_reg_n_0_[3] ));
  FDCE \sendreg_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[4]),
        .Q(\sendreg_reg_n_0_[4] ));
  FDCE \sendreg_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[5]),
        .Q(\sendreg_reg_n_0_[5] ));
  FDCE \sendreg_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[6]),
        .Q(\sendreg_reg_n_0_[6] ));
  FDCE \sendreg_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[7]),
        .Q(\sendreg_reg_n_0_[7] ));
  FDCE \sendreg_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[8]),
        .Q(data1[0]));
  FDCE \sendreg_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in[9]),
        .Q(data1[1]));
  (* SOFT_HLUTNM = "soft_lutpair1549" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \tx_len[1]_i_1__3 
       (.I0(tx_len1),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair1546" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \tx_len[2]_i_1__3 
       (.I0(tx_len1),
        .I1(Q),
        .I2(tx_len_reg[1]),
        .I3(tx_len_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair1546" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tx_len[3]_i_1__3 
       (.I0(tx_len1),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[3]),
        .O(p_0_in__2[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \tx_len[4]_i_1__3 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[3]),
        .I2(tx_len_reg[1]),
        .I3(Q),
        .I4(tx_len_reg[2]),
        .I5(tx_len1),
        .O(p_0_in__2[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[5]_i_1__3 
       (.I0(tx_len1),
        .I1(\tx_len[5]_i_2__2_n_0 ),
        .I2(tx_len_reg[5]),
        .O(p_0_in__2[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tx_len[5]_i_2__2 
       (.I0(tx_len_reg[3]),
        .I1(tx_len_reg[1]),
        .I2(Q),
        .I3(tx_len_reg[2]),
        .I4(tx_len_reg[4]),
        .O(\tx_len[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1548" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \tx_len[6]_i_1__3 
       (.I0(tx_len1),
        .I1(\tx_len[7]_i_3__2_n_0 ),
        .I2(tx_len_reg[6]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair1548" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \tx_len[7]_i_2__3 
       (.I0(tx_len1),
        .I1(\tx_len[7]_i_3__2_n_0 ),
        .I2(tx_len_reg[6]),
        .I3(tx_len_reg[7]),
        .O(p_0_in__2[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tx_len[7]_i_3__2 
       (.I0(tx_len_reg[4]),
        .I1(tx_len_reg[2]),
        .I2(Q),
        .I3(tx_len_reg[1]),
        .I4(tx_len_reg[3]),
        .I5(tx_len_reg[5]),
        .O(\tx_len[7]_i_3__2_n_0 ));
  FDCE \tx_len_reg[0] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg_reg[31]_0 ),
        .D(D),
        .Q(Q));
  FDCE \tx_len_reg[1] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in__2[1]),
        .Q(tx_len_reg[1]));
  FDCE \tx_len_reg[2] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in__2[2]),
        .Q(tx_len_reg[2]));
  FDCE \tx_len_reg[3] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in__2[3]),
        .Q(tx_len_reg[3]));
  FDCE \tx_len_reg[4] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in__2[4]),
        .Q(tx_len_reg[4]));
  FDCE \tx_len_reg[5] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in__2[5]),
        .Q(tx_len_reg[5]));
  FDCE \tx_len_reg[6] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in__2[6]),
        .Q(tx_len_reg[6]));
  FDCE \tx_len_reg[7] 
       (.C(clk),
        .CE(\addr_reg[0] ),
        .CLR(\sendreg_reg[31]_0 ),
        .D(p_0_in__2[7]),
        .Q(tx_len_reg[7]));
endmodule

(* ORIG_REF_NAME = "isa_send_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_reg__parameterized9
   (Q,
    rreg_mem_status_valid,
    rreg_mem_status,
    clk,
    E,
    reset);
  output [7:0]Q;
  input rreg_mem_status_valid;
  input [7:0]rreg_mem_status;
  input clk;
  input [0:0]E;
  input reset;

  wire [0:0]E;
  wire [7:0]Q;
  wire clk;
  wire \getdata_in_reg_n_0_[0] ;
  wire \getdata_in_reg_n_0_[1] ;
  wire \getdata_in_reg_n_0_[2] ;
  wire \getdata_in_reg_n_0_[3] ;
  wire \getdata_in_reg_n_0_[4] ;
  wire \getdata_in_reg_n_0_[5] ;
  wire \getdata_in_reg_n_0_[6] ;
  wire \getdata_in_reg_n_0_[7] ;
  wire reset;
  wire [7:0]rreg_mem_status;
  wire rreg_mem_status_valid;

  FDRE \getdata_in_reg[0] 
       (.C(clk),
        .CE(rreg_mem_status_valid),
        .D(rreg_mem_status[0]),
        .Q(\getdata_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \getdata_in_reg[1] 
       (.C(clk),
        .CE(rreg_mem_status_valid),
        .D(rreg_mem_status[1]),
        .Q(\getdata_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \getdata_in_reg[2] 
       (.C(clk),
        .CE(rreg_mem_status_valid),
        .D(rreg_mem_status[2]),
        .Q(\getdata_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \getdata_in_reg[3] 
       (.C(clk),
        .CE(rreg_mem_status_valid),
        .D(rreg_mem_status[3]),
        .Q(\getdata_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \getdata_in_reg[4] 
       (.C(clk),
        .CE(rreg_mem_status_valid),
        .D(rreg_mem_status[4]),
        .Q(\getdata_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \getdata_in_reg[5] 
       (.C(clk),
        .CE(rreg_mem_status_valid),
        .D(rreg_mem_status[5]),
        .Q(\getdata_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \getdata_in_reg[6] 
       (.C(clk),
        .CE(rreg_mem_status_valid),
        .D(rreg_mem_status[6]),
        .Q(\getdata_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \getdata_in_reg[7] 
       (.C(clk),
        .CE(rreg_mem_status_valid),
        .D(rreg_mem_status[7]),
        .Q(\getdata_in_reg_n_0_[7] ),
        .R(1'b0));
  FDCE \senddata_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[0] ),
        .Q(Q[0]));
  FDCE \senddata_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[1] ),
        .Q(Q[1]));
  FDCE \senddata_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[2] ),
        .Q(Q[2]));
  FDCE \senddata_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[3] ),
        .Q(Q[3]));
  FDCE \senddata_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[4] ),
        .Q(Q[4]));
  FDCE \senddata_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[5] ),
        .Q(Q[5]));
  FDCE \senddata_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[6] ),
        .Q(Q[6]));
  FDCE \senddata_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\getdata_in_reg_n_0_[7] ),
        .Q(Q[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom
   (qspo,
    cs_up,
    is_rd_reg_0,
    rom_addr1,
    clk,
    cs_up_reg_0,
    reset,
    isa_cs_reg,
    is_rd_reg_1);
  output [7:0]qspo;
  output cs_up;
  output is_rd_reg_0;
  output rom_addr1;
  input clk;
  input cs_up_reg_0;
  input reset;
  input isa_cs_reg;
  input is_rd_reg_1;

  wire clk;
  wire cs_up;
  wire cs_up_i_2_n_0;
  wire cs_up_reg_0;
  wire is_rd_reg_0;
  wire is_rd_reg_1;
  wire isa_cs_reg;
  wire [7:0]qspo;
  wire reset;
  wire rom_addr1;
  wire \rom_addr[0]_i_10_n_0 ;
  wire \rom_addr[0]_i_11_n_0 ;
  wire \rom_addr[0]_i_7_n_0 ;
  wire \rom_addr[0]_i_8_n_0 ;
  wire \rom_addr[0]_i_9_n_0 ;
  wire \rom_addr[4]_i_2_n_0 ;
  wire \rom_addr[4]_i_3_n_0 ;
  wire \rom_addr[4]_i_4_n_0 ;
  wire \rom_addr[4]_i_5_n_0 ;
  wire \rom_addr[8]_i_2_n_0 ;
  wire \rom_addr[8]_i_3_n_0 ;
  wire [9:0]rom_addr_reg;
  wire \rom_addr_reg[0]_i_2_n_0 ;
  wire \rom_addr_reg[0]_i_2_n_1 ;
  wire \rom_addr_reg[0]_i_2_n_2 ;
  wire \rom_addr_reg[0]_i_2_n_3 ;
  wire \rom_addr_reg[0]_i_2_n_4 ;
  wire \rom_addr_reg[0]_i_2_n_5 ;
  wire \rom_addr_reg[0]_i_2_n_6 ;
  wire \rom_addr_reg[0]_i_2_n_7 ;
  wire \rom_addr_reg[4]_i_1_n_0 ;
  wire \rom_addr_reg[4]_i_1_n_1 ;
  wire \rom_addr_reg[4]_i_1_n_2 ;
  wire \rom_addr_reg[4]_i_1_n_3 ;
  wire \rom_addr_reg[4]_i_1_n_4 ;
  wire \rom_addr_reg[4]_i_1_n_5 ;
  wire \rom_addr_reg[4]_i_1_n_6 ;
  wire \rom_addr_reg[4]_i_1_n_7 ;
  wire \rom_addr_reg[8]_i_1_n_3 ;
  wire \rom_addr_reg[8]_i_1_n_6 ;
  wire \rom_addr_reg[8]_i_1_n_7 ;
  wire [3:1]\NLW_rom_addr_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_rom_addr_reg[8]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair1486" *) 
  LUT1 #(
    .INIT(2'h1)) 
    cs_up_i_2
       (.I0(cs_up),
        .O(cs_up_i_2_n_0));
  FDRE cs_up_reg
       (.C(clk),
        .CE(1'b1),
        .D(cs_up_i_2_n_0),
        .Q(cs_up),
        .R(isa_cs_reg));
  FDCE is_rd_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(is_rd_reg_1),
        .Q(is_rd_reg_0));
  LUT3 #(
    .INIT(8'h80)) 
    \rom_addr[0]_i_10 
       (.I0(rom_addr_reg[1]),
        .I1(is_rd_reg_0),
        .I2(cs_up),
        .O(\rom_addr[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rom_addr[0]_i_11 
       (.I0(rom_addr_reg[0]),
        .I1(is_rd_reg_0),
        .I2(cs_up),
        .O(\rom_addr[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rom_addr[0]_i_3 
       (.I0(cs_up),
        .I1(is_rd_reg_0),
        .O(rom_addr1));
  LUT2 #(
    .INIT(4'h8)) 
    \rom_addr[0]_i_7 
       (.I0(cs_up),
        .I1(is_rd_reg_0),
        .O(\rom_addr[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rom_addr[0]_i_8 
       (.I0(rom_addr_reg[3]),
        .I1(is_rd_reg_0),
        .I2(cs_up),
        .O(\rom_addr[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rom_addr[0]_i_9 
       (.I0(rom_addr_reg[2]),
        .I1(is_rd_reg_0),
        .I2(cs_up),
        .O(\rom_addr[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rom_addr[4]_i_2 
       (.I0(rom_addr_reg[7]),
        .I1(is_rd_reg_0),
        .I2(cs_up),
        .O(\rom_addr[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rom_addr[4]_i_3 
       (.I0(rom_addr_reg[6]),
        .I1(is_rd_reg_0),
        .I2(cs_up),
        .O(\rom_addr[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rom_addr[4]_i_4 
       (.I0(rom_addr_reg[5]),
        .I1(is_rd_reg_0),
        .I2(cs_up),
        .O(\rom_addr[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rom_addr[4]_i_5 
       (.I0(rom_addr_reg[4]),
        .I1(is_rd_reg_0),
        .I2(cs_up),
        .O(\rom_addr[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rom_addr[8]_i_2 
       (.I0(rom_addr_reg[9]),
        .I1(is_rd_reg_0),
        .I2(cs_up),
        .O(\rom_addr[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rom_addr[8]_i_3 
       (.I0(rom_addr_reg[8]),
        .I1(is_rd_reg_0),
        .I2(cs_up),
        .O(\rom_addr[8]_i_3_n_0 ));
  FDCE \rom_addr_reg[0] 
       (.C(clk),
        .CE(cs_up_reg_0),
        .CLR(reset),
        .D(\rom_addr_reg[0]_i_2_n_7 ),
        .Q(rom_addr_reg[0]));
  CARRY4 \rom_addr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rom_addr_reg[0]_i_2_n_0 ,\rom_addr_reg[0]_i_2_n_1 ,\rom_addr_reg[0]_i_2_n_2 ,\rom_addr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rom_addr[0]_i_7_n_0 }),
        .O({\rom_addr_reg[0]_i_2_n_4 ,\rom_addr_reg[0]_i_2_n_5 ,\rom_addr_reg[0]_i_2_n_6 ,\rom_addr_reg[0]_i_2_n_7 }),
        .S({\rom_addr[0]_i_8_n_0 ,\rom_addr[0]_i_9_n_0 ,\rom_addr[0]_i_10_n_0 ,\rom_addr[0]_i_11_n_0 }));
  FDCE \rom_addr_reg[1] 
       (.C(clk),
        .CE(cs_up_reg_0),
        .CLR(reset),
        .D(\rom_addr_reg[0]_i_2_n_6 ),
        .Q(rom_addr_reg[1]));
  FDCE \rom_addr_reg[2] 
       (.C(clk),
        .CE(cs_up_reg_0),
        .CLR(reset),
        .D(\rom_addr_reg[0]_i_2_n_5 ),
        .Q(rom_addr_reg[2]));
  FDCE \rom_addr_reg[3] 
       (.C(clk),
        .CE(cs_up_reg_0),
        .CLR(reset),
        .D(\rom_addr_reg[0]_i_2_n_4 ),
        .Q(rom_addr_reg[3]));
  FDCE \rom_addr_reg[4] 
       (.C(clk),
        .CE(cs_up_reg_0),
        .CLR(reset),
        .D(\rom_addr_reg[4]_i_1_n_7 ),
        .Q(rom_addr_reg[4]));
  CARRY4 \rom_addr_reg[4]_i_1 
       (.CI(\rom_addr_reg[0]_i_2_n_0 ),
        .CO({\rom_addr_reg[4]_i_1_n_0 ,\rom_addr_reg[4]_i_1_n_1 ,\rom_addr_reg[4]_i_1_n_2 ,\rom_addr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rom_addr_reg[4]_i_1_n_4 ,\rom_addr_reg[4]_i_1_n_5 ,\rom_addr_reg[4]_i_1_n_6 ,\rom_addr_reg[4]_i_1_n_7 }),
        .S({\rom_addr[4]_i_2_n_0 ,\rom_addr[4]_i_3_n_0 ,\rom_addr[4]_i_4_n_0 ,\rom_addr[4]_i_5_n_0 }));
  FDCE \rom_addr_reg[5] 
       (.C(clk),
        .CE(cs_up_reg_0),
        .CLR(reset),
        .D(\rom_addr_reg[4]_i_1_n_6 ),
        .Q(rom_addr_reg[5]));
  FDCE \rom_addr_reg[6] 
       (.C(clk),
        .CE(cs_up_reg_0),
        .CLR(reset),
        .D(\rom_addr_reg[4]_i_1_n_5 ),
        .Q(rom_addr_reg[6]));
  FDCE \rom_addr_reg[7] 
       (.C(clk),
        .CE(cs_up_reg_0),
        .CLR(reset),
        .D(\rom_addr_reg[4]_i_1_n_4 ),
        .Q(rom_addr_reg[7]));
  FDCE \rom_addr_reg[8] 
       (.C(clk),
        .CE(cs_up_reg_0),
        .CLR(reset),
        .D(\rom_addr_reg[8]_i_1_n_7 ),
        .Q(rom_addr_reg[8]));
  CARRY4 \rom_addr_reg[8]_i_1 
       (.CI(\rom_addr_reg[4]_i_1_n_0 ),
        .CO({\NLW_rom_addr_reg[8]_i_1_CO_UNCONNECTED [3:1],\rom_addr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rom_addr_reg[8]_i_1_O_UNCONNECTED [3:2],\rom_addr_reg[8]_i_1_n_6 ,\rom_addr_reg[8]_i_1_n_7 }),
        .S({1'b0,1'b0,\rom_addr[8]_i_2_n_0 ,\rom_addr[8]_i_3_n_0 }));
  FDCE \rom_addr_reg[9] 
       (.C(clk),
        .CE(cs_up_reg_0),
        .CLR(reset),
        .D(\rom_addr_reg[8]_i_1_n_6 ),
        .Q(rom_addr_reg[9]));
  (* CHECK_LICENSE_TYPE = "isa_send_rom_generator,dist_mem_gen_v8_0_11,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_11,Vivado 2017.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom_generator send_rom_data
       (.a(rom_addr_reg),
        .clk(clk),
        .qspo(qspo));
endmodule

(* CHECK_LICENSE_TYPE = "isa_send_rom_generator,dist_mem_gen_v8_0_11,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_11,Vivado 2017.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_rom_generator
   (a,
    clk,
    qspo);
  input [9:0]a;
  input clk;
  output [7:0]qspo;

  wire \<const0> ;
  wire [9:0]a;
  wire clk;
  wire [6:0]\^qspo ;
  wire [7:0]NLW_U0_dpo_UNCONNECTED;
  wire [7:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [7:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "10" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "640" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "0" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "isa_send_rom_generator.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "1" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "8" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[7:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[7:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[7],\^qspo }),
        .qspo_ce(1'b1),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[7:0]),
        .we(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_select
   (isa_senddata,
    isa_rd,
    isa_adv,
    clk,
    reset,
    reset_0,
    isa_getdata,
    reset_1,
    \senddata_reg[7] ,
    \senddata_reg[7]_0 ,
    doutb,
    \senddata_reg[7]_1 ,
    \senddata_reg[7]_2 ,
    senddata,
    \senddata_reg[7]_3 ,
    \senddata_reg[7]_4 ,
    qspo,
    \senddata_reg[7]_5 ,
    Q,
    \senddata_reg[7]_6 ,
    \senddata_reg[7]_7 ,
    \senddata_reg[7]_8 ,
    \senddata_reg[7]_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \senddata_reg[7]_10 ,
    \senddata_reg[7]_11 ,
    \senddata_reg[7]_12 ,
    \senddata_reg[7]_13 ,
    \senddata_reg[7]_14 );
  output [7:0]isa_senddata;
  input isa_rd;
  input isa_adv;
  input clk;
  input reset;
  input reset_0;
  input [7:0]isa_getdata;
  input reset_1;
  input [7:0]\senddata_reg[7] ;
  input [7:0]\senddata_reg[7]_0 ;
  input [7:0]doutb;
  input [7:0]\senddata_reg[7]_1 ;
  input [7:0]\senddata_reg[7]_2 ;
  input [7:0]senddata;
  input [7:0]\senddata_reg[7]_3 ;
  input [7:0]\senddata_reg[7]_4 ;
  input [7:0]qspo;
  input [7:0]\senddata_reg[7]_5 ;
  input [7:0]Q;
  input [7:0]\senddata_reg[7]_6 ;
  input [7:0]\senddata_reg[7]_7 ;
  input [7:0]\senddata_reg[7]_8 ;
  input [7:0]\senddata_reg[7]_9 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [7:0]\senddata_reg[7]_10 ;
  input [7:0]\senddata_reg[7]_11 ;
  input [7:0]\senddata_reg[7]_12 ;
  input [7:0]\senddata_reg[7]_13 ;
  input [7:0]\senddata_reg[7]_14 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire IOBUF_inst0_i_10_n_0;
  wire IOBUF_inst0_i_11_n_0;
  wire IOBUF_inst0_i_2_n_0;
  wire IOBUF_inst0_i_3_n_0;
  wire IOBUF_inst0_i_4_n_0;
  wire IOBUF_inst0_i_5_n_0;
  wire IOBUF_inst0_i_6_n_0;
  wire IOBUF_inst0_i_7_n_0;
  wire IOBUF_inst0_i_8_n_0;
  wire IOBUF_inst0_i_9_n_0;
  wire IOBUF_inst1_i_10_n_0;
  wire IOBUF_inst1_i_11_n_0;
  wire IOBUF_inst1_i_2_n_0;
  wire IOBUF_inst1_i_3_n_0;
  wire IOBUF_inst1_i_4_n_0;
  wire IOBUF_inst1_i_5_n_0;
  wire IOBUF_inst1_i_6_n_0;
  wire IOBUF_inst1_i_7_n_0;
  wire IOBUF_inst1_i_8_n_0;
  wire IOBUF_inst1_i_9_n_0;
  wire IOBUF_inst2_i_10_n_0;
  wire IOBUF_inst2_i_11_n_0;
  wire IOBUF_inst2_i_2_n_0;
  wire IOBUF_inst2_i_3_n_0;
  wire IOBUF_inst2_i_4_n_0;
  wire IOBUF_inst2_i_5_n_0;
  wire IOBUF_inst2_i_6_n_0;
  wire IOBUF_inst2_i_7_n_0;
  wire IOBUF_inst2_i_8_n_0;
  wire IOBUF_inst2_i_9_n_0;
  wire IOBUF_inst3_i_10_n_0;
  wire IOBUF_inst3_i_11_n_0;
  wire IOBUF_inst3_i_2_n_0;
  wire IOBUF_inst3_i_3_n_0;
  wire IOBUF_inst3_i_4_n_0;
  wire IOBUF_inst3_i_5_n_0;
  wire IOBUF_inst3_i_6_n_0;
  wire IOBUF_inst3_i_7_n_0;
  wire IOBUF_inst3_i_8_n_0;
  wire IOBUF_inst3_i_9_n_0;
  wire IOBUF_inst4_i_10_n_0;
  wire IOBUF_inst4_i_11_n_0;
  wire IOBUF_inst4_i_2_n_0;
  wire IOBUF_inst4_i_3_n_0;
  wire IOBUF_inst4_i_4_n_0;
  wire IOBUF_inst4_i_5_n_0;
  wire IOBUF_inst4_i_6_n_0;
  wire IOBUF_inst4_i_7_n_0;
  wire IOBUF_inst4_i_8_n_0;
  wire IOBUF_inst4_i_9_n_0;
  wire IOBUF_inst5_i_10_n_0;
  wire IOBUF_inst5_i_11_n_0;
  wire IOBUF_inst5_i_2_n_0;
  wire IOBUF_inst5_i_3_n_0;
  wire IOBUF_inst5_i_4_n_0;
  wire IOBUF_inst5_i_5_n_0;
  wire IOBUF_inst5_i_6_n_0;
  wire IOBUF_inst5_i_7_n_0;
  wire IOBUF_inst5_i_8_n_0;
  wire IOBUF_inst5_i_9_n_0;
  wire IOBUF_inst6_i_10_n_0;
  wire IOBUF_inst6_i_11_n_0;
  wire IOBUF_inst6_i_2_n_0;
  wire IOBUF_inst6_i_3_n_0;
  wire IOBUF_inst6_i_4_n_0;
  wire IOBUF_inst6_i_5_n_0;
  wire IOBUF_inst6_i_6_n_0;
  wire IOBUF_inst6_i_7_n_0;
  wire IOBUF_inst6_i_8_n_0;
  wire IOBUF_inst6_i_9_n_0;
  wire IOBUF_inst7_i_10_n_0;
  wire IOBUF_inst7_i_11_n_0;
  wire IOBUF_inst7_i_12_n_0;
  wire IOBUF_inst7_i_13_n_0;
  wire IOBUF_inst7_i_14_n_0;
  wire IOBUF_inst7_i_15_n_0;
  wire IOBUF_inst7_i_16_n_0;
  wire IOBUF_inst7_i_17_n_0;
  wire IOBUF_inst7_i_3_n_0;
  wire IOBUF_inst7_i_4_n_0;
  wire IOBUF_inst7_i_5_n_0;
  wire IOBUF_inst7_i_6_n_0;
  wire IOBUF_inst7_i_7_n_0;
  wire IOBUF_inst7_i_8_n_0;
  wire IOBUF_inst7_i_9_n_0;
  wire [7:0]Q;
  wire [7:0]addr;
  wire adv_down;
  wire adv_down_i_1__0_n_0;
  wire adv_t;
  wire clk;
  wire [7:0]doutb;
  wire isa_adv;
  wire [7:0]isa_getdata;
  wire isa_rd;
  wire [7:0]isa_senddata;
  wire [7:0]qspo;
  wire rd_down;
  wire rd_down_i_1__0_n_0;
  wire rd_t;
  wire reset;
  wire reset_0;
  wire reset_1;
  wire [7:0]sendaddr;
  wire [7:0]senddata;
  wire [7:0]\senddata_reg[7] ;
  wire [7:0]\senddata_reg[7]_0 ;
  wire [7:0]\senddata_reg[7]_1 ;
  wire [7:0]\senddata_reg[7]_10 ;
  wire [7:0]\senddata_reg[7]_11 ;
  wire [7:0]\senddata_reg[7]_12 ;
  wire [7:0]\senddata_reg[7]_13 ;
  wire [7:0]\senddata_reg[7]_14 ;
  wire [7:0]\senddata_reg[7]_2 ;
  wire [7:0]\senddata_reg[7]_3 ;
  wire [7:0]\senddata_reg[7]_4 ;
  wire [7:0]\senddata_reg[7]_5 ;
  wire [7:0]\senddata_reg[7]_6 ;
  wire [7:0]\senddata_reg[7]_7 ;
  wire [7:0]\senddata_reg[7]_8 ;
  wire [7:0]\senddata_reg[7]_9 ;

  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    IOBUF_inst0_i_1
       (.I0(IOBUF_inst0_i_2_n_0),
        .I1(IOBUF_inst0_i_3_n_0),
        .I2(IOBUF_inst7_i_5_n_0),
        .I3(IOBUF_inst0_i_4_n_0),
        .I4(IOBUF_inst7_i_7_n_0),
        .I5(sendaddr[7]),
        .O(isa_senddata[0]));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst0_i_10
       (.I0(\senddata_reg[7]_7 [0]),
        .I1(\senddata_reg[7]_8 [0]),
        .I2(\senddata_reg[7]_9 [0]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst0_i_10_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst0_i_11
       (.I0(qspo[0]),
        .I1(\senddata_reg[7]_5 [0]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(Q[0]),
        .I5(\senddata_reg[7]_6 [0]),
        .O(IOBUF_inst0_i_11_n_0));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    IOBUF_inst0_i_2
       (.I0(IOBUF_inst7_i_8_n_0),
        .I1(IOBUF_inst0_i_5_n_0),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I4(IOBUF_inst7_i_10_n_0),
        .I5(sendaddr[2]),
        .O(IOBUF_inst0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF62404040)) 
    IOBUF_inst0_i_3
       (.I0(sendaddr[3]),
        .I1(sendaddr[2]),
        .I2(IOBUF_inst0_i_6_n_0),
        .I3(IOBUF_inst7_i_12_n_0),
        .I4(\senddata_reg[7] [0]),
        .I5(IOBUF_inst0_i_7_n_0),
        .O(IOBUF_inst0_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    IOBUF_inst0_i_4
       (.I0(IOBUF_inst0_i_8_n_0),
        .I1(IOBUF_inst0_i_9_n_0),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(IOBUF_inst0_i_10_n_0),
        .I5(IOBUF_inst0_i_11_n_0),
        .O(IOBUF_inst0_i_4_n_0));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    IOBUF_inst0_i_5
       (.I0(\senddata_reg[7]_10 [0]),
        .I1(\senddata_reg[7]_11 [0]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(sendaddr[2]),
        .O(IOBUF_inst0_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst0_i_6
       (.I0(\senddata_reg[7]_0 [0]),
        .I1(doutb[0]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(\senddata_reg[7]_1 [0]),
        .I5(\senddata_reg[7]_2 [0]),
        .O(IOBUF_inst0_i_6_n_0));
  LUT6 #(
    .INIT(64'h000C000000000A00)) 
    IOBUF_inst0_i_7
       (.I0(\senddata_reg[7]_12 [0]),
        .I1(\senddata_reg[7]_13 [0]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(sendaddr[0]),
        .I5(sendaddr[1]),
        .O(IOBUF_inst0_i_7_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    IOBUF_inst0_i_8
       (.I0(sendaddr[1]),
        .I1(sendaddr[0]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(\senddata_reg[7]_14 [0]),
        .O(IOBUF_inst0_i_8_n_0));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst0_i_9
       (.I0(senddata[0]),
        .I1(\senddata_reg[7]_3 [0]),
        .I2(\senddata_reg[7]_4 [0]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst0_i_9_n_0));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    IOBUF_inst1_i_1
       (.I0(IOBUF_inst1_i_2_n_0),
        .I1(IOBUF_inst1_i_3_n_0),
        .I2(IOBUF_inst7_i_5_n_0),
        .I3(IOBUF_inst1_i_4_n_0),
        .I4(IOBUF_inst7_i_7_n_0),
        .I5(sendaddr[7]),
        .O(isa_senddata[1]));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst1_i_10
       (.I0(\senddata_reg[7]_7 [1]),
        .I1(\senddata_reg[7]_8 [1]),
        .I2(\senddata_reg[7]_9 [1]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst1_i_10_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst1_i_11
       (.I0(qspo[1]),
        .I1(\senddata_reg[7]_5 [1]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(Q[1]),
        .I5(\senddata_reg[7]_6 [1]),
        .O(IOBUF_inst1_i_11_n_0));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    IOBUF_inst1_i_2
       (.I0(IOBUF_inst7_i_8_n_0),
        .I1(IOBUF_inst1_i_5_n_0),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I4(IOBUF_inst7_i_10_n_0),
        .I5(sendaddr[2]),
        .O(IOBUF_inst1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF62404040)) 
    IOBUF_inst1_i_3
       (.I0(sendaddr[3]),
        .I1(sendaddr[2]),
        .I2(IOBUF_inst1_i_6_n_0),
        .I3(IOBUF_inst7_i_12_n_0),
        .I4(\senddata_reg[7] [1]),
        .I5(IOBUF_inst1_i_7_n_0),
        .O(IOBUF_inst1_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    IOBUF_inst1_i_4
       (.I0(IOBUF_inst1_i_8_n_0),
        .I1(IOBUF_inst1_i_9_n_0),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(IOBUF_inst1_i_10_n_0),
        .I5(IOBUF_inst1_i_11_n_0),
        .O(IOBUF_inst1_i_4_n_0));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    IOBUF_inst1_i_5
       (.I0(\senddata_reg[7]_10 [1]),
        .I1(\senddata_reg[7]_11 [1]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(sendaddr[2]),
        .O(IOBUF_inst1_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst1_i_6
       (.I0(\senddata_reg[7]_0 [1]),
        .I1(doutb[1]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(\senddata_reg[7]_1 [1]),
        .I5(\senddata_reg[7]_2 [1]),
        .O(IOBUF_inst1_i_6_n_0));
  LUT6 #(
    .INIT(64'h000C000000000A00)) 
    IOBUF_inst1_i_7
       (.I0(\senddata_reg[7]_12 [1]),
        .I1(\senddata_reg[7]_13 [1]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(sendaddr[0]),
        .I5(sendaddr[1]),
        .O(IOBUF_inst1_i_7_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    IOBUF_inst1_i_8
       (.I0(sendaddr[1]),
        .I1(sendaddr[0]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(\senddata_reg[7]_14 [1]),
        .O(IOBUF_inst1_i_8_n_0));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst1_i_9
       (.I0(senddata[1]),
        .I1(\senddata_reg[7]_3 [1]),
        .I2(\senddata_reg[7]_4 [1]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst1_i_9_n_0));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    IOBUF_inst2_i_1
       (.I0(IOBUF_inst2_i_2_n_0),
        .I1(IOBUF_inst2_i_3_n_0),
        .I2(IOBUF_inst7_i_5_n_0),
        .I3(IOBUF_inst2_i_4_n_0),
        .I4(IOBUF_inst7_i_7_n_0),
        .I5(sendaddr[7]),
        .O(isa_senddata[2]));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst2_i_10
       (.I0(\senddata_reg[7]_7 [2]),
        .I1(\senddata_reg[7]_8 [2]),
        .I2(\senddata_reg[7]_9 [2]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst2_i_10_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst2_i_11
       (.I0(qspo[2]),
        .I1(\senddata_reg[7]_5 [2]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(Q[2]),
        .I5(\senddata_reg[7]_6 [2]),
        .O(IOBUF_inst2_i_11_n_0));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    IOBUF_inst2_i_2
       (.I0(IOBUF_inst7_i_8_n_0),
        .I1(IOBUF_inst2_i_5_n_0),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I4(IOBUF_inst7_i_10_n_0),
        .I5(sendaddr[2]),
        .O(IOBUF_inst2_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF62404040)) 
    IOBUF_inst2_i_3
       (.I0(sendaddr[3]),
        .I1(sendaddr[2]),
        .I2(IOBUF_inst2_i_6_n_0),
        .I3(IOBUF_inst7_i_12_n_0),
        .I4(\senddata_reg[7] [2]),
        .I5(IOBUF_inst2_i_7_n_0),
        .O(IOBUF_inst2_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    IOBUF_inst2_i_4
       (.I0(IOBUF_inst2_i_8_n_0),
        .I1(IOBUF_inst2_i_9_n_0),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(IOBUF_inst2_i_10_n_0),
        .I5(IOBUF_inst2_i_11_n_0),
        .O(IOBUF_inst2_i_4_n_0));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    IOBUF_inst2_i_5
       (.I0(\senddata_reg[7]_10 [2]),
        .I1(\senddata_reg[7]_11 [2]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(sendaddr[2]),
        .O(IOBUF_inst2_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst2_i_6
       (.I0(\senddata_reg[7]_0 [2]),
        .I1(doutb[2]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(\senddata_reg[7]_1 [2]),
        .I5(\senddata_reg[7]_2 [2]),
        .O(IOBUF_inst2_i_6_n_0));
  LUT6 #(
    .INIT(64'h000C000000000A00)) 
    IOBUF_inst2_i_7
       (.I0(\senddata_reg[7]_12 [2]),
        .I1(\senddata_reg[7]_13 [2]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(sendaddr[0]),
        .I5(sendaddr[1]),
        .O(IOBUF_inst2_i_7_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    IOBUF_inst2_i_8
       (.I0(sendaddr[1]),
        .I1(sendaddr[0]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(\senddata_reg[7]_14 [2]),
        .O(IOBUF_inst2_i_8_n_0));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst2_i_9
       (.I0(senddata[2]),
        .I1(\senddata_reg[7]_3 [2]),
        .I2(\senddata_reg[7]_4 [2]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst2_i_9_n_0));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    IOBUF_inst3_i_1
       (.I0(IOBUF_inst3_i_2_n_0),
        .I1(IOBUF_inst3_i_3_n_0),
        .I2(IOBUF_inst7_i_5_n_0),
        .I3(IOBUF_inst3_i_4_n_0),
        .I4(IOBUF_inst7_i_7_n_0),
        .I5(sendaddr[7]),
        .O(isa_senddata[3]));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst3_i_10
       (.I0(\senddata_reg[7]_7 [3]),
        .I1(\senddata_reg[7]_8 [3]),
        .I2(\senddata_reg[7]_9 [3]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst3_i_10_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst3_i_11
       (.I0(qspo[3]),
        .I1(\senddata_reg[7]_5 [3]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(Q[3]),
        .I5(\senddata_reg[7]_6 [3]),
        .O(IOBUF_inst3_i_11_n_0));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    IOBUF_inst3_i_2
       (.I0(IOBUF_inst7_i_8_n_0),
        .I1(IOBUF_inst3_i_5_n_0),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I4(IOBUF_inst7_i_10_n_0),
        .I5(sendaddr[2]),
        .O(IOBUF_inst3_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF62404040)) 
    IOBUF_inst3_i_3
       (.I0(sendaddr[3]),
        .I1(sendaddr[2]),
        .I2(IOBUF_inst3_i_6_n_0),
        .I3(IOBUF_inst7_i_12_n_0),
        .I4(\senddata_reg[7] [3]),
        .I5(IOBUF_inst3_i_7_n_0),
        .O(IOBUF_inst3_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    IOBUF_inst3_i_4
       (.I0(IOBUF_inst3_i_8_n_0),
        .I1(IOBUF_inst3_i_9_n_0),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(IOBUF_inst3_i_10_n_0),
        .I5(IOBUF_inst3_i_11_n_0),
        .O(IOBUF_inst3_i_4_n_0));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    IOBUF_inst3_i_5
       (.I0(\senddata_reg[7]_10 [3]),
        .I1(\senddata_reg[7]_11 [3]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(sendaddr[2]),
        .O(IOBUF_inst3_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst3_i_6
       (.I0(\senddata_reg[7]_0 [3]),
        .I1(doutb[3]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(\senddata_reg[7]_1 [3]),
        .I5(\senddata_reg[7]_2 [3]),
        .O(IOBUF_inst3_i_6_n_0));
  LUT6 #(
    .INIT(64'h000C000000000A00)) 
    IOBUF_inst3_i_7
       (.I0(\senddata_reg[7]_12 [3]),
        .I1(\senddata_reg[7]_13 [3]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(sendaddr[0]),
        .I5(sendaddr[1]),
        .O(IOBUF_inst3_i_7_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    IOBUF_inst3_i_8
       (.I0(sendaddr[1]),
        .I1(sendaddr[0]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(\senddata_reg[7]_14 [3]),
        .O(IOBUF_inst3_i_8_n_0));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst3_i_9
       (.I0(senddata[3]),
        .I1(\senddata_reg[7]_3 [3]),
        .I2(\senddata_reg[7]_4 [3]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst3_i_9_n_0));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    IOBUF_inst4_i_1
       (.I0(IOBUF_inst4_i_2_n_0),
        .I1(IOBUF_inst4_i_3_n_0),
        .I2(IOBUF_inst7_i_5_n_0),
        .I3(IOBUF_inst4_i_4_n_0),
        .I4(IOBUF_inst7_i_7_n_0),
        .I5(sendaddr[7]),
        .O(isa_senddata[4]));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst4_i_10
       (.I0(\senddata_reg[7]_7 [4]),
        .I1(\senddata_reg[7]_8 [4]),
        .I2(\senddata_reg[7]_9 [4]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst4_i_10_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst4_i_11
       (.I0(qspo[4]),
        .I1(\senddata_reg[7]_5 [4]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(Q[4]),
        .I5(\senddata_reg[7]_6 [4]),
        .O(IOBUF_inst4_i_11_n_0));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    IOBUF_inst4_i_2
       (.I0(IOBUF_inst7_i_8_n_0),
        .I1(IOBUF_inst4_i_5_n_0),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I4(IOBUF_inst7_i_10_n_0),
        .I5(sendaddr[2]),
        .O(IOBUF_inst4_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF62404040)) 
    IOBUF_inst4_i_3
       (.I0(sendaddr[3]),
        .I1(sendaddr[2]),
        .I2(IOBUF_inst4_i_6_n_0),
        .I3(IOBUF_inst7_i_12_n_0),
        .I4(\senddata_reg[7] [4]),
        .I5(IOBUF_inst4_i_7_n_0),
        .O(IOBUF_inst4_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    IOBUF_inst4_i_4
       (.I0(IOBUF_inst4_i_8_n_0),
        .I1(IOBUF_inst4_i_9_n_0),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(IOBUF_inst4_i_10_n_0),
        .I5(IOBUF_inst4_i_11_n_0),
        .O(IOBUF_inst4_i_4_n_0));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    IOBUF_inst4_i_5
       (.I0(\senddata_reg[7]_10 [4]),
        .I1(\senddata_reg[7]_11 [4]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(sendaddr[2]),
        .O(IOBUF_inst4_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst4_i_6
       (.I0(\senddata_reg[7]_0 [4]),
        .I1(doutb[4]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(\senddata_reg[7]_1 [4]),
        .I5(\senddata_reg[7]_2 [4]),
        .O(IOBUF_inst4_i_6_n_0));
  LUT6 #(
    .INIT(64'h000C000000000A00)) 
    IOBUF_inst4_i_7
       (.I0(\senddata_reg[7]_12 [4]),
        .I1(\senddata_reg[7]_13 [4]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(sendaddr[0]),
        .I5(sendaddr[1]),
        .O(IOBUF_inst4_i_7_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    IOBUF_inst4_i_8
       (.I0(sendaddr[1]),
        .I1(sendaddr[0]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(\senddata_reg[7]_14 [4]),
        .O(IOBUF_inst4_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1611" *) 
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst4_i_9
       (.I0(senddata[4]),
        .I1(\senddata_reg[7]_3 [4]),
        .I2(\senddata_reg[7]_4 [4]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst4_i_9_n_0));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    IOBUF_inst5_i_1
       (.I0(IOBUF_inst5_i_2_n_0),
        .I1(IOBUF_inst5_i_3_n_0),
        .I2(IOBUF_inst7_i_5_n_0),
        .I3(IOBUF_inst5_i_4_n_0),
        .I4(IOBUF_inst7_i_7_n_0),
        .I5(sendaddr[7]),
        .O(isa_senddata[5]));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst5_i_10
       (.I0(\senddata_reg[7]_7 [5]),
        .I1(\senddata_reg[7]_8 [5]),
        .I2(\senddata_reg[7]_9 [5]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst5_i_10_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst5_i_11
       (.I0(qspo[5]),
        .I1(\senddata_reg[7]_5 [5]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(Q[5]),
        .I5(\senddata_reg[7]_6 [5]),
        .O(IOBUF_inst5_i_11_n_0));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    IOBUF_inst5_i_2
       (.I0(IOBUF_inst7_i_8_n_0),
        .I1(IOBUF_inst5_i_5_n_0),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I4(IOBUF_inst7_i_10_n_0),
        .I5(sendaddr[2]),
        .O(IOBUF_inst5_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF62404040)) 
    IOBUF_inst5_i_3
       (.I0(sendaddr[3]),
        .I1(sendaddr[2]),
        .I2(IOBUF_inst5_i_6_n_0),
        .I3(IOBUF_inst7_i_12_n_0),
        .I4(\senddata_reg[7] [5]),
        .I5(IOBUF_inst5_i_7_n_0),
        .O(IOBUF_inst5_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    IOBUF_inst5_i_4
       (.I0(IOBUF_inst5_i_8_n_0),
        .I1(IOBUF_inst5_i_9_n_0),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(IOBUF_inst5_i_10_n_0),
        .I5(IOBUF_inst5_i_11_n_0),
        .O(IOBUF_inst5_i_4_n_0));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    IOBUF_inst5_i_5
       (.I0(\senddata_reg[7]_10 [5]),
        .I1(\senddata_reg[7]_11 [5]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(sendaddr[2]),
        .O(IOBUF_inst5_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst5_i_6
       (.I0(\senddata_reg[7]_0 [5]),
        .I1(doutb[5]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(\senddata_reg[7]_1 [5]),
        .I5(\senddata_reg[7]_2 [5]),
        .O(IOBUF_inst5_i_6_n_0));
  LUT6 #(
    .INIT(64'h000C000000000A00)) 
    IOBUF_inst5_i_7
       (.I0(\senddata_reg[7]_12 [5]),
        .I1(\senddata_reg[7]_13 [5]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(sendaddr[0]),
        .I5(sendaddr[1]),
        .O(IOBUF_inst5_i_7_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    IOBUF_inst5_i_8
       (.I0(sendaddr[1]),
        .I1(sendaddr[0]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(\senddata_reg[7]_14 [5]),
        .O(IOBUF_inst5_i_8_n_0));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst5_i_9
       (.I0(senddata[5]),
        .I1(\senddata_reg[7]_3 [5]),
        .I2(\senddata_reg[7]_4 [5]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst5_i_9_n_0));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    IOBUF_inst6_i_1
       (.I0(IOBUF_inst6_i_2_n_0),
        .I1(IOBUF_inst6_i_3_n_0),
        .I2(IOBUF_inst7_i_5_n_0),
        .I3(IOBUF_inst6_i_4_n_0),
        .I4(IOBUF_inst7_i_7_n_0),
        .I5(sendaddr[7]),
        .O(isa_senddata[6]));
  (* SOFT_HLUTNM = "soft_lutpair1610" *) 
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst6_i_10
       (.I0(\senddata_reg[7]_7 [6]),
        .I1(\senddata_reg[7]_8 [6]),
        .I2(\senddata_reg[7]_9 [6]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst6_i_10_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst6_i_11
       (.I0(qspo[6]),
        .I1(\senddata_reg[7]_5 [6]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(Q[6]),
        .I5(\senddata_reg[7]_6 [6]),
        .O(IOBUF_inst6_i_11_n_0));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    IOBUF_inst6_i_2
       (.I0(IOBUF_inst7_i_8_n_0),
        .I1(IOBUF_inst6_i_5_n_0),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I4(IOBUF_inst7_i_10_n_0),
        .I5(sendaddr[2]),
        .O(IOBUF_inst6_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF62404040)) 
    IOBUF_inst6_i_3
       (.I0(sendaddr[3]),
        .I1(sendaddr[2]),
        .I2(IOBUF_inst6_i_6_n_0),
        .I3(IOBUF_inst7_i_12_n_0),
        .I4(\senddata_reg[7] [6]),
        .I5(IOBUF_inst6_i_7_n_0),
        .O(IOBUF_inst6_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    IOBUF_inst6_i_4
       (.I0(IOBUF_inst6_i_8_n_0),
        .I1(IOBUF_inst6_i_9_n_0),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(IOBUF_inst6_i_10_n_0),
        .I5(IOBUF_inst6_i_11_n_0),
        .O(IOBUF_inst6_i_4_n_0));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    IOBUF_inst6_i_5
       (.I0(\senddata_reg[7]_10 [6]),
        .I1(\senddata_reg[7]_11 [6]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(sendaddr[2]),
        .O(IOBUF_inst6_i_5_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst6_i_6
       (.I0(\senddata_reg[7]_0 [6]),
        .I1(doutb[6]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(\senddata_reg[7]_1 [6]),
        .I5(\senddata_reg[7]_2 [6]),
        .O(IOBUF_inst6_i_6_n_0));
  LUT6 #(
    .INIT(64'h000C000000000A00)) 
    IOBUF_inst6_i_7
       (.I0(\senddata_reg[7]_12 [6]),
        .I1(\senddata_reg[7]_13 [6]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(sendaddr[0]),
        .I5(sendaddr[1]),
        .O(IOBUF_inst6_i_7_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    IOBUF_inst6_i_8
       (.I0(sendaddr[1]),
        .I1(sendaddr[0]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(\senddata_reg[7]_14 [6]),
        .O(IOBUF_inst6_i_8_n_0));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst6_i_9
       (.I0(senddata[6]),
        .I1(\senddata_reg[7]_3 [6]),
        .I2(\senddata_reg[7]_4 [6]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst6_i_9_n_0));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    IOBUF_inst7_i_1
       (.I0(IOBUF_inst7_i_3_n_0),
        .I1(IOBUF_inst7_i_4_n_0),
        .I2(IOBUF_inst7_i_5_n_0),
        .I3(IOBUF_inst7_i_6_n_0),
        .I4(IOBUF_inst7_i_7_n_0),
        .I5(sendaddr[7]),
        .O(isa_senddata[7]));
  (* SOFT_HLUTNM = "soft_lutpair1610" *) 
  LUT2 #(
    .INIT(4'h8)) 
    IOBUF_inst7_i_10
       (.I0(sendaddr[1]),
        .I1(sendaddr[0]),
        .O(IOBUF_inst7_i_10_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst7_i_11
       (.I0(\senddata_reg[7]_0 [7]),
        .I1(doutb[7]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(\senddata_reg[7]_1 [7]),
        .I5(\senddata_reg[7]_2 [7]),
        .O(IOBUF_inst7_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1611" *) 
  LUT2 #(
    .INIT(4'h2)) 
    IOBUF_inst7_i_12
       (.I0(sendaddr[0]),
        .I1(sendaddr[1]),
        .O(IOBUF_inst7_i_12_n_0));
  LUT6 #(
    .INIT(64'h000C000000000A00)) 
    IOBUF_inst7_i_13
       (.I0(\senddata_reg[7]_12 [7]),
        .I1(\senddata_reg[7]_13 [7]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(sendaddr[0]),
        .I5(sendaddr[1]),
        .O(IOBUF_inst7_i_13_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    IOBUF_inst7_i_14
       (.I0(sendaddr[1]),
        .I1(sendaddr[0]),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(\senddata_reg[7]_14 [7]),
        .O(IOBUF_inst7_i_14_n_0));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst7_i_15
       (.I0(senddata[7]),
        .I1(\senddata_reg[7]_3 [7]),
        .I2(\senddata_reg[7]_4 [7]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst7_i_15_n_0));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    IOBUF_inst7_i_16
       (.I0(\senddata_reg[7]_7 [7]),
        .I1(\senddata_reg[7]_8 [7]),
        .I2(\senddata_reg[7]_9 [7]),
        .I3(sendaddr[1]),
        .I4(sendaddr[0]),
        .O(IOBUF_inst7_i_16_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    IOBUF_inst7_i_17
       (.I0(qspo[7]),
        .I1(\senddata_reg[7]_5 [7]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(Q[7]),
        .I5(\senddata_reg[7]_6 [7]),
        .O(IOBUF_inst7_i_17_n_0));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    IOBUF_inst7_i_3
       (.I0(IOBUF_inst7_i_8_n_0),
        .I1(IOBUF_inst7_i_9_n_0),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I4(IOBUF_inst7_i_10_n_0),
        .I5(sendaddr[2]),
        .O(IOBUF_inst7_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF62404040)) 
    IOBUF_inst7_i_4
       (.I0(sendaddr[3]),
        .I1(sendaddr[2]),
        .I2(IOBUF_inst7_i_11_n_0),
        .I3(IOBUF_inst7_i_12_n_0),
        .I4(\senddata_reg[7] [7]),
        .I5(IOBUF_inst7_i_13_n_0),
        .O(IOBUF_inst7_i_4_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    IOBUF_inst7_i_5
       (.I0(sendaddr[5]),
        .I1(sendaddr[6]),
        .I2(sendaddr[4]),
        .O(IOBUF_inst7_i_5_n_0));
  LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
    IOBUF_inst7_i_6
       (.I0(IOBUF_inst7_i_14_n_0),
        .I1(IOBUF_inst7_i_15_n_0),
        .I2(sendaddr[2]),
        .I3(sendaddr[3]),
        .I4(IOBUF_inst7_i_16_n_0),
        .I5(IOBUF_inst7_i_17_n_0),
        .O(IOBUF_inst7_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1612" *) 
  LUT3 #(
    .INIT(8'h01)) 
    IOBUF_inst7_i_7
       (.I0(sendaddr[5]),
        .I1(sendaddr[6]),
        .I2(sendaddr[4]),
        .O(IOBUF_inst7_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1612" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    IOBUF_inst7_i_8
       (.I0(sendaddr[3]),
        .I1(sendaddr[4]),
        .I2(sendaddr[5]),
        .I3(sendaddr[6]),
        .O(IOBUF_inst7_i_8_n_0));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    IOBUF_inst7_i_9
       (.I0(\senddata_reg[7]_10 [7]),
        .I1(\senddata_reg[7]_11 [7]),
        .I2(sendaddr[0]),
        .I3(sendaddr[1]),
        .I4(sendaddr[2]),
        .O(IOBUF_inst7_i_9_n_0));
  FDCE \addr_reg[0] 
       (.C(clk),
        .CE(adv_down),
        .CLR(reset),
        .D(isa_getdata[0]),
        .Q(addr[0]));
  FDCE \addr_reg[1] 
       (.C(clk),
        .CE(adv_down),
        .CLR(reset),
        .D(isa_getdata[1]),
        .Q(addr[1]));
  FDCE \addr_reg[2] 
       (.C(clk),
        .CE(adv_down),
        .CLR(reset),
        .D(isa_getdata[2]),
        .Q(addr[2]));
  FDCE \addr_reg[3] 
       (.C(clk),
        .CE(adv_down),
        .CLR(reset),
        .D(isa_getdata[3]),
        .Q(addr[3]));
  FDCE \addr_reg[4] 
       (.C(clk),
        .CE(adv_down),
        .CLR(reset),
        .D(isa_getdata[4]),
        .Q(addr[4]));
  FDCE \addr_reg[5] 
       (.C(clk),
        .CE(adv_down),
        .CLR(reset),
        .D(isa_getdata[5]),
        .Q(addr[5]));
  FDCE \addr_reg[6] 
       (.C(clk),
        .CE(adv_down),
        .CLR(reset),
        .D(isa_getdata[6]),
        .Q(addr[6]));
  FDCE \addr_reg[7] 
       (.C(clk),
        .CE(adv_down),
        .CLR(reset),
        .D(isa_getdata[7]),
        .Q(addr[7]));
  LUT2 #(
    .INIT(4'h2)) 
    adv_down_i_1__0
       (.I0(adv_t),
        .I1(isa_adv),
        .O(adv_down_i_1__0_n_0));
  FDCE adv_down_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(adv_down_i_1__0_n_0),
        .Q(adv_down));
  FDCE adv_t_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(isa_adv),
        .Q(adv_t));
  LUT2 #(
    .INIT(4'h2)) 
    rd_down_i_1__0
       (.I0(rd_t),
        .I1(isa_rd),
        .O(rd_down_i_1__0_n_0));
  FDCE rd_down_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset_0),
        .D(rd_down_i_1__0_n_0),
        .Q(rd_down));
  FDCE rd_t_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(isa_rd),
        .Q(rd_t));
  FDCE \sendaddr_reg[0] 
       (.C(clk),
        .CE(rd_down),
        .CLR(reset_0),
        .D(addr[0]),
        .Q(sendaddr[0]));
  FDCE \sendaddr_reg[1] 
       (.C(clk),
        .CE(rd_down),
        .CLR(reset_0),
        .D(addr[1]),
        .Q(sendaddr[1]));
  FDCE \sendaddr_reg[2] 
       (.C(clk),
        .CE(rd_down),
        .CLR(reset_0),
        .D(addr[2]),
        .Q(sendaddr[2]));
  FDCE \sendaddr_reg[3] 
       (.C(clk),
        .CE(rd_down),
        .CLR(reset_0),
        .D(addr[3]),
        .Q(sendaddr[3]));
  FDCE \sendaddr_reg[4] 
       (.C(clk),
        .CE(rd_down),
        .CLR(reset_0),
        .D(addr[4]),
        .Q(sendaddr[4]));
  FDCE \sendaddr_reg[5] 
       (.C(clk),
        .CE(rd_down),
        .CLR(reset_0),
        .D(addr[5]),
        .Q(sendaddr[5]));
  FDCE \sendaddr_reg[6] 
       (.C(clk),
        .CE(rd_down),
        .CLR(reset_0),
        .D(addr[6]),
        .Q(sendaddr[6]));
  FDCE \sendaddr_reg[7] 
       (.C(clk),
        .CE(rd_down),
        .CLR(reset_1),
        .D(addr[7]),
        .Q(sendaddr[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram
   (doutb,
    cs_up,
    \ram_addr_reg[7]_0 ,
    \ram_addr_reg[4]_0 ,
    clk,
    rreg_mem_data_wr_en,
    rreg_mem_data_wr_addr,
    rreg_mem_data_wr_data,
    isa_cs_reg,
    is_rd_reg_0,
    reset,
    E);
  output [7:0]doutb;
  output cs_up;
  output \ram_addr_reg[7]_0 ;
  output \ram_addr_reg[4]_0 ;
  input clk;
  input rreg_mem_data_wr_en;
  input [7:0]rreg_mem_data_wr_addr;
  input [7:0]rreg_mem_data_wr_data;
  input isa_cs_reg;
  input is_rd_reg_0;
  input reset;
  input [0:0]E;

  wire [0:0]E;
  wire clk;
  wire cs_up;
  wire cs_up_i_1_n_0;
  wire [7:0]doutb;
  wire is_rd_reg_0;
  wire isa_cs_reg;
  wire [6:0]p_0_in__3;
  wire \ram_addr[5]_i_2_n_0 ;
  wire \ram_addr[7]_i_2_n_0 ;
  wire \ram_addr[7]_i_7_n_0 ;
  wire [7:0]ram_addr_reg;
  wire \ram_addr_reg[4]_0 ;
  wire \ram_addr_reg[7]_0 ;
  wire reset;
  wire [7:0]rreg_mem_data_wr_addr;
  wire [7:0]rreg_mem_data_wr_data;
  wire rreg_mem_data_wr_en;

  (* SOFT_HLUTNM = "soft_lutpair1232" *) 
  LUT1 #(
    .INIT(2'h1)) 
    cs_up_i_1
       (.I0(cs_up),
        .O(cs_up_i_1_n_0));
  FDRE cs_up_reg
       (.C(clk),
        .CE(1'b1),
        .D(cs_up_i_1_n_0),
        .Q(cs_up),
        .R(isa_cs_reg));
  FDCE is_rd_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(is_rd_reg_0),
        .Q(\ram_addr_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ram_addr[0]_i_1__1 
       (.I0(\ram_addr_reg[7]_0 ),
        .I1(cs_up),
        .I2(ram_addr_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair1229" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \ram_addr[1]_i_1 
       (.I0(\ram_addr_reg[7]_0 ),
        .I1(cs_up),
        .I2(ram_addr_reg[1]),
        .I3(ram_addr_reg[0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair1229" *) 
  LUT5 #(
    .INIT(32'h08888000)) 
    \ram_addr[2]_i_1 
       (.I0(\ram_addr_reg[7]_0 ),
        .I1(cs_up),
        .I2(ram_addr_reg[0]),
        .I3(ram_addr_reg[1]),
        .I4(ram_addr_reg[2]),
        .O(p_0_in__3[2]));
  LUT6 #(
    .INIT(64'h0888888880000000)) 
    \ram_addr[3]_i_1 
       (.I0(\ram_addr_reg[7]_0 ),
        .I1(cs_up),
        .I2(ram_addr_reg[1]),
        .I3(ram_addr_reg[0]),
        .I4(ram_addr_reg[2]),
        .I5(ram_addr_reg[3]),
        .O(p_0_in__3[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \ram_addr[4]_i_1 
       (.I0(\ram_addr_reg[4]_0 ),
        .I1(ram_addr_reg[2]),
        .I2(ram_addr_reg[0]),
        .I3(ram_addr_reg[1]),
        .I4(ram_addr_reg[3]),
        .I5(ram_addr_reg[4]),
        .O(p_0_in__3[4]));
  (* SOFT_HLUTNM = "soft_lutpair1231" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \ram_addr[5]_i_1 
       (.I0(\ram_addr_reg[7]_0 ),
        .I1(cs_up),
        .I2(\ram_addr[5]_i_2_n_0 ),
        .I3(ram_addr_reg[5]),
        .O(p_0_in__3[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ram_addr[5]_i_2 
       (.I0(ram_addr_reg[3]),
        .I1(ram_addr_reg[1]),
        .I2(ram_addr_reg[0]),
        .I3(ram_addr_reg[2]),
        .I4(ram_addr_reg[4]),
        .O(\ram_addr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1230" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \ram_addr[6]_i_1 
       (.I0(\ram_addr_reg[7]_0 ),
        .I1(cs_up),
        .I2(\ram_addr[7]_i_7_n_0 ),
        .I3(ram_addr_reg[6]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair1230" *) 
  LUT5 #(
    .INIT(32'h78000000)) 
    \ram_addr[7]_i_2 
       (.I0(\ram_addr[7]_i_7_n_0 ),
        .I1(ram_addr_reg[6]),
        .I2(ram_addr_reg[7]),
        .I3(\ram_addr_reg[7]_0 ),
        .I4(cs_up),
        .O(\ram_addr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ram_addr[7]_i_3 
       (.I0(cs_up),
        .I1(\ram_addr_reg[7]_0 ),
        .O(\ram_addr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ram_addr[7]_i_7 
       (.I0(ram_addr_reg[5]),
        .I1(ram_addr_reg[4]),
        .I2(ram_addr_reg[2]),
        .I3(ram_addr_reg[0]),
        .I4(ram_addr_reg[1]),
        .I5(ram_addr_reg[3]),
        .O(\ram_addr[7]_i_7_n_0 ));
  FDCE \ram_addr_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(p_0_in__3[0]),
        .Q(ram_addr_reg[0]));
  FDCE \ram_addr_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(p_0_in__3[1]),
        .Q(ram_addr_reg[1]));
  FDCE \ram_addr_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(p_0_in__3[2]),
        .Q(ram_addr_reg[2]));
  FDCE \ram_addr_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(p_0_in__3[3]),
        .Q(ram_addr_reg[3]));
  FDCE \ram_addr_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(p_0_in__3[4]),
        .Q(ram_addr_reg[4]));
  FDCE \ram_addr_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(p_0_in__3[5]),
        .Q(ram_addr_reg[5]));
  FDCE \ram_addr_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(p_0_in__3[6]),
        .Q(ram_addr_reg[6]));
  FDCE \ram_addr_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(reset),
        .D(\ram_addr[7]_i_2_n_0 ),
        .Q(ram_addr_reg[7]));
  (* CHECK_LICENSE_TYPE = "isa_send_smallram_generator,blk_mem_gen_v8_3_6,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_3_6,Vivado 2017.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram_generator send_samllram
       (.addra(rreg_mem_data_wr_addr),
        .addrb(ram_addr_reg),
        .clka(clk),
        .clkb(clk),
        .dina(rreg_mem_data_wr_data),
        .doutb(doutb),
        .enb(1'b1),
        .wea(rreg_mem_data_wr_en));
endmodule

(* CHECK_LICENSE_TYPE = "isa_send_smallram_generator,blk_mem_gen_v8_3_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "blk_mem_gen_v8_3_6,Vivado 2017.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_isa_send_smallram_generator
   (clka,
    wea,
    addra,
    dina,
    clkb,
    enb,
    addrb,
    doutb);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [7:0]dina;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) input clkb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [7:0]addrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [7:0]doutb;

  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [7:0]NLW_U0_douta_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "1" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.68455 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "isa_send_smallram_generator.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "1" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_WIDTH_A = "8" *) 
  (* C_READ_WIDTH_B = "8" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "READ_FIRST" *) 
  (* C_WRITE_WIDTH_A = "8" *) 
  (* C_WRITE_WIDTH_B = "8" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_U0_douta_UNCONNECTED[7:0]),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[7:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (doutb,
    clka,
    enb,
    wea,
    addrb,
    addra,
    dina);
  output [7:0]doutb;
  input clka;
  input enb;
  input [0:0]wea;
  input [7:0]addrb;
  input [7:0]addra;
  input [7:0]dina;

  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .doutb(doutb),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [9:0]addra;
  input [11:0]addrb;
  input [31:0]dina;

  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_2
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [9:0]addra;
  input [11:0]addrb;
  input [31:0]dina;

  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_3 \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (doutb,
    clka,
    enb,
    wea,
    addrb,
    addra,
    dina);
  output [7:0]doutb;
  input clka;
  input enb;
  input [0:0]wea;
  input [7:0]addrb;
  input [7:0]addra;
  input [7:0]dina;

  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .doutb(doutb),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [9:0]addra;
  input [11:0]addrb;
  input [31:0]dina;

  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_3
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [9:0]addra;
  input [11:0]addrb;
  input [31:0]dina;

  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_4 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
   (doutb,
    clka,
    enb,
    wea,
    addrb,
    addra,
    dina);
  output [7:0]doutb;
  input clka;
  input enb;
  input [0:0]wea;
  input [7:0]addrb;
  input [7:0]addra;
  input [7:0]dina;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[3:2],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:6],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[5:4]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ,doutb[3:2],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ,doutb[1:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ,doutb[7:6],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ,doutb[5:4]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(enb),
        .ENBWREN(wea),
        .REGCEAREGCE(enb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [9:0]addra;
  input [11:0]addrb;
  input [31:0]dina;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92 ;
  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI(dina),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_4
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [9:0]addra;
  input [11:0]addrb;
  input [31:0]dina;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92 ;
  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI(dina),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],doutb}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (doutb,
    clka,
    enb,
    wea,
    addrb,
    addra,
    dina);
  output [7:0]doutb;
  input clka;
  input enb;
  input [0:0]wea;
  input [7:0]addrb;
  input [7:0]addra;
  input [7:0]dina;

  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .doutb(doutb),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [9:0]addra;
  input [11:0]addrb;
  input [31:0]dina;

  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_1
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [9:0]addra;
  input [11:0]addrb;
  input [31:0]dina;

  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_2 \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "1" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.68455 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "1" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "isa_send_smallram_generator.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "1" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_WIDTH_A = "8" *) 
(* C_READ_WIDTH_B = "8" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "256" *) (* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) 
(* C_WRITE_MODE_B = "READ_FIRST" *) (* C_WRITE_WIDTH_A = "8" *) (* C_WRITE_WIDTH_B = "8" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [7:0]dina;
  output [7:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [7:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .doutb(doutb),
        .enb(enb),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "10" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.44385 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "isa_send_bigram_generator.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "1" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "1024" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_WIDTH_A = "32" *) 
(* C_READ_WIDTH_B = "8" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "1024" *) (* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "8" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0_0 inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "10" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.44385 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "isa_send_bigram_generator.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "1" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "1024" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_WIDTH_A = "32" *) 
(* C_READ_WIDTH_B = "8" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "1024" *) (* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "8" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6__parameterized1__1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [7:0]dinb;
  output [7:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [7:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth
   (doutb,
    clka,
    enb,
    wea,
    addrb,
    addra,
    dina);
  output [7:0]doutb;
  input clka;
  input enb;
  input [0:0]wea;
  input [7:0]addrb;
  input [7:0]addra;
  input [7:0]dina;

  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [7:0]dina;
  wire [7:0]doutb;
  wire enb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .doutb(doutb),
        .enb(enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [9:0]addra;
  input [11:0]addrb;
  input [31:0]dina;

  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_6_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth__parameterized0_0
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [9:0]addra;
  input [11:0]addrb;
  input [31:0]dina;

  wire [9:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [7:0]doutb;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft
   (Q,
    rd_en,
    out,
    ram_rd_en_temp__0,
    srst,
    E,
    clk);
  output [4:0]Q;
  input rd_en;
  input out;
  input ram_rd_en_temp__0;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire out;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr dc
       (.E(E),
        .Q(Q),
        .clk(clk),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "dc_ss_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_14
   (Q,
    rd_en,
    out,
    ram_rd_en_temp__0,
    srst,
    E,
    clk);
  output [4:0]Q;
  input rd_en;
  input out;
  input ram_rd_en_temp__0;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire out;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_18 dc
       (.E(E),
        .Q(Q),
        .clk(clk),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "dc_ss_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_28
   (Q,
    rd_en,
    out,
    ram_rd_en_temp__0,
    srst,
    E,
    clk);
  output [4:0]Q;
  input rd_en;
  input out;
  input ram_rd_en_temp__0;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire out;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_32 dc
       (.E(E),
        .Q(Q),
        .clk(clk),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en),
        .srst(srst));
endmodule

(* C_ADDR_WIDTH = "10" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "640" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "artix7" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "0" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "isa_send_rom_generator.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "1" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [9:0]a;
  input [7:0]d;
  input [9:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [7:0]spo;
  output [7:0]dpo;
  output [7:0]qspo;
  output [7:0]qdpo;

  wire \<const0> ;
  wire [9:0]a;
  wire clk;
  wire [6:0]\^qspo ;

  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11_synth \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_11_synth
   (qspo,
    a,
    clk);
  output [6:0]qspo;
  input [9:0]a;
  input clk;

  wire [9:0]a;
  wire clk;
  wire [6:0]qspo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
   (Q,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    srst,
    E);
  output [7:0]Q;
  input clk;
  input EN;
  input [7:0]din;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input srst;
  input [0:0]E;

  wire [0:0]E;
  wire EN;
  wire [7:0]Q;
  wire clk;
  wire [3:0]count_d10_in;
  wire [7:0]din;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [7:0]p_0_out;
  wire srst;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC(din[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_7
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA(din[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[7]),
        .Q(Q[7]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11
   (Q,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    srst,
    E);
  output [7:0]Q;
  input clk;
  input EN;
  input [7:0]din;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input srst;
  input [0:0]E;

  wire [0:0]E;
  wire EN;
  wire [7:0]Q;
  wire clk;
  wire [3:0]count_d10_in;
  wire [7:0]din;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [7:0]p_0_out;
  wire srst;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC(din[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_7
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA(din[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[7]),
        .Q(Q[7]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_25
   (Q,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    srst,
    E);
  output [7:0]Q;
  input clk;
  input EN;
  input [7:0]din;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input srst;
  input [0:0]E;

  wire [0:0]E;
  wire EN;
  wire [7:0]Q;
  wire clk;
  wire [3:0]count_d10_in;
  wire [7:0]din;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [7:0]p_0_out;
  wire srst;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC(din[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_7
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA(din[7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_out[7]),
        .Q(Q[7]),
        .R(srst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
   (data_count,
    empty,
    full,
    dout,
    rd_en,
    wr_en,
    srst,
    clk,
    din);
  output [4:0]data_count;
  output empty;
  output full;
  output [7:0]dout;
  input rd_en;
  input wr_en;
  input srst;
  input clk;
  input [7:0]din;

  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire [3:0]p_0_out_0;
  wire [3:0]p_11_out;
  wire p_2_out;
  wire p_5_out;
  wire p_7_out;
  wire rd_en;
  wire [3:0]rd_pntr_plus1;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .Q(data_count),
        .clk(clk),
        .empty(empty),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[3] (p_7_out),
        .\goreg_dm.dout_i_reg[7] (p_5_out),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .out(p_2_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.E(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .Q(p_11_out),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_empty_fb_i_reg(p_7_out),
        .ram_empty_fb_i_reg_0(p_2_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .srst(srst),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .EN(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .clk(clk),
        .count_d10_in(p_11_out),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[1] (p_5_out),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_21
   (data_count,
    empty,
    full,
    dout,
    rd_en,
    wr_en,
    srst,
    clk,
    din);
  output [4:0]data_count;
  output empty;
  output full;
  output [7:0]dout;
  input rd_en;
  input wr_en;
  input srst;
  input clk;
  input [7:0]din;

  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire [3:0]p_0_out_0;
  wire [3:0]p_11_out;
  wire p_2_out;
  wire p_5_out;
  wire p_7_out;
  wire rd_en;
  wire [3:0]rd_pntr_plus1;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_22 \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .Q(data_count),
        .clk(clk),
        .empty(empty),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[3] (p_7_out),
        .\goreg_dm.dout_i_reg[7] (p_5_out),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .out(p_2_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_23 \gntv_or_sync_fifo.gl0.wr 
       (.E(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .Q(p_11_out),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_empty_fb_i_reg(p_7_out),
        .ram_empty_fb_i_reg_0(p_2_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .srst(srst),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_24 \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .EN(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .clk(clk),
        .count_d10_in(p_11_out),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[1] (p_5_out),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_7
   (data_count,
    empty,
    full,
    dout,
    rd_en,
    wr_en,
    srst,
    clk,
    din);
  output [4:0]data_count;
  output empty;
  output full;
  output [7:0]dout;
  input rd_en;
  input wr_en;
  input srst;
  input clk;
  input [7:0]din;

  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire [3:0]p_0_out_0;
  wire [3:0]p_11_out;
  wire p_2_out;
  wire p_5_out;
  wire p_7_out;
  wire rd_en;
  wire [3:0]rd_pntr_plus1;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8 \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .Q(data_count),
        .clk(clk),
        .empty(empty),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[3] (p_7_out),
        .\goreg_dm.dout_i_reg[7] (p_5_out),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .out(p_2_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9 \gntv_or_sync_fifo.gl0.wr 
       (.E(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .Q(p_11_out),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_empty_fb_i_reg(p_7_out),
        .ram_empty_fb_i_reg_0(p_2_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .srst(srst),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10 \gntv_or_sync_fifo.mem 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .EN(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .clk(clk),
        .count_d10_in(p_11_out),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[1] (p_5_out),
        .srst(srst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
   (DATA_COUNT,
    empty,
    full,
    dout,
    rd_en,
    wr_en,
    srst,
    clk,
    din);
  output [4:0]DATA_COUNT;
  output empty;
  output full;
  output [7:0]dout;
  input rd_en;
  input wr_en;
  input srst;
  input clk;
  input [7:0]din;

  wire [4:0]DATA_COUNT;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo \grf.rf 
       (.clk(clk),
        .data_count(DATA_COUNT),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_20
   (DATA_COUNT,
    empty,
    full,
    dout,
    rd_en,
    wr_en,
    srst,
    clk,
    din);
  output [4:0]DATA_COUNT;
  output empty;
  output full;
  output [7:0]dout;
  input rd_en;
  input wr_en;
  input srst;
  input clk;
  input [7:0]din;

  wire [4:0]DATA_COUNT;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_21 \grf.rf 
       (.clk(clk),
        .data_count(DATA_COUNT),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_6
   (DATA_COUNT,
    empty,
    full,
    dout,
    rd_en,
    wr_en,
    srst,
    clk,
    din);
  output [4:0]DATA_COUNT;
  output empty;
  output full;
  output [7:0]dout;
  input rd_en;
  input wr_en;
  input srst;
  input clk;
  input [7:0]din;

  wire [4:0]DATA_COUNT;
  wire clk;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_7 \grf.rf 
       (.clk(clk),
        .data_count(DATA_COUNT),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "5" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "8" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "8" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "artix7" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "1" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "1" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) 
(* C_RD_DEPTH = "16" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "4" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "5" *) 
(* C_WR_DEPTH = "16" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "4" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [7:0]din;
  input wr_en;
  input rd_en;
  input [3:0]prog_empty_thresh;
  input [3:0]prog_empty_thresh_assert;
  input [3:0]prog_empty_thresh_negate;
  input [3:0]prog_full_thresh;
  input [3:0]prog_full_thresh_assert;
  input [3:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [7:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [4:0]data_count;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth inst_fifo_gen
       (.clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "5" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "8" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "8" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "artix7" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "1" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "1" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) 
(* C_RD_DEPTH = "16" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "4" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "5" *) 
(* C_WR_DEPTH = "16" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "4" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_1_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [7:0]din;
  input wr_en;
  input rd_en;
  input [3:0]prog_empty_thresh;
  input [3:0]prog_empty_thresh_assert;
  input [3:0]prog_empty_thresh_negate;
  input [3:0]prog_full_thresh;
  input [3:0]prog_full_thresh_assert;
  input [3:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [7:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [4:0]data_count;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_19 inst_fifo_gen
       (.clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "5" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "8" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "8" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "artix7" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "1" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "1" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) 
(* C_RD_DEPTH = "16" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "4" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "5" *) 
(* C_WR_DEPTH = "16" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "4" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_1_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4__4
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [7:0]din;
  input wr_en;
  input rd_en;
  input [3:0]prog_empty_thresh;
  input [3:0]prog_empty_thresh_assert;
  input [3:0]prog_empty_thresh_negate;
  input [3:0]prog_full_thresh;
  input [3:0]prog_full_thresh_assert;
  input [3:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [7:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [4:0]data_count;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_5 inst_fifo_gen
       (.clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth
   (data_count,
    empty,
    full,
    dout,
    rd_en,
    wr_en,
    srst,
    clk,
    din);
  output [4:0]data_count;
  output empty;
  output full;
  output [7:0]dout;
  input rd_en;
  input wr_en;
  input srst;
  input clk;
  input [7:0]din;

  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top \gconvfifo.rf 
       (.DATA_COUNT(data_count),
        .clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_19
   (data_count,
    empty,
    full,
    dout,
    rd_en,
    wr_en,
    srst,
    clk,
    din);
  output [4:0]data_count;
  output empty;
  output full;
  output [7:0]dout;
  input rd_en;
  input wr_en;
  input srst;
  input clk;
  input [7:0]din;

  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_20 \gconvfifo.rf 
       (.DATA_COUNT(data_count),
        .clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_4_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_4_synth_5
   (data_count,
    empty,
    full,
    dout,
    rd_en,
    wr_en,
    srst,
    clk,
    din);
  output [4:0]data_count;
  output empty;
  output full;
  output [7:0]dout;
  input rd_en;
  input wr_en;
  input srst;
  input clk;
  input [7:0]din;

  wire clk;
  wire [4:0]data_count;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_6 \gconvfifo.rf 
       (.DATA_COUNT(data_count),
        .clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
   (dout,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    srst,
    E,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [7:0]dout;
  input clk;
  input EN;
  input [7:0]din;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input srst;
  input [0:0]E;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire EN;
  wire clk;
  wire [3:0]count_d10_in;
  wire [7:0]din;
  wire [7:0]dout;
  wire [7:0]dout_i;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire srst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem \gdm.dm_gen.dm 
       (.E(E),
        .EN(EN),
        .Q(dout_i),
        .clk(clk),
        .count_d10_in(count_d10_in),
        .din(din),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .srst(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[0]),
        .Q(dout[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[1]),
        .Q(dout[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[2]),
        .Q(dout[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[3]),
        .Q(dout[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[4]),
        .Q(dout[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[5]),
        .Q(dout[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[6]),
        .Q(dout[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[7]),
        .Q(dout[7]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_10
   (dout,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    srst,
    E,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [7:0]dout;
  input clk;
  input EN;
  input [7:0]din;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input srst;
  input [0:0]E;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire EN;
  wire clk;
  wire [3:0]count_d10_in;
  wire [7:0]din;
  wire [7:0]dout;
  wire [7:0]dout_i;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire srst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_11 \gdm.dm_gen.dm 
       (.E(E),
        .EN(EN),
        .Q(dout_i),
        .clk(clk),
        .count_d10_in(count_d10_in),
        .din(din),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .srst(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[0]),
        .Q(dout[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[1]),
        .Q(dout[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[2]),
        .Q(dout[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[3]),
        .Q(dout[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[4]),
        .Q(dout[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[5]),
        .Q(dout[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[6]),
        .Q(dout[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[7]),
        .Q(dout[7]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_24
   (dout,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    srst,
    E,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [7:0]dout;
  input clk;
  input EN;
  input [7:0]din;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input srst;
  input [0:0]E;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire EN;
  wire clk;
  wire [3:0]count_d10_in;
  wire [7:0]din;
  wire [7:0]dout;
  wire [7:0]dout_i;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire srst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_25 \gdm.dm_gen.dm 
       (.E(E),
        .EN(EN),
        .Q(dout_i),
        .clk(clk),
        .count_d10_in(count_d10_in),
        .din(din),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .srst(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[0]),
        .Q(dout[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[1]),
        .Q(dout[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[2]),
        .Q(dout[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[3]),
        .Q(dout[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[4]),
        .Q(dout[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[5]),
        .Q(dout[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[6]),
        .Q(dout[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(dout_i[7]),
        .Q(dout[7]),
        .R(srst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
   (Q,
    \gpr1.dout_i_reg[1] ,
    srst,
    E,
    clk);
  output [3:0]Q;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire clk;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [3:0]plusOp;
  wire srst;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_17
   (Q,
    \gpr1.dout_i_reg[1] ,
    srst,
    E,
    clk);
  output [3:0]Q;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire clk;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [3:0]plusOp;
  wire srst;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_31
   (Q,
    \gpr1.dout_i_reg[1] ,
    srst,
    E,
    clk);
  output [3:0]Q;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire clk;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire [3:0]plusOp;
  wire srst;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[1] [3]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(srst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
   (empty,
    out,
    E,
    \count_reg[0] ,
    ram_rd_en_temp__0,
    \goreg_dm.dout_i_reg[7] ,
    \gc0.count_reg[3] ,
    srst,
    clk,
    rd_en,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    wr_en);
  output empty;
  output out;
  output [0:0]E;
  output [0:0]\count_reg[0] ;
  output ram_rd_en_temp__0;
  output [0:0]\goreg_dm.dout_i_reg[7] ;
  output [0:0]\gc0.count_reg[3] ;
  input srst;
  input clk;
  input rd_en;
  input ram_empty_fb_i_reg;
  input ram_full_fb_i_reg;
  input wr_en;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__2;
  wire clk;
  wire [0:0]\count_reg[0] ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire [0:0]\gc0.count_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[7] ;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;
  (* DONT_TOUCH *) wire user_valid;
  wire wr_en;

  assign empty = empty_fwft_i;
  assign out = user_valid;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_i),
        .S(srst));
  LUT4 #(
    .INIT(16'h8788)) 
    \count[4]_i_1 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(ram_full_fb_i_reg),
        .I3(wr_en),
        .O(\count_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \count[4]_i_3 
       (.I0(rd_en),
        .I1(user_valid),
        .O(ram_rd_en_temp__0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(srst));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(srst));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[3]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gc0.count_reg[3] ));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_dm.dout_i[7]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(\goreg_dm.dout_i_reg[7] ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gpr1.dout_i[7]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_15
   (empty,
    out,
    E,
    \count_reg[0] ,
    ram_rd_en_temp__0,
    \goreg_dm.dout_i_reg[7] ,
    \gc0.count_reg[3] ,
    srst,
    clk,
    rd_en,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    wr_en);
  output empty;
  output out;
  output [0:0]E;
  output [0:0]\count_reg[0] ;
  output ram_rd_en_temp__0;
  output [0:0]\goreg_dm.dout_i_reg[7] ;
  output [0:0]\gc0.count_reg[3] ;
  input srst;
  input clk;
  input rd_en;
  input ram_empty_fb_i_reg;
  input ram_full_fb_i_reg;
  input wr_en;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__2;
  wire clk;
  wire [0:0]\count_reg[0] ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire [0:0]\gc0.count_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[7] ;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;
  (* DONT_TOUCH *) wire user_valid;
  wire wr_en;

  assign empty = empty_fwft_i;
  assign out = user_valid;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_i),
        .S(srst));
  LUT4 #(
    .INIT(16'h8788)) 
    \count[4]_i_1 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(ram_full_fb_i_reg),
        .I3(wr_en),
        .O(\count_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \count[4]_i_3 
       (.I0(rd_en),
        .I1(user_valid),
        .O(ram_rd_en_temp__0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(srst));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(srst));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[3]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gc0.count_reg[3] ));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_dm.dout_i[7]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(\goreg_dm.dout_i_reg[7] ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gpr1.dout_i[7]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_29
   (empty,
    out,
    E,
    \count_reg[0] ,
    ram_rd_en_temp__0,
    \goreg_dm.dout_i_reg[7] ,
    \gc0.count_reg[3] ,
    srst,
    clk,
    rd_en,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    wr_en);
  output empty;
  output out;
  output [0:0]E;
  output [0:0]\count_reg[0] ;
  output ram_rd_en_temp__0;
  output [0:0]\goreg_dm.dout_i_reg[7] ;
  output [0:0]\gc0.count_reg[3] ;
  input srst;
  input clk;
  input rd_en;
  input ram_empty_fb_i_reg;
  input ram_full_fb_i_reg;
  input wr_en;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__2;
  wire clk;
  wire [0:0]\count_reg[0] ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire [0:0]\gc0.count_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[7] ;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;
  (* DONT_TOUCH *) wire user_valid;
  wire wr_en;

  assign empty = empty_fwft_i;
  assign out = user_valid;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_i),
        .S(srst));
  LUT4 #(
    .INIT(16'h8788)) 
    \count[4]_i_1 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(ram_full_fb_i_reg),
        .I3(wr_en),
        .O(\count_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \count[4]_i_3 
       (.I0(rd_en),
        .I1(user_valid),
        .O(ram_rd_en_temp__0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(srst));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(srst));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[3]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gc0.count_reg[3] ));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_dm.dout_i[7]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(\goreg_dm.dout_i_reg[7] ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gpr1.dout_i[7]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(srst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
   (out,
    empty,
    Q,
    E,
    \gc0.count_d1_reg[3] ,
    \goreg_dm.dout_i_reg[7] ,
    \gc0.count_reg[3] ,
    \gpr1.dout_i_reg[1] ,
    srst,
    clk,
    ram_empty_fb_i_reg,
    rd_en,
    ram_full_fb_i_reg,
    wr_en);
  output out;
  output empty;
  output [4:0]Q;
  output [0:0]E;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[7] ;
  output [0:0]\gc0.count_reg[3] ;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input srst;
  input clk;
  input ram_empty_fb_i_reg;
  input rd_en;
  input ram_full_fb_i_reg;
  input wr_en;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire cntr_en__0;
  wire empty;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gc0.count_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[7] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire out;
  wire p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft \gr1.gdcf.dc 
       (.E(cntr_en__0),
        .Q(Q),
        .clk(clk),
        .out(p_3_out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en),
        .srst(srst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .clk(clk),
        .\count_reg[0] (cntr_en__0),
        .empty(empty),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\goreg_dm.dout_i_reg[7] (\goreg_dm.dout_i_reg[7] ),
        .out(p_3_out),
        .ram_empty_fb_i_reg(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss \grss.rsts 
       (.clk(clk),
        .out(out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .srst(srst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr rpntr
       (.E(\gc0.count_reg[3] ),
        .Q(\gc0.count_d1_reg[3] ),
        .clk(clk),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_22
   (out,
    empty,
    Q,
    E,
    \gc0.count_d1_reg[3] ,
    \goreg_dm.dout_i_reg[7] ,
    \gc0.count_reg[3] ,
    \gpr1.dout_i_reg[1] ,
    srst,
    clk,
    ram_empty_fb_i_reg,
    rd_en,
    ram_full_fb_i_reg,
    wr_en);
  output out;
  output empty;
  output [4:0]Q;
  output [0:0]E;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[7] ;
  output [0:0]\gc0.count_reg[3] ;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input srst;
  input clk;
  input ram_empty_fb_i_reg;
  input rd_en;
  input ram_full_fb_i_reg;
  input wr_en;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire cntr_en__0;
  wire empty;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gc0.count_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[7] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire out;
  wire p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_28 \gr1.gdcf.dc 
       (.E(cntr_en__0),
        .Q(Q),
        .clk(clk),
        .out(p_3_out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en),
        .srst(srst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_29 \gr1.gr1_int.rfwft 
       (.E(E),
        .clk(clk),
        .\count_reg[0] (cntr_en__0),
        .empty(empty),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\goreg_dm.dout_i_reg[7] (\goreg_dm.dout_i_reg[7] ),
        .out(p_3_out),
        .ram_empty_fb_i_reg(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_30 \grss.rsts 
       (.clk(clk),
        .out(out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .srst(srst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_31 rpntr
       (.E(\gc0.count_reg[3] ),
        .Q(\gc0.count_d1_reg[3] ),
        .clk(clk),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_8
   (out,
    empty,
    Q,
    E,
    \gc0.count_d1_reg[3] ,
    \goreg_dm.dout_i_reg[7] ,
    \gc0.count_reg[3] ,
    \gpr1.dout_i_reg[1] ,
    srst,
    clk,
    ram_empty_fb_i_reg,
    rd_en,
    ram_full_fb_i_reg,
    wr_en);
  output out;
  output empty;
  output [4:0]Q;
  output [0:0]E;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[7] ;
  output [0:0]\gc0.count_reg[3] ;
  output [3:0]\gpr1.dout_i_reg[1] ;
  input srst;
  input clk;
  input ram_empty_fb_i_reg;
  input rd_en;
  input ram_full_fb_i_reg;
  input wr_en;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire cntr_en__0;
  wire empty;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gc0.count_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[7] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire out;
  wire p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_fwft_14 \gr1.gdcf.dc 
       (.E(cntr_en__0),
        .Q(Q),
        .clk(clk),
        .out(p_3_out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en),
        .srst(srst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_15 \gr1.gr1_int.rfwft 
       (.E(E),
        .clk(clk),
        .\count_reg[0] (cntr_en__0),
        .empty(empty),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\goreg_dm.dout_i_reg[7] (\goreg_dm.dout_i_reg[7] ),
        .out(p_3_out),
        .ram_empty_fb_i_reg(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_16 \grss.rsts 
       (.clk(clk),
        .out(out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .srst(srst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_17 rpntr
       (.E(\gc0.count_reg[3] ),
        .Q(\gc0.count_d1_reg[3] ),
        .clk(clk),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .srst(srst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss
   (out,
    srst,
    ram_empty_fb_i_reg_0,
    clk);
  output out;
  input srst;
  input ram_empty_fb_i_reg_0;
  input clk;

  wire clk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire srst;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .S(srst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_16
   (out,
    srst,
    ram_empty_fb_i_reg_0,
    clk);
  output out;
  input srst;
  input ram_empty_fb_i_reg_0;
  input clk;

  wire clk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire srst;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .S(srst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_30
   (out,
    srst,
    ram_empty_fb_i_reg_0,
    clk);
  output out;
  input srst;
  input ram_empty_fb_i_reg_0;
  input clk;

  wire clk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire srst;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .S(srst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom
   (qspo,
    a,
    clk);
  output [6:0]qspo;
  input [9:0]a;
  input clk;

  wire [9:0]a;
  wire [9:0]a_reg;
  wire clk;
  wire [6:0]qspo;
  wire \qspo_int[0]_i_11_n_0 ;
  wire \qspo_int[0]_i_12_n_0 ;
  wire \qspo_int[0]_i_13_n_0 ;
  wire \qspo_int[0]_i_14_n_0 ;
  wire \qspo_int[0]_i_15_n_0 ;
  wire \qspo_int[0]_i_16_n_0 ;
  wire \qspo_int[0]_i_17_n_0 ;
  wire \qspo_int[0]_i_18_n_0 ;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[0]_i_7_n_0 ;
  wire \qspo_int[0]_i_8_n_0 ;
  wire \qspo_int[1]_i_10_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[1]_i_2_n_0 ;
  wire \qspo_int[1]_i_3_n_0 ;
  wire \qspo_int[1]_i_4_n_0 ;
  wire \qspo_int[1]_i_5_n_0 ;
  wire \qspo_int[1]_i_6_n_0 ;
  wire \qspo_int[1]_i_7_n_0 ;
  wire \qspo_int[1]_i_8_n_0 ;
  wire \qspo_int[1]_i_9_n_0 ;
  wire \qspo_int[2]_i_10_n_0 ;
  wire \qspo_int[2]_i_11_n_0 ;
  wire \qspo_int[2]_i_12_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[2]_i_2_n_0 ;
  wire \qspo_int[2]_i_3_n_0 ;
  wire \qspo_int[2]_i_4_n_0 ;
  wire \qspo_int[2]_i_5_n_0 ;
  wire \qspo_int[2]_i_6_n_0 ;
  wire \qspo_int[2]_i_7_n_0 ;
  wire \qspo_int[2]_i_8_n_0 ;
  wire \qspo_int[2]_i_9_n_0 ;
  wire \qspo_int[3]_i_10_n_0 ;
  wire \qspo_int[3]_i_11_n_0 ;
  wire \qspo_int[3]_i_12_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[3]_i_2_n_0 ;
  wire \qspo_int[3]_i_3_n_0 ;
  wire \qspo_int[3]_i_4_n_0 ;
  wire \qspo_int[3]_i_5_n_0 ;
  wire \qspo_int[3]_i_6_n_0 ;
  wire \qspo_int[3]_i_7_n_0 ;
  wire \qspo_int[3]_i_8_n_0 ;
  wire \qspo_int[3]_i_9_n_0 ;
  wire \qspo_int[4]_i_10_n_0 ;
  wire \qspo_int[4]_i_11_n_0 ;
  wire \qspo_int[4]_i_12_n_0 ;
  wire \qspo_int[4]_i_13_n_0 ;
  wire \qspo_int[4]_i_14_n_0 ;
  wire \qspo_int[4]_i_15_n_0 ;
  wire \qspo_int[4]_i_16_n_0 ;
  wire \qspo_int[4]_i_17_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[4]_i_3_n_0 ;
  wire \qspo_int[4]_i_7_n_0 ;
  wire \qspo_int[5]_i_11_n_0 ;
  wire \qspo_int[5]_i_12_n_0 ;
  wire \qspo_int[5]_i_13_n_0 ;
  wire \qspo_int[5]_i_14_n_0 ;
  wire \qspo_int[5]_i_15_n_0 ;
  wire \qspo_int[5]_i_16_n_0 ;
  wire \qspo_int[5]_i_17_n_0 ;
  wire \qspo_int[5]_i_18_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[5]_i_7_n_0 ;
  wire \qspo_int[5]_i_8_n_0 ;
  wire \qspo_int[6]_i_10_n_0 ;
  wire \qspo_int[6]_i_11_n_0 ;
  wire \qspo_int[6]_i_12_n_0 ;
  wire \qspo_int[6]_i_13_n_0 ;
  wire \qspo_int[6]_i_2_n_0 ;
  wire \qspo_int[6]_i_3_n_0 ;
  wire \qspo_int[6]_i_4_n_0 ;
  wire \qspo_int[6]_i_7_n_0 ;
  wire \qspo_int[6]_i_8_n_0 ;
  wire \qspo_int[6]_i_9_n_0 ;
  wire \qspo_int_reg[0]_i_10_n_0 ;
  wire \qspo_int_reg[0]_i_2_n_0 ;
  wire \qspo_int_reg[0]_i_3_n_0 ;
  wire \qspo_int_reg[0]_i_4_n_0 ;
  wire \qspo_int_reg[0]_i_5_n_0 ;
  wire \qspo_int_reg[0]_i_6_n_0 ;
  wire \qspo_int_reg[0]_i_9_n_0 ;
  wire \qspo_int_reg[4]_i_2_n_0 ;
  wire \qspo_int_reg[4]_i_4_n_0 ;
  wire \qspo_int_reg[4]_i_5_n_0 ;
  wire \qspo_int_reg[4]_i_6_n_0 ;
  wire \qspo_int_reg[4]_i_8_n_0 ;
  wire \qspo_int_reg[4]_i_9_n_0 ;
  wire \qspo_int_reg[5]_i_10_n_0 ;
  wire \qspo_int_reg[5]_i_2_n_0 ;
  wire \qspo_int_reg[5]_i_3_n_0 ;
  wire \qspo_int_reg[5]_i_4_n_0 ;
  wire \qspo_int_reg[5]_i_5_n_0 ;
  wire \qspo_int_reg[5]_i_6_n_0 ;
  wire \qspo_int_reg[5]_i_9_n_0 ;
  wire \qspo_int_reg[6]_i_1_n_0 ;
  wire \qspo_int_reg[6]_i_5_n_0 ;
  wire \qspo_int_reg[6]_i_6_n_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \a_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(a[0]),
        .Q(a_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(a[1]),
        .Q(a_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(a[2]),
        .Q(a_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(a[3]),
        .Q(a_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(a[4]),
        .Q(a_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(a[5]),
        .Q(a_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(a[6]),
        .Q(a_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(a[7]),
        .Q(a_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(a[8]),
        .Q(a_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \a_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(a[9]),
        .Q(a_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0030BBBB00308888)) 
    \qspo_int[0]_i_1 
       (.I0(\qspo_int_reg[0]_i_2_n_0 ),
        .I1(a_reg[7]),
        .I2(\qspo_int_reg[0]_i_3_n_0 ),
        .I3(a_reg[8]),
        .I4(a_reg[9]),
        .I5(\qspo_int_reg[0]_i_4_n_0 ),
        .O(\qspo_int[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \qspo_int[0]_i_11 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[2]),
        .I3(a_reg[1]),
        .I4(a_reg[3]),
        .I5(a_reg[0]),
        .O(\qspo_int[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00014101FFFEFEFE)) 
    \qspo_int[0]_i_12 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[3]),
        .I3(a_reg[1]),
        .I4(a_reg[2]),
        .I5(a_reg[0]),
        .O(\qspo_int[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00030343FFFCFCFC)) 
    \qspo_int[0]_i_13 
       (.I0(a_reg[1]),
        .I1(a_reg[4]),
        .I2(a_reg[5]),
        .I3(a_reg[2]),
        .I4(a_reg[3]),
        .I5(a_reg[0]),
        .O(\qspo_int[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA00005555FFFF)) 
    \qspo_int[0]_i_14 
       (.I0(a_reg[4]),
        .I1(a_reg[1]),
        .I2(a_reg[2]),
        .I3(a_reg[3]),
        .I4(a_reg[5]),
        .I5(a_reg[0]),
        .O(\qspo_int[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h01000000FFFFFFFF)) 
    \qspo_int[0]_i_15 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .I2(a_reg[1]),
        .I3(a_reg[2]),
        .I4(a_reg[5]),
        .I5(a_reg[0]),
        .O(\qspo_int[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00000101FFFF)) 
    \qspo_int[0]_i_16 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .I2(a_reg[2]),
        .I3(a_reg[1]),
        .I4(a_reg[5]),
        .I5(a_reg[0]),
        .O(\qspo_int[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFAA00000155FFFF)) 
    \qspo_int[0]_i_17 
       (.I0(a_reg[4]),
        .I1(a_reg[2]),
        .I2(a_reg[1]),
        .I3(a_reg[3]),
        .I4(a_reg[5]),
        .I5(a_reg[0]),
        .O(\qspo_int[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \qspo_int[0]_i_18 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[1]),
        .I3(a_reg[2]),
        .I4(a_reg[3]),
        .I5(a_reg[0]),
        .O(\qspo_int[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \qspo_int[0]_i_7 
       (.I0(a_reg[5]),
        .I1(a_reg[3]),
        .I2(a_reg[1]),
        .I3(a_reg[2]),
        .I4(a_reg[4]),
        .I5(a_reg[0]),
        .O(\qspo_int[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h400001FFFFFFFE00)) 
    \qspo_int[0]_i_8 
       (.I0(a_reg[3]),
        .I1(a_reg[2]),
        .I2(a_reg[1]),
        .I3(a_reg[4]),
        .I4(a_reg[5]),
        .I5(a_reg[0]),
        .O(\qspo_int[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \qspo_int[1]_i_1 
       (.I0(\qspo_int[1]_i_2_n_0 ),
        .I1(a_reg[7]),
        .I2(\qspo_int[1]_i_3_n_0 ),
        .I3(a_reg[9]),
        .I4(\qspo_int[1]_i_4_n_0 ),
        .O(\qspo_int[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF01FFFE00)) 
    \qspo_int[1]_i_10 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .I2(a_reg[2]),
        .I3(a_reg[5]),
        .I4(a_reg[1]),
        .I5(a_reg[0]),
        .O(\qspo_int[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0C0C0AFA0CFCF)) 
    \qspo_int[1]_i_2 
       (.I0(\qspo_int[1]_i_5_n_0 ),
        .I1(\qspo_int[1]_i_6_n_0 ),
        .I2(a_reg[8]),
        .I3(\qspo_int[1]_i_7_n_0 ),
        .I4(a_reg[6]),
        .I5(a_reg[1]),
        .O(\qspo_int[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00D1)) 
    \qspo_int[1]_i_3 
       (.I0(a_reg[1]),
        .I1(a_reg[6]),
        .I2(\qspo_int[1]_i_8_n_0 ),
        .I3(a_reg[8]),
        .O(\qspo_int[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFC8830BBFCBB3088)) 
    \qspo_int[1]_i_4 
       (.I0(\qspo_int[1]_i_9_n_0 ),
        .I1(a_reg[8]),
        .I2(\qspo_int[1]_i_10_n_0 ),
        .I3(a_reg[6]),
        .I4(a_reg[1]),
        .I5(a_reg[0]),
        .O(\qspo_int[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1484" *) 
  LUT4 #(
    .INIT(16'h0F78)) 
    \qspo_int[1]_i_5 
       (.I0(a_reg[5]),
        .I1(a_reg[4]),
        .I2(a_reg[1]),
        .I3(a_reg[0]),
        .O(\qspo_int[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F1F1F1FF0E0E0E0)) 
    \qspo_int[1]_i_6 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[0]),
        .I3(a_reg[2]),
        .I4(a_reg[3]),
        .I5(a_reg[1]),
        .O(\qspo_int[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FE0001FF01FF)) 
    \qspo_int[1]_i_7 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[3]),
        .I3(a_reg[0]),
        .I4(a_reg[2]),
        .I5(a_reg[1]),
        .O(\qspo_int[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F00000FF1FFF)) 
    \qspo_int[1]_i_8 
       (.I0(a_reg[3]),
        .I1(a_reg[2]),
        .I2(a_reg[4]),
        .I3(a_reg[0]),
        .I4(a_reg[5]),
        .I5(a_reg[1]),
        .O(\qspo_int[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FA0015FF)) 
    \qspo_int[1]_i_9 
       (.I0(a_reg[4]),
        .I1(a_reg[2]),
        .I2(a_reg[3]),
        .I3(a_reg[5]),
        .I4(a_reg[1]),
        .I5(a_reg[0]),
        .O(\qspo_int[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \qspo_int[2]_i_1 
       (.I0(\qspo_int[2]_i_2_n_0 ),
        .I1(a_reg[7]),
        .I2(\qspo_int[2]_i_3_n_0 ),
        .I3(a_reg[9]),
        .I4(\qspo_int[2]_i_4_n_0 ),
        .O(\qspo_int[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE01FE01FE01FFF00)) 
    \qspo_int[2]_i_10 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .I2(a_reg[5]),
        .I3(a_reg[2]),
        .I4(a_reg[1]),
        .I5(a_reg[0]),
        .O(\qspo_int[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF00F0FE0FF000FE0)) 
    \qspo_int[2]_i_11 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .I2(a_reg[5]),
        .I3(a_reg[2]),
        .I4(a_reg[1]),
        .I5(a_reg[0]),
        .O(\qspo_int[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1484" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \qspo_int[2]_i_12 
       (.I0(a_reg[2]),
        .I1(a_reg[1]),
        .I2(a_reg[0]),
        .O(\qspo_int[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \qspo_int[2]_i_2 
       (.I0(\qspo_int[2]_i_5_n_0 ),
        .I1(\qspo_int[2]_i_6_n_0 ),
        .I2(a_reg[8]),
        .I3(\qspo_int[2]_i_7_n_0 ),
        .I4(a_reg[6]),
        .I5(\qspo_int[2]_i_8_n_0 ),
        .O(\qspo_int[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1483" *) 
  LUT5 #(
    .INIT(32'h0000F606)) 
    \qspo_int[2]_i_3 
       (.I0(a_reg[1]),
        .I1(a_reg[2]),
        .I2(a_reg[6]),
        .I3(\qspo_int[2]_i_9_n_0 ),
        .I4(a_reg[8]),
        .O(\qspo_int[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \qspo_int[2]_i_4 
       (.I0(a_reg[2]),
        .I1(\qspo_int[2]_i_10_n_0 ),
        .I2(a_reg[8]),
        .I3(\qspo_int[2]_i_11_n_0 ),
        .I4(a_reg[6]),
        .I5(\qspo_int[2]_i_12_n_0 ),
        .O(\qspo_int[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1FA000FFA05FA05F)) 
    \qspo_int[2]_i_5 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .I2(a_reg[5]),
        .I3(a_reg[2]),
        .I4(a_reg[0]),
        .I5(a_reg[1]),
        .O(\qspo_int[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF000F1110EEE0EEE)) 
    \qspo_int[2]_i_6 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[1]),
        .I3(a_reg[0]),
        .I4(a_reg[3]),
        .I5(a_reg[2]),
        .O(\qspo_int[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000F0EFFEEF0F1)) 
    \qspo_int[2]_i_7 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[0]),
        .I3(a_reg[3]),
        .I4(a_reg[1]),
        .I5(a_reg[2]),
        .O(\qspo_int[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1483" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \qspo_int[2]_i_8 
       (.I0(a_reg[2]),
        .I1(a_reg[1]),
        .O(\qspo_int[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC0033F0F30F08)) 
    \qspo_int[2]_i_9 
       (.I0(a_reg[3]),
        .I1(a_reg[4]),
        .I2(a_reg[0]),
        .I3(a_reg[5]),
        .I4(a_reg[2]),
        .I5(a_reg[1]),
        .O(\qspo_int[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \qspo_int[3]_i_1 
       (.I0(\qspo_int[3]_i_2_n_0 ),
        .I1(a_reg[7]),
        .I2(\qspo_int[3]_i_3_n_0 ),
        .I3(a_reg[9]),
        .I4(\qspo_int[3]_i_4_n_0 ),
        .O(\qspo_int[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3838380F0F0F0F0F)) 
    \qspo_int[3]_i_10 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[3]),
        .I3(a_reg[0]),
        .I4(a_reg[1]),
        .I5(a_reg[2]),
        .O(\qspo_int[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC3F0F0F0F038F038)) 
    \qspo_int[3]_i_11 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[3]),
        .I3(a_reg[1]),
        .I4(a_reg[0]),
        .I5(a_reg[2]),
        .O(\qspo_int[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1485" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \qspo_int[3]_i_12 
       (.I0(a_reg[3]),
        .I1(a_reg[1]),
        .I2(a_reg[0]),
        .I3(a_reg[2]),
        .O(\qspo_int[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \qspo_int[3]_i_2 
       (.I0(\qspo_int[3]_i_5_n_0 ),
        .I1(\qspo_int[3]_i_6_n_0 ),
        .I2(a_reg[8]),
        .I3(\qspo_int[3]_i_7_n_0 ),
        .I4(a_reg[6]),
        .I5(\qspo_int[3]_i_8_n_0 ),
        .O(\qspo_int[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF780078)) 
    \qspo_int[3]_i_3 
       (.I0(a_reg[1]),
        .I1(a_reg[2]),
        .I2(a_reg[3]),
        .I3(a_reg[6]),
        .I4(\qspo_int[3]_i_9_n_0 ),
        .I5(a_reg[8]),
        .O(\qspo_int[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \qspo_int[3]_i_4 
       (.I0(a_reg[3]),
        .I1(\qspo_int[3]_i_10_n_0 ),
        .I2(a_reg[8]),
        .I3(\qspo_int[3]_i_11_n_0 ),
        .I4(a_reg[6]),
        .I5(\qspo_int[3]_i_12_n_0 ),
        .O(\qspo_int[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F870F8787F0F0F0)) 
    \qspo_int[3]_i_5 
       (.I0(a_reg[5]),
        .I1(a_reg[4]),
        .I2(a_reg[3]),
        .I3(a_reg[1]),
        .I4(a_reg[0]),
        .I5(a_reg[2]),
        .O(\qspo_int[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h003F002AFFC0FFD5)) 
    \qspo_int[3]_i_6 
       (.I0(a_reg[4]),
        .I1(a_reg[1]),
        .I2(a_reg[0]),
        .I3(a_reg[2]),
        .I4(a_reg[5]),
        .I5(a_reg[3]),
        .O(\qspo_int[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F00E00EE00FF)) 
    \qspo_int[3]_i_7 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[0]),
        .I3(a_reg[3]),
        .I4(a_reg[1]),
        .I5(a_reg[2]),
        .O(\qspo_int[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1485" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \qspo_int[3]_i_8 
       (.I0(a_reg[3]),
        .I1(a_reg[2]),
        .I2(a_reg[1]),
        .O(\qspo_int[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFA05FF00FF00CD30)) 
    \qspo_int[3]_i_9 
       (.I0(a_reg[4]),
        .I1(a_reg[0]),
        .I2(a_reg[5]),
        .I3(a_reg[3]),
        .I4(a_reg[2]),
        .I5(a_reg[1]),
        .O(\qspo_int[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0030BBBB00308888)) 
    \qspo_int[4]_i_1 
       (.I0(\qspo_int_reg[4]_i_2_n_0 ),
        .I1(a_reg[7]),
        .I2(\qspo_int[4]_i_3_n_0 ),
        .I3(a_reg[8]),
        .I4(a_reg[9]),
        .I5(\qspo_int_reg[4]_i_4_n_0 ),
        .O(\qspo_int[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \qspo_int[4]_i_10 
       (.I0(a_reg[4]),
        .I1(a_reg[2]),
        .I2(a_reg[1]),
        .I3(a_reg[3]),
        .O(\qspo_int[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA509855)) 
    \qspo_int[4]_i_11 
       (.I0(a_reg[4]),
        .I1(a_reg[0]),
        .I2(a_reg[5]),
        .I3(a_reg[2]),
        .I4(a_reg[1]),
        .I5(a_reg[3]),
        .O(\qspo_int[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA999A88855555555)) 
    \qspo_int[4]_i_12 
       (.I0(a_reg[4]),
        .I1(a_reg[2]),
        .I2(a_reg[1]),
        .I3(a_reg[0]),
        .I4(a_reg[5]),
        .I5(a_reg[3]),
        .O(\qspo_int[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hC443C34333333333)) 
    \qspo_int[4]_i_13 
       (.I0(a_reg[5]),
        .I1(a_reg[4]),
        .I2(a_reg[2]),
        .I3(a_reg[1]),
        .I4(a_reg[0]),
        .I5(a_reg[3]),
        .O(\qspo_int[4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \qspo_int[4]_i_14 
       (.I0(a_reg[4]),
        .I1(a_reg[2]),
        .I2(a_reg[0]),
        .I3(a_reg[1]),
        .I4(a_reg[3]),
        .O(\qspo_int[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8A86AAAAAAA)) 
    \qspo_int[4]_i_15 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .I2(a_reg[1]),
        .I3(a_reg[0]),
        .I4(a_reg[2]),
        .I5(a_reg[5]),
        .O(\qspo_int[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC43434333)) 
    \qspo_int[4]_i_16 
       (.I0(a_reg[5]),
        .I1(a_reg[4]),
        .I2(a_reg[2]),
        .I3(a_reg[1]),
        .I4(a_reg[0]),
        .I5(a_reg[3]),
        .O(\qspo_int[4]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \qspo_int[4]_i_17 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .O(\qspo_int[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB88B8B8B8B8B8B8B)) 
    \qspo_int[4]_i_3 
       (.I0(\qspo_int[4]_i_7_n_0 ),
        .I1(a_reg[6]),
        .I2(a_reg[4]),
        .I3(a_reg[1]),
        .I4(a_reg[2]),
        .I5(a_reg[3]),
        .O(\qspo_int[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5055555555555565)) 
    \qspo_int[4]_i_7 
       (.I0(a_reg[4]),
        .I1(a_reg[0]),
        .I2(a_reg[5]),
        .I3(a_reg[1]),
        .I4(a_reg[2]),
        .I5(a_reg[3]),
        .O(\qspo_int[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0030BBBB00308888)) 
    \qspo_int[5]_i_1 
       (.I0(\qspo_int_reg[5]_i_2_n_0 ),
        .I1(a_reg[7]),
        .I2(\qspo_int_reg[5]_i_3_n_0 ),
        .I3(a_reg[8]),
        .I4(a_reg[9]),
        .I5(\qspo_int_reg[5]_i_4_n_0 ),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h33333336)) 
    \qspo_int[5]_i_11 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[1]),
        .I3(a_reg[2]),
        .I4(a_reg[3]),
        .O(\qspo_int[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0E5A5A0)) 
    \qspo_int[5]_i_12 
       (.I0(a_reg[4]),
        .I1(a_reg[0]),
        .I2(a_reg[5]),
        .I3(a_reg[1]),
        .I4(a_reg[2]),
        .I5(a_reg[3]),
        .O(\qspo_int[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AA00EA55AA00)) 
    \qspo_int[5]_i_13 
       (.I0(a_reg[4]),
        .I1(a_reg[0]),
        .I2(a_reg[1]),
        .I3(a_reg[5]),
        .I4(a_reg[3]),
        .I5(a_reg[2]),
        .O(\qspo_int[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000002A80557F)) 
    \qspo_int[5]_i_14 
       (.I0(a_reg[3]),
        .I1(a_reg[0]),
        .I2(a_reg[1]),
        .I3(a_reg[2]),
        .I4(a_reg[5]),
        .I5(a_reg[4]),
        .O(\qspo_int[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \qspo_int[5]_i_15 
       (.I0(a_reg[2]),
        .I1(a_reg[0]),
        .I2(a_reg[1]),
        .I3(a_reg[3]),
        .I4(a_reg[4]),
        .I5(a_reg[5]),
        .O(\qspo_int[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000011180000000)) 
    \qspo_int[5]_i_16 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .I2(a_reg[0]),
        .I3(a_reg[1]),
        .I4(a_reg[2]),
        .I5(a_reg[5]),
        .O(\qspo_int[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054020155)) 
    \qspo_int[5]_i_17 
       (.I0(a_reg[3]),
        .I1(a_reg[0]),
        .I2(a_reg[1]),
        .I3(a_reg[2]),
        .I4(a_reg[5]),
        .I5(a_reg[4]),
        .O(\qspo_int[5]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h36)) 
    \qspo_int[5]_i_18 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[3]),
        .O(\qspo_int[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h36666666)) 
    \qspo_int[5]_i_7 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[2]),
        .I3(a_reg[1]),
        .I4(a_reg[3]),
        .O(\qspo_int[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCC83000000C)) 
    \qspo_int[5]_i_8 
       (.I0(a_reg[0]),
        .I1(a_reg[4]),
        .I2(a_reg[3]),
        .I3(a_reg[1]),
        .I4(a_reg[2]),
        .I5(a_reg[5]),
        .O(\qspo_int[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3333333776767666)) 
    \qspo_int[6]_i_10 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[2]),
        .I3(a_reg[0]),
        .I4(a_reg[1]),
        .I5(a_reg[3]),
        .O(\qspo_int[6]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \qspo_int[6]_i_11 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .I2(a_reg[5]),
        .O(\qspo_int[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \qspo_int[6]_i_12 
       (.I0(a_reg[5]),
        .I1(a_reg[2]),
        .I2(a_reg[0]),
        .I3(a_reg[1]),
        .I4(a_reg[3]),
        .I5(a_reg[4]),
        .O(\qspo_int[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000111FFFFFFFF)) 
    \qspo_int[6]_i_13 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .I2(a_reg[0]),
        .I3(a_reg[1]),
        .I4(a_reg[2]),
        .I5(a_reg[5]),
        .O(\qspo_int[6]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \qspo_int[6]_i_2 
       (.I0(\qspo_int[6]_i_4_n_0 ),
        .I1(a_reg[9]),
        .I2(\qspo_int_reg[6]_i_5_n_0 ),
        .I3(a_reg[8]),
        .I4(\qspo_int_reg[6]_i_6_n_0 ),
        .O(\qspo_int[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \qspo_int[6]_i_3 
       (.I0(\qspo_int[6]_i_7_n_0 ),
        .I1(a_reg[8]),
        .I2(\qspo_int[6]_i_8_n_0 ),
        .I3(a_reg[6]),
        .I4(\qspo_int[6]_i_9_n_0 ),
        .I5(a_reg[9]),
        .O(\qspo_int[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h544444442222222A)) 
    \qspo_int[6]_i_4 
       (.I0(a_reg[6]),
        .I1(a_reg[4]),
        .I2(a_reg[3]),
        .I3(a_reg[1]),
        .I4(a_reg[2]),
        .I5(a_reg[5]),
        .O(\qspo_int[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400020202)) 
    \qspo_int[6]_i_7 
       (.I0(a_reg[6]),
        .I1(a_reg[4]),
        .I2(a_reg[3]),
        .I3(a_reg[2]),
        .I4(a_reg[1]),
        .I5(a_reg[5]),
        .O(\qspo_int[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0015)) 
    \qspo_int[6]_i_8 
       (.I0(a_reg[5]),
        .I1(a_reg[2]),
        .I2(a_reg[3]),
        .I3(a_reg[4]),
        .O(\qspo_int[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3776767666666666)) 
    \qspo_int[6]_i_9 
       (.I0(a_reg[4]),
        .I1(a_reg[5]),
        .I2(a_reg[2]),
        .I3(a_reg[0]),
        .I4(a_reg[1]),
        .I5(a_reg[3]),
        .O(\qspo_int[6]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  MUXF7 \qspo_int_reg[0]_i_10 
       (.I0(\qspo_int[0]_i_17_n_0 ),
        .I1(\qspo_int[0]_i_18_n_0 ),
        .O(\qspo_int_reg[0]_i_10_n_0 ),
        .S(a_reg[6]));
  MUXF8 \qspo_int_reg[0]_i_2 
       (.I0(\qspo_int_reg[0]_i_5_n_0 ),
        .I1(\qspo_int_reg[0]_i_6_n_0 ),
        .O(\qspo_int_reg[0]_i_2_n_0 ),
        .S(a_reg[8]));
  MUXF7 \qspo_int_reg[0]_i_3 
       (.I0(\qspo_int[0]_i_7_n_0 ),
        .I1(\qspo_int[0]_i_8_n_0 ),
        .O(\qspo_int_reg[0]_i_3_n_0 ),
        .S(a_reg[6]));
  MUXF8 \qspo_int_reg[0]_i_4 
       (.I0(\qspo_int_reg[0]_i_9_n_0 ),
        .I1(\qspo_int_reg[0]_i_10_n_0 ),
        .O(\qspo_int_reg[0]_i_4_n_0 ),
        .S(a_reg[8]));
  MUXF7 \qspo_int_reg[0]_i_5 
       (.I0(\qspo_int[0]_i_11_n_0 ),
        .I1(\qspo_int[0]_i_12_n_0 ),
        .O(\qspo_int_reg[0]_i_5_n_0 ),
        .S(a_reg[6]));
  MUXF7 \qspo_int_reg[0]_i_6 
       (.I0(\qspo_int[0]_i_13_n_0 ),
        .I1(\qspo_int[0]_i_14_n_0 ),
        .O(\qspo_int_reg[0]_i_6_n_0 ),
        .S(a_reg[6]));
  MUXF7 \qspo_int_reg[0]_i_9 
       (.I0(\qspo_int[0]_i_15_n_0 ),
        .I1(\qspo_int[0]_i_16_n_0 ),
        .O(\qspo_int_reg[0]_i_9_n_0 ),
        .S(a_reg[6]));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  MUXF8 \qspo_int_reg[4]_i_2 
       (.I0(\qspo_int_reg[4]_i_5_n_0 ),
        .I1(\qspo_int_reg[4]_i_6_n_0 ),
        .O(\qspo_int_reg[4]_i_2_n_0 ),
        .S(a_reg[8]));
  MUXF8 \qspo_int_reg[4]_i_4 
       (.I0(\qspo_int_reg[4]_i_8_n_0 ),
        .I1(\qspo_int_reg[4]_i_9_n_0 ),
        .O(\qspo_int_reg[4]_i_4_n_0 ),
        .S(a_reg[8]));
  MUXF7 \qspo_int_reg[4]_i_5 
       (.I0(\qspo_int[4]_i_10_n_0 ),
        .I1(\qspo_int[4]_i_11_n_0 ),
        .O(\qspo_int_reg[4]_i_5_n_0 ),
        .S(a_reg[6]));
  MUXF7 \qspo_int_reg[4]_i_6 
       (.I0(\qspo_int[4]_i_12_n_0 ),
        .I1(\qspo_int[4]_i_13_n_0 ),
        .O(\qspo_int_reg[4]_i_6_n_0 ),
        .S(a_reg[6]));
  MUXF7 \qspo_int_reg[4]_i_8 
       (.I0(\qspo_int[4]_i_14_n_0 ),
        .I1(\qspo_int[4]_i_15_n_0 ),
        .O(\qspo_int_reg[4]_i_8_n_0 ),
        .S(a_reg[6]));
  MUXF7 \qspo_int_reg[4]_i_9 
       (.I0(\qspo_int[4]_i_16_n_0 ),
        .I1(\qspo_int[4]_i_17_n_0 ),
        .O(\qspo_int_reg[4]_i_9_n_0 ),
        .S(a_reg[6]));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  MUXF7 \qspo_int_reg[5]_i_10 
       (.I0(\qspo_int[5]_i_17_n_0 ),
        .I1(\qspo_int[5]_i_18_n_0 ),
        .O(\qspo_int_reg[5]_i_10_n_0 ),
        .S(a_reg[6]));
  MUXF8 \qspo_int_reg[5]_i_2 
       (.I0(\qspo_int_reg[5]_i_5_n_0 ),
        .I1(\qspo_int_reg[5]_i_6_n_0 ),
        .O(\qspo_int_reg[5]_i_2_n_0 ),
        .S(a_reg[8]));
  MUXF7 \qspo_int_reg[5]_i_3 
       (.I0(\qspo_int[5]_i_7_n_0 ),
        .I1(\qspo_int[5]_i_8_n_0 ),
        .O(\qspo_int_reg[5]_i_3_n_0 ),
        .S(a_reg[6]));
  MUXF8 \qspo_int_reg[5]_i_4 
       (.I0(\qspo_int_reg[5]_i_9_n_0 ),
        .I1(\qspo_int_reg[5]_i_10_n_0 ),
        .O(\qspo_int_reg[5]_i_4_n_0 ),
        .S(a_reg[8]));
  MUXF7 \qspo_int_reg[5]_i_5 
       (.I0(\qspo_int[5]_i_11_n_0 ),
        .I1(\qspo_int[5]_i_12_n_0 ),
        .O(\qspo_int_reg[5]_i_5_n_0 ),
        .S(a_reg[6]));
  MUXF7 \qspo_int_reg[5]_i_6 
       (.I0(\qspo_int[5]_i_13_n_0 ),
        .I1(\qspo_int[5]_i_14_n_0 ),
        .O(\qspo_int_reg[5]_i_6_n_0 ),
        .S(a_reg[6]));
  MUXF7 \qspo_int_reg[5]_i_9 
       (.I0(\qspo_int[5]_i_15_n_0 ),
        .I1(\qspo_int[5]_i_16_n_0 ),
        .O(\qspo_int_reg[5]_i_9_n_0 ),
        .S(a_reg[6]));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int_reg[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  MUXF7 \qspo_int_reg[6]_i_1 
       (.I0(\qspo_int[6]_i_2_n_0 ),
        .I1(\qspo_int[6]_i_3_n_0 ),
        .O(\qspo_int_reg[6]_i_1_n_0 ),
        .S(a_reg[7]));
  MUXF7 \qspo_int_reg[6]_i_5 
       (.I0(\qspo_int[6]_i_10_n_0 ),
        .I1(\qspo_int[6]_i_11_n_0 ),
        .O(\qspo_int_reg[6]_i_5_n_0 ),
        .S(a_reg[6]));
  MUXF7 \qspo_int_reg[6]_i_6 
       (.I0(\qspo_int[6]_i_12_n_0 ),
        .I1(\qspo_int[6]_i_13_n_0 ),
        .O(\qspo_int_reg[6]_i_6_n_0 ),
        .S(a_reg[6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr
   (Q,
    rd_en,
    out,
    ram_rd_en_temp__0,
    srst,
    E,
    clk);
  output [4:0]Q;
  input rd_en;
  input out;
  input ram_rd_en_temp__0;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire out;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;

  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(Q[0]),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \count[1]_i_1 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(out),
        .I3(Q[1]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT5 #(
    .INIT(32'hD52ABF40)) 
    \count[2]_i_1 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(out),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \count[3]_i_1 
       (.I0(out),
        .I1(rd_en),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \count[4]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_rd_en_temp__0),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\count[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\count[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\count[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\count[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\count[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\count[4]_i_2_n_0 ),
        .Q(Q[4]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_18
   (Q,
    rd_en,
    out,
    ram_rd_en_temp__0,
    srst,
    E,
    clk);
  output [4:0]Q;
  input rd_en;
  input out;
  input ram_rd_en_temp__0;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire out;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;

  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(Q[0]),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \count[1]_i_1 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(out),
        .I3(Q[1]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'hD52ABF40)) 
    \count[2]_i_1 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(out),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \count[3]_i_1 
       (.I0(out),
        .I1(rd_en),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \count[4]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_rd_en_temp__0),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\count[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\count[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\count[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\count[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\count[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\count[4]_i_2_n_0 ),
        .Q(Q[4]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_32
   (Q,
    rd_en,
    out,
    ram_rd_en_temp__0,
    srst,
    E,
    clk);
  output [4:0]Q;
  input rd_en;
  input out;
  input ram_rd_en_temp__0;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire clk;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire out;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire srst;

  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(Q[0]),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \count[1]_i_1 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(out),
        .I3(Q[1]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hD52ABF40)) 
    \count[2]_i_1 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(out),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \count[3]_i_1 
       (.I0(out),
        .I1(rd_en),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \count[4]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_rd_en_temp__0),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\count[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\count[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\count[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\count[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\count[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\count[4]_i_2_n_0 ),
        .Q(Q[4]),
        .R(srst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
   (ram_full_i_reg,
    ram_empty_i_reg,
    Q,
    wr_en,
    out,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[3] ,
    \gc0.count_reg[3] ,
    srst,
    E,
    clk);
  output ram_full_i_reg;
  output ram_empty_i_reg;
  output [3:0]Q;
  input wr_en;
  input out;
  input [0:0]ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_reg[3] ;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire clk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire out;
  wire [3:0]p_12_out;
  wire [3:0]plusOp__0;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_3_n_0;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_i_5_n_0;
  wire ram_full_i_reg;
  wire srst;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_12_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_12_out[1]),
        .I1(p_12_out[0]),
        .I2(p_12_out[2]),
        .I3(p_12_out[3]),
        .O(plusOp__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[3]),
        .Q(Q[3]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(p_12_out[0]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(p_12_out[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(p_12_out[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(p_12_out[3]),
        .R(srst));
  LUT5 #(
    .INIT(32'hFCFC44FC)) 
    ram_empty_fb_i_i_1
       (.I0(\gwss.wsts/comp0 ),
        .I1(ram_empty_fb_i_reg_0),
        .I2(ram_empty_fb_i_i_2_n_0),
        .I3(wr_en),
        .I4(out),
        .O(ram_empty_i_reg));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    ram_empty_fb_i_i_2
       (.I0(ram_empty_fb_i_i_3_n_0),
        .I1(Q[2]),
        .I2(\gc0.count_reg[3] [2]),
        .I3(Q[3]),
        .I4(\gc0.count_reg[3] [3]),
        .I5(ram_empty_fb_i_reg),
        .O(ram_empty_fb_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_3
       (.I0(Q[1]),
        .I1(\gc0.count_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_reg[3] [0]),
        .O(ram_empty_fb_i_i_3_n_0));
  LUT5 #(
    .INIT(32'h5500FFC0)) 
    ram_full_fb_i_i_1
       (.I0(\gwss.wsts/comp0 ),
        .I1(wr_en),
        .I2(\gwss.wsts/comp1 ),
        .I3(out),
        .I4(ram_empty_fb_i_reg),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_fb_i_i_2
       (.I0(\gc0.count_d1_reg[3] [3]),
        .I1(Q[3]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(Q[2]),
        .I4(ram_full_fb_i_i_4_n_0),
        .O(\gwss.wsts/comp0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_fb_i_i_3
       (.I0(\gc0.count_d1_reg[3] [3]),
        .I1(p_12_out[3]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(p_12_out[2]),
        .I4(ram_full_fb_i_i_5_n_0),
        .O(\gwss.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_full_fb_i_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_5
       (.I0(p_12_out[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(p_12_out[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_full_fb_i_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13
   (ram_full_i_reg,
    ram_empty_i_reg,
    Q,
    wr_en,
    out,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[3] ,
    \gc0.count_reg[3] ,
    srst,
    E,
    clk);
  output ram_full_i_reg;
  output ram_empty_i_reg;
  output [3:0]Q;
  input wr_en;
  input out;
  input [0:0]ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_reg[3] ;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire clk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire out;
  wire [3:0]p_12_out;
  wire [3:0]plusOp__0;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_3_n_0;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_i_5_n_0;
  wire ram_full_i_reg;
  wire srst;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_12_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_12_out[1]),
        .I1(p_12_out[0]),
        .I2(p_12_out[2]),
        .I3(p_12_out[3]),
        .O(plusOp__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[3]),
        .Q(Q[3]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(p_12_out[0]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(p_12_out[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(p_12_out[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(p_12_out[3]),
        .R(srst));
  LUT5 #(
    .INIT(32'hFCFC44FC)) 
    ram_empty_fb_i_i_1
       (.I0(\gwss.wsts/comp0 ),
        .I1(ram_empty_fb_i_reg_0),
        .I2(ram_empty_fb_i_i_2_n_0),
        .I3(wr_en),
        .I4(out),
        .O(ram_empty_i_reg));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    ram_empty_fb_i_i_2
       (.I0(ram_empty_fb_i_i_3_n_0),
        .I1(Q[2]),
        .I2(\gc0.count_reg[3] [2]),
        .I3(Q[3]),
        .I4(\gc0.count_reg[3] [3]),
        .I5(ram_empty_fb_i_reg),
        .O(ram_empty_fb_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_3
       (.I0(Q[1]),
        .I1(\gc0.count_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_reg[3] [0]),
        .O(ram_empty_fb_i_i_3_n_0));
  LUT5 #(
    .INIT(32'h5500FFC0)) 
    ram_full_fb_i_i_1
       (.I0(\gwss.wsts/comp0 ),
        .I1(wr_en),
        .I2(\gwss.wsts/comp1 ),
        .I3(out),
        .I4(ram_empty_fb_i_reg),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_fb_i_i_2
       (.I0(\gc0.count_d1_reg[3] [3]),
        .I1(Q[3]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(Q[2]),
        .I4(ram_full_fb_i_i_4_n_0),
        .O(\gwss.wsts/comp0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_fb_i_i_3
       (.I0(\gc0.count_d1_reg[3] [3]),
        .I1(p_12_out[3]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(p_12_out[2]),
        .I4(ram_full_fb_i_i_5_n_0),
        .O(\gwss.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_full_fb_i_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_5
       (.I0(p_12_out[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(p_12_out[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_full_fb_i_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_27
   (ram_full_i_reg,
    ram_empty_i_reg,
    Q,
    wr_en,
    out,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[3] ,
    \gc0.count_reg[3] ,
    srst,
    E,
    clk);
  output ram_full_i_reg;
  output ram_empty_i_reg;
  output [3:0]Q;
  input wr_en;
  input out;
  input [0:0]ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_reg[3] ;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire clk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire out;
  wire [3:0]p_12_out;
  wire [3:0]plusOp__0;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_3_n_0;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_i_5_n_0;
  wire ram_full_i_reg;
  wire srst;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_12_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_12_out[1]),
        .I1(p_12_out[0]),
        .I2(p_12_out[2]),
        .I3(p_12_out[3]),
        .O(plusOp__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[3]),
        .Q(Q[3]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(p_12_out[0]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(p_12_out[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(p_12_out[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(p_12_out[3]),
        .R(srst));
  LUT5 #(
    .INIT(32'hFCFC44FC)) 
    ram_empty_fb_i_i_1
       (.I0(\gwss.wsts/comp0 ),
        .I1(ram_empty_fb_i_reg_0),
        .I2(ram_empty_fb_i_i_2_n_0),
        .I3(wr_en),
        .I4(out),
        .O(ram_empty_i_reg));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    ram_empty_fb_i_i_2
       (.I0(ram_empty_fb_i_i_3_n_0),
        .I1(Q[2]),
        .I2(\gc0.count_reg[3] [2]),
        .I3(Q[3]),
        .I4(\gc0.count_reg[3] [3]),
        .I5(ram_empty_fb_i_reg),
        .O(ram_empty_fb_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_3
       (.I0(Q[1]),
        .I1(\gc0.count_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_reg[3] [0]),
        .O(ram_empty_fb_i_i_3_n_0));
  LUT5 #(
    .INIT(32'h5500FFC0)) 
    ram_full_fb_i_i_1
       (.I0(\gwss.wsts/comp0 ),
        .I1(wr_en),
        .I2(\gwss.wsts/comp1 ),
        .I3(out),
        .I4(ram_empty_fb_i_reg),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_fb_i_i_2
       (.I0(\gc0.count_d1_reg[3] [3]),
        .I1(Q[3]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(Q[2]),
        .I4(ram_full_fb_i_i_4_n_0),
        .O(\gwss.wsts/comp0 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_fb_i_i_3
       (.I0(\gc0.count_d1_reg[3] [3]),
        .I1(p_12_out[3]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(p_12_out[2]),
        .I4(ram_full_fb_i_i_5_n_0),
        .O(\gwss.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_full_fb_i_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_5
       (.I0(p_12_out[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(p_12_out[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_full_fb_i_i_5_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
   (out,
    full,
    E,
    ram_empty_i_reg,
    Q,
    srst,
    clk,
    wr_en,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[3] ,
    \gc0.count_reg[3] );
  output out;
  output full;
  output [0:0]E;
  output ram_empty_i_reg;
  output [3:0]Q;
  input srst;
  input clk;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_reg[3] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire clk;
  wire full;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_reg;
  wire srst;
  wire wpntr_n_0;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss \gwss.wsts 
       (.E(E),
        .clk(clk),
        .full(full),
        .out(out),
        .srst(srst),
        .wr_en(wr_en),
        .wr_en_reg(wpntr_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr wpntr
       (.E(E),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_0),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_i_reg(wpntr_n_0),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_23
   (out,
    full,
    E,
    ram_empty_i_reg,
    Q,
    srst,
    clk,
    wr_en,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[3] ,
    \gc0.count_reg[3] );
  output out;
  output full;
  output [0:0]E;
  output ram_empty_i_reg;
  output [3:0]Q;
  input srst;
  input clk;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_reg[3] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire clk;
  wire full;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_reg;
  wire srst;
  wire wpntr_n_0;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_26 \gwss.wsts 
       (.E(E),
        .clk(clk),
        .full(full),
        .out(out),
        .srst(srst),
        .wr_en(wr_en),
        .wr_en_reg(wpntr_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_27 wpntr
       (.E(E),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_0),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_i_reg(wpntr_n_0),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_9
   (out,
    full,
    E,
    ram_empty_i_reg,
    Q,
    srst,
    clk,
    wr_en,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[3] ,
    \gc0.count_reg[3] );
  output out;
  output full;
  output [0:0]E;
  output ram_empty_i_reg;
  output [3:0]Q;
  input srst;
  input clk;
  input wr_en;
  input [0:0]ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_reg[3] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire clk;
  wire full;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_reg;
  wire srst;
  wire wpntr_n_0;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12 \gwss.wsts 
       (.E(E),
        .clk(clk),
        .full(full),
        .out(out),
        .srst(srst),
        .wr_en(wr_en),
        .wr_en_reg(wpntr_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_13 wpntr
       (.E(E),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_0),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_i_reg(wpntr_n_0),
        .srst(srst),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss
   (out,
    full,
    E,
    srst,
    wr_en_reg,
    clk,
    wr_en);
  output out;
  output full;
  output [0:0]E;
  input srst;
  input wr_en_reg;
  input clk;
  input wr_en;

  wire [0:0]E;
  wire clk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire srst;
  wire wr_en;
  wire wr_en_reg;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(wr_en_reg),
        .Q(ram_full_fb_i),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(wr_en_reg),
        .Q(ram_full_i),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_12
   (out,
    full,
    E,
    srst,
    wr_en_reg,
    clk,
    wr_en);
  output out;
  output full;
  output [0:0]E;
  input srst;
  input wr_en_reg;
  input clk;
  input wr_en;

  wire [0:0]E;
  wire clk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire srst;
  wire wr_en;
  wire wr_en_reg;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(wr_en_reg),
        .Q(ram_full_fb_i),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(wr_en_reg),
        .Q(ram_full_i),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_26
   (out,
    full,
    E,
    srst,
    wr_en_reg,
    clk,
    wr_en);
  output out;
  output full;
  output [0:0]E;
  input srst;
  input wr_en_reg;
  input clk;
  input wr_en;

  wire [0:0]E;
  wire clk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire srst;
  wire wr_en;
  wire wr_en_reg;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(wr_en_reg),
        .Q(ram_full_fb_i),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(wr_en_reg),
        .Q(ram_full_i),
        .R(srst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
