{"Source Block": ["oh/common/hdl/dsync.v@20:30@HdlIdDef", "   (* ASYNC_REG = \"TRUE\"  *) (* DONT_TOUCH =  \"TRUE\" *) reg [PS-1:0]    sync_pipe[DW-1:0];   \n`endif\n   \n   \n   genvar \ti;\n   integer \tj;\n\n   generate\n      for(i=0;i<DW;i=i+1)\n\tbegin\n\t   always @ (posedge clk)\n"], "Clone Blocks": [["oh/common/hdl/dsync.v@19:29", "`else   \n   (* ASYNC_REG = \"TRUE\"  *) (* DONT_TOUCH =  \"TRUE\" *) reg [PS-1:0]    sync_pipe[DW-1:0];   \n`endif\n   \n   \n   genvar \ti;\n   integer \tj;\n\n   generate\n      for(i=0;i<DW;i=i+1)\n\tbegin\n"], ["oh/common/hdl/rsync.v@20:30", "`else   \n   (* ASYNC_REG = \"TRUE\"  *) (* DONT_TOUCH =  \"TRUE\" *) reg [PS-1:0]    sync_pipe[DW-1:0];   \n`endif\n \n   genvar \ti;\n   integer \tj;\n   \n   generate    \n      for(i=0;i<DW;i=i+1)\n\tbegin\n\t   always @ (posedge clk or negedge nrst_in[i])\n"]], "Diff Content": {"Delete": [[25, "   integer \tj;\n"]], "Add": []}}