Netlist file: simple_comp.net   Architecture file: vpr_4_4_8_8_40_x5_y5.xml
Array size: 5 x 5 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
top^FF_NODE~29	1	1	0	#0
n201		3	1	0	#1
n186		4	5	0	#2
n174		3	4	0	#3
top^FF_NODE~4	2	3	0	#4
top^FF_NODE~10	1	3	0	#5
n243_1		3	2	0	#6
n228_1		4	4	0	#7
n216		2	4	0	#8
top^c_in~3	4	6	7	#9
top^b_in~3	3	6	4	#10
top^b_in~1	1	6	6	#11
top^a_in~1	3	6	2	#12
top^c_in~0	2	6	7	#13
top^a_in~0	1	6	0	#14
top^b_in~0	1	6	4	#15
top^c_in~1	2	6	5	#16
top^a_in~3	3	6	0	#17
top^FF_NODE~11	2	5	0	#18
top^a_in~2	1	6	3	#19
top^b_in~2	3	6	3	#20
top^c_in~2	2	6	4	#21
top^FF_NODE~26	2	1	0	#22
top^FF_NODE~27	1	2	0	#23
n184		5	4	0	#24
top^FF_NODE~13	3	5	0	#25
n226		5	3	0	#26
top^a_in~6	6	5	4	#27
top^a_in~4	3	6	1	#28
top^b_in~6	6	5	7	#29
top^c_in~6	6	2	6	#30
top^b_in~4	3	6	7	#31
top^c_in~4	4	6	1	#32
top^FF_NODE~25	4	2	0	#33
top^FF_NODE~14	5	5	0	#34
top^b_in~5	6	4	0	#35
top^c_in~5	4	6	4	#36
top^a_in~5	6	4	2	#37
top^FF_NODE~24	5	1	0	#38
top^FF_NODE~37	4	1	0	#39
n230		4	3	0	#40
n235		5	2	0	#41
top^b_in~9	6	1	5	#42
top^b_in~7	6	4	7	#43
top^a_in~9	6	1	1	#44
top^c_in~9	5	0	2	#45
top^a_in~7	6	4	5	#46
top^c_in~7	4	6	2	#47
top^b_in~8	4	0	4	#48
top^c_in~8	3	0	4	#49
top^a_in~8	4	0	6	#50
n244		2	2	0	#51
top^a_in~10	6	2	3	#52
top^b_in~12	0	2	7	#53
top^b_in~10	6	2	7	#54
top^a_in~12	1	0	6	#55
top^c_in~10	3	0	0	#56
top^c_in~12	2	0	1	#57
top^a_in~11	4	0	2	#58
top^b_in~11	4	0	5	#59
top^c_in~11	3	0	2	#60
top^b_in~13	0	2	1	#61
top^a_in~13	0	2	0	#62
top^c_in~13	1	0	1	#63
top^b_in~14	0	3	3	#64
top^c_in~14	1	0	4	#65
top^a_in~14	0	3	0	#66
top^rst		6	2	4	#67
top^a_in~15	0	3	1	#68
top^c_in~15	1	0	0	#69
top^b_in~15	0	3	7	#70
out:top^d_out~12	2	0	2	#71
out:top^d_out~11	6	2	0	#72
out:top^d_out~10	5	0	1	#73
out:top^d_out~9	4	0	0	#74
out:top^d_out~8	4	0	1	#75
out:top^d_out~7	6	3	6	#76
out:top^d_out~6	5	6	7	#77
out:top^d_out~5	5	6	1	#78
out:top^d_out~4	3	6	6	#79
out:top^d_out~3	2	6	3	#80
out:top^d_out~2	2	6	0	#81
out:top^d_out~1	0	3	6	#82
out:top^d_out~0	6	2	1	#83
out:top^d_out~15	1	0	7	#84
out:top^d_out~14	1	0	3	#85
out:top^d_out~13	0	2	2	#86
top^clock	6	3	0	#87
