============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 14:31:37 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../01_src/01_rtl/biss_test.v(84)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 11 view nodes, 77 trigger nets, 77 data nets.
KIT-1004 : Chipwatcher code = 0110000100111011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=11,BUS_DIN_NUM=77,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb0100100,32'sb0101100,32'sb0101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb01101000,32'sb01111100,32'sb010000010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=220) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=220) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=11,BUS_DIN_NUM=77,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb0100100,32'sb0101100,32'sb0101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb01101000,32'sb01111100,32'sb010000010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=77,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb0100100,32'sb0101100,32'sb0101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb01101000,32'sb01111100,32'sb010000010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=11,BUS_DIN_NUM=77,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb0100100,32'sb0101100,32'sb0101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb01101000,32'sb01111100,32'sb010000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=220)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=220)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=11,BUS_DIN_NUM=77,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb0100100,32'sb0101100,32'sb0101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb01101000,32'sb01111100,32'sb010000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=77,BUS_CTRL_NUM=198,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb0100100,32'sb0101100,32'sb0101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb01101000,32'sb01111100,32'sb010000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2928/43 useful/useless nets, 1553/29 useful/useless insts
SYN-1016 : Merged 52 instances.
SYN-1032 : 2401/14 useful/useless nets, 2191/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2385/16 useful/useless nets, 2179/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 657 better
SYN-1014 : Optimize round 2
SYN-1032 : 1865/60 useful/useless nets, 1659/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.745803s wall, 0.937500s user + 0.812500s system = 1.750000s CPU (100.2%)

RUN-1004 : used memory is 116 MB, reserved memory is 86 MB, peak memory is 118 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1897/297 useful/useless nets, 1725/81 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2571 : Optimize after map_dsp, round 1, 408 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 70 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2550/4 useful/useless nets, 2378/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10211, tnet num: 2550, tinst num: 2377, tnode num: 12797, tedge num: 15299.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 395 (3.37), #lev = 7 (1.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 368 (3.37), #lev = 7 (1.46)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 826 instances into 368 LUTs, name keeping = 72%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 621 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 192 adder to BLE ...
SYN-4008 : Packed 192 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.103339s wall, 0.968750s user + 0.125000s system = 1.093750s CPU (99.1%)

RUN-1004 : used memory is 123 MB, reserved memory is 92 MB, peak memory is 147 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.960793s wall, 2.031250s user + 0.937500s system = 2.968750s CPU (100.3%)

RUN-1004 : used memory is 123 MB, reserved memory is 92 MB, peak memory is 147 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (284 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (454 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 34 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1649 instances
RUN-0007 : 623 luts, 791 seqs, 116 mslices, 66 lslices, 11 pads, 35 brams, 0 dsps
RUN-1001 : There are total 1855 nets
RUN-1001 : 939 nets have 2 pins
RUN-1001 : 751 nets have [3 - 5] pins
RUN-1001 : 109 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     339     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     450     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1647 instances, 623 luts, 791 seqs, 182 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8601, tnet num: 1853, tinst num: 1647, tnode num: 11648, tedge num: 14277.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1853 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162577s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 477099
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1647.
PHY-3001 : End clustering;  0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 379558, overlap = 78.75
PHY-3002 : Step(2): len = 323199, overlap = 78.75
PHY-3002 : Step(3): len = 292436, overlap = 78.75
PHY-3002 : Step(4): len = 272839, overlap = 78.75
PHY-3002 : Step(5): len = 249978, overlap = 78.75
PHY-3002 : Step(6): len = 223580, overlap = 78.75
PHY-3002 : Step(7): len = 208240, overlap = 78.75
PHY-3002 : Step(8): len = 192961, overlap = 78.75
PHY-3002 : Step(9): len = 179021, overlap = 78.75
PHY-3002 : Step(10): len = 165231, overlap = 78.75
PHY-3002 : Step(11): len = 150277, overlap = 78.75
PHY-3002 : Step(12): len = 139802, overlap = 78.75
PHY-3002 : Step(13): len = 129000, overlap = 80.3125
PHY-3002 : Step(14): len = 118590, overlap = 82.3438
PHY-3002 : Step(15): len = 110923, overlap = 82.4375
PHY-3002 : Step(16): len = 103449, overlap = 81.4375
PHY-3002 : Step(17): len = 97124.1, overlap = 80.0625
PHY-3002 : Step(18): len = 91358.3, overlap = 78.8125
PHY-3002 : Step(19): len = 84031.3, overlap = 79.375
PHY-3002 : Step(20): len = 81326, overlap = 79.75
PHY-3002 : Step(21): len = 72978.6, overlap = 82.9062
PHY-3002 : Step(22): len = 69540.4, overlap = 83.5938
PHY-3002 : Step(23): len = 66237.8, overlap = 82.625
PHY-3002 : Step(24): len = 62916.2, overlap = 81.0312
PHY-3002 : Step(25): len = 56709.4, overlap = 80.4062
PHY-3002 : Step(26): len = 53018.7, overlap = 81.4375
PHY-3002 : Step(27): len = 51174.9, overlap = 83.0625
PHY-3002 : Step(28): len = 47737.2, overlap = 82.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.38675e-06
PHY-3002 : Step(29): len = 48147.7, overlap = 83.75
PHY-3002 : Step(30): len = 48715.8, overlap = 84.4062
PHY-3002 : Step(31): len = 46778.9, overlap = 85
PHY-3002 : Step(32): len = 46576.9, overlap = 86.2188
PHY-3002 : Step(33): len = 46713.8, overlap = 83.5312
PHY-3002 : Step(34): len = 46061.2, overlap = 79.6562
PHY-3002 : Step(35): len = 46133.2, overlap = 79.625
PHY-3002 : Step(36): len = 45322.6, overlap = 75.5
PHY-3002 : Step(37): len = 44844.9, overlap = 76.1562
PHY-3002 : Step(38): len = 44431, overlap = 71.8125
PHY-3002 : Step(39): len = 43653.1, overlap = 72.4062
PHY-3002 : Step(40): len = 43434, overlap = 70.625
PHY-3002 : Step(41): len = 42669.1, overlap = 71
PHY-3002 : Step(42): len = 42254.7, overlap = 73.7812
PHY-3002 : Step(43): len = 41471.5, overlap = 74.3125
PHY-3002 : Step(44): len = 40280.4, overlap = 80.5625
PHY-3002 : Step(45): len = 39559.7, overlap = 78
PHY-3002 : Step(46): len = 38922.8, overlap = 81.125
PHY-3002 : Step(47): len = 38094.9, overlap = 79.75
PHY-3002 : Step(48): len = 37414.7, overlap = 85.2812
PHY-3002 : Step(49): len = 36792.7, overlap = 83.4062
PHY-3002 : Step(50): len = 35979.4, overlap = 83.9375
PHY-3002 : Step(51): len = 35362.4, overlap = 86.75
PHY-3002 : Step(52): len = 34797.9, overlap = 88.4688
PHY-3002 : Step(53): len = 34275.9, overlap = 92.6875
PHY-3002 : Step(54): len = 33941.3, overlap = 94.0938
PHY-3002 : Step(55): len = 33761.8, overlap = 94.2812
PHY-3002 : Step(56): len = 33373.7, overlap = 94.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.7735e-06
PHY-3002 : Step(57): len = 33868.1, overlap = 94.5625
PHY-3002 : Step(58): len = 34212.3, overlap = 99.0312
PHY-3002 : Step(59): len = 34212.3, overlap = 99.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.54701e-06
PHY-3002 : Step(60): len = 35044.1, overlap = 97.0312
PHY-3002 : Step(61): len = 35131.8, overlap = 97.2812
PHY-3002 : Step(62): len = 35220.8, overlap = 90.5312
PHY-3002 : Step(63): len = 35442, overlap = 88.4688
PHY-3002 : Step(64): len = 35678.1, overlap = 86.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.9094e-05
PHY-3002 : Step(65): len = 36485.7, overlap = 91.0312
PHY-3002 : Step(66): len = 37202.2, overlap = 86.8438
PHY-3002 : Step(67): len = 37413.4, overlap = 86.8125
PHY-3002 : Step(68): len = 37324.6, overlap = 86.875
PHY-3002 : Step(69): len = 37306.1, overlap = 86.875
PHY-3002 : Step(70): len = 37463.5, overlap = 91.3125
PHY-3002 : Step(71): len = 37647.1, overlap = 93.625
PHY-3002 : Step(72): len = 37724.3, overlap = 93.7188
PHY-3002 : Step(73): len = 37815.7, overlap = 93.5312
PHY-3002 : Step(74): len = 37760, overlap = 93.5312
PHY-3002 : Step(75): len = 37770, overlap = 93.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.8188e-05
PHY-3002 : Step(76): len = 38096.3, overlap = 91.2188
PHY-3002 : Step(77): len = 38408.3, overlap = 91.375
PHY-3002 : Step(78): len = 38727.8, overlap = 92.1562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.6376e-05
PHY-3002 : Step(79): len = 38878.8, overlap = 96.4062
PHY-3002 : Step(80): len = 39108, overlap = 89.5312
PHY-3002 : Step(81): len = 39512.1, overlap = 91.9375
PHY-3002 : Step(82): len = 39587.5, overlap = 87.4375
PHY-3002 : Step(83): len = 39664.8, overlap = 89.6875
PHY-3002 : Step(84): len = 39734.6, overlap = 89.9688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000128259
PHY-3002 : Step(85): len = 39764.5, overlap = 85.4688
PHY-3002 : Step(86): len = 39850.5, overlap = 85.5625
PHY-3002 : Step(87): len = 39968.7, overlap = 85.6562
PHY-3002 : Step(88): len = 40065.6, overlap = 81.2188
PHY-3002 : Step(89): len = 40106.6, overlap = 78.9062
PHY-3002 : Step(90): len = 40128.3, overlap = 78.9062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000256518
PHY-3002 : Step(91): len = 40172.7, overlap = 81.25
PHY-3002 : Step(92): len = 40185.4, overlap = 81.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000472051
PHY-3002 : Step(93): len = 40225.6, overlap = 81.1875
PHY-3002 : Step(94): len = 40302, overlap = 81.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017441s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (358.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1853 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030505s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.19933e-06
PHY-3002 : Step(95): len = 44614, overlap = 57.0312
PHY-3002 : Step(96): len = 44880.3, overlap = 56.6875
PHY-3002 : Step(97): len = 45037.4, overlap = 55.125
PHY-3002 : Step(98): len = 45422, overlap = 53.6875
PHY-3002 : Step(99): len = 45295.6, overlap = 53.5938
PHY-3002 : Step(100): len = 45340.2, overlap = 52.4062
PHY-3002 : Step(101): len = 45198.1, overlap = 51.9062
PHY-3002 : Step(102): len = 45120.7, overlap = 51.6875
PHY-3002 : Step(103): len = 44953.8, overlap = 51.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03987e-05
PHY-3002 : Step(104): len = 44855.7, overlap = 51.1875
PHY-3002 : Step(105): len = 44855.7, overlap = 51.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.07973e-05
PHY-3002 : Step(106): len = 44789.3, overlap = 50.5
PHY-3002 : Step(107): len = 44789.3, overlap = 50.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.15946e-05
PHY-3002 : Step(108): len = 44848.9, overlap = 49.2188
PHY-3002 : Step(109): len = 44848.9, overlap = 49.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.31892e-05
PHY-3002 : Step(110): len = 44993.6, overlap = 44.4062
PHY-3002 : Step(111): len = 45128.9, overlap = 43.8438
PHY-3002 : Step(112): len = 46316.6, overlap = 37.8438
PHY-3002 : Step(113): len = 48149.3, overlap = 25.6875
PHY-3002 : Step(114): len = 47873.3, overlap = 24.9688
PHY-3002 : Step(115): len = 47402.6, overlap = 23.75
PHY-3002 : Step(116): len = 47291.3, overlap = 23.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000166378
PHY-3002 : Step(117): len = 47056.2, overlap = 23.0312
PHY-3002 : Step(118): len = 47046.5, overlap = 23
PHY-3002 : Step(119): len = 47046.5, overlap = 23
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000332757
PHY-3002 : Step(120): len = 47045.5, overlap = 22.375
PHY-3002 : Step(121): len = 47108.8, overlap = 22
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1853 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031344s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.18754e-05
PHY-3002 : Step(122): len = 47003.6, overlap = 79.5312
PHY-3002 : Step(123): len = 47026.9, overlap = 79.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.148e-05
PHY-3002 : Step(124): len = 47312.8, overlap = 76.4375
PHY-3002 : Step(125): len = 47442.3, overlap = 75.9062
PHY-3002 : Step(126): len = 47766.4, overlap = 62
PHY-3002 : Step(127): len = 48289.7, overlap = 57.1562
PHY-3002 : Step(128): len = 49831.9, overlap = 50.4375
PHY-3002 : Step(129): len = 49951.7, overlap = 48.7812
PHY-3002 : Step(130): len = 50061.5, overlap = 49.375
PHY-3002 : Step(131): len = 49800.5, overlap = 48.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00014296
PHY-3002 : Step(132): len = 49848, overlap = 45.7812
PHY-3002 : Step(133): len = 49915.9, overlap = 45.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000266004
PHY-3002 : Step(134): len = 50165.4, overlap = 44.5312
PHY-3002 : Step(135): len = 50549.4, overlap = 43.4375
PHY-3002 : Step(136): len = 51849.4, overlap = 39.8125
PHY-3002 : Step(137): len = 51578.4, overlap = 39.75
PHY-3002 : Step(138): len = 51470.4, overlap = 39.2188
PHY-3002 : Step(139): len = 51470.4, overlap = 39.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8601, tnet num: 1853, tinst num: 1647, tnode num: 11648, tedge num: 14277.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 94.09 peak overflow 3.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1855.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 62696, over cnt = 286(0%), over = 1057, worst = 18
PHY-1001 : End global iterations;  0.171486s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (118.4%)

PHY-1001 : Congestion index: top1 = 41.06, top5 = 26.36, top10 = 18.10, top15 = 12.99.
PHY-1001 : End incremental global routing;  0.208135s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (112.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1853 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.056443s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.7%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1630 has valid locations, 35 needs to be replaced
PHY-3001 : design contains 1681 instances, 623 luts, 825 seqs, 182 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 51992.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8737, tnet num: 1887, tinst num: 1681, tnode num: 11886, tedge num: 14481.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1887 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.197809s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(140): len = 52154.9, overlap = 3.5625
PHY-3002 : Step(141): len = 52822.9, overlap = 3.5625
PHY-3002 : Step(142): len = 53244.3, overlap = 3.5625
PHY-3002 : Step(143): len = 53394.7, overlap = 3.5625
PHY-3002 : Step(144): len = 53337.7, overlap = 3.5625
PHY-3002 : Step(145): len = 53289, overlap = 3.5625
PHY-3002 : Step(146): len = 53289, overlap = 3.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1887 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032565s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (143.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000580291
PHY-3002 : Step(147): len = 53309.8, overlap = 39.5938
PHY-3002 : Step(148): len = 53174.5, overlap = 39.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00116058
PHY-3002 : Step(149): len = 53145.1, overlap = 39.5312
PHY-3002 : Step(150): len = 53145.1, overlap = 39.5312
PHY-3001 : Final: Len = 53145.1, Over = 39.5312
PHY-3001 : End incremental placement;  0.429388s wall, 0.515625s user + 0.390625s system = 0.906250s CPU (211.1%)

OPT-1001 : Total overflow 94.34 peak overflow 3.38
OPT-1001 : End high-fanout net optimization;  0.736251s wall, 0.812500s user + 0.421875s system = 1.234375s CPU (167.7%)

OPT-1001 : Current memory(MB): used = 192, reserve = 161, peak = 192.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1289/1889.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 64648, over cnt = 282(0%), over = 1047, worst = 18
PHY-1002 : len = 69896, over cnt = 218(0%), over = 587, worst = 14
PHY-1002 : len = 74792, over cnt = 70(0%), over = 179, worst = 14
PHY-1002 : len = 77832, over cnt = 8(0%), over = 15, worst = 4
PHY-1002 : len = 78184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.182625s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (111.2%)

PHY-1001 : Congestion index: top1 = 36.83, top5 = 27.12, top10 = 20.19, top15 = 15.10.
OPT-1001 : End congestion update;  0.216022s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (108.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1887 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029038s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.6%)

OPT-0007 : Start: WNS -77 TNS -77 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -77 TNS -77 NUM_FEPS 1 with 6 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -77 TNS -77 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.246929s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (107.6%)

OPT-1001 : Current memory(MB): used = 189, reserve = 158, peak = 192.
OPT-1001 : End physical optimization;  1.098159s wall, 1.187500s user + 0.421875s system = 1.609375s CPU (146.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 623 LUT to BLE ...
SYN-4008 : Packed 623 LUT and 210 SEQ to BLE.
SYN-4003 : Packing 615 remaining SEQ's ...
SYN-4005 : Packed 339 SEQ with LUT/SLICE
SYN-4006 : 94 single LUT's are left
SYN-4006 : 276 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 899/1202 primitive instances ...
PHY-3001 : End packing;  0.061113s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.3%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 734 instances
RUN-1001 : 340 mslices, 341 lslices, 11 pads, 35 brams, 0 dsps
RUN-1001 : There are total 1685 nets
RUN-1001 : 695 nets have 2 pins
RUN-1001 : 823 nets have [3 - 5] pins
RUN-1001 : 112 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 732 instances, 681 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 53738.6, Over = 58.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7533, tnet num: 1683, tinst num: 732, tnode num: 9764, tedge num: 12865.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160451s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (107.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.83639e-05
PHY-3002 : Step(151): len = 53191.3, overlap = 58.75
PHY-3002 : Step(152): len = 52938.3, overlap = 57
PHY-3002 : Step(153): len = 52650.8, overlap = 59
PHY-3002 : Step(154): len = 52467.9, overlap = 61.25
PHY-3002 : Step(155): len = 52359.6, overlap = 59.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.67278e-05
PHY-3002 : Step(156): len = 52582.6, overlap = 59.5
PHY-3002 : Step(157): len = 53230.7, overlap = 55.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113456
PHY-3002 : Step(158): len = 53576.4, overlap = 54.75
PHY-3002 : Step(159): len = 55245.1, overlap = 52.5
PHY-3002 : Step(160): len = 56050.1, overlap = 51.25
PHY-3002 : Step(161): len = 56221.8, overlap = 51.75
PHY-3002 : Step(162): len = 56365.4, overlap = 51.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.107114s wall, 0.109375s user + 0.406250s system = 0.515625s CPU (481.4%)

PHY-3001 : Trial Legalized: Len = 70806.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029466s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000453835
PHY-3002 : Step(163): len = 67071.4, overlap = 5.75
PHY-3002 : Step(164): len = 65098, overlap = 11
PHY-3002 : Step(165): len = 63117, overlap = 15
PHY-3002 : Step(166): len = 61912.6, overlap = 18.5
PHY-3002 : Step(167): len = 61142, overlap = 22
PHY-3002 : Step(168): len = 60703.9, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000907669
PHY-3002 : Step(169): len = 60925.7, overlap = 23
PHY-3002 : Step(170): len = 61038.1, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00181534
PHY-3002 : Step(171): len = 61322.5, overlap = 24
PHY-3002 : Step(172): len = 61404, overlap = 23.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004695s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (332.8%)

PHY-3001 : Legalized: Len = 66771.4, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004491s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 15 instances has been re-located, deltaX = 5, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 67217.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7533, tnet num: 1683, tinst num: 732, tnode num: 9764, tedge num: 12865.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 77/1685.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 84328, over cnt = 254(0%), over = 402, worst = 5
PHY-1002 : len = 85208, over cnt = 181(0%), over = 280, worst = 5
PHY-1002 : len = 88496, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 88592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.284636s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (131.7%)

PHY-1001 : Congestion index: top1 = 32.91, top5 = 26.19, top10 = 21.35, top15 = 17.23.
PHY-1001 : End incremental global routing;  0.322752s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (121.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042374s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.402218s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (116.5%)

OPT-1001 : Current memory(MB): used = 191, reserve = 161, peak = 192.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1478/1685.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 88592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007066s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (221.1%)

PHY-1001 : Congestion index: top1 = 32.91, top5 = 26.19, top10 = 21.35, top15 = 17.23.
OPT-1001 : End congestion update;  0.059806s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041234s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.7%)

OPT-0007 : Start: WNS -272 TNS -272 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 716 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 732 instances, 681 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 67413.6, Over = 0
PHY-3001 : End spreading;  0.003448s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 67413.6, Over = 0
PHY-3001 : End incremental legalization;  0.034221s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.3%)

OPT-0007 : Iter 1: improved WNS -72 TNS -72 NUM_FEPS 1 with 2 cells processed and 200 slack improved
OPT-0007 : Iter 2: improved WNS -72 TNS -72 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.146476s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (106.7%)

OPT-1001 : Current memory(MB): used = 197, reserve = 167, peak = 197.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041402s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1469/1685.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 88752, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 88760, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 88792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020115s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (155.4%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 26.25, top10 = 21.40, top15 = 17.27.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040231s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -72 TNS -72 NUM_FEPS 1
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -72ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 716 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 732 instances, 681 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 67413.6, Over = 0
PHY-3001 : End spreading;  0.005186s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 67413.6, Over = 0
PHY-3001 : End incremental legalization;  0.036087s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040861s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1477/1685.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 88792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007284s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 26.25, top10 = 21.40, top15 = 17.27.
OPT-1001 : End congestion update;  0.058583s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (80.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040580s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.5%)

OPT-0007 : Start: WNS -72 TNS -72 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 716 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 732 instances, 681 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 67421.6, Over = 0
PHY-3001 : End spreading;  0.003267s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 67421.6, Over = 0
PHY-3001 : End incremental legalization;  0.035053s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.2%)

OPT-0007 : Iter 1: improved WNS -72 TNS -72 NUM_FEPS 1 with 1 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS -72 TNS -72 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.142939s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.4%)

OPT-1001 : Current memory(MB): used = 199, reserve = 169, peak = 199.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1471/1685.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 88776, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 88768, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 88784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018985s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (164.6%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 26.25, top10 = 21.41, top15 = 17.27.
OPT-1001 : End congestion update;  0.054418s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037728s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.2%)

OPT-0007 : Start: WNS -72 TNS -72 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -72 TNS -72 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -72 TNS -72 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.101157s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.7%)

OPT-1001 : Current memory(MB): used = 199, reserve = 169, peak = 199.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039184s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 199, reserve = 169, peak = 199.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039591s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.9%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1477/1685.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 88784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 26.25, top10 = 21.41, top15 = 17.27.
RUN-1001 : End congestion update;  0.038541s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (121.6%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.078364s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.7%)

OPT-1001 : Current memory(MB): used = 199, reserve = 169, peak = 199.
OPT-1001 : End physical optimization;  1.326810s wall, 1.359375s user + 0.046875s system = 1.406250s CPU (106.0%)

RUN-1003 : finish command "place" in  6.679933s wall, 9.687500s user + 9.843750s system = 19.531250s CPU (292.4%)

RUN-1004 : used memory is 178 MB, reserved memory is 147 MB, peak memory is 199 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 734 instances
RUN-1001 : 340 mslices, 341 lslices, 11 pads, 35 brams, 0 dsps
RUN-1001 : There are total 1685 nets
RUN-1001 : 695 nets have 2 pins
RUN-1001 : 823 nets have [3 - 5] pins
RUN-1001 : 112 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7533, tnet num: 1683, tinst num: 732, tnode num: 9764, tedge num: 12865.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 340 mslices, 341 lslices, 11 pads, 35 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83080, over cnt = 258(0%), over = 406, worst = 5
PHY-1002 : len = 85360, over cnt = 111(0%), over = 139, worst = 5
PHY-1002 : len = 86784, over cnt = 17(0%), over = 24, worst = 4
PHY-1002 : len = 87024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.278323s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (117.9%)

PHY-1001 : Congestion index: top1 = 32.05, top5 = 25.94, top10 = 21.07, top15 = 16.90.
PHY-1001 : End global routing;  0.315725s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (118.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 214, reserve = 184, peak = 226.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_6 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 479, reserve = 453, peak = 479.
PHY-1001 : End build detailed router design. 3.129057s wall, 3.078125s user + 0.046875s system = 3.125000s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 43384, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.203658s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 511, reserve = 486, peak = 511.
PHY-1001 : End phase 1; 1.209481s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (100.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 339024, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 513, reserve = 487, peak = 513.
PHY-1001 : End initial routed; 2.982870s wall, 3.718750s user + 0.281250s system = 4.000000s CPU (134.1%)

PHY-1001 : Update timing.....
PHY-1001 : 196/1513(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.049   |  -4.797   |   4   
RUN-1001 :   Hold   |   0.112   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.229741s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (95.2%)

PHY-1001 : Current memory(MB): used = 515, reserve = 488, peak = 515.
PHY-1001 : End phase 2; 3.212660s wall, 3.921875s user + 0.296875s system = 4.218750s CPU (131.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -1.667ns STNS -4.228ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.041760s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.2%)

PHY-1022 : len = 339128, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.056369s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 339016, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.032651s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 339016, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.024140s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.5%)

PHY-1001 : Update timing.....
PHY-1001 : 198/1513(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.667   |  -4.228   |   4   
RUN-1001 :   Hold   |   0.112   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.267107s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 7 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.241209s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.6%)

PHY-1001 : Current memory(MB): used = 532, reserve = 506, peak = 532.
PHY-1001 : End phase 3; 0.770775s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (101.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 12 pins with SWNS -1.527ns STNS -4.019ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.036718s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.1%)

PHY-1022 : len = 339000, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.051032s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.527ns, -4.019ns, 4}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 338984, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.023194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.4%)

PHY-1001 : Update timing.....
PHY-1001 : 198/1513(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.596   |  -4.096   |   4   
RUN-1001 :   Hold   |   0.112   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.252581s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (105.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 9 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.238644s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.2%)

PHY-1001 : Current memory(MB): used = 533, reserve = 507, peak = 533.
PHY-1001 : End phase 4; 0.582873s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.2%)

PHY-1003 : Routed, final wirelength = 338984
PHY-1001 : Current memory(MB): used = 533, reserve = 507, peak = 533.
PHY-1001 : End export database. 0.010191s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (153.3%)

PHY-1001 : End detail routing;  9.094060s wall, 9.750000s user + 0.359375s system = 10.109375s CPU (111.2%)

RUN-1003 : finish command "route" in  9.602246s wall, 10.281250s user + 0.390625s system = 10.671875s CPU (111.1%)

RUN-1004 : used memory is 486 MB, reserved memory is 460 MB, peak memory is 533 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1019   out of  19600    5.20%
#reg                      825   out of  19600    4.21%
#le                      1295
  #lut only               470   out of   1295   36.29%
  #reg only               276   out of   1295   21.31%
  #lut&reg                549   out of   1295   42.39%
#dsp                        0   out of     29    0.00%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                        Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck              243
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0         209
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di              27
#4        U2_control/clk_out_reg1    GCLK               mslice             U2_control/reg2_syn_301.q0    23
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1         12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1295   |837     |182     |832     |35      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |279    |239     |38      |134     |0       |0       |
|  U3_led                             |led            |79     |67      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |934    |530     |135     |653     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |934    |530     |135     |653     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |443    |200     |0       |443     |0       |0       |
|        reg_inst                     |register       |440    |197     |0       |440     |0       |0       |
|        tap_inst                     |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger        |491    |330     |135     |210     |0       |0       |
|        bus_inst                     |bus_top        |241    |163     |78      |92      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |102    |68      |34      |38      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |16     |10      |6       |5       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |82     |54      |28      |28      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |29     |19      |10      |9       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |159    |106     |29      |86      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       684   
    #2          2       517   
    #3          3       230   
    #4          4        76   
    #5        5-10      114   
    #6        11-50      40   
    #7       51-100      1    
    #8       101-500     5    
  Average     3.19            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7533, tnet num: 1683, tinst num: 732, tnode num: 9764, tedge num: 12865.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_6
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: 773e972228abd11b6fdfa6a6f07bdb0eb642a281ad6bae45aa0faa32151363e9 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 732
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1685, pip num: 19953
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 9
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1522 valid insts, and 50441 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000100110000100111011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.638509s wall, 24.843750s user + 0.203125s system = 25.046875s CPU (949.3%)

RUN-1004 : used memory is 500 MB, reserved memory is 476 MB, peak memory is 676 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_143137.log"
