{
  "name": "core_arch::x86::sha::_mm_sha1rnds4_epu32",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128i::as_i32x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x4": "Constructor"
      }
    },
    "core_arch::x86::sha::sha1rnds4": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::simd::i32x4": [
      "Plain"
    ]
  },
  "path": 11545,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sha.rs:95:1: 98:2",
  "src": "pub fn _mm_sha1rnds4_epu32<const FUNC: i32>(a: __m128i, b: __m128i) -> __m128i {\n    static_assert_uimm_bits!(FUNC, 2);\n    unsafe { transmute(sha1rnds4(a.as_i32x4(), b.as_i32x4(), FUNC as i8)) }\n}",
  "mir": "fn core_arch::x86::sha::_mm_sha1rnds4_epu32(_1: core_arch::x86::__m128i, _2: core_arch::x86::__m128i) -> core_arch::x86::__m128i {\n    let mut _0: core_arch::x86::__m128i;\n    let mut _3: core_arch::simd::i32x4;\n    let mut _4: core_arch::simd::i32x4;\n    let mut _5: core_arch::simd::i32x4;\n    let mut _6: i8;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::x86::__m128i::as_i32x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::x86::__m128i::as_i32x4(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_6);\n        _6 = FUNC as i8;\n        _3 = core_arch::x86::sha::sha1rnds4(move _4, move _5, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageDead(_4);\n        _0 = move _3 as core_arch::x86::__m128i;\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Performs four rounds of SHA1 operation using an initial SHA1 state (A,B,C,D)\n from `a` and some pre-computed sum of the next 4 round message values\n (unsigned 32-bit integers), and state variable E from `b`, and return the\n updated SHA1 state (A,B,C,D). `FUNC` contains the logic functions and round\n constants.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_sha1rnds4_epu32)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}