// These gates are hardcoded
// In the proof generation phase, the gates are processed through another 
// method that is not implemented in the Rust code

vec![
    Gate {
        val_left: None,
        val_right: Some(
            7,
        ),
        reg_left: 0,
        reg_right: 0,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            11,
        ),
        reg_left: 1,
        reg_right: 1,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 2,
        reg_right: 2,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            1,
        ),
        reg_left: 3,
        reg_right: 3,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 4,
        reg_right: 4,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            1,
        ),
        reg_left: 5,
        reg_right: 5,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 6,
        reg_right: 6,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 7,
        reg_right: 7,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 8,
        reg_right: 8,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 9,
        reg_right: 9,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 10,
        reg_right: 10,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 11,
        reg_right: 11,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 12,
        reg_right: 12,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 13,
        reg_right: 13,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 14,
        reg_right: 14,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 15,
        reg_right: 15,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 16,
        reg_right: 16,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 17,
        reg_right: 17,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 18,
        reg_right: 18,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 19,
        reg_right: 19,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 20,
        reg_right: 20,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 21,
        reg_right: 21,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 22,
        reg_right: 22,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 23,
        reg_right: 23,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 24,
        reg_right: 24,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 25,
        reg_right: 25,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 26,
        reg_right: 26,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 27,
        reg_right: 27,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 28,
        reg_right: 28,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 29,
        reg_right: 29,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 30,
        reg_right: 30,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            0,
        ),
        reg_left: 31,
        reg_right: 31,
        gate_type: Ld,
    },
    Gate {
        val_left: None,
        val_right: Some(
            5,
        ),
        reg_left: 0,
        reg_right: 0,
        gate_type: Add,
    },
    Gate {
        val_left: None,
        val_right: Some(
            2,
        ),
        reg_left: 1,
        reg_right: 1,
        gate_type: Mul,
    },
    Gate {
        val_left: None,
        val_right: Some(
            10,
        ),
        reg_left: 1,
        reg_right: 1,
        gate_type: Add,
    },
    Gate {
        val_left: None,
        val_right: Some(
            7,
        ),
        reg_left: 0,
        reg_right: 0,
        gate_type: Mul,
    },
]