{"entities":{"pages":{"Default-topic":{"id":"Default-topic","title":"Overview","url":"default-topic.html","level":0,"tabIndex":0},"Extra-FPGAs":{"id":"Extra-FPGAs","title":"Extra - FPGAs","url":"extra-fpgas.html","level":0,"pages":["Lattice-Diamond","Chapter-1"],"tabIndex":1},"Lattice-Diamond":{"id":"Lattice-Diamond","title":"Lattice Diamond","url":"lattice-diamond.html","level":1,"parentId":"Extra-FPGAs","pages":["Chapter-1-Identifying-datasheets","Chapter-2-Project-creation","Chapter-3-Verilog","Chapter-4-Pin-assignment","Chapter-5-Mapping-and-Simulation","Chapter-6-Place-route-flash"],"tabIndex":0},"Chapter-1-Identifying-datasheets":{"id":"Chapter-1-Identifying-datasheets","title":"Chapter 1: Identifying datasheets","url":"chapter-1-identifying-datasheets.html","level":2,"parentId":"Lattice-Diamond","tabIndex":0},"Chapter-2-Project-creation":{"id":"Chapter-2-Project-creation","title":"Chapter 2: Project creation","url":"chapter-2-project-creation.html","level":2,"parentId":"Lattice-Diamond","tabIndex":1},"Chapter-3-Verilog":{"id":"Chapter-3-Verilog","title":"Chapter 3: Verilog","url":"chapter-3-verilog.html","level":2,"parentId":"Lattice-Diamond","tabIndex":2},"Chapter-4-Pin-assignment":{"id":"Chapter-4-Pin-assignment","title":"Chapter 4: Pin assignment","url":"chapter-4-pin-assignment.html","level":2,"parentId":"Lattice-Diamond","tabIndex":3},"Chapter-5-Mapping-and-Simulation":{"id":"Chapter-5-Mapping-and-Simulation","title":"Chapter 5: Mapping and Simulation","url":"chapter-5-mapping-and-simulation.html","level":2,"parentId":"Lattice-Diamond","tabIndex":4},"Chapter-6-Place-route-flash":{"id":"Chapter-6-Place-route-flash","title":"Chapter 6: Place, route, flash!","url":"chapter-6-place-route-flash.html","level":2,"parentId":"Lattice-Diamond","tabIndex":5},"Chapter-1":{"id":"Chapter-1","title":"Verilog","url":"chapter-1.html","level":1,"parentId":"Extra-FPGAs","tabIndex":1},"An-3-Sem-1":{"id":"An-3-Sem-1","title":"An 3 Sem 1","url":"an-3-sem-1.html","level":0,"pages":["PAC","CERI1","SA"],"tabIndex":2},"PAC":{"id":"PAC","title":"PAC","url":"pac.html","level":1,"parentId":"An-3-Sem-1","pages":["Curs-12","Curs10"],"tabIndex":0},"Curs-12":{"id":"Curs-12","title":"Curs 12","url":"curs-12.html","level":2,"parentId":"PAC","tabIndex":0},"Curs10":{"id":"Curs10","title":"Curs 11","url":"curs10.html","level":2,"parentId":"PAC","tabIndex":1},"CERI1":{"id":"CERI1","title":"CERI1","url":"ceri1.html","level":1,"parentId":"An-3-Sem-1","pages":["Curs10_ceri1"],"tabIndex":1},"Curs10_ceri1":{"id":"Curs10_ceri1","title":"Curs11","url":"curs10-ceri1.html","level":2,"parentId":"CERI1","tabIndex":0},"SA":{"id":"SA","title":"SA","url":"sa.html","level":1,"parentId":"An-3-Sem-1","pages":["Curs13","Curs-11"],"tabIndex":2},"Curs13":{"id":"Curs13","title":"Curs 13","url":"curs13.html","level":2,"parentId":"SA","tabIndex":0},"Curs-11":{"id":"Curs-11","title":"Curs 11","url":"curs-11.html","level":2,"parentId":"SA","tabIndex":1},"An-3-Sem-2":{"id":"An-3-Sem-2","title":"An 3 Sem 2","url":"an-3-sem-2.html","level":0,"pages":["PAC3a","SA2"],"tabIndex":3},"PAC3a":{"id":"PAC3a","title":"PAC3a","url":"pac3a.html","level":1,"parentId":"An-3-Sem-2","pages":["Curs-2"],"tabIndex":0},"Curs-2":{"id":"Curs-2","title":"Curs 2","url":"curs-2.html","level":2,"parentId":"PAC3a","tabIndex":0},"SA2":{"id":"SA2","title":"SA2","url":"sa2.html","level":1,"parentId":"An-3-Sem-2","pages":["Lab-1"],"tabIndex":1},"Lab-1":{"id":"Lab-1","title":"Lab 1","url":"lab-1.html","level":2,"parentId":"SA2","tabIndex":0}}},"topLevelIds":["Default-topic","Extra-FPGAs","An-3-Sem-1","An-3-Sem-2"]}