/*
 *      CONFIDENTIAL  AND  PROPRIETARY SOFTWARE OF ARM Physical IP, INC.
 *      
 *      Copyright (c) 1993-2022  ARM Physical IP, Inc.  All  Rights Reserved.
 *      
 *      Use of this Software is subject to the terms and conditions  of the
 *      applicable license agreement with ARM Physical IP, Inc.  In addition,
 *      this Software is protected by patents, copyright law and international
 *      treaties.
 *      
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *      
 *      name:			Advantage Single-Port SRAM Generator
 *           			TSMC 90nm CLN90G Process
 *      version:		2007Q4V2
 *      comment:		
 *      configuration:	 -instname "SRAM_SP_2048" -words 2048 -bits 64 -frequency 200 -ring_width 2.0 -mux 8 -write_mask off -wp_size 8 -top_layer "met5-9" -power_type rings -horiz met3 -vert met4 -redundancy off -rcols 2 -rrows 2 -bmux off -ser none -ema on -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,VSS:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type VSS -drive 6 -asvm off -libname "SRAM_SP_2048" -corners ff_1.1_-40.0,ff_1.1_.0,tt_1.0_25.0,ss_0.9_125.0
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   SRAM_SP_2048
 *      Instance Name:  SRAM_SP_2048
 *      Words:          2048
 *      Word Width:     64
 *      Mux:            8
 *      Corner:        ff_1.1_-40.0
 *
 *      Creation Date:  2022-05-02 06:47:10Z
 *      Version:        2007Q4V2
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(SRAM_SP_2048) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2022-05-02 06:47:10Z";
	comment			: "Confidential Information of ARM Physical IP, Inc.  Use subject to ARM Physical IP, Inc. license.  Copyright (c) 1993-2022 ARM Physical IP, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: -40.000;
	nom_voltage		: 1.100;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 0.435;

        /* default attributes */
        default_leakage_power_density : 0.0;
        slew_derate_from_library      : 1.000;
        slew_lower_threshold_pct_fall : 10.000;
        slew_upper_threshold_pct_fall : 90.000;
        slew_lower_threshold_pct_rise : 10.000;
        slew_upper_threshold_pct_rise : 90.000;
        input_threshold_pct_fall      : 50.000;
        input_threshold_pct_rise      : 50.000;
        output_threshold_pct_fall     : 50.000;
        output_threshold_pct_rise     : 50.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.000;
	k_temp_cell_rise		: 0.000;
	k_temp_hold_fall                : 0.000;
	k_temp_hold_rise                : 0.000;
	k_temp_min_pulse_width_high     : 0.000;
	k_temp_min_pulse_width_low      : 0.000;
	k_temp_min_period               : 0.000;
	k_temp_rise_propagation         : 0.000;
	k_temp_fall_propagation         : 0.000;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.000;
	k_temp_recovery_rise            : 0.000;
	k_temp_setup_fall               : 0.000;
	k_temp_setup_rise               : 0.000;
	k_volt_cell_fall                : 0.000;
	k_volt_cell_rise                : 0.000;
	k_volt_hold_fall                : 0.000;
	k_volt_hold_rise                : 0.000;
	k_volt_min_pulse_width_high     : 0.000;
	k_volt_min_pulse_width_low      : 0.000;
	k_volt_min_period               : 0.000;
	k_volt_rise_propagation         : 0.000;
	k_volt_fall_propagation         : 0.000;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.000;
	k_volt_recovery_rise            : 0.000;
	k_volt_setup_fall               : 0.000;
	k_volt_setup_rise               : 0.000;


        operating_conditions(ff_1.1_-40.0) {
		process	 : 1;
		temperature	 : -40.000;
		voltage	 : 1.100;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : ff_1.1_-40.0;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
        lu_table_template(SRAM_SP_2048_bist_mux_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_SP_2048_mux_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_SP_2048_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_bist_mux_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_mem_out_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_clk_setup_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_clkslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_sigslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_load) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_clkslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_sigslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	library_features(report_delay_calculation);
	type (SRAM_SP_2048_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 64;
		bit_from : 63;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_SP_2048_UPM) {
		base_type : array ;
		data_type : bit ;
		bit_width : 3;
		bit_from : 2;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_SP_2048_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 11;
		bit_from : 10;
		bit_to : 0 ;
		downto : true ;
	}
cell(SRAM_SP_2048) {
	area		 : 217383.894;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 11;
		word_width : 64;
	}
        bus(Q)   {
                bus_type : SRAM_SP_2048_DATA;
		direction : output;
		max_capacitance : 0.360;
                memory_read() {
			address : A;
		}
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.482, 0.489, 0.497, 0.512, 0.559, 0.638, 0.716", \
                          "0.480, 0.487, 0.495, 0.511, 0.558, 0.636, 0.714", \
                          "0.478, 0.485, 0.493, 0.509, 0.556, 0.634, 0.712", \
                          "0.474, 0.482, 0.489, 0.505, 0.552, 0.630, 0.709", \
                          "0.463, 0.471, 0.478, 0.494, 0.541, 0.619, 0.697", \
                          "0.445, 0.452, 0.460, 0.475, 0.522, 0.601, 0.679", \
                          "0.426, 0.433, 0.441, 0.457, 0.504, 0.582, 0.660" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.059, 0.080, 0.104, 0.151, 0.291, 0.526, 0.760")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.479, 0.484, 0.489, 0.501, 0.535, 0.592, 0.648", \
                          "0.477, 0.482, 0.488, 0.499, 0.533, 0.590, 0.647", \
                          "0.475, 0.480, 0.486, 0.497, 0.531, 0.588, 0.645", \
                          "0.471, 0.477, 0.482, 0.494, 0.528, 0.584, 0.641", \
                          "0.460, 0.465, 0.471, 0.482, 0.516, 0.573, 0.630", \
                          "0.442, 0.447, 0.452, 0.464, 0.498, 0.555, 0.611", \
                          "0.423, 0.428, 0.434, 0.445, 0.479, 0.536, 0.593" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.035, 0.049, 0.063, 0.092, 0.179, 0.323, 0.467")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.581, 0.588, 0.596, 0.612, 0.659, 0.737, 0.815", \
                          "0.579, 0.587, 0.594, 0.610, 0.657, 0.735, 0.814", \
                          "0.577, 0.585, 0.592, 0.608, 0.655, 0.733, 0.812", \
                          "0.574, 0.581, 0.589, 0.604, 0.651, 0.730, 0.808", \
                          "0.563, 0.570, 0.578, 0.593, 0.640, 0.719, 0.797", \
                          "0.544, 0.551, 0.559, 0.575, 0.622, 0.700, 0.778", \
                          "0.526, 0.533, 0.541, 0.556, 0.603, 0.681, 0.760" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.059, 0.080, 0.104, 0.151, 0.291, 0.526, 0.760")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.578, 0.583, 0.589, 0.600, 0.634, 0.691, 0.748", \
                          "0.576, 0.582, 0.587, 0.599, 0.633, 0.689, 0.746", \
                          "0.574, 0.580, 0.585, 0.597, 0.631, 0.687, 0.744", \
                          "0.571, 0.576, 0.582, 0.593, 0.627, 0.684, 0.740", \
                          "0.560, 0.565, 0.570, 0.582, 0.616, 0.673, 0.729", \
                          "0.541, 0.546, 0.552, 0.563, 0.597, 0.654, 0.711", \
                          "0.522, 0.528, 0.533, 0.545, 0.579, 0.635, 0.692" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.035, 0.049, 0.063, 0.092, 0.179, 0.323, 0.467")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.688, 0.695, 0.703, 0.719, 0.766, 0.844, 0.922", \
                          "0.686, 0.694, 0.701, 0.717, 0.764, 0.842, 0.921", \
                          "0.684, 0.692, 0.699, 0.715, 0.762, 0.840, 0.919", \
                          "0.681, 0.688, 0.696, 0.711, 0.758, 0.837, 0.915", \
                          "0.670, 0.677, 0.685, 0.700, 0.747, 0.826, 0.904", \
                          "0.651, 0.658, 0.666, 0.682, 0.729, 0.807, 0.885", \
                          "0.633, 0.640, 0.648, 0.663, 0.710, 0.788, 0.867" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.059, 0.080, 0.104, 0.151, 0.291, 0.526, 0.760")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.685, 0.690, 0.696, 0.707, 0.741, 0.798, 0.855", \
                          "0.683, 0.689, 0.694, 0.706, 0.740, 0.796, 0.853", \
                          "0.681, 0.687, 0.692, 0.704, 0.738, 0.794, 0.851", \
                          "0.678, 0.683, 0.689, 0.700, 0.734, 0.791, 0.847", \
                          "0.667, 0.672, 0.677, 0.689, 0.723, 0.780, 0.836", \
                          "0.648, 0.653, 0.659, 0.670, 0.704, 0.761, 0.818", \
                          "0.629, 0.635, 0.640, 0.652, 0.686, 0.742, 0.799" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.035, 0.049, 0.063, 0.092, 0.179, 0.323, 0.467")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.760, 0.767, 0.775, 0.791, 0.838, 0.916, 0.994", \
                          "0.758, 0.766, 0.773, 0.789, 0.836, 0.914, 0.993", \
                          "0.756, 0.764, 0.771, 0.787, 0.834, 0.912, 0.991", \
                          "0.753, 0.760, 0.768, 0.783, 0.830, 0.909, 0.987", \
                          "0.742, 0.749, 0.757, 0.772, 0.819, 0.898, 0.976", \
                          "0.723, 0.730, 0.738, 0.754, 0.801, 0.879, 0.957", \
                          "0.705, 0.712, 0.720, 0.735, 0.782, 0.860, 0.939" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.059, 0.080, 0.104, 0.151, 0.291, 0.526, 0.760")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.757, 0.762, 0.768, 0.779, 0.813, 0.870, 0.927", \
                          "0.755, 0.761, 0.766, 0.778, 0.812, 0.868, 0.925", \
                          "0.753, 0.759, 0.764, 0.776, 0.810, 0.866, 0.923", \
                          "0.750, 0.755, 0.760, 0.772, 0.806, 0.863, 0.919", \
                          "0.739, 0.744, 0.749, 0.761, 0.795, 0.851, 0.908", \
                          "0.720, 0.725, 0.731, 0.742, 0.776, 0.833, 0.890", \
                          "0.701, 0.707, 0.712, 0.724, 0.758, 0.814, 0.871" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.035, 0.049, 0.063, 0.092, 0.179, 0.323, 0.467")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.059, 0.080, 0.104, 0.151, 0.291, 0.526, 0.760")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.035, 0.049, 0.063, 0.092, 0.179, 0.323, 0.467")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.059, 0.080, 0.104, 0.151, 0.291, 0.526, 0.760")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.035, 0.049, 0.063, 0.092, 0.179, 0.323, 0.467")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.059, 0.080, 0.104, 0.151, 0.291, 0.526, 0.760")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.035, 0.049, 0.063, 0.092, 0.179, 0.323, 0.467")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.059, 0.080, 0.104, 0.151, 0.291, 0.526, 0.760")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.035, 0.049, 0.063, 0.092, 0.179, 0.323, 0.467")
                        }
                }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.003, 0.023, 0.044, 0.087, 0.215, 0.428, 0.642")
                        }
                        fall_power(SRAM_SP_2048_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.001, 0.001, 0.001, 0.001, 0.001, 0.002, 0.002")
                        }
                }
        }
        pin(CLK)   {
		direction : input;
		capacitance : 0.073;
                clock : true;
                max_transition : 1.000;
                min_pulse_width_high : 0.063 ;
                min_pulse_width_low  : 0.245 ;
                min_period           : 0.592 ;

                minimum_period(){
                  constraint : 0.592 ;
                  when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
                }
                minimum_period(){
                  constraint : 0.691 ;
                  when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
                }
                minimum_period(){
                  constraint : 0.798 ;
                  when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
                }
                minimum_period(){
                  constraint : 0.870 ;
                  when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
                }
                minimum_period(){
                  constraint : 999.000 ;
                  when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
                }
                minimum_period(){
                  constraint : 999.001 ;
                  when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
                }
                minimum_period(){
                  constraint : 999.002 ;
                  when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
                }
                minimum_period(){
                  constraint : 999.003 ;
                  when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
                }

                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("72.347, 72.349, 72.353, 72.359, 72.378, 72.410, 72.442")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("74.921, 74.924, 74.927, 74.933, 74.952, 74.984, 75.016")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("77.749, 77.752, 77.755, 77.762, 77.781, 77.813, 77.844")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("79.366, 79.368, 79.372, 79.378, 79.397, 79.429, 79.460")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("83.300, 83.302, 83.306, 83.312, 83.331, 83.363, 83.395")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("84.461, 84.463, 84.467, 84.473, 84.492, 84.524, 84.556")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("86.568, 86.571, 86.575, 86.581, 86.600, 86.632, 86.663")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("87.890, 87.893, 87.896, 87.903, 87.922, 87.953, 87.985")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("45.446, 45.448, 45.452, 45.458, 45.477, 45.509, 45.540")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("46.572, 46.575, 46.578, 46.584, 46.603, 46.635, 46.667")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("47.629, 47.632, 47.635, 47.641, 47.660, 47.692, 47.724")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("48.249, 48.251, 48.255, 48.261, 48.280, 48.312, 48.344")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("49.695, 49.697, 49.701, 49.707, 49.726, 49.758, 49.789")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("50.129, 50.132, 50.135, 50.141, 50.160, 50.192, 50.224")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("50.915, 50.918, 50.921, 50.928, 50.947, 50.978, 51.010")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("51.389, 51.392, 51.395, 51.401, 51.420, 51.452, 51.484")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
         internal_power(){
                 when : "(CEN)";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.262, 0.265, 0.268, 0.275, 0.294, 0.325, 0.357")
                        }
                }
        }

        pin(CEN)   {
                direction : input;
                capacitance : 0.018;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.166, 0.165, 0.163, 0.161, 0.154, 0.143, 0.131", \
                          "0.167, 0.166, 0.165, 0.163, 0.156, 0.144, 0.133", \
                          "0.169, 0.168, 0.167, 0.165, 0.158, 0.146, 0.135", \
                          "0.173, 0.172, 0.171, 0.168, 0.162, 0.150, 0.138", \
                          "0.184, 0.183, 0.182, 0.179, 0.173, 0.161, 0.150", \
                          "0.203, 0.202, 0.200, 0.198, 0.191, 0.180, 0.168", \
                          "0.221, 0.220, 0.219, 0.217, 0.210, 0.198, 0.187" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.221, 0.223, 0.225, 0.229, 0.243, 0.265, 0.288", \
                          "0.222, 0.224, 0.227, 0.231, 0.244, 0.267, 0.289", \
                          "0.224, 0.226, 0.229, 0.233, 0.246, 0.269, 0.291", \
                          "0.228, 0.230, 0.232, 0.237, 0.250, 0.273, 0.295", \
                          "0.239, 0.241, 0.243, 0.248, 0.261, 0.284, 0.306", \
                          "0.258, 0.260, 0.262, 0.266, 0.280, 0.302, 0.325", \
                          "0.276, 0.278, 0.280, 0.285, 0.298, 0.321, 0.343" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.112, 0.112, 0.113, 0.113, 0.114, 0.115, 0.116")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.070, 0.070, 0.070, 0.071, 0.071, 0.072, 0.074")
                        }
                }
        }
        pin(WEN){
                direction : input;
                capacitance : 0.022;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.167, 0.167, 0.167, 0.166, 0.165, 0.164, 0.162", \
                          "0.168, 0.168, 0.168, 0.168, 0.167, 0.165, 0.164", \
                          "0.170, 0.170, 0.170, 0.170, 0.169, 0.167, 0.166", \
                          "0.174, 0.174, 0.174, 0.174, 0.173, 0.171, 0.170", \
                          "0.185, 0.185, 0.185, 0.185, 0.184, 0.182, 0.181", \
                          "0.204, 0.204, 0.204, 0.203, 0.202, 0.201, 0.199", \
                          "0.222, 0.222, 0.222, 0.222, 0.221, 0.219, 0.218" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.157, 0.158, 0.160, 0.162, 0.170, 0.183, 0.196", \
                          "0.159, 0.160, 0.161, 0.164, 0.171, 0.185, 0.198", \
                          "0.161, 0.162, 0.163, 0.166, 0.173, 0.187, 0.200", \
                          "0.164, 0.165, 0.167, 0.169, 0.177, 0.190, 0.203", \
                          "0.175, 0.176, 0.178, 0.180, 0.188, 0.201, 0.214", \
                          "0.194, 0.195, 0.196, 0.199, 0.207, 0.220, 0.233", \
                          "0.212, 0.214, 0.215, 0.218, 0.225, 0.238, 0.251" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("4.470, 4.470, 4.472, 4.473, 4.479, 4.489, 4.499")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("2.912, 2.913, 2.914, 2.916, 2.922, 2.932, 2.942")
                        }
                }
        }
        bus(A)   {
                bus_type : SRAM_SP_2048_ADDRESS;
                direction : input;
                capacitance : 0.033;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.155, 0.155, 0.155, 0.155, 0.156, 0.157, 0.158", \
                          "0.157, 0.157, 0.157, 0.157, 0.158, 0.159, 0.160", \
                          "0.159, 0.159, 0.159, 0.159, 0.160, 0.161, 0.162", \
                          "0.162, 0.162, 0.162, 0.163, 0.163, 0.164, 0.165", \
                          "0.173, 0.173, 0.174, 0.174, 0.174, 0.175, 0.177", \
                          "0.192, 0.192, 0.192, 0.192, 0.193, 0.194, 0.195", \
                          "0.210, 0.211, 0.211, 0.211, 0.212, 0.213, 0.214" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.111, 0.112, 0.113, 0.115, 0.120, 0.130, 0.140", \
                          "0.112, 0.113, 0.114, 0.116, 0.122, 0.132, 0.142", \
                          "0.114, 0.115, 0.116, 0.118, 0.124, 0.134, 0.144", \
                          "0.118, 0.119, 0.120, 0.122, 0.128, 0.138, 0.147", \
                          "0.129, 0.130, 0.131, 0.133, 0.139, 0.149, 0.158", \
                          "0.148, 0.149, 0.150, 0.152, 0.157, 0.167, 0.177", \
                          "0.166, 0.167, 0.168, 0.170, 0.176, 0.186, 0.195" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.006, 0.006, 0.006, 0.006, 0.005, 0.004, 0.003", \
                          "0.004, 0.004, 0.004, 0.004, 0.003, 0.002, 0.001", \
                          "0.002, 0.002, 0.002, 0.002, 0.001, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.027, 0.027, 0.028, 0.029, 0.031, 0.035, 0.038")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.029, 0.030, 0.030, 0.031, 0.033, 0.037, 0.041")
                        }
                }
        }
        bus(D)   {
                bus_type : SRAM_SP_2048_DATA;
                memory_write() {
                        address : A;
                        clocked_on : "CLK";
                }
                direction : input;
                capacitance : 0.015;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.020, 0.020, 0.019, 0.017, 0.011, 0.002, -0.008", \
                          "0.022, 0.021, 0.020, 0.018, 0.013, 0.003, -0.006", \
                          "0.024, 0.023, 0.022, 0.020, 0.015, 0.005, -0.004", \
                          "0.028, 0.027, 0.026, 0.024, 0.018, 0.009, -0.001", \
                          "0.039, 0.038, 0.037, 0.035, 0.029, 0.020, 0.011", \
                          "0.057, 0.057, 0.056, 0.054, 0.048, 0.039, 0.029", \
                          "0.076, 0.075, 0.074, 0.072, 0.067, 0.057, 0.048" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.055, 0.057, 0.060, 0.065, 0.079, 0.104, 0.128", \
                          "0.057, 0.059, 0.062, 0.066, 0.081, 0.105, 0.130", \
                          "0.059, 0.061, 0.064, 0.068, 0.083, 0.107, 0.132", \
                          "0.063, 0.065, 0.067, 0.072, 0.087, 0.111, 0.135", \
                          "0.074, 0.076, 0.078, 0.083, 0.098, 0.122, 0.146", \
                          "0.092, 0.094, 0.097, 0.102, 0.116, 0.141, 0.165", \
                          "0.111, 0.113, 0.116, 0.120, 0.135, 0.159, 0.184" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.023, 0.024, 0.025, 0.027, 0.033, 0.042, 0.052", \
                          "0.022, 0.023, 0.024, 0.026, 0.031, 0.041, 0.050", \
                          "0.020, 0.021, 0.022, 0.024, 0.029, 0.039, 0.048", \
                          "0.016, 0.017, 0.018, 0.020, 0.025, 0.035, 0.044", \
                          "0.005, 0.006, 0.007, 0.009, 0.014, 0.024, 0.033", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.005, 0.015", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.053, 0.051, 0.048, 0.043, 0.029, 0.004, 0.000", \
                          "0.051, 0.049, 0.046, 0.042, 0.027, 0.003, 0.000", \
                          "0.049, 0.047, 0.044, 0.040, 0.025, 0.001, 0.000", \
                          "0.045, 0.043, 0.041, 0.036, 0.021, 0.000, 0.000", \
                          "0.034, 0.032, 0.030, 0.025, 0.010, 0.000, 0.000", \
                          "0.016, 0.014, 0.011, 0.006, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        when : "(! \
                                 (WEN) \
                                )";
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.001, 0.001, 0.001, 0.002, 0.002, 0.003, 0.004")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.001, 0.001, 0.001, 0.002, 0.002, 0.003, 0.004")
                        }
                }
                internal_power(){
                        when : " \
                                 (WEN) \
                               ";
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.000, 0.000, 0.000, 0.000, 0.001, 0.002, 0.003")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("-0.000, -0.000, 0.000, 0.000, 0.001, 0.002, 0.003")
                        }
                }
        }
        bus(EMA)   {
                bus_type : SRAM_SP_2048_UPM;
                direction : input;
                capacitance : 0.023;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.592", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.594", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.596", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.599", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.610", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.607, 0.629", \
                          "0.592, 0.592, 0.592, 0.592, 0.603, 0.625, 0.648" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.592", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.594", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.596", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.599", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.610", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.607, 0.629", \
                          "0.592, 0.592, 0.592, 0.592, 0.603, 0.625, 0.648" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.592", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.594", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.596", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.599", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.610", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.607, 0.629", \
                          "0.592, 0.592, 0.592, 0.592, 0.603, 0.625, 0.648" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.592", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.594", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.596", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.599", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.592, 0.610", \
                          "0.592, 0.592, 0.592, 0.592, 0.592, 0.607, 0.629", \
                          "0.592, 0.592, 0.592, 0.592, 0.603, 0.625, 0.648" \
                        )
                        }
               }
        }

        cell_leakage_power : 6.76E-1;
}
}
