
16_spi_polling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015bc  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001748  08001748  00003018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001748  08001748  00003018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001748  08001748  00003018  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001748  08001748  00003018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001748  08001748  00002748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800174c  0800174c  0000274c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08001750  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00003018  2**0
                  CONTENTS
 10 .bss          000000dc  20000018  20000018  00003018  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000f4  200000f4  00003018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00003018  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008e98  00000000  00000000  00003048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000012be  00000000  00000000  0000bee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a90  00000000  00000000  0000d1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000833  00000000  00000000  0000dc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000100c  00000000  00000000  0000e463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000befc  00000000  00000000  0000f46f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fc81b  00000000  00000000  0001b36b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00117b86  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d28  00000000  00000000  00117bcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  0011a8f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000018 	.word	0x20000018
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08001730 	.word	0x08001730

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	2000001c 	.word	0x2000001c
 80001c8:	08001730 	.word	0x08001730

080001cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b082      	sub	sp, #8
 80001d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80001d2:	2300      	movs	r3, #0
 80001d4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d6:	2003      	movs	r0, #3
 80001d8:	f000 f926 	bl	8000428 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80001dc:	200f      	movs	r0, #15
 80001de:	f000 f815 	bl	800020c <HAL_InitTick>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d002      	beq.n	80001ee <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80001e8:	2301      	movs	r3, #1
 80001ea:	71fb      	strb	r3, [r7, #7]
 80001ec:	e001      	b.n	80001f2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80001ee:	f000 f805 	bl	80001fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80001f2:	79fb      	ldrb	r3, [r7, #7]
}
 80001f4:	4618      	mov	r0, r3
 80001f6:	3708      	adds	r7, #8
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bd80      	pop	{r7, pc}

080001fc <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000200:	bf00      	nop
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr
	...

0800020c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b084      	sub	sp, #16
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000214:	2300      	movs	r3, #0
 8000216:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000218:	4b17      	ldr	r3, [pc, #92]	@ (8000278 <HAL_InitTick+0x6c>)
 800021a:	781b      	ldrb	r3, [r3, #0]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d023      	beq.n	8000268 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000220:	4b16      	ldr	r3, [pc, #88]	@ (800027c <HAL_InitTick+0x70>)
 8000222:	681a      	ldr	r2, [r3, #0]
 8000224:	4b14      	ldr	r3, [pc, #80]	@ (8000278 <HAL_InitTick+0x6c>)
 8000226:	781b      	ldrb	r3, [r3, #0]
 8000228:	4619      	mov	r1, r3
 800022a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800022e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000232:	fbb2 f3f3 	udiv	r3, r2, r3
 8000236:	4618      	mov	r0, r3
 8000238:	f000 f91d 	bl	8000476 <HAL_SYSTICK_Config>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d10f      	bne.n	8000262 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	2b0f      	cmp	r3, #15
 8000246:	d809      	bhi.n	800025c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000248:	2200      	movs	r2, #0
 800024a:	6879      	ldr	r1, [r7, #4]
 800024c:	f04f 30ff 	mov.w	r0, #4294967295
 8000250:	f000 f8f5 	bl	800043e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000254:	4a0a      	ldr	r2, [pc, #40]	@ (8000280 <HAL_InitTick+0x74>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	6013      	str	r3, [r2, #0]
 800025a:	e007      	b.n	800026c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800025c:	2301      	movs	r3, #1
 800025e:	73fb      	strb	r3, [r7, #15]
 8000260:	e004      	b.n	800026c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000262:	2301      	movs	r3, #1
 8000264:	73fb      	strb	r3, [r7, #15]
 8000266:	e001      	b.n	800026c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000268:	2301      	movs	r3, #1
 800026a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800026c:	7bfb      	ldrb	r3, [r7, #15]
}
 800026e:	4618      	mov	r0, r3
 8000270:	3710      	adds	r7, #16
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}
 8000276:	bf00      	nop
 8000278:	20000004 	.word	0x20000004
 800027c:	20000014 	.word	0x20000014
 8000280:	20000000 	.word	0x20000000

08000284 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000284:	b480      	push	{r7}
 8000286:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000288:	4b06      	ldr	r3, [pc, #24]	@ (80002a4 <HAL_IncTick+0x20>)
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	461a      	mov	r2, r3
 800028e:	4b06      	ldr	r3, [pc, #24]	@ (80002a8 <HAL_IncTick+0x24>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	4413      	add	r3, r2
 8000294:	4a04      	ldr	r2, [pc, #16]	@ (80002a8 <HAL_IncTick+0x24>)
 8000296:	6013      	str	r3, [r2, #0]
}
 8000298:	bf00      	nop
 800029a:	46bd      	mov	sp, r7
 800029c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop
 80002a4:	20000004 	.word	0x20000004
 80002a8:	20000034 	.word	0x20000034

080002ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
  return uwTick;
 80002b0:	4b03      	ldr	r3, [pc, #12]	@ (80002c0 <HAL_GetTick+0x14>)
 80002b2:	681b      	ldr	r3, [r3, #0]
}
 80002b4:	4618      	mov	r0, r3
 80002b6:	46bd      	mov	sp, r7
 80002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	20000034 	.word	0x20000034

080002c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b085      	sub	sp, #20
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	f003 0307 	and.w	r3, r3, #7
 80002d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000308 <__NVIC_SetPriorityGrouping+0x44>)
 80002d6:	68db      	ldr	r3, [r3, #12]
 80002d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002da:	68ba      	ldr	r2, [r7, #8]
 80002dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80002e0:	4013      	ands	r3, r2
 80002e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002e8:	68bb      	ldr	r3, [r7, #8]
 80002ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80002ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80002f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80002f6:	4a04      	ldr	r2, [pc, #16]	@ (8000308 <__NVIC_SetPriorityGrouping+0x44>)
 80002f8:	68bb      	ldr	r3, [r7, #8]
 80002fa:	60d3      	str	r3, [r2, #12]
}
 80002fc:	bf00      	nop
 80002fe:	3714      	adds	r7, #20
 8000300:	46bd      	mov	sp, r7
 8000302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000306:	4770      	bx	lr
 8000308:	e000ed00 	.word	0xe000ed00

0800030c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000310:	4b04      	ldr	r3, [pc, #16]	@ (8000324 <__NVIC_GetPriorityGrouping+0x18>)
 8000312:	68db      	ldr	r3, [r3, #12]
 8000314:	0a1b      	lsrs	r3, r3, #8
 8000316:	f003 0307 	and.w	r3, r3, #7
}
 800031a:	4618      	mov	r0, r3
 800031c:	46bd      	mov	sp, r7
 800031e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000322:	4770      	bx	lr
 8000324:	e000ed00 	.word	0xe000ed00

08000328 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	4603      	mov	r3, r0
 8000330:	6039      	str	r1, [r7, #0]
 8000332:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000338:	2b00      	cmp	r3, #0
 800033a:	db0a      	blt.n	8000352 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800033c:	683b      	ldr	r3, [r7, #0]
 800033e:	b2da      	uxtb	r2, r3
 8000340:	490c      	ldr	r1, [pc, #48]	@ (8000374 <__NVIC_SetPriority+0x4c>)
 8000342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000346:	0112      	lsls	r2, r2, #4
 8000348:	b2d2      	uxtb	r2, r2
 800034a:	440b      	add	r3, r1
 800034c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000350:	e00a      	b.n	8000368 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000352:	683b      	ldr	r3, [r7, #0]
 8000354:	b2da      	uxtb	r2, r3
 8000356:	4908      	ldr	r1, [pc, #32]	@ (8000378 <__NVIC_SetPriority+0x50>)
 8000358:	79fb      	ldrb	r3, [r7, #7]
 800035a:	f003 030f 	and.w	r3, r3, #15
 800035e:	3b04      	subs	r3, #4
 8000360:	0112      	lsls	r2, r2, #4
 8000362:	b2d2      	uxtb	r2, r2
 8000364:	440b      	add	r3, r1
 8000366:	761a      	strb	r2, [r3, #24]
}
 8000368:	bf00      	nop
 800036a:	370c      	adds	r7, #12
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr
 8000374:	e000e100 	.word	0xe000e100
 8000378:	e000ed00 	.word	0xe000ed00

0800037c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800037c:	b480      	push	{r7}
 800037e:	b089      	sub	sp, #36	@ 0x24
 8000380:	af00      	add	r7, sp, #0
 8000382:	60f8      	str	r0, [r7, #12]
 8000384:	60b9      	str	r1, [r7, #8]
 8000386:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	f003 0307 	and.w	r3, r3, #7
 800038e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000390:	69fb      	ldr	r3, [r7, #28]
 8000392:	f1c3 0307 	rsb	r3, r3, #7
 8000396:	2b04      	cmp	r3, #4
 8000398:	bf28      	it	cs
 800039a:	2304      	movcs	r3, #4
 800039c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800039e:	69fb      	ldr	r3, [r7, #28]
 80003a0:	3304      	adds	r3, #4
 80003a2:	2b06      	cmp	r3, #6
 80003a4:	d902      	bls.n	80003ac <NVIC_EncodePriority+0x30>
 80003a6:	69fb      	ldr	r3, [r7, #28]
 80003a8:	3b03      	subs	r3, #3
 80003aa:	e000      	b.n	80003ae <NVIC_EncodePriority+0x32>
 80003ac:	2300      	movs	r3, #0
 80003ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003b0:	f04f 32ff 	mov.w	r2, #4294967295
 80003b4:	69bb      	ldr	r3, [r7, #24]
 80003b6:	fa02 f303 	lsl.w	r3, r2, r3
 80003ba:	43da      	mvns	r2, r3
 80003bc:	68bb      	ldr	r3, [r7, #8]
 80003be:	401a      	ands	r2, r3
 80003c0:	697b      	ldr	r3, [r7, #20]
 80003c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003c4:	f04f 31ff 	mov.w	r1, #4294967295
 80003c8:	697b      	ldr	r3, [r7, #20]
 80003ca:	fa01 f303 	lsl.w	r3, r1, r3
 80003ce:	43d9      	mvns	r1, r3
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003d4:	4313      	orrs	r3, r2
         );
}
 80003d6:	4618      	mov	r0, r3
 80003d8:	3724      	adds	r7, #36	@ 0x24
 80003da:	46bd      	mov	sp, r7
 80003dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e0:	4770      	bx	lr
	...

080003e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	3b01      	subs	r3, #1
 80003f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80003f4:	d301      	bcc.n	80003fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003f6:	2301      	movs	r3, #1
 80003f8:	e00f      	b.n	800041a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000424 <SysTick_Config+0x40>)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	3b01      	subs	r3, #1
 8000400:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000402:	210f      	movs	r1, #15
 8000404:	f04f 30ff 	mov.w	r0, #4294967295
 8000408:	f7ff ff8e 	bl	8000328 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800040c:	4b05      	ldr	r3, [pc, #20]	@ (8000424 <SysTick_Config+0x40>)
 800040e:	2200      	movs	r2, #0
 8000410:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000412:	4b04      	ldr	r3, [pc, #16]	@ (8000424 <SysTick_Config+0x40>)
 8000414:	2207      	movs	r2, #7
 8000416:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000418:	2300      	movs	r3, #0
}
 800041a:	4618      	mov	r0, r3
 800041c:	3708      	adds	r7, #8
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	e000e010 	.word	0xe000e010

08000428 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000430:	6878      	ldr	r0, [r7, #4]
 8000432:	f7ff ff47 	bl	80002c4 <__NVIC_SetPriorityGrouping>
}
 8000436:	bf00      	nop
 8000438:	3708      	adds	r7, #8
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}

0800043e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800043e:	b580      	push	{r7, lr}
 8000440:	b086      	sub	sp, #24
 8000442:	af00      	add	r7, sp, #0
 8000444:	4603      	mov	r3, r0
 8000446:	60b9      	str	r1, [r7, #8]
 8000448:	607a      	str	r2, [r7, #4]
 800044a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800044c:	2300      	movs	r3, #0
 800044e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000450:	f7ff ff5c 	bl	800030c <__NVIC_GetPriorityGrouping>
 8000454:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000456:	687a      	ldr	r2, [r7, #4]
 8000458:	68b9      	ldr	r1, [r7, #8]
 800045a:	6978      	ldr	r0, [r7, #20]
 800045c:	f7ff ff8e 	bl	800037c <NVIC_EncodePriority>
 8000460:	4602      	mov	r2, r0
 8000462:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000466:	4611      	mov	r1, r2
 8000468:	4618      	mov	r0, r3
 800046a:	f7ff ff5d 	bl	8000328 <__NVIC_SetPriority>
}
 800046e:	bf00      	nop
 8000470:	3718      	adds	r7, #24
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}

08000476 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000476:	b580      	push	{r7, lr}
 8000478:	b082      	sub	sp, #8
 800047a:	af00      	add	r7, sp, #0
 800047c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800047e:	6878      	ldr	r0, [r7, #4]
 8000480:	f7ff ffb0 	bl	80003e4 <SysTick_Config>
 8000484:	4603      	mov	r3, r0
}
 8000486:	4618      	mov	r0, r3
 8000488:	3708      	adds	r7, #8
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
	...

08000490 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000490:	b480      	push	{r7}
 8000492:	b087      	sub	sp, #28
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
 8000498:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800049a:	2300      	movs	r3, #0
 800049c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800049e:	e17f      	b.n	80007a0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	681a      	ldr	r2, [r3, #0]
 80004a4:	2101      	movs	r1, #1
 80004a6:	697b      	ldr	r3, [r7, #20]
 80004a8:	fa01 f303 	lsl.w	r3, r1, r3
 80004ac:	4013      	ands	r3, r2
 80004ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	f000 8171 	beq.w	800079a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	685b      	ldr	r3, [r3, #4]
 80004bc:	f003 0303 	and.w	r3, r3, #3
 80004c0:	2b01      	cmp	r3, #1
 80004c2:	d005      	beq.n	80004d0 <HAL_GPIO_Init+0x40>
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	685b      	ldr	r3, [r3, #4]
 80004c8:	f003 0303 	and.w	r3, r3, #3
 80004cc:	2b02      	cmp	r3, #2
 80004ce:	d130      	bne.n	8000532 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	689b      	ldr	r3, [r3, #8]
 80004d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80004d6:	697b      	ldr	r3, [r7, #20]
 80004d8:	005b      	lsls	r3, r3, #1
 80004da:	2203      	movs	r2, #3
 80004dc:	fa02 f303 	lsl.w	r3, r2, r3
 80004e0:	43db      	mvns	r3, r3
 80004e2:	693a      	ldr	r2, [r7, #16]
 80004e4:	4013      	ands	r3, r2
 80004e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	68da      	ldr	r2, [r3, #12]
 80004ec:	697b      	ldr	r3, [r7, #20]
 80004ee:	005b      	lsls	r3, r3, #1
 80004f0:	fa02 f303 	lsl.w	r3, r2, r3
 80004f4:	693a      	ldr	r2, [r7, #16]
 80004f6:	4313      	orrs	r3, r2
 80004f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	693a      	ldr	r2, [r7, #16]
 80004fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	685b      	ldr	r3, [r3, #4]
 8000504:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000506:	2201      	movs	r2, #1
 8000508:	697b      	ldr	r3, [r7, #20]
 800050a:	fa02 f303 	lsl.w	r3, r2, r3
 800050e:	43db      	mvns	r3, r3
 8000510:	693a      	ldr	r2, [r7, #16]
 8000512:	4013      	ands	r3, r2
 8000514:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	685b      	ldr	r3, [r3, #4]
 800051a:	091b      	lsrs	r3, r3, #4
 800051c:	f003 0201 	and.w	r2, r3, #1
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	fa02 f303 	lsl.w	r3, r2, r3
 8000526:	693a      	ldr	r2, [r7, #16]
 8000528:	4313      	orrs	r3, r2
 800052a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	693a      	ldr	r2, [r7, #16]
 8000530:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	685b      	ldr	r3, [r3, #4]
 8000536:	f003 0303 	and.w	r3, r3, #3
 800053a:	2b03      	cmp	r3, #3
 800053c:	d118      	bne.n	8000570 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000542:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000544:	2201      	movs	r2, #1
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	fa02 f303 	lsl.w	r3, r2, r3
 800054c:	43db      	mvns	r3, r3
 800054e:	693a      	ldr	r2, [r7, #16]
 8000550:	4013      	ands	r3, r2
 8000552:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	685b      	ldr	r3, [r3, #4]
 8000558:	08db      	lsrs	r3, r3, #3
 800055a:	f003 0201 	and.w	r2, r3, #1
 800055e:	697b      	ldr	r3, [r7, #20]
 8000560:	fa02 f303 	lsl.w	r3, r2, r3
 8000564:	693a      	ldr	r2, [r7, #16]
 8000566:	4313      	orrs	r3, r2
 8000568:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	693a      	ldr	r2, [r7, #16]
 800056e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	f003 0303 	and.w	r3, r3, #3
 8000578:	2b03      	cmp	r3, #3
 800057a:	d017      	beq.n	80005ac <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	68db      	ldr	r3, [r3, #12]
 8000580:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	005b      	lsls	r3, r3, #1
 8000586:	2203      	movs	r2, #3
 8000588:	fa02 f303 	lsl.w	r3, r2, r3
 800058c:	43db      	mvns	r3, r3
 800058e:	693a      	ldr	r2, [r7, #16]
 8000590:	4013      	ands	r3, r2
 8000592:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	689a      	ldr	r2, [r3, #8]
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	005b      	lsls	r3, r3, #1
 800059c:	fa02 f303 	lsl.w	r3, r2, r3
 80005a0:	693a      	ldr	r2, [r7, #16]
 80005a2:	4313      	orrs	r3, r2
 80005a4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	693a      	ldr	r2, [r7, #16]
 80005aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	f003 0303 	and.w	r3, r3, #3
 80005b4:	2b02      	cmp	r3, #2
 80005b6:	d123      	bne.n	8000600 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	08da      	lsrs	r2, r3, #3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	3208      	adds	r2, #8
 80005c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	f003 0307 	and.w	r3, r3, #7
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	220f      	movs	r2, #15
 80005d0:	fa02 f303 	lsl.w	r3, r2, r3
 80005d4:	43db      	mvns	r3, r3
 80005d6:	693a      	ldr	r2, [r7, #16]
 80005d8:	4013      	ands	r3, r2
 80005da:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	691a      	ldr	r2, [r3, #16]
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	f003 0307 	and.w	r3, r3, #7
 80005e6:	009b      	lsls	r3, r3, #2
 80005e8:	fa02 f303 	lsl.w	r3, r2, r3
 80005ec:	693a      	ldr	r2, [r7, #16]
 80005ee:	4313      	orrs	r3, r2
 80005f0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	08da      	lsrs	r2, r3, #3
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	3208      	adds	r2, #8
 80005fa:	6939      	ldr	r1, [r7, #16]
 80005fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	005b      	lsls	r3, r3, #1
 800060a:	2203      	movs	r2, #3
 800060c:	fa02 f303 	lsl.w	r3, r2, r3
 8000610:	43db      	mvns	r3, r3
 8000612:	693a      	ldr	r2, [r7, #16]
 8000614:	4013      	ands	r3, r2
 8000616:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	685b      	ldr	r3, [r3, #4]
 800061c:	f003 0203 	and.w	r2, r3, #3
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	005b      	lsls	r3, r3, #1
 8000624:	fa02 f303 	lsl.w	r3, r2, r3
 8000628:	693a      	ldr	r2, [r7, #16]
 800062a:	4313      	orrs	r3, r2
 800062c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	693a      	ldr	r2, [r7, #16]
 8000632:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800063c:	2b00      	cmp	r3, #0
 800063e:	f000 80ac 	beq.w	800079a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000642:	4b5f      	ldr	r3, [pc, #380]	@ (80007c0 <HAL_GPIO_Init+0x330>)
 8000644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000646:	4a5e      	ldr	r2, [pc, #376]	@ (80007c0 <HAL_GPIO_Init+0x330>)
 8000648:	f043 0301 	orr.w	r3, r3, #1
 800064c:	6613      	str	r3, [r2, #96]	@ 0x60
 800064e:	4b5c      	ldr	r3, [pc, #368]	@ (80007c0 <HAL_GPIO_Init+0x330>)
 8000650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000652:	f003 0301 	and.w	r3, r3, #1
 8000656:	60bb      	str	r3, [r7, #8]
 8000658:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800065a:	4a5a      	ldr	r2, [pc, #360]	@ (80007c4 <HAL_GPIO_Init+0x334>)
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	089b      	lsrs	r3, r3, #2
 8000660:	3302      	adds	r3, #2
 8000662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000666:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000668:	697b      	ldr	r3, [r7, #20]
 800066a:	f003 0303 	and.w	r3, r3, #3
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	220f      	movs	r2, #15
 8000672:	fa02 f303 	lsl.w	r3, r2, r3
 8000676:	43db      	mvns	r3, r3
 8000678:	693a      	ldr	r2, [r7, #16]
 800067a:	4013      	ands	r3, r2
 800067c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000684:	d025      	beq.n	80006d2 <HAL_GPIO_Init+0x242>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4a4f      	ldr	r2, [pc, #316]	@ (80007c8 <HAL_GPIO_Init+0x338>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d01f      	beq.n	80006ce <HAL_GPIO_Init+0x23e>
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a4e      	ldr	r2, [pc, #312]	@ (80007cc <HAL_GPIO_Init+0x33c>)
 8000692:	4293      	cmp	r3, r2
 8000694:	d019      	beq.n	80006ca <HAL_GPIO_Init+0x23a>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	4a4d      	ldr	r2, [pc, #308]	@ (80007d0 <HAL_GPIO_Init+0x340>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d013      	beq.n	80006c6 <HAL_GPIO_Init+0x236>
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4a4c      	ldr	r2, [pc, #304]	@ (80007d4 <HAL_GPIO_Init+0x344>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d00d      	beq.n	80006c2 <HAL_GPIO_Init+0x232>
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4a4b      	ldr	r2, [pc, #300]	@ (80007d8 <HAL_GPIO_Init+0x348>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d007      	beq.n	80006be <HAL_GPIO_Init+0x22e>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	4a4a      	ldr	r2, [pc, #296]	@ (80007dc <HAL_GPIO_Init+0x34c>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d101      	bne.n	80006ba <HAL_GPIO_Init+0x22a>
 80006b6:	2306      	movs	r3, #6
 80006b8:	e00c      	b.n	80006d4 <HAL_GPIO_Init+0x244>
 80006ba:	2307      	movs	r3, #7
 80006bc:	e00a      	b.n	80006d4 <HAL_GPIO_Init+0x244>
 80006be:	2305      	movs	r3, #5
 80006c0:	e008      	b.n	80006d4 <HAL_GPIO_Init+0x244>
 80006c2:	2304      	movs	r3, #4
 80006c4:	e006      	b.n	80006d4 <HAL_GPIO_Init+0x244>
 80006c6:	2303      	movs	r3, #3
 80006c8:	e004      	b.n	80006d4 <HAL_GPIO_Init+0x244>
 80006ca:	2302      	movs	r3, #2
 80006cc:	e002      	b.n	80006d4 <HAL_GPIO_Init+0x244>
 80006ce:	2301      	movs	r3, #1
 80006d0:	e000      	b.n	80006d4 <HAL_GPIO_Init+0x244>
 80006d2:	2300      	movs	r3, #0
 80006d4:	697a      	ldr	r2, [r7, #20]
 80006d6:	f002 0203 	and.w	r2, r2, #3
 80006da:	0092      	lsls	r2, r2, #2
 80006dc:	4093      	lsls	r3, r2
 80006de:	693a      	ldr	r2, [r7, #16]
 80006e0:	4313      	orrs	r3, r2
 80006e2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80006e4:	4937      	ldr	r1, [pc, #220]	@ (80007c4 <HAL_GPIO_Init+0x334>)
 80006e6:	697b      	ldr	r3, [r7, #20]
 80006e8:	089b      	lsrs	r3, r3, #2
 80006ea:	3302      	adds	r3, #2
 80006ec:	693a      	ldr	r2, [r7, #16]
 80006ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80006f2:	4b3b      	ldr	r3, [pc, #236]	@ (80007e0 <HAL_GPIO_Init+0x350>)
 80006f4:	689b      	ldr	r3, [r3, #8]
 80006f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	43db      	mvns	r3, r3
 80006fc:	693a      	ldr	r2, [r7, #16]
 80006fe:	4013      	ands	r3, r2
 8000700:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	685b      	ldr	r3, [r3, #4]
 8000706:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800070a:	2b00      	cmp	r3, #0
 800070c:	d003      	beq.n	8000716 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800070e:	693a      	ldr	r2, [r7, #16]
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	4313      	orrs	r3, r2
 8000714:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000716:	4a32      	ldr	r2, [pc, #200]	@ (80007e0 <HAL_GPIO_Init+0x350>)
 8000718:	693b      	ldr	r3, [r7, #16]
 800071a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800071c:	4b30      	ldr	r3, [pc, #192]	@ (80007e0 <HAL_GPIO_Init+0x350>)
 800071e:	68db      	ldr	r3, [r3, #12]
 8000720:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	43db      	mvns	r3, r3
 8000726:	693a      	ldr	r2, [r7, #16]
 8000728:	4013      	ands	r3, r2
 800072a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	685b      	ldr	r3, [r3, #4]
 8000730:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000734:	2b00      	cmp	r3, #0
 8000736:	d003      	beq.n	8000740 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000738:	693a      	ldr	r2, [r7, #16]
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	4313      	orrs	r3, r2
 800073e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000740:	4a27      	ldr	r2, [pc, #156]	@ (80007e0 <HAL_GPIO_Init+0x350>)
 8000742:	693b      	ldr	r3, [r7, #16]
 8000744:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000746:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <HAL_GPIO_Init+0x350>)
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	43db      	mvns	r3, r3
 8000750:	693a      	ldr	r2, [r7, #16]
 8000752:	4013      	ands	r3, r2
 8000754:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800075e:	2b00      	cmp	r3, #0
 8000760:	d003      	beq.n	800076a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000762:	693a      	ldr	r2, [r7, #16]
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	4313      	orrs	r3, r2
 8000768:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800076a:	4a1d      	ldr	r2, [pc, #116]	@ (80007e0 <HAL_GPIO_Init+0x350>)
 800076c:	693b      	ldr	r3, [r7, #16]
 800076e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000770:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <HAL_GPIO_Init+0x350>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	43db      	mvns	r3, r3
 800077a:	693a      	ldr	r2, [r7, #16]
 800077c:	4013      	ands	r3, r2
 800077e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000788:	2b00      	cmp	r3, #0
 800078a:	d003      	beq.n	8000794 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800078c:	693a      	ldr	r2, [r7, #16]
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	4313      	orrs	r3, r2
 8000792:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000794:	4a12      	ldr	r2, [pc, #72]	@ (80007e0 <HAL_GPIO_Init+0x350>)
 8000796:	693b      	ldr	r3, [r7, #16]
 8000798:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800079a:	697b      	ldr	r3, [r7, #20]
 800079c:	3301      	adds	r3, #1
 800079e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	681a      	ldr	r2, [r3, #0]
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	fa22 f303 	lsr.w	r3, r2, r3
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	f47f ae78 	bne.w	80004a0 <HAL_GPIO_Init+0x10>
  }
}
 80007b0:	bf00      	nop
 80007b2:	bf00      	nop
 80007b4:	371c      	adds	r7, #28
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	40021000 	.word	0x40021000
 80007c4:	40010000 	.word	0x40010000
 80007c8:	48000400 	.word	0x48000400
 80007cc:	48000800 	.word	0x48000800
 80007d0:	48000c00 	.word	0x48000c00
 80007d4:	48001000 	.word	0x48001000
 80007d8:	48001400 	.word	0x48001400
 80007dc:	48001800 	.word	0x48001800
 80007e0:	40010400 	.word	0x40010400

080007e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d101      	bne.n	80007f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80007f2:	2301      	movs	r3, #1
 80007f4:	e0be      	b.n	8000974 <HAL_SPI_Init+0x190>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d108      	bne.n	8000810 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8000806:	d009      	beq.n	800081c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2200      	movs	r2, #0
 800080c:	61da      	str	r2, [r3, #28]
 800080e:	e005      	b.n	800081c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2200      	movs	r2, #0
 8000814:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2200      	movs	r2, #0
 800081a:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2b00      	cmp	r3, #0
 8000826:	d106      	bne.n	8000836 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	2200      	movs	r2, #0
 800082c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8000830:	6878      	ldr	r0, [r7, #4]
 8000832:	f000 f8a3 	bl	800097c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	2202      	movs	r2, #2
 800083a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800084c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	68db      	ldr	r3, [r3, #12]
 8000852:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8000856:	d902      	bls.n	800085e <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	e002      	b.n	8000864 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800085e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000862:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	68db      	ldr	r3, [r3, #12]
 8000868:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800086c:	d007      	beq.n	800087e <HAL_SPI_Init+0x9a>
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	68db      	ldr	r3, [r3, #12]
 8000872:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8000876:	d002      	beq.n	800087e <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2200      	movs	r2, #0
 800087c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	689b      	ldr	r3, [r3, #8]
 800088a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800088e:	431a      	orrs	r2, r3
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	691b      	ldr	r3, [r3, #16]
 8000894:	f003 0302 	and.w	r3, r3, #2
 8000898:	431a      	orrs	r2, r3
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	695b      	ldr	r3, [r3, #20]
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	431a      	orrs	r2, r3
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80008ac:	431a      	orrs	r2, r3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	69db      	ldr	r3, [r3, #28]
 80008b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80008b6:	431a      	orrs	r2, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	6a1b      	ldr	r3, [r3, #32]
 80008bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008c0:	ea42 0103 	orr.w	r1, r2, r3
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008c8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	430a      	orrs	r2, r1
 80008d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008dc:	d11b      	bne.n	8000916 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d10b      	bne.n	80008fe <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	68db      	ldr	r3, [r3, #12]
 80008ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80008ee:	d903      	bls.n	80008f8 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	2202      	movs	r2, #2
 80008f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80008f6:	e002      	b.n	80008fe <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2201      	movs	r2, #1
 80008fc:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000902:	2b02      	cmp	r3, #2
 8000904:	d107      	bne.n	8000916 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000914:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	699b      	ldr	r3, [r3, #24]
 800091a:	0c1b      	lsrs	r3, r3, #16
 800091c:	f003 0204 	and.w	r2, r3, #4
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000924:	f003 0310 	and.w	r3, r3, #16
 8000928:	431a      	orrs	r2, r3
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800092e:	f003 0308 	and.w	r3, r3, #8
 8000932:	431a      	orrs	r2, r3
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	68db      	ldr	r3, [r3, #12]
 8000938:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800093c:	ea42 0103 	orr.w	r1, r2, r3
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	430a      	orrs	r2, r1
 800094c:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000952:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000956:	d105      	bne.n	8000964 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	b292      	uxth	r2, r2
 8000962:	611a      	str	r2, [r3, #16]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2200      	movs	r2, #0
 8000968:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2201      	movs	r2, #1
 800096e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8000972:	2300      	movs	r3, #0
}
 8000974:	4618      	mov	r0, r3
 8000976:	3710      	adds	r7, #16
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}

0800097c <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8000984:	bf00      	nop
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b092      	sub	sp, #72	@ 0x48
 8000994:	af02      	add	r7, sp, #8
 8000996:	60f8      	str	r0, [r7, #12]
 8000998:	60b9      	str	r1, [r7, #8]
 800099a:	607a      	str	r2, [r7, #4]
 800099c:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_RxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 800099e:	2300      	movs	r3, #0
 80009a0:	61bb      	str	r3, [r7, #24]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80009a2:	2300      	movs	r3, #0
 80009a4:	75fb      	strb	r3, [r7, #23]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80009a6:	2301      	movs	r3, #1
 80009a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80009aa:	2300      	movs	r3, #0
 80009ac:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d101      	bne.n	80009be <HAL_SPI_TransmitReceive+0x2e>
 80009ba:	2302      	movs	r3, #2
 80009bc:	e322      	b.n	8001004 <HAL_SPI_TransmitReceive+0x674>
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	2201      	movs	r2, #1
 80009c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80009c6:	f7ff fc71 	bl	80002ac <HAL_GetTick>
 80009ca:	6378      	str	r0, [r7, #52]	@ 0x34

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80009d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  tmp_mode            = hspi->Init.Mode;
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  initial_TxXferCount = Size;
 80009dc:	887b      	ldrh	r3, [r7, #2]
 80009de:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 80009e0:	887b      	ldrh	r3, [r7, #2]
 80009e2:	853b      	strh	r3, [r7, #40]	@ 0x28
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	627b      	str	r3, [r7, #36]	@ 0x24
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	623b      	str	r3, [r7, #32]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80009f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d00f      	beq.n	8000a1c <HAL_SPI_TransmitReceive+0x8c>
 80009fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8000a02:	d107      	bne.n	8000a14 <HAL_SPI_TransmitReceive+0x84>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	689b      	ldr	r3, [r3, #8]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d103      	bne.n	8000a14 <HAL_SPI_TransmitReceive+0x84>
 8000a0c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a10:	2b04      	cmp	r3, #4
 8000a12:	d003      	beq.n	8000a1c <HAL_SPI_TransmitReceive+0x8c>
  {
    errorcode = HAL_BUSY;
 8000a14:	2302      	movs	r3, #2
 8000a16:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    goto error;
 8000a1a:	e2ed      	b.n	8000ff8 <HAL_SPI_TransmitReceive+0x668>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d005      	beq.n	8000a2e <HAL_SPI_TransmitReceive+0x9e>
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d002      	beq.n	8000a2e <HAL_SPI_TransmitReceive+0x9e>
 8000a28:	887b      	ldrh	r3, [r7, #2]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d103      	bne.n	8000a36 <HAL_SPI_TransmitReceive+0xa6>
  {
    errorcode = HAL_ERROR;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    goto error;
 8000a34:	e2e0      	b.n	8000ff8 <HAL_SPI_TransmitReceive+0x668>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2b04      	cmp	r3, #4
 8000a40:	d003      	beq.n	8000a4a <HAL_SPI_TransmitReceive+0xba>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	2205      	movs	r2, #5
 8000a46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	887a      	ldrh	r2, [r7, #2]
 8000a5a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	887a      	ldrh	r2, [r7, #2]
 8000a62:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	68ba      	ldr	r2, [r7, #8]
 8000a6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	887a      	ldrh	r2, [r7, #2]
 8000a70:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	887a      	ldrh	r2, [r7, #2]
 8000a76:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	2200      	movs	r2, #0
 8000a82:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a8c:	d10f      	bne.n	8000aae <HAL_SPI_TransmitReceive+0x11e>
  {
    SPI_RESET_CRC(hspi);
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000aac:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	68db      	ldr	r3, [r3, #12]
 8000ab2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8000ab6:	d802      	bhi.n	8000abe <HAL_SPI_TransmitReceive+0x12e>
 8000ab8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d908      	bls.n	8000ad0 <HAL_SPI_TransmitReceive+0x140>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	685a      	ldr	r2, [r3, #4]
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	e007      	b.n	8000ae0 <HAL_SPI_TransmitReceive+0x150>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	685a      	ldr	r2, [r3, #4]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000ade:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000aea:	2b40      	cmp	r3, #64	@ 0x40
 8000aec:	d007      	beq.n	8000afe <HAL_SPI_TransmitReceive+0x16e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000afc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	68db      	ldr	r3, [r3, #12]
 8000b02:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8000b06:	f240 80ce 	bls.w	8000ca6 <HAL_SPI_TransmitReceive+0x316>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d003      	beq.n	8000b1a <HAL_SPI_TransmitReceive+0x18a>
 8000b12:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	f040 80b8 	bne.w	8000c8a <HAL_SPI_TransmitReceive+0x2fa>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b1e:	881a      	ldrh	r2, [r3, #0]
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b2a:	1c9a      	adds	r2, r3, #2
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	3b01      	subs	r3, #1
 8000b38:	b29a      	uxth	r2, r3
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	f040 80a0 	bne.w	8000c8a <HAL_SPI_TransmitReceive+0x2fa>
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b52:	f040 809a 	bne.w	8000c8a <HAL_SPI_TransmitReceive+0x2fa>
      {
        /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
        if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8000b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b58:	f003 0304 	and.w	r3, r3, #4
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d10c      	bne.n	8000b7a <HAL_SPI_TransmitReceive+0x1ea>
 8000b60:	6a3b      	ldr	r3, [r7, #32]
 8000b62:	f003 0308 	and.w	r3, r3, #8
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d007      	beq.n	8000b7a <HAL_SPI_TransmitReceive+0x1ea>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000b78:	601a      	str	r2, [r3, #0]
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000b88:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000b8a:	e07e      	b.n	8000c8a <HAL_SPI_TransmitReceive+0x2fa>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	689b      	ldr	r3, [r3, #8]
 8000b92:	f003 0302 	and.w	r3, r3, #2
 8000b96:	2b02      	cmp	r3, #2
 8000b98:	d13f      	bne.n	8000c1a <HAL_SPI_TransmitReceive+0x28a>
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d03a      	beq.n	8000c1a <HAL_SPI_TransmitReceive+0x28a>
 8000ba4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d137      	bne.n	8000c1a <HAL_SPI_TransmitReceive+0x28a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bae:	881a      	ldrh	r2, [r3, #0]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bba:	1c9a      	adds	r2, r3, #2
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	b29a      	uxth	r2, r3
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d11e      	bne.n	8000c1a <HAL_SPI_TransmitReceive+0x28a>
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000be0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000be4:	d119      	bne.n	8000c1a <HAL_SPI_TransmitReceive+0x28a>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8000be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000be8:	f003 0304 	and.w	r3, r3, #4
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d10c      	bne.n	8000c0a <HAL_SPI_TransmitReceive+0x27a>
 8000bf0:	6a3b      	ldr	r3, [r7, #32]
 8000bf2:	f003 0308 	and.w	r3, r3, #8
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d007      	beq.n	8000c0a <HAL_SPI_TransmitReceive+0x27a>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000c08:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000c18:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	f003 0301 	and.w	r3, r3, #1
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d11c      	bne.n	8000c62 <HAL_SPI_TransmitReceive+0x2d2>
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d016      	beq.n	8000c62 <HAL_SPI_TransmitReceive+0x2d2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	68da      	ldr	r2, [r3, #12]
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c3e:	b292      	uxth	r2, r2
 8000c40:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c46:	1c9a      	adds	r2, r3, #2
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	3b01      	subs	r3, #1
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8000c62:	f7ff fb23 	bl	80002ac <HAL_GetTick>
 8000c66:	4602      	mov	r2, r0
 8000c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c6a:	1ad3      	subs	r3, r2, r3
 8000c6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d80b      	bhi.n	8000c8a <HAL_SPI_TransmitReceive+0x2fa>
 8000c72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c78:	d007      	beq.n	8000c8a <HAL_SPI_TransmitReceive+0x2fa>
      {
        errorcode = HAL_TIMEOUT;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        hspi->State = HAL_SPI_STATE_READY;
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	2201      	movs	r2, #1
 8000c84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8000c88:	e1b6      	b.n	8000ff8 <HAL_SPI_TransmitReceive+0x668>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	f47f af7b 	bne.w	8000b8c <HAL_SPI_TransmitReceive+0x1fc>
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000c9c:	b29b      	uxth	r3, r3
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	f47f af74 	bne.w	8000b8c <HAL_SPI_TransmitReceive+0x1fc>
 8000ca4:	e12d      	b.n	8000f02 <HAL_SPI_TransmitReceive+0x572>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d003      	beq.n	8000cb6 <HAL_SPI_TransmitReceive+0x326>
 8000cae:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	f040 8119 	bne.w	8000ee8 <HAL_SPI_TransmitReceive+0x558>
    {
      if (hspi->TxXferCount > 1U)
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d912      	bls.n	8000ce6 <HAL_SPI_TransmitReceive+0x356>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000cc4:	881a      	ldrh	r2, [r3, #0]
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000cd0:	1c9a      	adds	r2, r3, #2
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000cda:	b29b      	uxth	r3, r3
 8000cdc:	3b02      	subs	r3, #2
 8000cde:	b29a      	uxth	r2, r3
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8000ce4:	e100      	b.n	8000ee8 <HAL_SPI_TransmitReceive+0x558>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	330c      	adds	r3, #12
 8000cf0:	7812      	ldrb	r2, [r2, #0]
 8000cf2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000cf8:	1c5a      	adds	r2, r3, #1
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	3b01      	subs	r3, #1
 8000d06:	b29a      	uxth	r2, r3
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000d10:	b29b      	uxth	r3, r3
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 80e8 	bne.w	8000ee8 <HAL_SPI_TransmitReceive+0x558>
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d20:	f040 80e2 	bne.w	8000ee8 <HAL_SPI_TransmitReceive+0x558>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8000d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d26:	f003 0304 	and.w	r3, r3, #4
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d10c      	bne.n	8000d48 <HAL_SPI_TransmitReceive+0x3b8>
 8000d2e:	6a3b      	ldr	r3, [r7, #32]
 8000d30:	f003 0308 	and.w	r3, r3, #8
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d007      	beq.n	8000d48 <HAL_SPI_TransmitReceive+0x3b8>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000d46:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000d56:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000d58:	e0c6      	b.n	8000ee8 <HAL_SPI_TransmitReceive+0x558>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	f003 0302 	and.w	r3, r3, #2
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d158      	bne.n	8000e1a <HAL_SPI_TransmitReceive+0x48a>
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d053      	beq.n	8000e1a <HAL_SPI_TransmitReceive+0x48a>
 8000d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	d150      	bne.n	8000e1a <HAL_SPI_TransmitReceive+0x48a>
      {
        if (hspi->TxXferCount > 1U)
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d912      	bls.n	8000da8 <HAL_SPI_TransmitReceive+0x418>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d86:	881a      	ldrh	r2, [r3, #0]
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d92:	1c9a      	adds	r2, r3, #2
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	3b02      	subs	r3, #2
 8000da0:	b29a      	uxth	r2, r3
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8000da6:	e012      	b.n	8000dce <HAL_SPI_TransmitReceive+0x43e>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	330c      	adds	r3, #12
 8000db2:	7812      	ldrb	r2, [r2, #0]
 8000db4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000dba:	1c5a      	adds	r2, r3, #1
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	3b01      	subs	r3, #1
 8000dc8:	b29a      	uxth	r2, r3
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d11e      	bne.n	8000e1a <HAL_SPI_TransmitReceive+0x48a>
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000de0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000de4:	d119      	bne.n	8000e1a <HAL_SPI_TransmitReceive+0x48a>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8000de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000de8:	f003 0304 	and.w	r3, r3, #4
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d10c      	bne.n	8000e0a <HAL_SPI_TransmitReceive+0x47a>
 8000df0:	6a3b      	ldr	r3, [r7, #32]
 8000df2:	f003 0308 	and.w	r3, r3, #8
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d007      	beq.n	8000e0a <HAL_SPI_TransmitReceive+0x47a>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000e08:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000e18:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	f003 0301 	and.w	r3, r3, #1
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d148      	bne.n	8000eba <HAL_SPI_TransmitReceive+0x52a>
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d042      	beq.n	8000eba <HAL_SPI_TransmitReceive+0x52a>
      {
        if (hspi->RxXferCount > 1U)
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d923      	bls.n	8000e88 <HAL_SPI_TransmitReceive+0x4f8>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	68da      	ldr	r2, [r3, #12]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4a:	b292      	uxth	r2, r2
 8000e4c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e52:	1c9a      	adds	r2, r3, #2
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000e5e:	b29b      	uxth	r3, r3
 8000e60:	3b02      	subs	r3, #2
 8000e62:	b29a      	uxth	r2, r3
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d81f      	bhi.n	8000eb6 <HAL_SPI_TransmitReceive+0x526>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	685a      	ldr	r2, [r3, #4]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	e016      	b.n	8000eb6 <HAL_SPI_TransmitReceive+0x526>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f103 020c 	add.w	r2, r3, #12
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e94:	7812      	ldrb	r2, [r2, #0]
 8000e96:	b2d2      	uxtb	r2, r2
 8000e98:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9e:	1c5a      	adds	r2, r3, #1
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	3b01      	subs	r3, #1
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8000eba:	f7ff f9f7 	bl	80002ac <HAL_GetTick>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	d803      	bhi.n	8000ed2 <HAL_SPI_TransmitReceive+0x542>
 8000eca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ed0:	d102      	bne.n	8000ed8 <HAL_SPI_TransmitReceive+0x548>
 8000ed2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d107      	bne.n	8000ee8 <HAL_SPI_TransmitReceive+0x558>
      {
        errorcode = HAL_TIMEOUT;
 8000ed8:	2303      	movs	r3, #3
 8000eda:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        hspi->State = HAL_SPI_STATE_READY;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8000ee6:	e087      	b.n	8000ff8 <HAL_SPI_TransmitReceive+0x668>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f47f af33 	bne.w	8000d5a <HAL_SPI_TransmitReceive+0x3ca>
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	f47f af2c 	bne.w	8000d5a <HAL_SPI_TransmitReceive+0x3ca>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000f0a:	d146      	bne.n	8000f9a <HAL_SPI_TransmitReceive+0x60a>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8000f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f0e:	9300      	str	r3, [sp, #0]
 8000f10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f12:	2201      	movs	r2, #1
 8000f14:	2101      	movs	r1, #1
 8000f16:	68f8      	ldr	r0, [r7, #12]
 8000f18:	f000 f878 	bl	800100c <SPI_WaitFlagStateUntilTimeout>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d009      	beq.n	8000f36 <HAL_SPI_TransmitReceive+0x5a6>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f26:	f043 0202 	orr.w	r2, r3, #2
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	661a      	str	r2, [r3, #96]	@ 0x60
      errorcode = HAL_TIMEOUT;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
      goto error;
 8000f34:	e060      	b.n	8000ff8 <HAL_SPI_TransmitReceive+0x668>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	68db      	ldr	r3, [r3, #12]
 8000f3a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8000f3e:	d105      	bne.n	8000f4c <HAL_SPI_TransmitReceive+0x5bc>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	68db      	ldr	r3, [r3, #12]
 8000f46:	61bb      	str	r3, [r7, #24]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	e026      	b.n	8000f9a <HAL_SPI_TransmitReceive+0x60a>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	330c      	adds	r3, #12
 8000f52:	61fb      	str	r3, [r7, #28]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8000f5c:	7dfb      	ldrb	r3, [r7, #23]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d119      	bne.n	8000f9a <HAL_SPI_TransmitReceive+0x60a>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8000f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	2101      	movs	r1, #1
 8000f70:	68f8      	ldr	r0, [r7, #12]
 8000f72:	f000 f84b 	bl	800100c <SPI_WaitFlagStateUntilTimeout>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d009      	beq.n	8000f90 <HAL_SPI_TransmitReceive+0x600>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f80:	f043 0202 	orr.w	r2, r3, #2
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	661a      	str	r2, [r3, #96]	@ 0x60
          errorcode = HAL_TIMEOUT;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          goto error;
 8000f8e:	e033      	b.n	8000ff8 <HAL_SPI_TransmitReceive+0x668>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	75fb      	strb	r3, [r7, #23]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8000f98:	7dfb      	ldrb	r3, [r7, #23]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	f003 0310 	and.w	r3, r3, #16
 8000fa4:	2b10      	cmp	r3, #16
 8000fa6:	d10d      	bne.n	8000fc4 <HAL_SPI_TransmitReceive+0x634>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fac:	f043 0202 	orr.w	r2, r3, #2
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8000fbc:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8000fc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000fc6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8000fc8:	68f8      	ldr	r0, [r7, #12]
 8000fca:	f000 f93d 	bl	8001248 <SPI_EndRxTxTransaction>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d005      	beq.n	8000fe0 <HAL_SPI_TransmitReceive+0x650>
  {
    errorcode = HAL_ERROR;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	2220      	movs	r2, #32
 8000fde:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d003      	beq.n	8000ff0 <HAL_SPI_TransmitReceive+0x660>
  {
    errorcode = HAL_ERROR;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8000fee:	e003      	b.n	8000ff8 <HAL_SPI_TransmitReceive+0x668>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8001000:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
}
 8001004:	4618      	mov	r0, r3
 8001006:	3740      	adds	r7, #64	@ 0x40
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	4613      	mov	r3, r2
 800101a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800101c:	f7ff f946 	bl	80002ac <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001024:	1a9b      	subs	r3, r3, r2
 8001026:	683a      	ldr	r2, [r7, #0]
 8001028:	4413      	add	r3, r2
 800102a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800102c:	f7ff f93e 	bl	80002ac <HAL_GetTick>
 8001030:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001032:	4b39      	ldr	r3, [pc, #228]	@ (8001118 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	015b      	lsls	r3, r3, #5
 8001038:	0d1b      	lsrs	r3, r3, #20
 800103a:	69fa      	ldr	r2, [r7, #28]
 800103c:	fb02 f303 	mul.w	r3, r2, r3
 8001040:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001042:	e054      	b.n	80010ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800104a:	d050      	beq.n	80010ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800104c:	f7ff f92e 	bl	80002ac <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	69fa      	ldr	r2, [r7, #28]
 8001058:	429a      	cmp	r2, r3
 800105a:	d902      	bls.n	8001062 <SPI_WaitFlagStateUntilTimeout+0x56>
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d13d      	bne.n	80010de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	685a      	ldr	r2, [r3, #4]
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001070:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800107a:	d111      	bne.n	80010a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001084:	d004      	beq.n	8001090 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800108e:	d107      	bne.n	80010a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800109e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010a8:	d10f      	bne.n	80010ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80010c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	2201      	movs	r2, #1
 80010ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	2200      	movs	r2, #0
 80010d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e017      	b.n	800110e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	4013      	ands	r3, r2
 80010f8:	68ba      	ldr	r2, [r7, #8]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	bf0c      	ite	eq
 80010fe:	2301      	moveq	r3, #1
 8001100:	2300      	movne	r3, #0
 8001102:	b2db      	uxtb	r3, r3
 8001104:	461a      	mov	r2, r3
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	429a      	cmp	r2, r3
 800110a:	d19b      	bne.n	8001044 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800110c:	2300      	movs	r3, #0
}
 800110e:	4618      	mov	r0, r3
 8001110:	3720      	adds	r7, #32
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000014 	.word	0x20000014

0800111c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08a      	sub	sp, #40	@ 0x28
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
 8001128:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800112e:	f7ff f8bd 	bl	80002ac <HAL_GetTick>
 8001132:	4602      	mov	r2, r0
 8001134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001136:	1a9b      	subs	r3, r3, r2
 8001138:	683a      	ldr	r2, [r7, #0]
 800113a:	4413      	add	r3, r2
 800113c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800113e:	f7ff f8b5 	bl	80002ac <HAL_GetTick>
 8001142:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	330c      	adds	r3, #12
 800114a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800114c:	4b3d      	ldr	r3, [pc, #244]	@ (8001244 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4613      	mov	r3, r2
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	4413      	add	r3, r2
 8001156:	00da      	lsls	r2, r3, #3
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	0d1b      	lsrs	r3, r3, #20
 800115c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800115e:	fb02 f303 	mul.w	r3, r2, r3
 8001162:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001164:	e060      	b.n	8001228 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800116c:	d107      	bne.n	800117e <SPI_WaitFifoStateUntilTimeout+0x62>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d104      	bne.n	800117e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	b2db      	uxtb	r3, r3
 800117a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800117c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001184:	d050      	beq.n	8001228 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001186:	f7ff f891 	bl	80002ac <HAL_GetTick>
 800118a:	4602      	mov	r2, r0
 800118c:	6a3b      	ldr	r3, [r7, #32]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001192:	429a      	cmp	r2, r3
 8001194:	d902      	bls.n	800119c <SPI_WaitFifoStateUntilTimeout+0x80>
 8001196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001198:	2b00      	cmp	r3, #0
 800119a:	d13d      	bne.n	8001218 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	685a      	ldr	r2, [r3, #4]
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80011aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80011b4:	d111      	bne.n	80011da <SPI_WaitFifoStateUntilTimeout+0xbe>
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80011be:	d004      	beq.n	80011ca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011c8:	d107      	bne.n	80011da <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80011d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80011e2:	d10f      	bne.n	8001204 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001202:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2201      	movs	r2, #1
 8001208:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	2200      	movs	r2, #0
 8001210:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8001214:	2303      	movs	r3, #3
 8001216:	e010      	b.n	800123a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d101      	bne.n	8001222 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800121e:	2300      	movs	r3, #0
 8001220:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8001222:	69bb      	ldr	r3, [r7, #24]
 8001224:	3b01      	subs	r3, #1
 8001226:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	689a      	ldr	r2, [r3, #8]
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	4013      	ands	r3, r2
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	429a      	cmp	r2, r3
 8001236:	d196      	bne.n	8001166 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8001238:	2300      	movs	r3, #0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3728      	adds	r7, #40	@ 0x28
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20000014 	.word	0x20000014

08001248 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af02      	add	r7, sp, #8
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	2200      	movs	r2, #0
 800125c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8001260:	68f8      	ldr	r0, [r7, #12]
 8001262:	f7ff ff5b 	bl	800111c <SPI_WaitFifoStateUntilTimeout>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d007      	beq.n	800127c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001270:	f043 0220 	orr.w	r2, r3, #32
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001278:	2303      	movs	r3, #3
 800127a:	e027      	b.n	80012cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	2200      	movs	r2, #0
 8001284:	2180      	movs	r1, #128	@ 0x80
 8001286:	68f8      	ldr	r0, [r7, #12]
 8001288:	f7ff fec0 	bl	800100c <SPI_WaitFlagStateUntilTimeout>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d007      	beq.n	80012a2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001296:	f043 0220 	orr.w	r2, r3, #32
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e014      	b.n	80012cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	2200      	movs	r2, #0
 80012aa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80012ae:	68f8      	ldr	r0, [r7, #12]
 80012b0:	f7ff ff34 	bl	800111c <SPI_WaitFifoStateUntilTimeout>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d007      	beq.n	80012ca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012be:	f043 0220 	orr.w	r2, r3, #32
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e000      	b.n	80012cc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3710      	adds	r7, #16
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	68db      	ldr	r3, [r3, #12]
 80012e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	691b      	ldr	r3, [r3, #16]
 80012ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d020      	beq.n	8001338 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	f003 0302 	and.w	r3, r3, #2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d01b      	beq.n	8001338 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f06f 0202 	mvn.w	r2, #2
 8001308:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2201      	movs	r2, #1
 800130e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	699b      	ldr	r3, [r3, #24]
 8001316:	f003 0303 	and.w	r3, r3, #3
 800131a:	2b00      	cmp	r3, #0
 800131c:	d003      	beq.n	8001326 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f000 f8ee 	bl	8001500 <HAL_TIM_IC_CaptureCallback>
 8001324:	e005      	b.n	8001332 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f000 f8e0 	bl	80014ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f000 f8f1 	bl	8001514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2200      	movs	r2, #0
 8001336:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	f003 0304 	and.w	r3, r3, #4
 800133e:	2b00      	cmp	r3, #0
 8001340:	d020      	beq.n	8001384 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	2b00      	cmp	r3, #0
 800134a:	d01b      	beq.n	8001384 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f06f 0204 	mvn.w	r2, #4
 8001354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2202      	movs	r2, #2
 800135a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	699b      	ldr	r3, [r3, #24]
 8001362:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001366:	2b00      	cmp	r3, #0
 8001368:	d003      	beq.n	8001372 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f000 f8c8 	bl	8001500 <HAL_TIM_IC_CaptureCallback>
 8001370:	e005      	b.n	800137e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f000 f8ba 	bl	80014ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f000 f8cb 	bl	8001514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	f003 0308 	and.w	r3, r3, #8
 800138a:	2b00      	cmp	r3, #0
 800138c:	d020      	beq.n	80013d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	f003 0308 	and.w	r3, r3, #8
 8001394:	2b00      	cmp	r3, #0
 8001396:	d01b      	beq.n	80013d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f06f 0208 	mvn.w	r2, #8
 80013a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2204      	movs	r2, #4
 80013a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	f003 0303 	and.w	r3, r3, #3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f000 f8a2 	bl	8001500 <HAL_TIM_IC_CaptureCallback>
 80013bc:	e005      	b.n	80013ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f000 f894 	bl	80014ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f000 f8a5 	bl	8001514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	f003 0310 	and.w	r3, r3, #16
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d020      	beq.n	800141c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	f003 0310 	and.w	r3, r3, #16
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d01b      	beq.n	800141c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f06f 0210 	mvn.w	r2, #16
 80013ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2208      	movs	r2, #8
 80013f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	69db      	ldr	r3, [r3, #28]
 80013fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d003      	beq.n	800140a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f000 f87c 	bl	8001500 <HAL_TIM_IC_CaptureCallback>
 8001408:	e005      	b.n	8001416 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f000 f86e 	bl	80014ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f000 f87f 	bl	8001514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	2b00      	cmp	r3, #0
 8001424:	d00c      	beq.n	8001440 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	2b00      	cmp	r3, #0
 800142e:	d007      	beq.n	8001440 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f06f 0201 	mvn.w	r2, #1
 8001438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f000 f84c 	bl	80014d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001446:	2b00      	cmp	r3, #0
 8001448:	d00c      	beq.n	8001464 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001450:	2b00      	cmp	r3, #0
 8001452:	d007      	beq.n	8001464 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800145c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f000 f876 	bl	8001550 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800146a:	2b00      	cmp	r3, #0
 800146c:	d00c      	beq.n	8001488 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001474:	2b00      	cmp	r3, #0
 8001476:	d007      	beq.n	8001488 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f000 f86e 	bl	8001564 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800148e:	2b00      	cmp	r3, #0
 8001490:	d00c      	beq.n	80014ac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001498:	2b00      	cmp	r3, #0
 800149a:	d007      	beq.n	80014ac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80014a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f000 f83e 	bl	8001528 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	f003 0320 	and.w	r3, r3, #32
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d00c      	beq.n	80014d0 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	f003 0320 	and.w	r3, r3, #32
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d007      	beq.n	80014d0 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f06f 0220 	mvn.w	r2, #32
 80014c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f000 f836 	bl	800153c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80014d0:	bf00      	nop
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80014e0:	bf00      	nop
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <main>:
uint8_t rx_buffer[10];



int main()
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af02      	add	r7, sp, #8
	HAL_Init();
 800157e:	f7fe fe25 	bl	80001cc <HAL_Init>
	spi1_init();
 8001582:	f000 f811 	bl	80015a8 <spi1_init>

	HAL_SPI_TransmitReceive(&hspi1, tx_buffer, rx_buffer, 10, 100);
 8001586:	2364      	movs	r3, #100	@ 0x64
 8001588:	9300      	str	r3, [sp, #0]
 800158a:	230a      	movs	r3, #10
 800158c:	4a03      	ldr	r2, [pc, #12]	@ (800159c <main+0x24>)
 800158e:	4904      	ldr	r1, [pc, #16]	@ (80015a0 <main+0x28>)
 8001590:	4804      	ldr	r0, [pc, #16]	@ (80015a4 <main+0x2c>)
 8001592:	f7ff f9fd 	bl	8000990 <HAL_SPI_TransmitReceive>

	while(1)
 8001596:	bf00      	nop
 8001598:	e7fd      	b.n	8001596 <main+0x1e>
 800159a:	bf00      	nop
 800159c:	2000009c 	.word	0x2000009c
 80015a0:	20000008 	.word	0x20000008
 80015a4:	20000038 	.word	0x20000038

080015a8 <spi1_init>:
	{

	}
}

void spi1_init(void){
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b088      	sub	sp, #32
 80015ac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct={0};
 80015ae:	f107 030c 	add.w	r3, r7, #12
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
 80015bc:	611a      	str	r2, [r3, #16]
	__HAL_RCC_SPI1_CLK_ENABLE();
 80015be:	4b2a      	ldr	r3, [pc, #168]	@ (8001668 <spi1_init+0xc0>)
 80015c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015c2:	4a29      	ldr	r2, [pc, #164]	@ (8001668 <spi1_init+0xc0>)
 80015c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80015ca:	4b27      	ldr	r3, [pc, #156]	@ (8001668 <spi1_init+0xc0>)
 80015cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015d2:	60bb      	str	r3, [r7, #8]
 80015d4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80015d6:	4b24      	ldr	r3, [pc, #144]	@ (8001668 <spi1_init+0xc0>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015da:	4a23      	ldr	r2, [pc, #140]	@ (8001668 <spi1_init+0xc0>)
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e2:	4b21      	ldr	r3, [pc, #132]	@ (8001668 <spi1_init+0xc0>)
 80015e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]

	/*pa5-spi1_sck
	 * pa6-spi1_miso
	 * pa7-spi1_mosi*/

	GPIO_InitStruct.Pin= GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80015ee:	23e0      	movs	r3, #224	@ 0xe0
 80015f0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode=GPIO_MODE_AF_PP;
 80015f2:	2302      	movs	r3, #2
 80015f4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate=GPIO_AF5_SPI1;
 80015f6:	2305      	movs	r3, #5
 80015f8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull=GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed=GPIO_SPEED_FREQ_VERY_HIGH;
 80015fe:	2303      	movs	r3, #3
 8001600:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA,&GPIO_InitStruct);
 8001602:	f107 030c 	add.w	r3, r7, #12
 8001606:	4619      	mov	r1, r3
 8001608:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800160c:	f7fe ff40 	bl	8000490 <HAL_GPIO_Init>


	hspi1.Instance=SPI1;
 8001610:	4b16      	ldr	r3, [pc, #88]	@ (800166c <spi1_init+0xc4>)
 8001612:	4a17      	ldr	r2, [pc, #92]	@ (8001670 <spi1_init+0xc8>)
 8001614:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001616:	4b15      	ldr	r3, [pc, #84]	@ (800166c <spi1_init+0xc4>)
 8001618:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800161c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800161e:	4b13      	ldr	r3, [pc, #76]	@ (800166c <spi1_init+0xc4>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001624:	4b11      	ldr	r3, [pc, #68]	@ (800166c <spi1_init+0xc4>)
 8001626:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800162a:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;		//CPOL = 0;
 800162c:	4b0f      	ldr	r3, [pc, #60]	@ (800166c <spi1_init+0xc4>)
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;	//CPHA = 0
 8001632:	4b0e      	ldr	r3, [pc, #56]	@ (800166c <spi1_init+0xc4>)
 8001634:	2200      	movs	r2, #0
 8001636:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;				//Software Mode
 8001638:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <spi1_init+0xc4>)
 800163a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800163e:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001640:	4b0a      	ldr	r3, [pc, #40]	@ (800166c <spi1_init+0xc4>)
 8001642:	2210      	movs	r2, #16
 8001644:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001646:	4b09      	ldr	r3, [pc, #36]	@ (800166c <spi1_init+0xc4>)
 8001648:	2200      	movs	r2, #0
 800164a:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800164c:	4b07      	ldr	r3, [pc, #28]	@ (800166c <spi1_init+0xc4>)
 800164e:	2200      	movs	r2, #0
 8001650:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001652:	4b06      	ldr	r3, [pc, #24]	@ (800166c <spi1_init+0xc4>)
 8001654:	2200      	movs	r2, #0
 8001656:	629a      	str	r2, [r3, #40]	@ 0x28

	HAL_SPI_Init(&hspi1);
 8001658:	4804      	ldr	r0, [pc, #16]	@ (800166c <spi1_init+0xc4>)
 800165a:	f7ff f8c3 	bl	80007e4 <HAL_SPI_Init>
}
 800165e:	bf00      	nop
 8001660:	3720      	adds	r7, #32
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40021000 	.word	0x40021000
 800166c:	20000038 	.word	0x20000038
 8001670:	40013000 	.word	0x40013000

08001674 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8001678:	f7fe fe04 	bl	8000284 <HAL_IncTick>
}
 800167c:	bf00      	nop
 800167e:	bd80      	pop	{r7, pc}

08001680 <TIM3_IRQHandler>:
	HAL_NVIC_EnableIRQ(TIMx_IRQn);

	HAL_TIM_Base_Start_IT(&TimHandle);
}

void TIMx_IRQHandler(void){
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&TimHandle);
 8001684:	4802      	ldr	r0, [pc, #8]	@ (8001690 <TIM3_IRQHandler+0x10>)
 8001686:	f7ff fe25 	bl	80012d4 <HAL_TIM_IRQHandler>
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	200000a8 	.word	0x200000a8

08001694 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001694:	480d      	ldr	r0, [pc, #52]	@ (80016cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001696:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001698:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800169c:	480c      	ldr	r0, [pc, #48]	@ (80016d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800169e:	490d      	ldr	r1, [pc, #52]	@ (80016d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016a0:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <LoopForever+0xe>)
  movs r3, #0
 80016a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a4:	e002      	b.n	80016ac <LoopCopyDataInit>

080016a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016aa:	3304      	adds	r3, #4

080016ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b0:	d3f9      	bcc.n	80016a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016b2:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80016b4:	4c0a      	ldr	r4, [pc, #40]	@ (80016e0 <LoopForever+0x16>)
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016b8:	e001      	b.n	80016be <LoopFillZerobss>

080016ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016bc:	3204      	adds	r2, #4

080016be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c0:	d3fb      	bcc.n	80016ba <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80016c2:	f000 f811 	bl	80016e8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80016c6:	f7ff ff57 	bl	8001578 <main>

080016ca <LoopForever>:

LoopForever:
  b LoopForever
 80016ca:	e7fe      	b.n	80016ca <LoopForever>
  ldr   r0, =_estack
 80016cc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80016d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016d4:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 80016d8:	08001750 	.word	0x08001750
  ldr r2, =_sbss
 80016dc:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 80016e0:	200000f4 	.word	0x200000f4

080016e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016e4:	e7fe      	b.n	80016e4 <ADC1_2_IRQHandler>
	...

080016e8 <__libc_init_array>:
 80016e8:	b570      	push	{r4, r5, r6, lr}
 80016ea:	4d0d      	ldr	r5, [pc, #52]	@ (8001720 <__libc_init_array+0x38>)
 80016ec:	4c0d      	ldr	r4, [pc, #52]	@ (8001724 <__libc_init_array+0x3c>)
 80016ee:	1b64      	subs	r4, r4, r5
 80016f0:	10a4      	asrs	r4, r4, #2
 80016f2:	2600      	movs	r6, #0
 80016f4:	42a6      	cmp	r6, r4
 80016f6:	d109      	bne.n	800170c <__libc_init_array+0x24>
 80016f8:	4d0b      	ldr	r5, [pc, #44]	@ (8001728 <__libc_init_array+0x40>)
 80016fa:	4c0c      	ldr	r4, [pc, #48]	@ (800172c <__libc_init_array+0x44>)
 80016fc:	f000 f818 	bl	8001730 <_init>
 8001700:	1b64      	subs	r4, r4, r5
 8001702:	10a4      	asrs	r4, r4, #2
 8001704:	2600      	movs	r6, #0
 8001706:	42a6      	cmp	r6, r4
 8001708:	d105      	bne.n	8001716 <__libc_init_array+0x2e>
 800170a:	bd70      	pop	{r4, r5, r6, pc}
 800170c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001710:	4798      	blx	r3
 8001712:	3601      	adds	r6, #1
 8001714:	e7ee      	b.n	80016f4 <__libc_init_array+0xc>
 8001716:	f855 3b04 	ldr.w	r3, [r5], #4
 800171a:	4798      	blx	r3
 800171c:	3601      	adds	r6, #1
 800171e:	e7f2      	b.n	8001706 <__libc_init_array+0x1e>
 8001720:	08001748 	.word	0x08001748
 8001724:	08001748 	.word	0x08001748
 8001728:	08001748 	.word	0x08001748
 800172c:	0800174c 	.word	0x0800174c

08001730 <_init>:
 8001730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001732:	bf00      	nop
 8001734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001736:	bc08      	pop	{r3}
 8001738:	469e      	mov	lr, r3
 800173a:	4770      	bx	lr

0800173c <_fini>:
 800173c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800173e:	bf00      	nop
 8001740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001742:	bc08      	pop	{r3}
 8001744:	469e      	mov	lr, r3
 8001746:	4770      	bx	lr
