INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_util_ds_buf_1_0/util_ds_buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'util_ds_buf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_util_ds_buf_1_0/sim/system_util_ds_buf_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_util_ds_buf_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_util_ds_buf_2_0/sim/system_util_ds_buf_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_util_ds_buf_2_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_dds_compiler_0_0/sim/system_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_dds_compiler_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/bd/system/ip/system_rst_ps7_0_125M_0/sim/system_rst_ps7_0_125M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_rst_ps7_0_125M_0'
