#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000214462bbd40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000214462bbed0 .scope module, "SPI_Peripheral_tb" "SPI_Peripheral_tb" 3 3;
 .timescale -9 -12;
P_0000021446283270 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000001010>;
P_00000214462832a8 .param/l "DELAY" 0 3 7, +C4<00000000000000000000000000000101>;
v0000021446318c10_0 .var "clk", 0 0;
v0000021446318cb0_0 .var "data_in", 7 0;
v0000021446319ca0_0 .var "data_out", 7 0;
v00000214463197a0_0 .net "miso", 0 0, v0000021446318850_0;  1 drivers
v00000214463195c0_0 .var "mosi", 0 0;
v0000021446319840_0 .var "rst_n", 0 0;
v00000214463192a0_0 .var "sclk", 0 0;
v0000021446319b60_0 .var "ss", 0 0;
S_0000021446282b30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 46, 3 46 0, S_00000214462bbed0;
 .timescale -9 -12;
v0000021446283100_0 .var/i "i", 31 0;
S_0000021446282cc0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 60, 3 60 0, S_00000214462bbed0;
 .timescale -9 -12;
v00000214462833e0_0 .var/i "i", 31 0;
S_00000214461fbc90 .scope module, "uut" "SPI_Peripheral" 3 23, 4 3 0, S_00000214462bbed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ss";
    .port_info 3 /INPUT 1 "mosi";
    .port_info 4 /OUTPUT 1 "miso";
    .port_info 5 /INPUT 1 "sclk";
P_0000021446282e50 .param/l "IDLE" 0 4 13, C4<00>;
P_0000021446282e88 .param/l "RECEIVING" 0 4 14, C4<01>;
P_0000021446282ec0 .param/l "SENDING" 0 4 15, C4<10>;
v0000021446282f00_0 .var "bit_counter", 2 0;
v00000214461fbe20_0 .net "clk", 0 0, v0000021446318c10_0;  1 drivers
v00000214461fbec0_0 .var "data_reg", 7 0;
v0000021446318850_0 .var "miso", 0 0;
v00000214463188f0_0 .net "mosi", 0 0, v00000214463195c0_0;  1 drivers
v0000021446318990_0 .net "rst_n", 0 0, v0000021446319840_0;  1 drivers
v0000021446318a30_0 .net "sclk", 0 0, v00000214463192a0_0;  1 drivers
v0000021446318ad0_0 .net "ss", 0 0, v0000021446319b60_0;  1 drivers
v0000021446318b70_0 .var "state", 1 0;
E_00000214462ab780/0 .event negedge, v0000021446318990_0;
E_00000214462ab780/1 .event posedge, v00000214461fbe20_0;
E_00000214462ab780 .event/or E_00000214462ab780/0, E_00000214462ab780/1;
    .scope S_00000214461fbc90;
T_0 ;
    %wait E_00000214462ab780;
    %load/vec4 v0000021446318990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021446318b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000214461fbec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021446282f00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021446318b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000021446318ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021446318b70_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000021446318ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021446318b70_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000021446282f00_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021446318b70_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v00000214461fbec0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000214463188f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000214461fbec0_0, 0;
    %load/vec4 v0000021446282f00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021446282f00_0, 0;
T_0.11 ;
T_0.9 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000021446318ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021446318b70_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v00000214461fbec0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000021446318850_0, 0;
    %load/vec4 v00000214461fbec0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000214461fbec0_0, 0;
    %load/vec4 v0000021446282f00_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000021446282f00_0, 0;
    %load/vec4 v0000021446282f00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021446318b70_0, 0;
T_0.14 ;
T_0.13 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000214462bbed0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021446318c10_0, 0, 1;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0000021446318cb0_0, 0, 8;
    %end;
    .thread T_1, $init;
    .scope S_00000214462bbed0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000021446318c10_0;
    %inv;
    %store/vec4 v0000021446318c10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000214462bbed0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021446319840_0, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021446319840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021446319b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000214463192a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000214463195c0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021446319b60_0, 0;
    %fork t_1, S_0000021446282b30;
    %jmp t_0;
    .scope S_0000021446282b30;
t_1 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000021446283100_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000021446283100_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000021446318cb0_0;
    %load/vec4 v0000021446283100_0;
    %part/s 1;
    %assign/vec4 v00000214463195c0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000214463192a0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000214463192a0_0, 0;
    %load/vec4 v0000021446283100_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021446283100_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_00000214462bbed0;
t_0 %join;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021446319b60_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021446319b60_0, 0;
    %fork t_3, S_0000021446282cc0;
    %jmp t_2;
    .scope S_0000021446282cc0;
t_3 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000214462833e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000214462833e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.3, 5;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000214463192a0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000214463192a0_0, 0;
    %load/vec4 v00000214463197a0_0;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v00000214462833e0_0;
    %assign/vec4/off/d v0000021446319ca0_0, 4, 5;
    %load/vec4 v00000214462833e0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000214462833e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_00000214462bbed0;
t_2 %join;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021446319b60_0, 0;
    %delay 5000, 0;
    %load/vec4 v0000021446318cb0_0;
    %load/vec4 v0000021446319ca0_0;
    %cmp/e;
    %jmp/0xz  T_3.4, 4;
    %vpi_call/w 3 73 "$display", "Test passed. Received data is correct." {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call/w 3 75 "$display", "Test failed. Received data: %h, Expected data: %h", v0000021446319ca0_0, v0000021446318cb0_0 {0 0 0};
T_3.5 ;
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\src\tb\tb_spi_peripheral.v";
    ".\src\spi_peripheral.v";
