$date
	Sun Sep 14 13:36:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates_tb $end
$var wire 1 ! out_or $end
$var wire 1 " out_not_b $end
$var wire 1 # out_not_a $end
$var wire 1 $ out_and $end
$var reg 1 % a $end
$var reg 1 & b $end
$scope module mod_and $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 $ c $end
$upscope $end
$scope module mod_not1 $end
$var wire 1 ) a $end
$var wire 1 # not_a $end
$upscope $end
$scope module mod_not2 $end
$var wire 1 * a $end
$var wire 1 " not_a $end
$upscope $end
$scope module mod_or $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
1#
1"
0!
$end
#10000
1!
0"
1(
1,
1*
1&
#20000
1"
0#
0(
0,
0*
0&
1'
1+
1)
1%
#30000
1$
0"
1(
1,
1*
1&
#40000
