# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab2.srcs/sim_1/new/circuit_tb.vhd" \
"../../../../../Lab2.srcs/sim_1/new/control_tb.vhd" \
"../../../../../Lab2.srcs/sim_1/new/datapath_tb.vhd" \

# Do not sort compile order
nosort
