VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN LPF_MeadSOS ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 0 0 ) ( 500000.0 500000.0 ) ;

TRACKS X 7 DO 357 STEP 1400 LAYER METAL4 ;
TRACKS Y 7 DO 357 STEP 1400 LAYER METAL4 ;
TRACKS X 6 DO 357 STEP 1400 LAYER METAL3 ;
TRACKS Y 6 DO 357 STEP 1400 LAYER METAL3 ;
TRACKS X 5 DO 357 STEP 1400 LAYER METAL2 ;
TRACKS Y 5 DO 357 STEP 1400 LAYER METAL2 ;
TRACKS X 4 DO 357 STEP 1400 LAYER METAL1 ;
TRACKS Y 4 DO 357 STEP 1400 LAYER METAL1 ;
TRACKS X 3 DO 357 STEP 1400 LAYER METAL4 ;
TRACKS Y 3 DO 357 STEP 1400 LAYER METAL4 ;
TRACKS X 2 DO 357 STEP 1400 LAYER METAL3 ;
TRACKS Y 2 DO 357 STEP 1400 LAYER METAL3 ;
TRACKS X 1 DO 357 STEP 1400 LAYER METAL2 ;
TRACKS Y 1 DO 357 STEP 1400 LAYER METAL2 ;
TRACKS X 0 DO 357 STEP 1400 LAYER METAL1 ;
TRACKS Y 0 DO 357 STEP 1400 LAYER METAL1 ;

COMPONENTS 63 ;
- cab_frame tile_analog_frame + PLACED ( 0 0 ) N ;
- I_0_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 50000 25000 ) N ;
- I_0_1 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 70120 25000 ) N ;
- I_0_2 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 76270 25000 ) N ;
- I_0_3 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 96390 25000 ) N ;
- I_0_4 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 102540 25000 ) N ;
- I_0_5 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 50000 47000 ) N ;
- I_0_6 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 70120 47000 ) N ;
- I_0_7 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 76270 47000 ) N ;
- I_0_8 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 96390 47000 ) N ;
- I_0_9 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 102540 47000 ) N ;
- I_0_10 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 50000 69000 ) N ;
- I_0_11 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 70120 69000 ) N ;
- I_0_12 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 76270 69000 ) N ;
- I_0_13 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 96390 69000 ) N ;
- I_0_14 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 102540 69000 ) N ;
- I_0_15 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 50000 91000 ) N ;
- I_0_16 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 70120 91000 ) N ;
- I_0_17 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 76270 91000 ) N ;
- I_0_18 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 96390 91000 ) N ;
- I_0_19 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 102540 91000 ) N ;
- I_0_20 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 50000 113000 ) N ;
- I_0_21 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 70120 113000 ) N ;
- I_0_22 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 76270 113000 ) N ;
- I_0_23 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 96390 113000 ) N ;
- I_0_24 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 102540 113000 ) N ;
- I_0_25 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 50000 135000 ) N ;
- I_0_26 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 70120 135000 ) N ;
- I_0_27 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 76270 135000 ) N ;
- I_0_28 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 96390 135000 ) N ;
- I_0_29 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 102540 135000 ) N ;
- I_0_30 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 50000 157000 ) N ;
- I_0_31 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 70120 157000 ) N ;
- I_0_32 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 76270 157000 ) N ;
- I_0_33 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 96390 157000 ) N ;
- I_0_34 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 102540 157000 ) N ;
- I_0_35 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 50000 179000 ) N ;
- I_0_36 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 70120 179000 ) N ;
- I_0_37 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 76270 179000 ) N ;
- I_0_38 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 96390 179000 ) N ;
- I_0_39 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 102540 179000 ) N ;
- I_0_40 TSMC350nm_drainSelect_progrundrains + PLACED ( 122660 25000 ) N ;
- I_0_41 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 154520 25000 ) N ;
- I_0_42 TSMC350nm_drainSelect_progrundrains + PLACED ( 122660 47000 ) N ;
- I_0_43 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 154520 47000 ) N ;
- I_0_44 TSMC350nm_drainSelect_progrundrains + PLACED ( 122660 69000 ) N ;
- I_0_45 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 154520 69000 ) N ;
- I_0_46 TSMC350nm_drainSelect_progrundrains + PLACED ( 122660 91000 ) N ;
- I_0_47 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 154520 91000 ) N ;
- I_0_48 TSMC350nm_drainSelect_progrundrains + PLACED ( 122660 113000 ) N ;
- I_0_49 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 154520 113000 ) N ;
- I_0_50_0_0 TSMC350nm_TA2Cell_Weak + PLACED ( 180120 25000 ) N ;
- I_0_51_0_0 TSMC350nm_TA2Cell_Weak + PLACED ( 180120 47000 ) N ;
- I_0_52_0_0 TSMC350nm_TA2Cell_Weak + PLACED ( 180120 69000 ) N ;
- I_0_53_0_0 TSMC350nm_TA2Cell_Weak + PLACED ( 180120 91000 ) N ;
- I_0_54_0_0 TSMC350nm_TA2Cell_Weak + PLACED ( 180120 113000 ) N ;
- I_0_55_0_0 TSMC350nm_TA2Cell_Weak + PLACED ( 180120 135000 ) N ;
- I_0_56_0_0 TSMC350nm_TA2Cell_Weak + PLACED ( 180120 157000 ) N ;
- I_0_57_0_0 TSMC350nm_TA2Cell_Weak + PLACED ( 180120 179000 ) N ;
- I_0_58_0_0 TSMC350nm_TA2Cell_Weak + PLACED ( 180120 201000 ) N ;
- I_0_59_0_0 TSMC350nm_TA2Cell_Weak + PLACED ( 180120 223000 ) N ;
- I_0_60 TSMC350nm_IndirectSwitches + PLACED ( 180120 255000 ) N ;
- I_0_61 TSMC350nm_VinjDecode2to4_htile + PLACED ( 180120 285400 ) N ;
END COMPONENTS

