# Reading F:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do processador_pipeline_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/QuartusLite/PCID/processador_pipeline {F:/QuartusLite/PCID/processador_pipeline/ula.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:43 on Dec 19,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/QuartusLite/PCID/processador_pipeline" F:/QuartusLite/PCID/processador_pipeline/ula.v 
# -- Compiling module ula
# 
# Top level modules:
# 	ula
# End time: 21:21:43 on Dec 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ula
# vsim work.ula 
# Start time: 21:21:59 on Dec 19,2018
# Loading work.ula
run
add wave -position end  sim:/ula/reg1
add wave -position end  sim:/ula/reg2
add wave -position end  sim:/ula/operation
add wave -position end  sim:/ula/shamt
add wave -position end  sim:/ula/out
add wave -position end  sim:/ula/zeroFlag
run
# End time: 21:23:48 on Dec 19,2018, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
