Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/tb_CORDIC_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cordic_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
