// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _HMM_Scoring_HH_
#define _HMM_Scoring_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "HMM_Scoring_max_abkb.h"
#include "HMM_Scoring_gradidEe.h"
#include "HMM_Scoring_AXILiteS_s_axi.h"
#include "HMM_Scoring_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct HMM_Scoring : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;


    // Module declarations
    HMM_Scoring(sc_module_name name);
    SC_HAS_PROCESS(HMM_Scoring);

    ~HMM_Scoring();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    HMM_Scoring_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* HMM_Scoring_AXILiteS_s_axi_U;
    HMM_Scoring_gmem_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* HMM_Scoring_gmem_m_axi_U;
    HMM_Scoring_max_abkb* max_array_1_U;
    HMM_Scoring_max_abkb* max_array_U;
    HMM_Scoring_gradidEe* grading_arr_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<53> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > m_arr;
    sc_signal< sc_lv<32> > n_arr;
    sc_signal< sc_lv<32> > MM;
    sc_signal< sc_lv<32> > MD;
    sc_signal< sc_lv<32> > MI;
    sc_signal< sc_lv<32> > MMis;
    sc_signal< sc_lv<32> > MisI;
    sc_signal< sc_lv<32> > MisD;
    sc_signal< sc_lv<32> > MisMis;
    sc_signal< sc_lv<32> > MisM;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<32> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<32> > MisM_read_reg_1202;
    sc_signal< sc_lv<32> > MisMis_read_reg_1207;
    sc_signal< sc_lv<32> > MisD_read_reg_1212;
    sc_signal< sc_lv<32> > MisI_read_reg_1217;
    sc_signal< sc_lv<32> > MMis_read_reg_1222;
    sc_signal< sc_lv<32> > MI_read_reg_1227;
    sc_signal< sc_lv<32> > MD_read_reg_1232;
    sc_signal< sc_lv<32> > MM_read_reg_1237;
    sc_signal< sc_lv<31> > p_cast22_fu_613_p1;
    sc_signal< sc_lv<31> > p_cast22_reg_1243;
    sc_signal< sc_lv<32> > p_cast21_fu_627_p1;
    sc_signal< sc_lv<32> > p_cast21_reg_1250;
    sc_signal< sc_lv<31> > p_cast_fu_631_p1;
    sc_signal< sc_lv<31> > p_cast_reg_1255;
    sc_signal< sc_lv<16> > add_ln56_3_fu_635_p2;
    sc_signal< sc_lv<16> > add_ln56_3_reg_1260;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > add_ln56_fu_641_p2;
    sc_signal< sc_lv<8> > add_ln56_reg_1265;
    sc_signal< sc_lv<8> > add_ln56_1_fu_647_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln56_fu_668_p2;
    sc_signal< sc_lv<1> > icmp_ln56_1_fu_674_p2;
    sc_signal< sc_lv<16> > add_ln63_fu_680_p2;
    sc_signal< sc_lv<16> > add_ln63_reg_1311;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<9> > zext_ln63_fu_686_p1;
    sc_signal< sc_lv<9> > zext_ln63_reg_1316;
    sc_signal< sc_lv<8> > row_fu_696_p2;
    sc_signal< sc_lv<8> > row_reg_1324;
    sc_signal< sc_lv<31> > add_ln67_fu_706_p2;
    sc_signal< sc_lv<31> > add_ln67_reg_1329;
    sc_signal< sc_lv<1> > icmp_ln63_fu_690_p2;
    sc_signal< sc_lv<9> > add_ln73_fu_726_p2;
    sc_signal< sc_lv<9> > add_ln73_reg_1347;
    sc_signal< sc_lv<1> > tmp_2_reg_1352;
    sc_signal< sc_lv<32> > add_ln78_fu_743_p2;
    sc_signal< sc_lv<32> > add_ln78_reg_1356;
    sc_signal< sc_lv<32> > gmem_addr_read_reg_1367;
    sc_signal< sc_lv<17> > mul_ln79_fu_761_p2;
    sc_signal< sc_lv<17> > mul_ln79_reg_1373;
    sc_signal< sc_lv<1> > icmp_ln69_fu_767_p2;
    sc_signal< sc_lv<1> > icmp_ln69_reg_1380;
    sc_signal< sc_lv<32> > gmem_addr_1_read_reg_1385;
    sc_signal< sc_lv<9> > zext_ln65_fu_772_p1;
    sc_signal< sc_lv<9> > zext_ln65_reg_1391;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<8> > col_fu_782_p2;
    sc_signal< sc_lv<8> > col_reg_1399;
    sc_signal< sc_lv<31> > add_ln67_1_fu_792_p2;
    sc_signal< sc_lv<31> > add_ln67_1_reg_1404;
    sc_signal< sc_lv<1> > icmp_ln65_fu_776_p2;
    sc_signal< sc_lv<32> > gmem_addr_2_read_reg_1415;
    sc_signal< sc_lv<16> > grading_arr_addr_2_reg_1421;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<16> > grading_arr_addr_3_reg_1426;
    sc_signal< sc_lv<1> > icmp_ln67_fu_836_p2;
    sc_signal< sc_lv<1> > icmp_ln67_reg_1431;
    sc_signal< sc_lv<1> > or_ln115_fu_845_p2;
    sc_signal< sc_lv<1> > or_ln115_reg_1435;
    sc_signal< sc_lv<1> > grp_fu_592_p3;
    sc_signal< sc_lv<1> > tmp_4_reg_1439;
    sc_signal< sc_lv<17> > add_ln126_fu_862_p2;
    sc_signal< sc_lv<17> > add_ln126_reg_1443;
    sc_signal< sc_lv<16> > add_ln127_fu_867_p2;
    sc_signal< sc_lv<16> > add_ln127_reg_1448;
    sc_signal< sc_lv<31> > add_ln124_fu_873_p2;
    sc_signal< sc_lv<31> > add_ln124_reg_1453;
    sc_signal< sc_lv<17> > add_ln79_fu_886_p2;
    sc_signal< sc_lv<17> > add_ln79_reg_1461;
    sc_signal< sc_lv<31> > add_ln78_1_fu_891_p2;
    sc_signal< sc_lv<31> > add_ln78_1_reg_1466;
    sc_signal< sc_lv<32> > gmem_addr_4_read_reg_1482;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<32> > max_array_1_q1;
    sc_signal< sc_lv<32> > result_1_reg_1508;
    sc_signal< sc_lv<5> > select_ln6046_1_fu_981_p3;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<2> > add_ln6047_1_fu_989_p2;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<6> > zext_ln6045_3_fu_1063_p1;
    sc_signal< sc_lv<6> > zext_ln6045_3_reg_1529;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<32> > max_array_q1;
    sc_signal< sc_lv<32> > result_reg_1542;
    sc_signal< sc_lv<2> > add_ln6047_fu_1073_p2;
    sc_signal< sc_lv<2> > add_ln6047_reg_1548;
    sc_signal< sc_lv<1> > icmp_ln6045_fu_1067_p2;
    sc_signal< sc_lv<6> > select_ln6046_fu_1084_p3;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<32> > gmem_addr_3_read_reg_1569;
    sc_signal< sc_lv<32> > add_ln78_2_fu_1132_p2;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<16> > add_ln202_fu_1138_p2;
    sc_signal< sc_lv<16> > add_ln202_reg_1579;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<8> > i_fu_1150_p2;
    sc_signal< sc_lv<8> > i_reg_1587;
    sc_signal< sc_lv<8> > j_fu_1162_p2;
    sc_signal< sc_lv<8> > j_reg_1595;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<1> > icmp_ln204_fu_1156_p2;
    sc_signal< sc_lv<2> > max_array_1_address0;
    sc_signal< sc_logic > max_array_1_ce0;
    sc_signal< sc_logic > max_array_1_we0;
    sc_signal< sc_lv<32> > max_array_1_d0;
    sc_signal< sc_lv<32> > max_array_1_q0;
    sc_signal< sc_lv<2> > max_array_1_address1;
    sc_signal< sc_logic > max_array_1_ce1;
    sc_signal< sc_logic > max_array_1_we1;
    sc_signal< sc_lv<32> > max_array_1_d1;
    sc_signal< sc_lv<2> > max_array_address0;
    sc_signal< sc_logic > max_array_ce0;
    sc_signal< sc_logic > max_array_we0;
    sc_signal< sc_lv<32> > max_array_d0;
    sc_signal< sc_lv<32> > max_array_q0;
    sc_signal< sc_lv<2> > max_array_address1;
    sc_signal< sc_logic > max_array_ce1;
    sc_signal< sc_logic > max_array_we1;
    sc_signal< sc_lv<32> > max_array_d1;
    sc_signal< sc_lv<16> > grading_arr_address0;
    sc_signal< sc_logic > grading_arr_ce0;
    sc_signal< sc_logic > grading_arr_we0;
    sc_signal< sc_lv<32> > grading_arr_q0;
    sc_signal< sc_lv<16> > grading_arr_address1;
    sc_signal< sc_logic > grading_arr_ce1;
    sc_signal< sc_logic > grading_arr_we1;
    sc_signal< sc_lv<32> > grading_arr_q1;
    sc_signal< sc_lv<8> > phi_ln56_reg_405;
    sc_signal< sc_lv<16> > phi_mul_reg_417;
    sc_signal< sc_lv<8> > phi_ln56_1_reg_429;
    sc_signal< sc_lv<8> > row_0_reg_440;
    sc_signal< sc_lv<16> > phi_mul11_reg_451;
    sc_signal< sc_lv<8> > col_0_reg_463;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<5> > mem_index_phi23_reg_475;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<2> > phi_ln6045_1_reg_487;
    sc_signal< sc_lv<6> > mem_index_phi_reg_499;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<2> > phi_ln6045_reg_511;
    sc_signal< sc_lv<32> > storemerge_reg_522;
    sc_signal< sc_lv<1> > icmp_ln6045_1_fu_966_p2;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge7_phi_fu_535_p12;
    sc_signal< sc_lv<32> > storemerge7_reg_531;
    sc_signal< sc_lv<32> > select_ln139_fu_1099_p3;
    sc_signal< sc_lv<8> > i_0_reg_553;
    sc_signal< sc_lv<16> > phi_mul13_reg_564;
    sc_signal< sc_lv<8> > j_0_reg_576;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<1> > icmp_ln202_fu_1144_p2;
    sc_signal< sc_lv<64> > zext_ln56_1_fu_663_p1;
    sc_signal< sc_lv<64> > zext_ln70_3_fu_821_p1;
    sc_signal< sc_lv<64> > sext_ln128_fu_831_p1;
    sc_signal< sc_lv<64> > zext_ln126_3_fu_906_p1;
    sc_signal< sc_lv<64> > zext_ln127_fu_910_p1;
    sc_signal< sc_lv<64> > select_ln11_2_fu_952_p3;
    sc_signal< sc_lv<64> > zext_ln6045_1_fu_961_p1;
    sc_signal< sc_lv<64> > sext_ln11_fu_1045_p1;
    sc_signal< sc_lv<64> > zext_ln6045_fu_1050_p1;
    sc_signal< sc_lv<64> > zext_ln79_2_fu_1118_p1;
    sc_signal< sc_lv<64> > zext_ln206_1_fu_1178_p1;
    sc_signal< sc_lv<64> > zext_ln67_1_fu_716_p1;
    sc_signal< sc_lv<64> > sext_ln78_fu_748_p1;
    sc_signal< sc_lv<64> > zext_ln67_2_fu_797_p1;
    sc_signal< sc_lv<64> > zext_ln124_fu_896_p1;
    sc_signal< sc_lv<64> > zext_ln78_fu_1108_p1;
    sc_signal< sc_lv<32> > score_results_fu_136;
    sc_signal< sc_lv<32> > select_ln206_fu_1189_p3;
    sc_signal< sc_lv<1> > icmp_ln124_fu_914_p2;
    sc_signal< sc_lv<32> > diagonal_grade_1_fu_918_p2;
    sc_signal< sc_lv<32> > horizontal_grade_1_fu_930_p2;
    sc_signal< sc_lv<32> > diagonal_grade_fu_924_p2;
    sc_signal< sc_lv<32> > horizontal_grade_fu_995_p2;
    sc_signal< sc_lv<9> > grp_fu_587_p2;
    sc_signal< sc_lv<30> > tmp_fu_603_p4;
    sc_signal< sc_lv<30> > tmp_1_fu_617_p4;
    sc_signal< sc_lv<16> > zext_ln56_fu_653_p1;
    sc_signal< sc_lv<16> > add_ln56_2_fu_657_p2;
    sc_signal< sc_lv<31> > zext_ln67_fu_702_p1;
    sc_signal< sc_lv<32> > sext_ln79_fu_739_p1;
    sc_signal< sc_lv<9> > mul_ln79_fu_761_p0;
    sc_signal< sc_lv<31> > zext_ln70_fu_788_p1;
    sc_signal< sc_lv<16> > zext_ln70_2_fu_811_p1;
    sc_signal< sc_lv<16> > add_ln70_fu_815_p2;
    sc_signal< sc_lv<17> > zext_ln70_1_fu_807_p1;
    sc_signal< sc_lv<17> > add_ln128_fu_826_p2;
    sc_signal< sc_lv<1> > icmp_ln115_fu_840_p2;
    sc_signal< sc_lv<17> > zext_ln126_2_fu_858_p1;
    sc_signal< sc_lv<16> > zext_ln126_fu_850_p1;
    sc_signal< sc_lv<31> > zext_ln126_1_fu_854_p1;
    sc_signal< sc_lv<17> > zext_ln79_1_fu_882_p1;
    sc_signal< sc_lv<31> > zext_ln79_fu_878_p1;
    sc_signal< sc_lv<1> > icmp_ln11_2_fu_946_p2;
    sc_signal< sc_lv<64> > zext_ln6045_4_fu_942_p1;
    sc_signal< sc_lv<1> > icmp_ln6046_1_fu_972_p2;
    sc_signal< sc_lv<5> > zext_ln6045_5_fu_977_p1;
    sc_signal< sc_lv<7> > zext_ln6045_2_fu_1007_p1;
    sc_signal< sc_lv<1> > icmp_ln11_fu_1011_p2;
    sc_signal< sc_lv<7> > add_ln11_fu_1023_p2;
    sc_signal< sc_lv<1> > icmp_ln11_1_fu_1017_p2;
    sc_signal< sc_lv<7> > select_ln11_fu_1029_p3;
    sc_signal< sc_lv<7> > select_ln11_1_fu_1037_p3;
    sc_signal< sc_lv<4> > or_ln_fu_1055_p3;
    sc_signal< sc_lv<1> > icmp_ln6046_fu_1079_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_1091_p3;
    sc_signal< sc_lv<1> > icmp_ln78_fu_1122_p2;
    sc_signal< sc_lv<32> > select_ln78_fu_1126_p3;
    sc_signal< sc_lv<16> > zext_ln206_fu_1168_p1;
    sc_signal< sc_lv<16> > add_ln206_fu_1172_p2;
    sc_signal< sc_lv<1> > icmp_ln206_fu_1183_p2;
    sc_signal< sc_lv<53> > ap_NS_fsm;
    sc_signal< sc_lv<32> > ap_return;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<53> ap_ST_fsm_state1;
    static const sc_lv<53> ap_ST_fsm_state2;
    static const sc_lv<53> ap_ST_fsm_state3;
    static const sc_lv<53> ap_ST_fsm_state4;
    static const sc_lv<53> ap_ST_fsm_state5;
    static const sc_lv<53> ap_ST_fsm_state6;
    static const sc_lv<53> ap_ST_fsm_state7;
    static const sc_lv<53> ap_ST_fsm_state8;
    static const sc_lv<53> ap_ST_fsm_state9;
    static const sc_lv<53> ap_ST_fsm_state10;
    static const sc_lv<53> ap_ST_fsm_state11;
    static const sc_lv<53> ap_ST_fsm_state12;
    static const sc_lv<53> ap_ST_fsm_state13;
    static const sc_lv<53> ap_ST_fsm_state14;
    static const sc_lv<53> ap_ST_fsm_state15;
    static const sc_lv<53> ap_ST_fsm_state16;
    static const sc_lv<53> ap_ST_fsm_state17;
    static const sc_lv<53> ap_ST_fsm_state18;
    static const sc_lv<53> ap_ST_fsm_state19;
    static const sc_lv<53> ap_ST_fsm_state20;
    static const sc_lv<53> ap_ST_fsm_state21;
    static const sc_lv<53> ap_ST_fsm_state22;
    static const sc_lv<53> ap_ST_fsm_state23;
    static const sc_lv<53> ap_ST_fsm_state24;
    static const sc_lv<53> ap_ST_fsm_state25;
    static const sc_lv<53> ap_ST_fsm_state26;
    static const sc_lv<53> ap_ST_fsm_state27;
    static const sc_lv<53> ap_ST_fsm_state28;
    static const sc_lv<53> ap_ST_fsm_state29;
    static const sc_lv<53> ap_ST_fsm_state30;
    static const sc_lv<53> ap_ST_fsm_state31;
    static const sc_lv<53> ap_ST_fsm_state32;
    static const sc_lv<53> ap_ST_fsm_state33;
    static const sc_lv<53> ap_ST_fsm_state34;
    static const sc_lv<53> ap_ST_fsm_state35;
    static const sc_lv<53> ap_ST_fsm_state36;
    static const sc_lv<53> ap_ST_fsm_state37;
    static const sc_lv<53> ap_ST_fsm_state38;
    static const sc_lv<53> ap_ST_fsm_state39;
    static const sc_lv<53> ap_ST_fsm_state40;
    static const sc_lv<53> ap_ST_fsm_state41;
    static const sc_lv<53> ap_ST_fsm_state42;
    static const sc_lv<53> ap_ST_fsm_state43;
    static const sc_lv<53> ap_ST_fsm_state44;
    static const sc_lv<53> ap_ST_fsm_state45;
    static const sc_lv<53> ap_ST_fsm_state46;
    static const sc_lv<53> ap_ST_fsm_state47;
    static const sc_lv<53> ap_ST_fsm_state48;
    static const sc_lv<53> ap_ST_fsm_state49;
    static const sc_lv<53> ap_ST_fsm_state50;
    static const sc_lv<53> ap_ST_fsm_state51;
    static const sc_lv<53> ap_ST_fsm_state52;
    static const sc_lv<53> ap_ST_fsm_state53;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<16> ap_const_lv16_C8;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_C7;
    static const sc_lv<8> ap_const_lv8_C8;
    static const sc_lv<17> ap_const_lv17_C8;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<7> ap_const_lv7_74;
    static const sc_lv<7> ap_const_lv7_2;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_fu_1023_p2();
    void thread_add_ln124_fu_873_p2();
    void thread_add_ln126_fu_862_p2();
    void thread_add_ln127_fu_867_p2();
    void thread_add_ln128_fu_826_p2();
    void thread_add_ln202_fu_1138_p2();
    void thread_add_ln206_fu_1172_p2();
    void thread_add_ln56_1_fu_647_p2();
    void thread_add_ln56_2_fu_657_p2();
    void thread_add_ln56_3_fu_635_p2();
    void thread_add_ln56_fu_641_p2();
    void thread_add_ln6047_1_fu_989_p2();
    void thread_add_ln6047_fu_1073_p2();
    void thread_add_ln63_fu_680_p2();
    void thread_add_ln67_1_fu_792_p2();
    void thread_add_ln67_fu_706_p2();
    void thread_add_ln70_fu_815_p2();
    void thread_add_ln73_fu_726_p2();
    void thread_add_ln78_1_fu_891_p2();
    void thread_add_ln78_2_fu_1132_p2();
    void thread_add_ln78_fu_743_p2();
    void thread_add_ln79_fu_886_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state6();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_storemerge7_phi_fu_535_p12();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_col_fu_782_p2();
    void thread_diagonal_grade_1_fu_918_p2();
    void thread_diagonal_grade_fu_924_p2();
    void thread_gmem_ARADDR();
    void thread_gmem_ARVALID();
    void thread_gmem_RREADY();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_R();
    void thread_grading_arr_address0();
    void thread_grading_arr_address1();
    void thread_grading_arr_ce0();
    void thread_grading_arr_ce1();
    void thread_grading_arr_we0();
    void thread_grading_arr_we1();
    void thread_grp_fu_587_p2();
    void thread_grp_fu_592_p3();
    void thread_horizontal_grade_1_fu_930_p2();
    void thread_horizontal_grade_fu_995_p2();
    void thread_i_fu_1150_p2();
    void thread_icmp_ln115_fu_840_p2();
    void thread_icmp_ln11_1_fu_1017_p2();
    void thread_icmp_ln11_2_fu_946_p2();
    void thread_icmp_ln11_fu_1011_p2();
    void thread_icmp_ln124_fu_914_p2();
    void thread_icmp_ln202_fu_1144_p2();
    void thread_icmp_ln204_fu_1156_p2();
    void thread_icmp_ln206_fu_1183_p2();
    void thread_icmp_ln56_1_fu_674_p2();
    void thread_icmp_ln56_fu_668_p2();
    void thread_icmp_ln6045_1_fu_966_p2();
    void thread_icmp_ln6045_fu_1067_p2();
    void thread_icmp_ln6046_1_fu_972_p2();
    void thread_icmp_ln6046_fu_1079_p2();
    void thread_icmp_ln63_fu_690_p2();
    void thread_icmp_ln65_fu_776_p2();
    void thread_icmp_ln67_fu_836_p2();
    void thread_icmp_ln69_fu_767_p2();
    void thread_icmp_ln78_fu_1122_p2();
    void thread_j_fu_1162_p2();
    void thread_max_array_1_address0();
    void thread_max_array_1_address1();
    void thread_max_array_1_ce0();
    void thread_max_array_1_ce1();
    void thread_max_array_1_d0();
    void thread_max_array_1_d1();
    void thread_max_array_1_we0();
    void thread_max_array_1_we1();
    void thread_max_array_address0();
    void thread_max_array_address1();
    void thread_max_array_ce0();
    void thread_max_array_ce1();
    void thread_max_array_d0();
    void thread_max_array_d1();
    void thread_max_array_we0();
    void thread_max_array_we1();
    void thread_mul_ln79_fu_761_p0();
    void thread_mul_ln79_fu_761_p2();
    void thread_or_ln115_fu_845_p2();
    void thread_or_ln_fu_1055_p3();
    void thread_p_cast21_fu_627_p1();
    void thread_p_cast22_fu_613_p1();
    void thread_p_cast_fu_631_p1();
    void thread_row_fu_696_p2();
    void thread_select_ln11_1_fu_1037_p3();
    void thread_select_ln11_2_fu_952_p3();
    void thread_select_ln11_fu_1029_p3();
    void thread_select_ln139_fu_1099_p3();
    void thread_select_ln206_fu_1189_p3();
    void thread_select_ln6046_1_fu_981_p3();
    void thread_select_ln6046_fu_1084_p3();
    void thread_select_ln78_fu_1126_p3();
    void thread_sext_ln11_fu_1045_p1();
    void thread_sext_ln128_fu_831_p1();
    void thread_sext_ln78_fu_748_p1();
    void thread_sext_ln79_fu_739_p1();
    void thread_tmp_1_fu_617_p4();
    void thread_tmp_5_fu_1091_p3();
    void thread_tmp_fu_603_p4();
    void thread_zext_ln124_fu_896_p1();
    void thread_zext_ln126_1_fu_854_p1();
    void thread_zext_ln126_2_fu_858_p1();
    void thread_zext_ln126_3_fu_906_p1();
    void thread_zext_ln126_fu_850_p1();
    void thread_zext_ln127_fu_910_p1();
    void thread_zext_ln206_1_fu_1178_p1();
    void thread_zext_ln206_fu_1168_p1();
    void thread_zext_ln56_1_fu_663_p1();
    void thread_zext_ln56_fu_653_p1();
    void thread_zext_ln6045_1_fu_961_p1();
    void thread_zext_ln6045_2_fu_1007_p1();
    void thread_zext_ln6045_3_fu_1063_p1();
    void thread_zext_ln6045_4_fu_942_p1();
    void thread_zext_ln6045_5_fu_977_p1();
    void thread_zext_ln6045_fu_1050_p1();
    void thread_zext_ln63_fu_686_p1();
    void thread_zext_ln65_fu_772_p1();
    void thread_zext_ln67_1_fu_716_p1();
    void thread_zext_ln67_2_fu_797_p1();
    void thread_zext_ln67_fu_702_p1();
    void thread_zext_ln70_1_fu_807_p1();
    void thread_zext_ln70_2_fu_811_p1();
    void thread_zext_ln70_3_fu_821_p1();
    void thread_zext_ln70_fu_788_p1();
    void thread_zext_ln78_fu_1108_p1();
    void thread_zext_ln79_1_fu_882_p1();
    void thread_zext_ln79_2_fu_1118_p1();
    void thread_zext_ln79_fu_878_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
