// Seed: 2793333103
module module_0;
  wire id_2;
endmodule
module module_1;
  wire id_1;
  module_0();
endmodule
module module_2 (
    input supply0 id_0
    , id_18,
    output wire id_1,
    input wand id_2,
    input tri1 id_3,
    output uwire id_4,
    input tri0 id_5
    , id_19,
    input wor id_6,
    output tri0 id_7
    , id_20,
    input supply0 id_8,
    output supply1 id_9,
    output uwire id_10,
    output wand id_11,
    output wor id_12,
    input tri0 id_13
    , id_21,
    output wand id_14,
    input wire id_15
    , id_22,
    input uwire id_16
);
  assign id_18 = id_20;
  xnor (
      id_1,
      id_13,
      id_15,
      id_16,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_3,
      id_5,
      id_6,
      id_8
  );
  wire id_23;
  wire id_24;
  module_0();
endmodule
