$date
	Wed Oct  6 13:39:15 2021
$end
$version
	QuestaSim Version 10.7c
$end
$timescale
	1ns
$end
$scope module cpucontrol_tb $end
$var wire 1 ! in_sig0 [10] $end
$var wire 1 " in_sig0 [9] $end
$var wire 1 # in_sig0 [8] $end
$var wire 1 $ in_sig0 [7] $end
$var wire 1 % in_sig0 [6] $end
$var wire 1 & in_sig0 [5] $end
$var wire 1 ' in_sig0 [4] $end
$var wire 1 ( in_sig0 [3] $end
$var wire 1 ) in_sig0 [2] $end
$var wire 1 * in_sig0 [1] $end
$var wire 1 + in_sig0 [0] $end
$var wire 1 , ao [1] $end
$var wire 1 - ao [0] $end
$scope module cpucontrol_inst $end
$var wire 1 . Opcode [10] $end
$var wire 1 / Opcode [9] $end
$var wire 1 0 Opcode [8] $end
$var wire 1 1 Opcode [7] $end
$var wire 1 2 Opcode [6] $end
$var wire 1 3 Opcode [5] $end
$var wire 1 4 Opcode [4] $end
$var wire 1 5 Opcode [3] $end
$var wire 1 6 Opcode [2] $end
$var wire 1 7 Opcode [1] $end
$var wire 1 8 Opcode [0] $end
$var wire 1 9 ALUOp [1] $end
$var wire 1 : ALUOp [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1.
1"
1/
1#
10
1$
11
1%
12
0&
03
0'
04
0(
05
0)
06
1*
17
0+
08
0,
09
0-
0:
0-
0:
0,
09
1!
1.
1"
1/
1#
10
1$
11
1%
12
1*
17
#50
0"
0/
0%
02
1&
13
1)
16
1+
18
1-
1:
#100
1"
1/
1%
12
0&
03
0)
06
0*
07
0+
08
0-
0:
#150
0"
0/
0%
02
1&
13
1)
16
1+
18
1-
1:
#200
1"
1/
1%
12
0&
03
0)
06
0+
08
0-
0:
#250
0$
01
1'
14
1(
15
1,
19
