// Seed: 532490563
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge module_0) id_1 = 1 * 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    output wire  id_3,
    input  tri   id_4,
    input  tri   id_5,
    output wand  id_6,
    input  tri   id_7,
    output uwire id_8
);
  tri0 id_10;
  always @(negedge 1) if (1) $display(id_5, id_10 + "", id_4, 1 + {id_4, 1 + id_10});
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
