// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32nkbM.h"
#include "cnn_fmul_32ns_32nlbW.h"
#include "cnn_fcmp_32ns_32nmb6.h"
#include "cnn_mac_muladd_6nncg.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_weicud.h"
#include "conv_1_conv_1_weidEe.h"
#include "conv_1_conv_1_weieOg.h"
#include "conv_1_conv_1_weifYi.h"
#include "conv_1_conv_1_weig8j.h"
#include "conv_1_conv_1_weihbi.h"
#include "conv_1_conv_1_weiibs.h"
#include "conv_1_conv_1_weijbC.h"
#include "conv_1_conv_1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_0_address0;
    sc_out< sc_logic > input_0_ce0;
    sc_in< sc_lv<32> > input_0_q0;
    sc_out< sc_lv<10> > input_0_address1;
    sc_out< sc_logic > input_0_ce1;
    sc_in< sc_lv<32> > input_0_q1;
    sc_out< sc_lv<15> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    conv_1_conv_1_weibkb* conv_1_weights_0_0_0_U;
    conv_1_conv_1_weicud* conv_1_weights_0_1_0_U;
    conv_1_conv_1_weidEe* conv_1_weights_0_2_0_U;
    conv_1_conv_1_weieOg* conv_1_weights_1_0_0_U;
    conv_1_conv_1_weifYi* conv_1_weights_1_1_0_U;
    conv_1_conv_1_weig8j* conv_1_weights_1_2_0_U;
    conv_1_conv_1_weihbi* conv_1_weights_2_0_0_U;
    conv_1_conv_1_weiibs* conv_1_weights_2_1_0_U;
    conv_1_conv_1_weijbC* conv_1_weights_2_2_0_U;
    conv_1_conv_1_bias* conv_1_bias_U;
    cnn_fadd_32ns_32nkbM<1,2,32,32,32>* cnn_fadd_32ns_32nkbM_U1;
    cnn_fadd_32ns_32nkbM<1,2,32,32,32>* cnn_fadd_32ns_32nkbM_U2;
    cnn_fmul_32ns_32nlbW<1,2,32,32,32>* cnn_fmul_32ns_32nlbW_U3;
    cnn_fmul_32ns_32nlbW<1,2,32,32,32>* cnn_fmul_32ns_32nlbW_U4;
    cnn_fcmp_32ns_32nmb6<1,1,32,32,1>* cnn_fcmp_32ns_32nmb6_U5;
    cnn_mac_muladd_6nncg<1,1,6,5,5,10>* cnn_mac_muladd_6nncg_U6;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > conv_1_weights_0_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_0_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_0_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_1_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_0_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_2_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_1_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_1_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_1_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_1_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_2_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_2_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_0_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_2_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_1_0_q0;
    sc_signal< sc_lv<5> > conv_1_weights_2_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_2_0_q0;
    sc_signal< sc_lv<5> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<15> > indvar_flatten30_reg_326;
    sc_signal< sc_lv<5> > r_0_reg_337;
    sc_signal< sc_lv<11> > indvar_flatten_reg_348;
    sc_signal< sc_lv<5> > c_0_reg_359;
    sc_signal< sc_lv<6> > f_0_reg_370;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter4;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_922;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter3;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state21_pp0_stage4_iter3;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > grp_fu_390_p2;
    sc_signal< sc_lv<32> > reg_419;
    sc_signal< sc_lv<32> > grp_fu_381_p2;
    sc_signal< sc_lv<32> > reg_425;
    sc_signal< sc_lv<32> > reg_430;
    sc_signal< sc_lv<1> > icmp_ln8_reg_922_pp0_iter1_reg;
    sc_signal< sc_lv<32> > grp_fu_386_p2;
    sc_signal< sc_lv<32> > reg_435;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln8_reg_922_pp0_iter2_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > reg_440;
    sc_signal< sc_lv<1> > icmp_ln8_reg_922_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln8_fu_463_p2;
    sc_signal< sc_lv<1> > icmp_ln8_reg_922_pp0_iter4_reg;
    sc_signal< sc_lv<15> > add_ln8_fu_469_p2;
    sc_signal< sc_lv<15> > add_ln8_reg_926;
    sc_signal< sc_lv<5> > select_ln35_10_fu_489_p3;
    sc_signal< sc_lv<5> > select_ln35_10_reg_931;
    sc_signal< sc_lv<5> > select_ln35_10_reg_931_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln35_10_reg_931_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln35_10_reg_931_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln35_10_reg_931_pp0_iter4_reg;
    sc_signal< sc_lv<11> > sub_ln26_fu_521_p2;
    sc_signal< sc_lv<11> > sub_ln26_reg_937;
    sc_signal< sc_lv<5> > select_ln35_11_fu_533_p3;
    sc_signal< sc_lv<5> > select_ln35_11_reg_942;
    sc_signal< sc_lv<5> > add_ln35_fu_549_p2;
    sc_signal< sc_lv<5> > add_ln35_reg_948;
    sc_signal< sc_lv<6> > select_ln35_15_fu_601_p3;
    sc_signal< sc_lv<6> > select_ln35_15_reg_954;
    sc_signal< sc_lv<6> > select_ln35_15_reg_954_pp0_iter1_reg;
    sc_signal< sc_lv<6> > select_ln35_15_reg_954_pp0_iter2_reg;
    sc_signal< sc_lv<6> > select_ln35_15_reg_954_pp0_iter3_reg;
    sc_signal< sc_lv<6> > select_ln35_15_reg_954_pp0_iter4_reg;
    sc_signal< sc_lv<5> > select_ln35_16_fu_609_p3;
    sc_signal< sc_lv<5> > select_ln35_16_reg_960;
    sc_signal< sc_lv<5> > select_ln35_16_reg_960_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln35_16_reg_960_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln35_16_reg_960_pp0_iter3_reg;
    sc_signal< sc_lv<5> > select_ln35_16_reg_960_pp0_iter4_reg;
    sc_signal< sc_lv<11> > zext_ln35_15_fu_617_p1;
    sc_signal< sc_lv<11> > zext_ln35_15_reg_966;
    sc_signal< sc_lv<11> > zext_ln35_16_fu_646_p1;
    sc_signal< sc_lv<11> > zext_ln35_16_reg_977;
    sc_signal< sc_lv<5> > select_ln35_18_fu_667_p3;
    sc_signal< sc_lv<5> > select_ln35_18_reg_988;
    sc_signal< sc_lv<64> > zext_ln26_fu_675_p1;
    sc_signal< sc_lv<64> > zext_ln26_reg_993;
    sc_signal< sc_lv<64> > zext_ln26_reg_993_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln26_reg_993_pp0_iter2_reg;
    sc_signal< sc_lv<11> > select_ln11_fu_694_p3;
    sc_signal< sc_lv<11> > select_ln11_reg_1043;
    sc_signal< sc_lv<11> > sub_ln26_1_fu_724_p2;
    sc_signal< sc_lv<11> > sub_ln26_1_reg_1048;
    sc_signal< sc_lv<11> > zext_ln35_17_fu_740_p1;
    sc_signal< sc_lv<11> > zext_ln35_17_reg_1059;
    sc_signal< sc_lv<32> > conv_1_weights_0_2_0_2_reg_1080;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_0_2_reg_1085;
    sc_signal< sc_lv<32> > conv_1_weights_1_1_0_2_reg_1090;
    sc_signal< sc_lv<32> > conv_1_weights_1_2_0_2_reg_1095;
    sc_signal< sc_lv<32> > conv_1_weights_2_0_0_2_reg_1100;
    sc_signal< sc_lv<32> > conv_1_weights_2_1_0_2_reg_1105;
    sc_signal< sc_lv<32> > conv_1_weights_2_2_0_2_reg_1110;
    sc_signal< sc_lv<11> > add_ln26_14_fu_781_p2;
    sc_signal< sc_lv<11> > add_ln26_14_reg_1115;
    sc_signal< sc_lv<11> > add_ln26_18_fu_795_p2;
    sc_signal< sc_lv<11> > add_ln26_18_reg_1125;
    sc_signal< sc_lv<11> > add_ln26_22_fu_809_p2;
    sc_signal< sc_lv<11> > add_ln26_22_reg_1135;
    sc_signal< sc_lv<32> > grp_fu_397_p2;
    sc_signal< sc_lv<32> > tmp_7_0_1_reg_1140;
    sc_signal< sc_lv<32> > tmp_7_1_reg_1155;
    sc_signal< sc_lv<32> > tmp_7_1_1_reg_1165;
    sc_signal< sc_lv<32> > tmp_7_1_1_reg_1165_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_7_1_2_reg_1170;
    sc_signal< sc_lv<32> > tmp_7_1_2_reg_1170_pp0_iter1_reg;
    sc_signal< sc_lv<6> > f_fu_826_p2;
    sc_signal< sc_lv<6> > f_reg_1175;
    sc_signal< sc_lv<32> > tmp_7_2_reg_1180;
    sc_signal< sc_lv<32> > tmp_7_2_reg_1180_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_7_2_1_reg_1185;
    sc_signal< sc_lv<32> > tmp_7_2_1_reg_1185_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_7_2_1_reg_1185_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_7_2_2_reg_1190;
    sc_signal< sc_lv<32> > tmp_7_2_2_reg_1190_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_7_2_2_reg_1190_pp0_iter3_reg;
    sc_signal< sc_lv<32> > w_sum_4_1_1_reg_1195;
    sc_signal< sc_lv<32> > conv_1_bias_load_reg_1205;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<15> > ap_phi_mux_indvar_flatten30_phi_fu_330_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_r_0_phi_fu_341_p4;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten_phi_fu_352_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_363_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_f_0_phi_fu_374_p4;
    sc_signal< sc_lv<64> > zext_ln26_108_fu_627_p1;
    sc_signal< sc_lv<64> > zext_ln26_111_fu_656_p1;
    sc_signal< sc_lv<64> > zext_ln26_109_fu_735_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln26_113_fu_748_p1;
    sc_signal< sc_lv<64> > zext_ln26_112_fu_790_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln26_114_fu_804_p1;
    sc_signal< sc_lv<64> > sext_ln26_fu_814_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > sext_ln26_1_fu_818_p1;
    sc_signal< sc_lv<64> > zext_ln26_115_fu_822_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln35_19_fu_857_p1;
    sc_signal< sc_lv<32> > grp_fu_381_p0;
    sc_signal< sc_lv<32> > grp_fu_381_p1;
    sc_signal< sc_lv<32> > grp_fu_386_p0;
    sc_signal< sc_lv<32> > grp_fu_386_p1;
    sc_signal< sc_lv<32> > grp_fu_390_p0;
    sc_signal< sc_lv<32> > grp_fu_397_p0;
    sc_signal< sc_lv<1> > icmp_ln11_fu_475_p2;
    sc_signal< sc_lv<5> > r_fu_445_p2;
    sc_signal< sc_lv<10> > tmp_10_fu_497_p3;
    sc_signal< sc_lv<7> > tmp_11_fu_509_p3;
    sc_signal< sc_lv<11> > zext_ln26_102_fu_505_p1;
    sc_signal< sc_lv<11> > zext_ln26_103_fu_517_p1;
    sc_signal< sc_lv<5> > add_ln26_fu_527_p2;
    sc_signal< sc_lv<5> > select_ln35_12_fu_541_p3;
    sc_signal< sc_lv<5> > c_fu_451_p2;
    sc_signal< sc_lv<5> > add_ln26_3_fu_457_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_577_p2;
    sc_signal< sc_lv<1> > xor_ln35_fu_571_p2;
    sc_signal< sc_lv<5> > select_ln35_fu_481_p3;
    sc_signal< sc_lv<1> > and_ln35_fu_583_p2;
    sc_signal< sc_lv<1> > or_ln35_fu_595_p2;
    sc_signal< sc_lv<5> > add_ln26_11_fu_589_p2;
    sc_signal< sc_lv<11> > add_ln26_12_fu_621_p2;
    sc_signal< sc_lv<5> > add_ln26_15_fu_632_p2;
    sc_signal< sc_lv<5> > select_ln35_13_fu_555_p3;
    sc_signal< sc_lv<5> > select_ln35_17_fu_638_p3;
    sc_signal< sc_lv<11> > add_ln26_16_fu_650_p2;
    sc_signal< sc_lv<5> > add_ln26_19_fu_661_p2;
    sc_signal< sc_lv<5> > select_ln35_14_fu_563_p3;
    sc_signal< sc_lv<11> > add_ln11_fu_688_p2;
    sc_signal< sc_lv<10> > tmp_12_fu_702_p3;
    sc_signal< sc_lv<7> > tmp_13_fu_713_p3;
    sc_signal< sc_lv<11> > zext_ln26_104_fu_709_p1;
    sc_signal< sc_lv<11> > zext_ln26_105_fu_720_p1;
    sc_signal< sc_lv<11> > add_ln26_13_fu_730_p2;
    sc_signal< sc_lv<11> > add_ln26_20_fu_743_p2;
    sc_signal< sc_lv<10> > tmp_28_fu_753_p3;
    sc_signal< sc_lv<7> > tmp_29_fu_764_p3;
    sc_signal< sc_lv<11> > zext_ln26_106_fu_760_p1;
    sc_signal< sc_lv<11> > zext_ln26_107_fu_771_p1;
    sc_signal< sc_lv<11> > sub_ln26_2_fu_775_p2;
    sc_signal< sc_lv<11> > add_ln26_17_fu_786_p2;
    sc_signal< sc_lv<11> > add_ln26_21_fu_800_p2;
    sc_signal< sc_lv<10> > grp_fu_913_p3;
    sc_signal< sc_lv<15> > tmp_14_fu_837_p3;
    sc_signal< sc_lv<16> > zext_ln26_110_fu_844_p1;
    sc_signal< sc_lv<16> > zext_ln35_18_fu_848_p1;
    sc_signal< sc_lv<16> > add_ln35_7_fu_851_p2;
    sc_signal< sc_lv<32> > bitcast_ln34_fu_862_p1;
    sc_signal< sc_lv<8> > tmp_fu_866_p4;
    sc_signal< sc_lv<23> > trunc_ln34_fu_876_p1;
    sc_signal< sc_lv<1> > icmp_ln34_2_fu_886_p2;
    sc_signal< sc_lv<1> > icmp_ln34_fu_880_p2;
    sc_signal< sc_lv<1> > or_ln34_fu_892_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_403_p2;
    sc_signal< sc_lv<1> > and_ln34_fu_898_p2;
    sc_signal< sc_lv<6> > grp_fu_913_p0;
    sc_signal< sc_lv<5> > grp_fu_913_p1;
    sc_signal< sc_lv<5> > grp_fu_913_p2;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > grp_fu_913_p10;
    sc_signal< sc_lv<10> > grp_fu_913_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state24;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<15> ap_const_lv15_5480;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<11> ap_const_lv11_340;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_fu_688_p2();
    void thread_add_ln26_11_fu_589_p2();
    void thread_add_ln26_12_fu_621_p2();
    void thread_add_ln26_13_fu_730_p2();
    void thread_add_ln26_14_fu_781_p2();
    void thread_add_ln26_15_fu_632_p2();
    void thread_add_ln26_16_fu_650_p2();
    void thread_add_ln26_17_fu_786_p2();
    void thread_add_ln26_18_fu_795_p2();
    void thread_add_ln26_19_fu_661_p2();
    void thread_add_ln26_20_fu_743_p2();
    void thread_add_ln26_21_fu_800_p2();
    void thread_add_ln26_22_fu_809_p2();
    void thread_add_ln26_3_fu_457_p2();
    void thread_add_ln26_fu_527_p2();
    void thread_add_ln35_7_fu_851_p2();
    void thread_add_ln35_fu_549_p2();
    void thread_add_ln8_fu_469_p2();
    void thread_and_ln34_fu_898_p2();
    void thread_and_ln35_fu_583_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state24();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state19_pp0_stage2_iter3();
    void thread_ap_block_state20_pp0_stage3_iter3();
    void thread_ap_block_state21_pp0_stage4_iter3();
    void thread_ap_block_state22_pp0_stage0_iter4();
    void thread_ap_block_state23_pp0_stage1_iter4();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_363_p4();
    void thread_ap_phi_mux_f_0_phi_fu_374_p4();
    void thread_ap_phi_mux_indvar_flatten30_phi_fu_330_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_352_p4();
    void thread_ap_phi_mux_r_0_phi_fu_341_p4();
    void thread_ap_ready();
    void thread_bitcast_ln34_fu_862_p1();
    void thread_c_fu_451_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_0_0_0_address0();
    void thread_conv_1_weights_0_0_0_ce0();
    void thread_conv_1_weights_0_1_0_address0();
    void thread_conv_1_weights_0_1_0_ce0();
    void thread_conv_1_weights_0_2_0_address0();
    void thread_conv_1_weights_0_2_0_ce0();
    void thread_conv_1_weights_1_0_0_address0();
    void thread_conv_1_weights_1_0_0_ce0();
    void thread_conv_1_weights_1_1_0_address0();
    void thread_conv_1_weights_1_1_0_ce0();
    void thread_conv_1_weights_1_2_0_address0();
    void thread_conv_1_weights_1_2_0_ce0();
    void thread_conv_1_weights_2_0_0_address0();
    void thread_conv_1_weights_2_0_0_ce0();
    void thread_conv_1_weights_2_1_0_address0();
    void thread_conv_1_weights_2_1_0_ce0();
    void thread_conv_1_weights_2_2_0_address0();
    void thread_conv_1_weights_2_2_0_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_826_p2();
    void thread_grp_fu_381_p0();
    void thread_grp_fu_381_p1();
    void thread_grp_fu_386_p0();
    void thread_grp_fu_386_p1();
    void thread_grp_fu_390_p0();
    void thread_grp_fu_397_p0();
    void thread_grp_fu_913_p0();
    void thread_grp_fu_913_p1();
    void thread_grp_fu_913_p10();
    void thread_grp_fu_913_p2();
    void thread_grp_fu_913_p20();
    void thread_icmp_ln11_fu_475_p2();
    void thread_icmp_ln14_fu_577_p2();
    void thread_icmp_ln34_2_fu_886_p2();
    void thread_icmp_ln34_fu_880_p2();
    void thread_icmp_ln8_fu_463_p2();
    void thread_input_0_address0();
    void thread_input_0_address1();
    void thread_input_0_ce0();
    void thread_input_0_ce1();
    void thread_or_ln34_fu_892_p2();
    void thread_or_ln35_fu_595_p2();
    void thread_r_fu_445_p2();
    void thread_select_ln11_fu_694_p3();
    void thread_select_ln35_10_fu_489_p3();
    void thread_select_ln35_11_fu_533_p3();
    void thread_select_ln35_12_fu_541_p3();
    void thread_select_ln35_13_fu_555_p3();
    void thread_select_ln35_14_fu_563_p3();
    void thread_select_ln35_15_fu_601_p3();
    void thread_select_ln35_16_fu_609_p3();
    void thread_select_ln35_17_fu_638_p3();
    void thread_select_ln35_18_fu_667_p3();
    void thread_select_ln35_fu_481_p3();
    void thread_sext_ln26_1_fu_818_p1();
    void thread_sext_ln26_fu_814_p1();
    void thread_sub_ln26_1_fu_724_p2();
    void thread_sub_ln26_2_fu_775_p2();
    void thread_sub_ln26_fu_521_p2();
    void thread_tmp_10_fu_497_p3();
    void thread_tmp_11_fu_509_p3();
    void thread_tmp_12_fu_702_p3();
    void thread_tmp_13_fu_713_p3();
    void thread_tmp_14_fu_837_p3();
    void thread_tmp_28_fu_753_p3();
    void thread_tmp_29_fu_764_p3();
    void thread_tmp_fu_866_p4();
    void thread_trunc_ln34_fu_876_p1();
    void thread_xor_ln35_fu_571_p2();
    void thread_zext_ln26_102_fu_505_p1();
    void thread_zext_ln26_103_fu_517_p1();
    void thread_zext_ln26_104_fu_709_p1();
    void thread_zext_ln26_105_fu_720_p1();
    void thread_zext_ln26_106_fu_760_p1();
    void thread_zext_ln26_107_fu_771_p1();
    void thread_zext_ln26_108_fu_627_p1();
    void thread_zext_ln26_109_fu_735_p1();
    void thread_zext_ln26_110_fu_844_p1();
    void thread_zext_ln26_111_fu_656_p1();
    void thread_zext_ln26_112_fu_790_p1();
    void thread_zext_ln26_113_fu_748_p1();
    void thread_zext_ln26_114_fu_804_p1();
    void thread_zext_ln26_115_fu_822_p1();
    void thread_zext_ln26_fu_675_p1();
    void thread_zext_ln35_15_fu_617_p1();
    void thread_zext_ln35_16_fu_646_p1();
    void thread_zext_ln35_17_fu_740_p1();
    void thread_zext_ln35_18_fu_848_p1();
    void thread_zext_ln35_19_fu_857_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
