<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p84" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_84{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_84{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_84{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_84{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_84{left:69px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t6_84{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_84{left:217px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t8_84{left:293px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t9_84{left:100px;bottom:973px;letter-spacing:-0.12px;}
#ta_84{left:101px;bottom:956px;letter-spacing:-0.14px;}
#tb_84{left:217px;bottom:956px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tc_84{left:435px;bottom:973px;letter-spacing:-0.15px;}
#td_84{left:437px;bottom:956px;letter-spacing:-0.13px;}
#te_84{left:633px;bottom:956px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tf_84{left:87px;bottom:932px;letter-spacing:-0.18px;}
#tg_84{left:143px;bottom:932px;letter-spacing:-0.14px;}
#th_84{left:89px;bottom:907px;letter-spacing:-0.13px;}
#ti_84{left:150px;bottom:907px;}
#tj_84{left:189px;bottom:907px;letter-spacing:-0.16px;}
#tk_84{left:418px;bottom:907px;letter-spacing:-0.13px;}
#tl_84{left:512px;bottom:907px;letter-spacing:-0.12px;}
#tm_84{left:89px;bottom:883px;letter-spacing:-0.13px;}
#tn_84{left:150px;bottom:883px;}
#to_84{left:189px;bottom:883px;letter-spacing:-0.15px;}
#tp_84{left:418px;bottom:883px;letter-spacing:-0.13px;}
#tq_84{left:512px;bottom:883px;letter-spacing:-0.12px;}
#tr_84{left:89px;bottom:859px;letter-spacing:-0.17px;}
#ts_84{left:150px;bottom:859px;}
#tt_84{left:189px;bottom:859px;letter-spacing:-0.14px;}
#tu_84{left:418px;bottom:859px;letter-spacing:-0.13px;}
#tv_84{left:512px;bottom:859px;letter-spacing:-0.12px;}
#tw_84{left:512px;bottom:842px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tx_84{left:85px;bottom:817px;letter-spacing:-0.17px;}
#ty_84{left:146px;bottom:817px;letter-spacing:-0.12px;}
#tz_84{left:189px;bottom:817px;letter-spacing:-0.15px;}
#t10_84{left:418px;bottom:817px;letter-spacing:-0.14px;}
#t11_84{left:512px;bottom:817px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_84{left:512px;bottom:800px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t13_84{left:85px;bottom:776px;letter-spacing:-0.17px;}
#t14_84{left:146px;bottom:776px;letter-spacing:-0.12px;}
#t15_84{left:189px;bottom:776px;letter-spacing:-0.14px;}
#t16_84{left:419px;bottom:776px;letter-spacing:-0.14px;}
#t17_84{left:512px;bottom:776px;letter-spacing:-0.1px;}
#t18_84{left:512px;bottom:759px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t19_84{left:85px;bottom:735px;letter-spacing:-0.17px;}
#t1a_84{left:146px;bottom:735px;letter-spacing:-0.12px;}
#t1b_84{left:189px;bottom:735px;letter-spacing:-0.16px;}
#t1c_84{left:418px;bottom:735px;letter-spacing:-0.13px;}
#t1d_84{left:512px;bottom:735px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1e_84{left:189px;bottom:694px;letter-spacing:-0.09px;}
#t1f_84{left:512px;bottom:694px;letter-spacing:-0.14px;}
#t1g_84{left:189px;bottom:669px;letter-spacing:-0.14px;}
#t1h_84{left:512px;bottom:669px;letter-spacing:-0.11px;}
#t1i_84{left:512px;bottom:648px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_84{left:189px;bottom:623px;letter-spacing:-0.12px;}
#t1k_84{left:512px;bottom:623px;letter-spacing:-0.14px;}
#t1l_84{left:189px;bottom:599px;letter-spacing:-0.14px;}
#t1m_84{left:512px;bottom:599px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1n_84{left:189px;bottom:574px;letter-spacing:-0.12px;}
#t1o_84{left:512px;bottom:574px;letter-spacing:-0.14px;}
#t1p_84{left:85px;bottom:550px;letter-spacing:-0.15px;}
#t1q_84{left:146px;bottom:550px;letter-spacing:-0.12px;}
#t1r_84{left:189px;bottom:550px;letter-spacing:-0.14px;}
#t1s_84{left:419px;bottom:550px;letter-spacing:-0.15px;}
#t1t_84{left:512px;bottom:550px;letter-spacing:-0.11px;}
#t1u_84{left:512px;bottom:533px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1v_84{left:85px;bottom:509px;letter-spacing:-0.16px;}
#t1w_84{left:146px;bottom:509px;letter-spacing:-0.12px;}
#t1x_84{left:189px;bottom:509px;letter-spacing:-0.15px;}
#t1y_84{left:419px;bottom:509px;letter-spacing:-0.14px;}
#t1z_84{left:512px;bottom:509px;letter-spacing:-0.12px;}
#t20_84{left:512px;bottom:487px;letter-spacing:-0.11px;}
#t21_84{left:512px;bottom:470px;letter-spacing:-0.11px;}
#t22_84{left:189px;bottom:446px;}
#t23_84{left:512px;bottom:446px;letter-spacing:-0.14px;}
#t24_84{left:189px;bottom:422px;}
#t25_84{left:512px;bottom:422px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_84{left:512px;bottom:405px;letter-spacing:-0.12px;}
#t27_84{left:512px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_84{left:189px;bottom:360px;}
#t29_84{left:512px;bottom:360px;letter-spacing:-0.12px;}
#t2a_84{left:512px;bottom:344px;letter-spacing:-0.12px;}
#t2b_84{left:512px;bottom:324px;letter-spacing:-0.12px;}
#t2c_84{left:189px;bottom:299px;}
#t2d_84{left:512px;bottom:299px;letter-spacing:-0.12px;}
#t2e_84{left:512px;bottom:278px;letter-spacing:-0.12px;}
#t2f_84{left:512px;bottom:258px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2g_84{left:189px;bottom:234px;}
#t2h_84{left:512px;bottom:234px;letter-spacing:-0.12px;}
#t2i_84{left:512px;bottom:212px;letter-spacing:-0.12px;}
#t2j_84{left:512px;bottom:192px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2k_84{left:189px;bottom:168px;}
#t2l_84{left:512px;bottom:168px;letter-spacing:-0.14px;}
#t2m_84{left:189px;bottom:144px;}
#t2n_84{left:512px;bottom:144px;letter-spacing:-0.14px;}

.s1_84{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_84{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_84{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_84{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_84{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s6_84{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts84" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg84Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg84" style="-webkit-user-select: none;"><object width="935" height="1210" data="84/84.svg" type="image/svg+xml" id="pdf84" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_84" class="t s1_84">2-68 </span><span id="t2_84" class="t s1_84">Vol. 4 </span>
<span id="t3_84" class="t s2_84">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_84" class="t s3_84">The column “Shared/Unique” applies to multi-core processors based on Intel Core microarchitecture. “Unique” </span>
<span id="t5_84" class="t s3_84">means each processor core has a separate MSR, or a bit field in an MSR governs only a core independently. </span>
<span id="t6_84" class="t s3_84">“Shared” means the MSR or the bit field in an MSR address governs the operation of both processor cores. </span>
<span id="t7_84" class="t s4_84">Table 2-3. </span><span id="t8_84" class="t s4_84">MSRs in Processors Based on Intel® Core™ Microarchitecture </span>
<span id="t9_84" class="t s5_84">Register </span>
<span id="ta_84" class="t s5_84">Address </span><span id="tb_84" class="t s5_84">Register Name / Bit Fields </span>
<span id="tc_84" class="t s5_84">Shared/ </span>
<span id="td_84" class="t s5_84">Unique </span><span id="te_84" class="t s5_84">Bit Description </span>
<span id="tf_84" class="t s5_84">Hex </span><span id="tg_84" class="t s5_84">Dec </span>
<span id="th_84" class="t s6_84">0H </span><span id="ti_84" class="t s6_84">0 </span><span id="tj_84" class="t s6_84">IA32_P5_MC_ADDR </span><span id="tk_84" class="t s6_84">Unique </span><span id="tl_84" class="t s6_84">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="tm_84" class="t s6_84">1H </span><span id="tn_84" class="t s6_84">1 </span><span id="to_84" class="t s6_84">IA32_P5_MC_TYPE </span><span id="tp_84" class="t s6_84">Unique </span><span id="tq_84" class="t s6_84">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="tr_84" class="t s6_84">6H </span><span id="ts_84" class="t s6_84">6 </span><span id="tt_84" class="t s6_84">IA32_MONITOR_FILTER_SIZE </span><span id="tu_84" class="t s6_84">Unique </span><span id="tv_84" class="t s6_84">See Section 9.10.5, “Monitor/Mwait Address Range </span>
<span id="tw_84" class="t s6_84">Determination,” and Table 2-2. </span>
<span id="tx_84" class="t s6_84">10H </span><span id="ty_84" class="t s6_84">16 </span><span id="tz_84" class="t s6_84">IA32_TIME_STAMP_COUNTER </span><span id="t10_84" class="t s6_84">Unique </span><span id="t11_84" class="t s6_84">See Section 18.17, “Time-Stamp Counter,” and see </span>
<span id="t12_84" class="t s6_84">Table 2-2. </span>
<span id="t13_84" class="t s6_84">17H </span><span id="t14_84" class="t s6_84">23 </span><span id="t15_84" class="t s6_84">IA32_PLATFORM_ID </span><span id="t16_84" class="t s6_84">Shared </span><span id="t17_84" class="t s6_84">Platform ID (R) </span>
<span id="t18_84" class="t s6_84">See Table 2-2. </span>
<span id="t19_84" class="t s6_84">17H </span><span id="t1a_84" class="t s6_84">23 </span><span id="t1b_84" class="t s6_84">MSR_PLATFORM_ID </span><span id="t1c_84" class="t s6_84">Shared </span><span id="t1d_84" class="t s6_84">Model Specific Platform ID (R) </span>
<span id="t1e_84" class="t s6_84">7:0 </span><span id="t1f_84" class="t s6_84">Reserved </span>
<span id="t1g_84" class="t s6_84">12:8 </span><span id="t1h_84" class="t s6_84">Maximum Qualified Ratio (R) </span>
<span id="t1i_84" class="t s6_84">The maximum allowed bus ratio. </span>
<span id="t1j_84" class="t s6_84">49:13 </span><span id="t1k_84" class="t s6_84">Reserved </span>
<span id="t1l_84" class="t s6_84">52:50 </span><span id="t1m_84" class="t s6_84">See Table 2-2. </span>
<span id="t1n_84" class="t s6_84">63:53 </span><span id="t1o_84" class="t s6_84">Reserved </span>
<span id="t1p_84" class="t s6_84">1BH </span><span id="t1q_84" class="t s6_84">27 </span><span id="t1r_84" class="t s6_84">IA32_APIC_BASE </span><span id="t1s_84" class="t s6_84">Unique </span><span id="t1t_84" class="t s6_84">See Section 11.4.4, “Local APIC Status and Location,” and </span>
<span id="t1u_84" class="t s6_84">Table 2-2. </span>
<span id="t1v_84" class="t s6_84">2AH </span><span id="t1w_84" class="t s6_84">42 </span><span id="t1x_84" class="t s6_84">MSR_EBL_CR_POWERON </span><span id="t1y_84" class="t s6_84">Shared </span><span id="t1z_84" class="t s6_84">Processor Hard Power-On Configuration (R/W) </span>
<span id="t20_84" class="t s6_84">Enables and disables processor features; (R) indicates </span>
<span id="t21_84" class="t s6_84">current processor configuration. </span>
<span id="t22_84" class="t s6_84">0 </span><span id="t23_84" class="t s6_84">Reserved </span>
<span id="t24_84" class="t s6_84">1 </span><span id="t25_84" class="t s6_84">Data Error Checking Enable (R/W) </span>
<span id="t26_84" class="t s6_84">1 = Enabled; 0 = Disabled </span>
<span id="t27_84" class="t s6_84">Note: Not all processors implement R/W. </span>
<span id="t28_84" class="t s6_84">2 </span><span id="t29_84" class="t s6_84">Response Error Checking Enable (R/W) </span>
<span id="t2a_84" class="t s6_84">1 = Enabled; 0 = Disabled </span>
<span id="t2b_84" class="t s6_84">Note: Not all processor implements R/W. </span>
<span id="t2c_84" class="t s6_84">3 </span><span id="t2d_84" class="t s6_84">MCERR# Drive Enable (R/W) </span>
<span id="t2e_84" class="t s6_84">1 = Enabled; 0 = Disabled </span>
<span id="t2f_84" class="t s6_84">Note: Not all processors implement R/W. </span>
<span id="t2g_84" class="t s6_84">4 </span><span id="t2h_84" class="t s6_84">Address Parity Enable (R/W) </span>
<span id="t2i_84" class="t s6_84">1 = Enabled; 0 = Disabled </span>
<span id="t2j_84" class="t s6_84">Note: Not all processors implement R/W. </span>
<span id="t2k_84" class="t s6_84">5 </span><span id="t2l_84" class="t s6_84">Reserved </span>
<span id="t2m_84" class="t s6_84">6 </span><span id="t2n_84" class="t s6_84">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
