`timescale 1ns / 1ps

module mux2to1 (
    input wire sel,
    input wire [7:0] in0,
    input wire [7:0] in1,
    output reg [7:0] out
);
// This module implements a 2:1 multiplexer using two 8-bit input data and one select wire.

always @(*) begin
    // Using a "case" statement to select the output based on the select wire.
    case (sel)
        0: out = in0; // Select input in0 when sel = 0.
        1: out = in1; // Select input in1 when sel = 1.
        default: out = 8'b0; // Default case, output is 0 when sel is not 0 or 1.
    endcase
end

endmodule