<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta http-equiv="Content-Style-Type" content="text/css" />
		<meta name="generator" content="MediaWiki 1.15alpha" />
		<meta name="keywords" content="List of Intel chipsets,Intel processors,80486,AT Attachment,Advanced Technology Attachment,CMD640,CMOS,CPU Cache,CPU socket,Celeron,Celeron D" />
		<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit" />
		<link rel="edit" title="Edit this page" href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit" />
		<link rel="apple-touch-icon" href="http://en.wikipedia.org/apple-touch-icon.png" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
		<link rel="copyright" href="http://www.gnu.org/copyleft/fdl.html" />
		<link rel="alternate" type="application/rss+xml" title="Wikipedia RSS Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=rss" />
		<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
		<title>List of Intel chipsets - Wikipedia, the free encyclopedia</title>
		<link rel="stylesheet" href="/skins-1.5/common/shared.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/common/commonPrint.css?207xx" type="text/css" media="print" />
		<link rel="stylesheet" href="/skins-1.5/monobook/main.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/chick/main.css?207xx" type="text/css" media="handheld" />
		<!--[if lt IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE50Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE55Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 6]><link rel="stylesheet" href="/skins-1.5/monobook/IE60Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 7]><link rel="stylesheet" href="/skins-1.5/monobook/IE70Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Common.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Print.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="print" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Handheld.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="handheld" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Monobook.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=-&amp;action=raw&amp;maxage=2678400&amp;gen=css" type="text/css" />
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js?207xx"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->

		<script type= "text/javascript">/*<![CDATA[*/
		var skin = "monobook";
		var stylepath = "/skins-1.5";
		var wgArticlePath = "/wiki/$1";
		var wgScriptPath = "/w";
		var wgScript = "/w/index.php";
		var wgVariantArticlePath = false;
		var wgActionPaths = {};
		var wgServer = "http://en.wikipedia.org";
		var wgCanonicalNamespace = "";
		var wgCanonicalSpecialPageName = false;
		var wgNamespaceNumber = 0;
		var wgPageName = "List_of_Intel_chipsets";
		var wgTitle = "List of Intel chipsets";
		var wgAction = "view";
		var wgArticleId = "411523";
		var wgIsArticle = true;
		var wgUserName = null;
		var wgUserGroups = null;
		var wgUserLanguage = "en";
		var wgContentLanguage = "en";
		var wgBreakFrames = false;
		var wgCurRevisionId = 281065259;
		var wgVersion = "1.15alpha";
		var wgEnableAPI = true;
		var wgEnableWriteAPI = true;
		var wgSeparatorTransformTable = ["", ""];
		var wgDigitTransformTable = ["", ""];
		var wgMWSuggestTemplate = "http://en.wikipedia.org/w/api.php?action=opensearch\x26search={searchTerms}\x26namespace={namespaces}\x26suggest";
		var wgDBname = "enwiki";
		var wgSearchNamespaces = [0];
		var wgMWSuggestMessages = ["with suggestions", "no suggestions"];
		var wgRestrictionEdit = [];
		var wgRestrictionMove = [];
		/*]]>*/</script>

		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?207xx"><!-- wikibits js --></script>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js?207xx"></script>
		<script type="text/javascript" src="/skins-1.5/common/mwsuggest.js?207xx"></script>
<script type="text/javascript">/*<![CDATA[*/
var wgNotice='';var wgNoticeLocal='';
/*]]>*/</script>		<script type="text/javascript" src="http://upload.wikimedia.org/centralnotice/wikipedia/en/centralnotice.js?207xx"></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js&amp;useskin=monobook"><!-- site js --></script>
	</head>
<body class="mediawiki ltr ns-0 ns-subject page-List_of_Intel_chipsets skin-monobook">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><script type='text/javascript'>if (wgNotice != '') document.writeln(wgNotice);</script></div>		<h1 id="firstHeading" class="firstHeading">List of Intel chipsets</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>			<!-- start content -->
			<p>This is a <b>list of <a href="/wiki/Motherboard" title="Motherboard">motherboard</a> <a href="/wiki/Chipset" title="Chipset">chipsets</a> made by <a href="/wiki/Intel" title="Intel" class="mw-redirect">Intel</a></b>. It is divided into three main categories: those that use the <a href="/wiki/Peripheral_Component_Interconnect" title="Peripheral Component Interconnect" class="mw-redirect">PCI</a> bus for interconnection (the 4x0 series), those that connect using specialized "Hub Links" (the 8xx and Exxxx series) and those that connect using <a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a> (the 9xx series). The chipsets are listed in chronological order.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#Early_chipsets"><span class="tocnumber">1</span> <span class="toctext">Early chipsets</span></a></li>
<li class="toclevel-1"><a href="#4x0_chipsets"><span class="tocnumber">2</span> <span class="toctext">4x0 chipsets</span></a>
<ul>
<li class="toclevel-2"><a href="#80486_Chipsets"><span class="tocnumber">2.1</span> <span class="toctext">80486 Chipsets</span></a></li>
<li class="toclevel-2"><a href="#Pentium_Chipsets"><span class="tocnumber">2.2</span> <span class="toctext">Pentium Chipsets</span></a></li>
<li class="toclevel-2"><a href="#Pentium_Pro.2FII.2FIII_Chipsets"><span class="tocnumber">2.3</span> <span class="toctext">Pentium Pro/II/III Chipsets</span></a></li>
<li class="toclevel-2"><a href="#Southbridge_4x0_chipsets"><span class="tocnumber">2.4</span> <span class="toctext">Southbridge 4x0 chipsets</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#8xx_and_Exxxx_Chipsets"><span class="tocnumber">3</span> <span class="toctext">8xx and Exxxx Chipsets</span></a>
<ul>
<li class="toclevel-2"><a href="#Pentium_II.2FIII_Chipsets"><span class="tocnumber">3.1</span> <span class="toctext">Pentium II/III Chipsets</span></a></li>
<li class="toclevel-2"><a href="#Pentium_4_Chipsets"><span class="tocnumber">3.2</span> <span class="toctext">Pentium 4 Chipsets</span></a></li>
<li class="toclevel-2"><a href="#Itanium_Chipsets"><span class="tocnumber">3.3</span> <span class="toctext">Itanium Chipsets</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#9xx_Chipsets_and_x3x.2Fx4x_Chipsets"><span class="tocnumber">4</span> <span class="toctext">9xx Chipsets and x3x/x4x Chipsets</span></a>
<ul>
<li class="toclevel-2"><a href="#Pentium_4.2FD.2FXE_Chipsets"><span class="tocnumber">4.1</span> <span class="toctext">Pentium 4/D/XE Chipsets</span></a></li>
<li class="toclevel-2"><a href="#Core_2_Chipsets"><span class="tocnumber">4.2</span> <span class="toctext">Core 2 Chipsets</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Nehalem_Chipsets"><span class="tocnumber">5</span> <span class="toctext">Nehalem Chipsets</span></a></li>
<li class="toclevel-1"><a href="#Mobile_Chipsets"><span class="tocnumber">6</span> <span class="toctext">Mobile Chipsets</span></a></li>
<li class="toclevel-1"><a href="#Notes"><span class="tocnumber">7</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">8</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#See_also"><span class="tocnumber">9</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">10</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script>
<p><a name="Early_chipsets" id="Early_chipsets"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=1" title="Edit section: Early chipsets">edit</a>]</span> <span class="mw-headline">Early chipsets</span></h2>
<p>Intel licensed <a href="/wiki/ZyMOS" title="ZyMOS" class="mw-redirect">ZyMOS</a> POACH chipset for <a href="/wiki/Intel_80286" title="Intel 80286">Intel 80286</a> and <a href="/wiki/Intel_80386" title="Intel 80386">Intel 80386</a>SX processors.</p>
<p>List of early Intel chipset includes:<sup id="cite_ref-0" class="reference"><a href="#cite_note-0" title=""><span>[</span>1<span>]</span></a></sup></p>
<ul>
<li>82350 <a href="/wiki/Extended_Industry_Standard_Architecture" title="Extended Industry Standard Architecture">EISA</a></li>
<li>82350DT <a href="/wiki/Extended_Industry_Standard_Architecture" title="Extended Industry Standard Architecture">EISA</a></li>
<li>82310 <a href="/wiki/Micro_Channel_architecture" title="Micro Channel architecture">MCA</a></li>
<li>82340SX PC AT</li>
<li>82340DX PC AT</li>
<li>82320 <a href="/wiki/Micro_Channel_architecture" title="Micro Channel architecture">MCA</a></li>
<li>80360SL was a chipset for the mobile <a href="/wiki/Intel_80386#The_i386SL_variant" title="Intel 80386">80386SL</a> and <a href="/wiki/Intel_80486SL" title="Intel 80486SL">80486SL</a> processors. It integrated <a href="/wiki/Direct_memory_access" title="Direct memory access">DMA</a> controller, an interrupt controller <a href="/wiki/Programmable_Interrupt_Controller" title="Programmable Interrupt Controller">PIC</a>, serial and parallel ports, and power-management logic for the processor.</li>
</ul>
<p><a name="4x0_chipsets" id="4x0_chipsets"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=2" title="Edit section: 4x0 chipsets">edit</a>]</span> <span class="mw-headline">4x0 chipsets</span></h2>
<p><a name="80486_Chipsets" id="80486_Chipsets"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=3" title="Edit section: 80486 Chipsets">edit</a>]</span> <span class="mw-headline"><a href="/wiki/80486" title="80486" class="mw-redirect">80486</a> Chipsets</span></h3>
<table class="wikitable" style="font-size: 90%;">
<tr>
<th><a href="/wiki/Chipset" title="Chipset">Chipset</a></th>
<th>Code Name</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors</th>
<th><a href="/wiki/Front_side_bus" title="Front side bus" class="mw-redirect">FSB</a></th>
<th><a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">SMP</a></th>
<th>Memory types</th>
<th>Max. memory</th>
<th><a href="/wiki/Parity_bit" title="Parity bit">Parity</a>/<a href="/wiki/Error-correcting_code" title="Error-correcting code" class="mw-redirect">ECC</a></th>
<th><a href="/wiki/CPU_Cache#Multi-level_caches" title="CPU Cache" class="mw-redirect">L2 Cache</a> Type</th>
<th><a href="/wiki/Peripheral_Component_Interconnect" title="Peripheral Component Interconnect" class="mw-redirect">PCI</a> support</th>
</tr>
<tr>
<td>420TX</td>
<td>Saturn</td>
<td></td>
<td>November 1992</td>
<td>5 <a href="/wiki/Volt" title="Volt">V</a> 486</td>
<td>Up to 33 MHz</td>
<td>No</td>
<td><a href="/wiki/Dynamic_random_access_memory#Fast_Page_Mode_DRAM_.28FPM.29" title="Dynamic random access memory">FPM</a></td>
<td>128 MB (128 <a href="/wiki/Mebibyte" title="Mebibyte">MiB</a>)</td>
<td>Parity</td>
<td>Async</td>
<td>2.0</td>
</tr>
<tr>
<td>420EX</td>
<td>Aries</td>
<td></td>
<td>March 1994</td>
<td>5 V / 3.3 V 486</td>
<td>Up to 50 MHz</td>
<td>No</td>
<td>FPM</td>
<td>128 MB</td>
<td>Parity</td>
<td>Async</td>
<td>2.0</td>
</tr>
<tr>
<td>420ZX</td>
<td>Saturn II</td>
<td></td>
<td>March 1994</td>
<td>5 V / 3.3 V 486</td>
<td>Up to 33 MHz</td>
<td>No</td>
<td>FPM</td>
<td>160 MB</td>
<td>Parity</td>
<td>Async</td>
<td>2.1</td>
</tr>
</table>
<p><a name="Pentium_Chipsets" id="Pentium_Chipsets"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=4" title="Edit section: Pentium Chipsets">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium" title="Pentium">Pentium</a> Chipsets</span></h3>
<p>While not an actual Intel chipset bug, the Mercury and Neptune chipsets could be found paired with RZ1000 and <a href="/wiki/CMD640" title="CMD640">CMD640</a> IDE controllers with data corruption bugs.</p>
<table class="wikitable" style="font-size: 90%;">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part Numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors</th>
<th>FSB</th>
<th>SMP</th>
<th>Memory types</th>
<th>Max. memory</th>
<th>Max. cacheable</th>
<th>Parity/ECC</th>
<th>L2 Cache Type</th>
<th>PCI support</th>
<th>AGP support</th>
</tr>
<tr>
<td>430LX</td>
<td>Mercury<sup id="cite_ref-1" class="reference"><a href="#cite_note-1" title=""><span>[</span>2<span>]</span></a></sup></td>
<td></td>
<td>SIO</td>
<td>March 1993</td>
<td>P60/66</td>
<td>66 MHz</td>
<td>No</td>
<td>FPM</td>
<td>192 MB</td>
<td>192 MB</td>
<td>Parity</td>
<td>Async</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>430NX</td>
<td>Neptune<sup id="cite_ref-2" class="reference"><a href="#cite_note-2" title=""><span>[</span>3<span>]</span></a></sup></td>
<td></td>
<td>SIO</td>
<td>March 1994</td>
<td>P75+</td>
<td>66 MHz</td>
<td>Yes</td>
<td>FPM</td>
<td>512 MB</td>
<td>512 MB</td>
<td>Parity</td>
<td>Async</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>430FX</td>
<td>Triton<sup id="cite_ref-3" class="reference"><a href="#cite_note-3" title=""><span>[</span>4<span>]</span></a></sup><sup id="cite_ref-TritonIIref_4-0" class="reference"><a href="#cite_note-TritonIIref-4" title=""><span>[</span>5<span>]</span></a></sup></td>
<td></td>
<td>PIIX</td>
<td>January 1995</td>
<td>P75+</td>
<td>66 MHz</td>
<td>No</td>
<td>FPM/<a href="/wiki/Dynamic_random_access_memory#Extended_Data_Out_.28EDO.29_DRAM" title="Dynamic random access memory">EDO</a></td>
<td>128MB</td>
<td>64MB</td>
<td>Neither</td>
<td>Async/Pburst</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>430MX</td>
<td>Mobile Triton</td>
<td></td>
<td>MPIIX</td>
<td>October 1995</td>
<td>P75+</td>
<td>66 MHz</td>
<td>No</td>
<td>FPM/EDO</td>
<td>128 MB</td>
<td>64 MB</td>
<td>Neither</td>
<td>Async/Pburst</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>430HX</td>
<td><a href="/wiki/Triton_II" title="Triton II">Triton II</a><sup id="cite_ref-5" class="reference"><a href="#cite_note-5" title=""><span>[</span>6<span>]</span></a></sup><sup id="cite_ref-TritonIIref_4-1" class="reference"><a href="#cite_note-TritonIIref-4" title=""><span>[</span>5<span>]</span></a></sup></td>
<td></td>
<td>PIIX3</td>
<td>February 1996</td>
<td>P75+</td>
<td>66 MHz</td>
<td>Yes</td>
<td>FPM/EDO</td>
<td>512 MB</td>
<td>512/64 MB<br />
Depends on <a href="/wiki/Tag_RAM" title="Tag RAM" class="mw-redirect">Tag RAM</a> used</td>
<td>Both</td>
<td>Async/Pburst</td>
<td>2.1</td>
<td>No</td>
</tr>
<tr>
<td>430VX</td>
<td>Triton&#160;II<sup id="cite_ref-6" class="reference"><a href="#cite_note-6" title=""><span>[</span>7<span>]</span></a></sup><sup id="cite_ref-TritonIIref_4-2" class="reference"><a href="#cite_note-TritonIIref-4" title=""><span>[</span>5<span>]</span></a></sup></td>
<td></td>
<td>PIIX3</td>
<td>February 1996</td>
<td>P75+</td>
<td>66 MHz</td>
<td>No</td>
<td>FPM/EDO/<a href="/wiki/SDR_SDRAM" title="SDR SDRAM" class="mw-redirect">SDRAM</a></td>
<td>128 MB</td>
<td>64 MB</td>
<td>Neither</td>
<td>Async/Pburst</td>
<td>2.1</td>
<td>No</td>
</tr>
<tr>
<td>430TX<sup id="cite_ref-7" class="reference"><a href="#cite_note-7" title=""><span>[</span>8<span>]</span></a></sup></td>
<td></td>
<td>82439TX</td>
<td>PIIX4</td>
<td>February 1997</td>
<td>P75+</td>
<td>66 MHz</td>
<td>No</td>
<td>FPM/EDO/SDRAM</td>
<td>256 MB</td>
<td>64 MB</td>
<td>Neither</td>
<td>Async/Pburst</td>
<td>2.1</td>
<td>No</td>
</tr>
</table>
<p><a name="Pentium_Pro.2FII.2FIII_Chipsets" id="Pentium_Pro.2FII.2FIII_Chipsets"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=5" title="Edit section: Pentium Pro/II/III Chipsets">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a>/<a href="/wiki/Pentium_II" title="Pentium II">II</a>/<a href="/wiki/Pentium_III" title="Pentium III">III</a> Chipsets</span></h3>
<table class="wikitable" style="font-size: 90%;">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors <sup id="fn_1_back"><a href="#fn_1" title="">1</a></sup></th>
<th>FSB</th>
<th>SMP</th>
<th>Memory types</th>
<th>Max. memory</th>
<th>Memory banks</th>
<th>Parity/ECC</th>
<th>PCI support</th>
<th>AGP support</th>
</tr>
<tr>
<td>450KX</td>
<td>Mars</td>
<td>82451KX, 82452KX, 82453KX, 82454KX</td>
<td>Various</td>
<td>November 1995</td>
<td>Pentium Pro</td>
<td>66 MHz</td>
<td>Yes</td>
<td>FPM</td>
<td>8 GB (8 <a href="/wiki/Gibibyte" title="Gibibyte">GiB</a>)</td>
<td></td>
<td>Both</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>450GX</td>
<td>Orion</td>
<td>82451GX, 82452GX, 82453GX, 82454GX</td>
<td>Various</td>
<td>November 1995</td>
<td>Pentium Pro</td>
<td>66 MHz</td>
<td>Yes (Up to four)</td>
<td>FPM</td>
<td>8 GB</td>
<td></td>
<td>Both</td>
<td>2.0</td>
<td>No</td>
</tr>
<tr>
<td>440FX</td>
<td>Natoma</td>
<td>82441FX, 82442FX</td>
<td>PIIX3</td>
<td>May 1996</td>
<td>Pentium Pro/Pentium II</td>
<td>66 MHz</td>
<td>Yes</td>
<td>FPM/EDO/<a href="/wiki/Dynamic_Random_Access_Memory#Burst_EDO_.28BEDO.29_DRAM" title="Dynamic Random Access Memory" class="mw-redirect">BEDO</a></td>
<td>1 GB</td>
<td>4</td>
<td>Both</td>
<td>2.1</td>
<td>No</td>
</tr>
<tr>
<td>440LX</td>
<td>Balboa</td>
<td>82443LX</td>
<td>PIIX4</td>
<td>August 1997</td>
<td>Pentium II</td>
<td>66 MHz</td>
<td>Yes</td>
<td>FPM/EDO/SDRAM</td>
<td>1GB EDO / 512 MB SDRAM</td>
<td>4</td>
<td>Both</td>
<td>2.1</td>
<td>AGP 2x</td>
</tr>
<tr>
<td>440EX</td>
<td>n/a</td>
<td>82443EX</td>
<td>PIIX4E</td>
<td>April 1998</td>
<td>Celeron/Pentium II</td>
<td>66 MHz</td>
<td>No</td>
<td>EDO/SDRAM</td>
<td>256 MB</td>
<td>2</td>
<td>Neither</td>
<td>2.1</td>
<td>AGP 2x</td>
</tr>
<tr>
<td><a href="/wiki/Intel_440BX" title="Intel 440BX">440BX</a></td>
<td>Seattle</td>
<td>82443BX</td>
<td>PIIX4E</td>
<td>April 1998</td>
<td>Pentium II/III, Celeron</td>
<td>66/100 MHz</td>
<td>Yes</td>
<td>EDO/SDRAM</td>
<td>1 GB</td>
<td>4</td>
<td>Both</td>
<td>2.1 (64-bit optional)</td>
<td>AGP 2x</td>
</tr>
<tr>
<td>440GX</td>
<td>n/a</td>
<td>82443GX</td>
<td>PIIX4E</td>
<td>June 1998</td>
<td>Pentium II/III, <a href="/wiki/Xeon" title="Xeon">Xeon</a></td>
<td>100 MHz</td>
<td>Yes</td>
<td>SDRAM</td>
<td>2 GB</td>
<td>4</td>
<td>Both</td>
<td>2.1</td>
<td>AGP 2x</td>
</tr>
<tr>
<td>450NX</td>
<td>n/a</td>
<td>82451NX, 82452NX, 82453NX, 82454NX</td>
<td>PIIX4E</td>
<td>June 1998</td>
<td>Pentium II/III, Xeon</td>
<td>100 MHz</td>
<td>Yes (Up to four)</td>
<td>FPM/EDO</td>
<td>8 GB</td>
<td>4</td>
<td>Both</td>
<td>2.1 (64-bit optional)</td>
<td>No</td>
</tr>
<tr>
<td>440ZX/440ZX-66</td>
<td>n/a</td>
<td>82443ZX</td>
<td>PIIX4E</td>
<td>November 1998</td>
<td>Celeron, Pentium II/III</td>
<td>100/66 MHz</td>
<td>No</td>
<td>SDRAM</td>
<td>512 MB</td>
<td>2</td>
<td>Neither</td>
<td>2.1</td>
<td>AGP 2x</td>
</tr>
<tr>
<td>440MX</td>
<td>Banister</td>
<td>82443MX</td>
<td>same chip</td>
<td></td>
<td>Pentium II/mobile Celeron</td>
<td>66/100 MHz</td>
<td>No</td>
<td>SDRAM</td>
<td>256 MB</td>
<td>2</td>
<td>Neither</td>
<td>2.2</td>
<td>No</td>
</tr>
</table>
<p><a name="Southbridge_4x0_chipsets" id="Southbridge_4x0_chipsets"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=6" title="Edit section: Southbridge 4x0 chipsets">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Southbridge_(computing)" title="Southbridge (computing)">Southbridge</a> 4x0 chipsets</span></h3>
<table class="wikitable" style="font-size: 90%;">
<tr>
<th>Chipset</th>
<th>Part Number</th>
<th><a href="/wiki/Advanced_Technology_Attachment" title="Advanced Technology Attachment" class="mw-redirect">ATA</a> support</th>
<th><a href="/wiki/Universal_Serial_Bus" title="Universal Serial Bus">USB</a> support</th>
<th><a href="/wiki/CMOS" title="CMOS">CMOS</a>/clock</th>
<th>ISA support</th>
<th>LPC support</th>
<th>Power management</th>
</tr>
<tr>
<td>SIO</td>
<td>82378IB/ZB</td>
<td>None</td>
<td>None</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td><a href="/wiki/System_Management_Mode" title="System Management Mode">SMM</a></td>
</tr>
<tr>
<td><a href="/wiki/PIIX" title="PIIX" class="mw-redirect">PIIX</a></td>
<td>82371FB</td>
<td><a href="/wiki/Programmed_input/output" title="Programmed input/output">PIO</a> / <a href="/wiki/WDMA_(computer)" title="WDMA (computer)">WDMA</a></td>
<td>None</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>SMM</td>
</tr>
<tr>
<td>MPIIX</td>
<td>82371MX</td>
<td>PIO</td>
<td>None</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>SMM</td>
</tr>
<tr>
<td><a href="/wiki/PIIX" title="PIIX" class="mw-redirect">PIIX</a>3</td>
<td>82371SB</td>
<td>PIO / WDMA</td>
<td>1 Controller, 2 Ports</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>SMM</td>
</tr>
<tr>
<td><a href="/wiki/PIIX" title="PIIX" class="mw-redirect">PIIX</a>4</td>
<td>82371AB</td>
<td>PIO / <a href="/wiki/AT_Attachment#ATA_standards_versions.2C_transfer_rates.2C_and_features" title="AT Attachment" class="mw-redirect">UDMA 33</a></td>
<td>1 Controller, 2 Ports</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>SMM</td>
</tr>
<tr>
<td><a href="/wiki/PIIX" title="PIIX" class="mw-redirect">PIIX</a>4E</td>
<td>82371EB</td>
<td>PIO / UDMA 33</td>
<td>1 Controller, 2 Ports</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>SMM</td>
</tr>
</table>
<p><a name="8xx_and_Exxxx_Chipsets" id="8xx_and_Exxxx_Chipsets"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=7" title="Edit section: 8xx and Exxxx Chipsets">edit</a>]</span> <span class="mw-headline">8xx and Exxxx Chipsets</span></h2>
<p><a name="Pentium_II.2FIII_Chipsets" id="Pentium_II.2FIII_Chipsets"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=8" title="Edit section: Pentium II/III Chipsets">edit</a>]</span> <span class="mw-headline">Pentium II/III Chipsets</span></h3>
<table class="wikitable" style="font-size: 90%;">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors</th>
<th>FSB</th>
<th>SMP</th>
<th>Memory types</th>
<th>Max. memory</th>
<th>Memory banks</th>
<th>Parity or ECC</th>
<th>PCI</th>
<th>Ext. AGP/speed</th>
<th>IGP</th>
</tr>
<tr>
<td><a href="/wiki/Intel_810" title="Intel 810">810</a></td>
<td>Whitney</td>
<td>82810</td>
<td><a href="/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICH</a>/ICH0</td>
<td>April 1999</td>
<td>Celeron, Pentium II/III</td>
<td>66/100 MHz</td>
<td>No</td>
<td>EDO/PC100 SDRAM</td>
<td>512 MB</td>
<td>2</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td><a href="/wiki/Intel_810" title="Intel 810">810E</a></td>
<td>Whitney</td>
<td>82810E</td>
<td>ICH</td>
<td>September 1999</td>
<td>Celeron, Pentium II/III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC100 SDRAM</td>
<td>512 MB</td>
<td>2</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td><a href="/wiki/Intel_810" title="Intel 810">810E2</a></td>
<td>Whitney</td>
<td>8210E</td>
<td>ICH2</td>
<td></td>
<td>Celeron, Pentium II/III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC100 SDRAM</td>
<td>512 MB</td>
<td>2</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>820</td>
<td>Camino</td>
<td>82820</td>
<td>ICH</td>
<td>November 1999</td>
<td>Pentium II/III, Celeron</td>
<td>66/100/133 MHz</td>
<td>Yes</td>
<td>PC800 <a href="/wiki/RDRAM" title="RDRAM">RDRAM</a>/PC133 SDRAM (with <a href="/w/index.php?title=Memory_translator_hub&amp;action=edit&amp;redlink=1" class="new" title="Memory translator hub (page does not exist)">MTH)</a></td>
<td>1 GB</td>
<td>2</td>
<td>Both</td>
<td>v2.2/33 MHz</td>
<td>Yes/AGP 4x</td>
<td>No</td>
</tr>
<tr>
<td>840</td>
<td>Carmel</td>
<td>82840</td>
<td>ICH</td>
<td>October 1999</td>
<td>Pentium III, Xeon</td>
<td>66/100/133 MHz</td>
<td>Yes</td>
<td><a href="/wiki/Dual-channel_architecture" title="Dual-channel architecture">Dual-Channel</a> PC800 <a href="/wiki/RDRAM" title="RDRAM">RDRAM</a></td>
<td>4 GB</td>
<td>3x2</td>
<td>Both</td>
<td>v2.2/66 MHz</td>
<td>Yes/AGP 4x</td>
<td>No</td>
</tr>
<tr>
<td>820E</td>
<td>Camino</td>
<td>82820</td>
<td>ICH2</td>
<td>June 2000</td>
<td>Pentium II/III, Celeron</td>
<td>66/100/133 MHz</td>
<td>Yes</td>
<td>PC800 <a href="/wiki/RDRAM" title="RDRAM">RDRAM</a>/PC133 SDRAM (with <a href="/w/index.php?title=Memory_translator_hub&amp;action=edit&amp;redlink=1" class="new" title="Memory translator hub (page does not exist)">MTH)</a></td>
<td>1 GB</td>
<td>2</td>
<td>Both</td>
<td>v2.2/33 MHz</td>
<td>Yes/AGP 4x</td>
<td>No</td>
</tr>
<tr>
<td>815</td>
<td>Solano</td>
<td>82815</td>
<td>ICH</td>
<td>June 2000</td>
<td>Celeron, Pentium II/III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>2</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>Yes/AGP 4x</td>
<td>Yes</td>
</tr>
<tr>
<td>815E</td>
<td>Solano</td>
<td>82815</td>
<td>ICH2</td>
<td>June 2000</td>
<td>Celeron, Pentium II/III</td>
<td>66/100/133 MHz</td>
<td>Yes (2)</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>2</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>Yes/AGP 4x</td>
<td>Yes</td>
</tr>
<tr>
<td>815EP</td>
<td>Solano</td>
<td>82815EP</td>
<td>ICH2</td>
<td>November 2000</td>
<td>Celeron, Pentium II/III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>3</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>Yes/AGP 4x</td>
<td>No</td>
</tr>
<tr>
<td>815P</td>
<td>Solano</td>
<td>82815EP</td>
<td>ICH/ICH0</td>
<td>March 2001</td>
<td>Celeron, Pentium III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>3</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>Yes/AGP 4x</td>
<td>No</td>
</tr>
<tr>
<td>815G</td>
<td>Solano</td>
<td>82815G</td>
<td>ICH/ICH0</td>
<td>September 2001</td>
<td>Celeron, Pentium III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>3</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>815EG</td>
<td>Solano</td>
<td>82815G</td>
<td>ICH2</td>
<td>September 2001</td>
<td>Celeron, Pentium III</td>
<td>66/100/133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>512 MB</td>
<td>3</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>830M</td>
<td>Almador</td>
<td>82830M</td>
<td>ICH3M</td>
<td>July 2001</td>
<td>Celeron, Pentium III-M</td>
<td>133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>1 GB</td>
<td>2</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>Yes/AGP 4x</td>
<td>Yes</td>
</tr>
<tr>
<td>830MG</td>
<td>Almador</td>
<td>82830MG</td>
<td>ICH3M</td>
<td></td>
<td>Celeron, Pentium III-M</td>
<td>133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>1 GB</td>
<td>2</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>830MP</td>
<td>Almador</td>
<td>82830MP</td>
<td>ICH3M</td>
<td></td>
<td>Celeron, Pentium III-M</td>
<td>133 MHz</td>
<td>No</td>
<td>PC133 SDRAM</td>
<td>1 GB</td>
<td>2</td>
<td>Neither</td>
<td>v2.2/33 MHz</td>
<td>Yes/AGP 4x</td>
<td>No</td>
</tr>
</table>
<p><a name="Pentium_4_Chipsets" id="Pentium_4_Chipsets"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=9" title="Edit section: Pentium 4 Chipsets">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> Chipsets</span></h3>
<table class="wikitable" style="font-size: 90%;">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors</th>
<th>FSB</th>
<th>SMP</th>
<th>Memory types</th>
<th>Max. memory</th>
<th>Memory banks</th>
<th>Parity/ECC</th>
<th>PCI Type</th>
<th>Graphics</th>
</tr>
<tr>
<td>850</td>
<td>Tehama</td>
<td>82850 (MCH)</td>
<td>ICH2</td>
<td>November 2000</td>
<td>Pentium 4</td>
<td>400 MHz</td>
<td>No</td>
<td>PC800/600 RDRAM</td>
<td>2 GB</td>
<td>4</td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>860</td>
<td>Colusa</td>
<td>82860 (MCH)</td>
<td>ICH2</td>
<td>May 2001</td>
<td>Xeon</td>
<td>400 MHz</td>
<td>Yes</td>
<td>PC800/600 RDRAM</td>
<td>4 GB (w/2 repeaters)</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>845</td>
<td>Brookdale</td>
<td>82845 (MCH)</td>
<td>ICH2</td>
<td>January 2002</td>
<td>Celeron, Pentium 4</td>
<td>400 MHz</td>
<td>No</td>
<td>DDR 200/266 or PC133</td>
<td>2 GB DDR 3 GB SDR</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>845MP</td>
<td>Brookdale</td>
<td>82845 (MCH)</td>
<td>ICH3-M</td>
<td></td>
<td>Mobile Celeron, Pentium 4-M</td>
<td>400 MHz</td>
<td>No</td>
<td>DDR 200/266</td>
<td>1 GB</td>
<td>2</td>
<td>No/No</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>850E</td>
<td>Tehama</td>
<td>82850E (MCH)</td>
<td>ICH2</td>
<td>May 2002</td>
<td>Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>PC1066/800 RDRAM</td>
<td>2 GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>845E</td>
<td>Brookdale</td>
<td>82845E (MCH)</td>
<td>ICH4</td>
<td>May 2002</td>
<td>Celeron, Celeron D, Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 200/266</td>
<td>2 GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>845GL</td>
<td></td>
<td>82845GL (GMCH)</td>
<td>ICH4</td>
<td>May 2002</td>
<td>Celeron, Pentium 4</td>
<td>400 MHz</td>
<td>No</td>
<td>DDR 266, PC133</td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>Integrated</td>
</tr>
<tr>
<td>845G</td>
<td></td>
<td>82845G (GMCH)</td>
<td>ICH4</td>
<td>May 2002</td>
<td>Celeron, Celeron D, Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 266, PC133</td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 4x &amp; Integrated</td>
</tr>
<tr>
<td>845GE</td>
<td></td>
<td>82845GE (GMCH)</td>
<td>ICH4</td>
<td>October 2002</td>
<td>Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 266/<a href="/wiki/PC2700" title="PC2700" class="mw-redirect">333</a></td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 4x &amp; Integrated</td>
</tr>
<tr>
<td>845PE</td>
<td></td>
<td>82845PE (MCH)</td>
<td>ICH4</td>
<td>October 2002</td>
<td>Celeron, Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 266/<a href="/wiki/PC2700" title="PC2700" class="mw-redirect">333</a></td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 4x</td>
</tr>
<tr>
<td>845GV</td>
<td></td>
<td>82845GV (GMCH)</td>
<td>ICH4</td>
<td>October 2002</td>
<td>Celeron, Celeron D, Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>DDR 266/<a href="/wiki/PC2700" title="PC2700" class="mw-redirect">333</a>, PC133</td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>Integrated</td>
</tr>
<tr>
<td>E7500</td>
<td>Plumas</td>
<td>E7500 (MCH)</td>
<td>ICH3-S</td>
<td>February 2002</td>
<td>Xeon</td>
<td>400 MHz</td>
<td>Yes</td>
<td>Dual Channel DDR 200/266</td>
<td>16 GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>PCI-X</td>
</tr>
<tr>
<td>E7501</td>
<td>Plumas 533</td>
<td>E7500 (MCH)</td>
<td>ICH3-S</td>
<td>December 2002</td>
<td>Xeon, Pentium M</td>
<td>400/533 MHz</td>
<td>Yes</td>
<td>DDR 200/266</td>
<td>16 GB Dual Channel, 8GB Single Channel</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>PCI-X</td>
</tr>
<tr>
<td>E7505</td>
<td>Placer</td>
<td>E7505 (MCH)</td>
<td>ICH4</td>
<td>November 2002</td>
<td>Xeon</td>
<td>400/533 MHz</td>
<td>Yes</td>
<td>DDR 200/266</td>
<td>16 GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 8x</td>
</tr>
<tr>
<td>E7205</td>
<td>Granite Bay</td>
<td>E7205 (MCH)</td>
<td>ICH4</td>
<td>November 2002</td>
<td>Pentium 4</td>
<td>400/533 MHz</td>
<td>No</td>
<td>Dual Channel DDR 200/266</td>
<td>4 GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 8x</td>
</tr>
<tr>
<td>875P</td>
<td>Canterwood</td>
<td>82875P (MCH)</td>
<td>ICH5/ICH5R</td>
<td>April 2003</td>
<td>Pentium 4</td>
<td>400/533/800 MHz</td>
<td>No</td>
<td>Dual Channel DDR 266/<a href="/wiki/PC2700" title="PC2700" class="mw-redirect">333</a>/400</td>
<td>4 GB</td>
<td></td>
<td>Yes/Yes</td>
<td></td>
<td>AGP 8X</td>
</tr>
<tr>
<td>865G</td>
<td>Springdale</td>
<td>82865G (GMCH)</td>
<td>ICH5/ICH5R</td>
<td>May 2003</td>
<td>Pentium 4, Celeron, Celeron D</td>
<td>400/533/800 MHz</td>
<td>No</td>
<td>Dual Channel DDR 266/<a href="/wiki/PC2700" title="PC2700" class="mw-redirect">333</a>/400</td>
<td>4 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 8x &amp; Integrated</td>
</tr>
<tr>
<td>865P</td>
<td>Springdale</td>
<td>82865P</td>
<td>ICH5</td>
<td>May 2003</td>
<td>Pentium 4, Celeron D</td>
<td>400/533 MHz</td>
<td>No</td>
<td>Dual Channel DDR 266/<a href="/wiki/PC2700" title="PC2700" class="mw-redirect">333</a></td>
<td>4 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 8X</td>
</tr>
<tr>
<td>865PE</td>
<td>Springdale</td>
<td>82865PE</td>
<td>ICH5/ICH5R</td>
<td>May 2003</td>
<td>Pentium 4, Celeron D</td>
<td>400/533/800 MHz</td>
<td>No</td>
<td>Dual Channel DDR 266/<a href="/wiki/PC2700" title="PC2700" class="mw-redirect">333</a>/400</td>
<td>4 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 8x</td>
</tr>
<tr>
<td>848P</td>
<td></td>
<td>82848P (MCH)</td>
<td>ICH5/ICH5R</td>
<td>August 2003</td>
<td>Celeron, Celeron D, Pentium 4</td>
<td>400/533/800 MHz</td>
<td>No</td>
<td>DDR 266/<a href="/wiki/PC2700" title="PC2700" class="mw-redirect">333</a>/400</td>
<td>2 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>AGP 8x</td>
</tr>
<tr>
<td>865GV</td>
<td></td>
<td>82865GV (GMCH)</td>
<td>ICH5/ICH5R</td>
<td>September 2003</td>
<td>Pentium 4</td>
<td>400/533/800 MHz</td>
<td>No</td>
<td>Dual Channel DDR 266/<a href="/wiki/PC2700" title="PC2700" class="mw-redirect">333</a>/400</td>
<td>4 GB</td>
<td></td>
<td>No/No</td>
<td></td>
<td>Integrated</td>
</tr>
</table>
<ul>
<li>E7500 (Plumas)
<ul>
<li>Similar feature set to 860, but uses dual-channel DDR, and has support for PCI-X, but not AGP.</li>
<li>Sub-versions:
<ul>
<li>E7501 - Mostly the same as E7500, but with support for 533 MHz bus and USB 2.0.</li>
<li>E7505 (Placer) - E7501 with AGP 8x.</li>
</ul>
</li>
</ul>
</li>
<li>E7205 (Granite Bay)
<ul>
<li>Workstation chipset, supports AGP 8x and dual-channel DDR. Other features are the same as 845PE.</li>
</ul>
</li>
<li>875P (Canterwood)
<ul>
<li>Similar to E7205, but adds support for 800 MHz bus, DDR at 400 MHz, <a href="/wiki/Intel_Communication_Streaming_Architecture" title="Intel Communication Streaming Architecture">Communication Streaming Architecture</a> (CSA), <a href="/wiki/Serial_ATA" title="Serial ATA">Serial ATA</a> (with <a href="/wiki/Redundant_array_of_independent_disks" title="Redundant array of independent disks" class="mw-redirect">RAID</a> in certain configurations) and Performance Acceleration Technology (<a href="/wiki/Performance_acceleration_technology" title="Performance acceleration technology">PAT</a>), a mode purported to cut down memory latency.</li>
</ul>
</li>
<li>865PE (Springdale)
<ul>
<li>875P without PAT, though it was possible to enable PAT in some early revisions. Also lacks ECC Memory support.</li>
<li>Sub-versions:
<ul>
<li>865P - The same as 865PE, but supports only 533 MHz bus and 333 MHz memory.</li>
<li>848P - Single memory channel version of 865PE.</li>
</ul>
</li>
</ul>
</li>
<li>865G (Springdale-G)
<ul>
<li>865PE with integrated graphics (Intel Extreme Graphics 2). PAT never supported in any revisions.</li>
<li>Sub-versions:
<ul>
<li>865GL - 865G without external AGP slot.</li>
</ul>
</li>
</ul>
</li>
<li>E7525 (Tumwater)
<ul>
<li>Dual Xeon, supports an 800 MHz bus, PCI Express and DDR-II. Other features are the same as 875/865.</li>
<li>Sub-versions:
<ul>
<li>E7520/E7320 (Lindenhurst) - Same feature-set as E7525, but has the PCI Express links set out in a way better suited to servers than workstations. The E7520 and E7320 chipsets are functionally equivalent, but the E7320 has fewer I/O ports <a href="http://www.intel.com/pressroom/archive/releases/20040802comp.htm" class="external autonumber" title="http://www.intel.com/pressroom/archive/releases/20040802comp.htm" rel="nofollow">[1]</a>.</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><a name="Itanium_Chipsets" id="Itanium_Chipsets"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=10" title="Edit section: Itanium Chipsets">edit</a>]</span> <span class="mw-headline">Itanium Chipsets</span></h3>
<ul>
<li>460GX
<ul>
<li>Chipset for the original <a href="/wiki/Itanium" title="Itanium">Itanium</a>. A 4x0 series chipset in name, but actually uses "expander buses", similar in design to Hub-Link. Supports Quad-Channel 100 MHz SDRAM and PCI-X.</li>
</ul>
</li>
<li>E8870
<ul>
<li>Supports 400 MHz bus on <a href="/wiki/Itanium_2" title="Itanium 2" class="mw-redirect">Itanium 2</a>. Memory interface is natively Quad-Channel 800 MHz RDRAM, but uses Memory Repeater Hubs to support DDR memory.</li>
</ul>
</li>
</ul>
<p><a name="9xx_Chipsets_and_x3x.2Fx4x_Chipsets" id="9xx_Chipsets_and_x3x.2Fx4x_Chipsets"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=11" title="Edit section: 9xx Chipsets and x3x/x4x Chipsets">edit</a>]</span> <span class="mw-headline">9xx Chipsets and x3x/x4x Chipsets</span></h2>
<p><a name="Pentium_4.2FD.2FXE_Chipsets" id="Pentium_4.2FD.2FXE_Chipsets"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=12" title="Edit section: Pentium 4/D/XE Chipsets">edit</a>]</span> <span class="mw-headline">Pentium 4/<a href="/wiki/Pentium_D" title="Pentium D">D</a>/<a href="/wiki/Pentium_Extreme_Edition" title="Pentium Extreme Edition" class="mw-redirect">XE</a> Chipsets</span></h3>
<p>All Chipsets listed in the table below:</p>
<ul>
<li>Do not support SMP</li>
<li>Support (-R and -DH) variants for South Bridges</li>
</ul>
<table class="wikitable" style="font-size: 95%;">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Supported Processors</th>
<th>FSB (MHz)</th>
<th>Memory Types</th>
<th>Max. Memory</th>
<th>Parity / ECC</th>
<th>Graphics</th>
</tr>
<tr>
<td>910GL</td>
<td>Grantsdale</td>
<td>82910GL (GMCH)</td>
<td>ICH6</td>
<td>&#160;?</td>
<td>Pentium 4, Celeron, Celeron D</td>
<td>533</td>
<td><a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> 333/400</td>
<td>2GB</td>
<td>No / No</td>
<td>
<p>Integrated <a href="/wiki/Intel_GMA#GMA_900" title="Intel GMA">GMA 900</a></p>
</td>
</tr>
<tr>
<td>915P</td>
<td>Grantsdale</td>
<td>82915P (MCH)</td>
<td>ICH6</td>
<td>June 2004</td>
<td>Pentium 4, Celeron D, Pentium 4 EE</td>
<td>533 / 800</td>
<td>
<ul>
<li>DDR 333/400</li>
<li>DDR2 400/533</li>
</ul>
</td>
<td>4GB</td>
<td>No / No</td>
<td>PCI-Express x16</td>
</tr>
<tr>
<td>915PL</td>
<td>Grantsdale</td>
<td>82915PL (MCH)</td>
<td>ICH6</td>
<td>&#160;?</td>
<td>Pentium 4, Celeron D</td>
<td>533 / 800</td>
<td>DDR 333/400</td>
<td>2GB</td>
<td>No / No</td>
<td>PCI-Express x16</td>
</tr>
<tr>
<td>915G</td>
<td>Grantsdale-G</td>
<td>82915G (GMCH)</td>
<td>ICH6</td>
<td>June 2004</td>
<td>Pentium 4, Celeron D, Pentium 4 EE</td>
<td>533 / 800</td>
<td>
<ul>
<li>DDR 333/400</li>
<li>DDR2 400/533</li>
</ul>
</td>
<td>4GB</td>
<td>No / No</td>
<td>
<ul>
<li>PCI-Express x16</li>
<li>Integrated GMA 900</li>
</ul>
</td>
</tr>
<tr>
<td>915GL</td>
<td>Grantsdale</td>
<td>82915GL (GMCH)</td>
<td>ICH6</td>
<td>&#160;?</td>
<td>Pentium 4, Celeron D</td>
<td>533 / 800</td>
<td>DDR 333/400</td>
<td>4GB</td>
<td>No / No</td>
<td>Integrated GMA 900</td>
</tr>
<tr>
<td>915GV</td>
<td>Grantsdale</td>
<td>82915GV (GMCH)</td>
<td>ICH6</td>
<td>&#160;?</td>
<td>Pentium 4, Celeron D</td>
<td>533 / 800</td>
<td>
<ul>
<li>DDR 333/400</li>
<li>DDR2 400/533</li>
</ul>
</td>
<td>4GB</td>
<td>No / No</td>
<td>
<p>Integrated GMA 900</p>
</td>
</tr>
<tr>
<td>925X</td>
<td>Alderwood</td>
<td>82925X (MCH)</td>
<td>ICH6</td>
<td>&#160;?</td>
<td>Pentium 4, Pentium 4 EE</td>
<td>800</td>
<td><a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> 400/533</td>
<td>4GB</td>
<td>Yes / Yes</td>
<td>PCI-Express x16</td>
</tr>
<tr>
<td>925XE</td>
<td>Alderwood</td>
<td>82925XE (MCH)</td>
<td>ICH6</td>
<td>&#160;?</td>
<td>Pentium 4, Pentium 4 EE</td>
<td>800 / 1066</td>
<td>DDR2 400/533</td>
<td>4GB</td>
<td>Yes / Yes</td>
<td>PCI-Express x16</td>
</tr>
<tr>
<td>955X</td>
<td>Glenwood</td>
<td>82955X (MCH)</td>
<td>ICH7</td>
<td>April 2005</td>
<td>Pentium 4, Pentium D, Pentium 4 EE</td>
<td>800 / 1066</td>
<td>DDR2 533/667</td>
<td>8GB</td>
<td>Yes / Yes</td>
<td>PCI-Express x16</td>
</tr>
<tr>
<td>945P</td>
<td>Lakeport</td>
<td>82945P (MCH)</td>
<td>ICH7</td>
<td>May 2005</td>
<td>Pentium 4, Pentium D, Celeron D</td>
<td>533 / 800 / 1066</td>
<td>DDR2 400/533/667</td>
<td>4GB<sup>1</sup></td>
<td>No / No</td>
<td>PCI-Express x16</td>
</tr>
<tr>
<td>945PL</td>
<td>Lakeport</td>
<td>82945PL (MCH)</td>
<td>ICH7</td>
<td>&#160;?</td>
<td>Pentium 4, Pentium D, Celeron D</td>
<td>533 / 800</td>
<td>DDR2 400/533</td>
<td>2GB</td>
<td>No / No</td>
<td>PCI-Express x16</td>
</tr>
<tr>
<td>946PL</td>
<td>Lakeport</td>
<td>82946PL (MCH)</td>
<td>ICH7</td>
<td>&#160;?</td>
<td>Pentium 4, Pentium D, Celeron D</td>
<td>533 / 800</td>
<td>DDR2 533/667</td>
<td>4GB<sup>1</sup></td>
<td>No / No</td>
<td>PCI-Express x16</td>
</tr>
<tr>
<td>945G</td>
<td>Lakeport-G</td>
<td>82945G (GMCH)</td>
<td>ICH7</td>
<td>May 2005</td>
<td>Pentium 4, Pentium D, Celeron D</td>
<td>533 / 800 / 1066</td>
<td>DDR2 400/533/667</td>
<td>4GB<sup>1</sup></td>
<td>No / No</td>
<td>
<ul>
<li>PCI-Express x16</li>
<li>Integrated <a href="/wiki/Intel_GMA#GMA_950" title="Intel GMA">GMA 950</a></li>
</ul>
</td>
</tr>
<tr>
<td>945GZ</td>
<td>Lakeport-G</td>
<td>82945GZ (GMCH)</td>
<td>ICH7</td>
<td>&#160;?</td>
<td>Pentium 4, Pentium D, Celeron D</td>
<td>533 / 800</td>
<td>DDR2 400/533</td>
<td>2GB</td>
<td>No / No</td>
<td>Integrated GMA 950</td>
</tr>
<tr>
<td>946GZ</td>
<td>Lakeport-G</td>
<td>82946GZ (GMCH)</td>
<td>ICH7</td>
<td>&#160;?</td>
<td>Pentium 4, Pentium D, Celeron D</td>
<td>533 / 800</td>
<td>DDR2 533/667</td>
<td>4GB<sup>1</sup></td>
<td>No / No</td>
<td>
<ul>
<li>PCI-Express x16</li>
<li>Integrated <a href="/wiki/Intel_GMA#GMA_3000" title="Intel GMA">GMA 3000</a></li>
</ul>
</td>
</tr>
</table>
<p><sup>1</sup> Lakeport chipsets lacks support for remapping memory; the size of addressable memory space may be less than 4GB, regardless whether the processor operates in 64-bit mode.</p>
<ul>
<li>915P (Grantsdale)
<ul>
<li>Supports Pentium 4 on an 800 MHz bus. Uses DDR memory up to 400 MHz, or DDR2 at 533 MHz. Replaces AGP and CSA with PCI Express, and also supports "Matrix RAID", a RAID mode designed to allow the usage of RAID levels 0 and 1 simultaneously with two hard drives. (Normally RAID1+0 would have required four hard drives)</li>
<li>Sub-versions:
<ul>
<li>915PL - Cut-down version of 915P with no support for DDR2 and only supporting 2GB of memory.</li>
</ul>
</li>
</ul>
</li>
<li>915G (Grantsdale-G)
<ul>
<li>915P with an integrated GMA 900. The core is compliant with Vertex and Pixel shader versions 2.0, and has similar functionality to GeForce FX 5200 64bit and Radeon 9100 IGP, though it does not have Transform &amp; Lighting (T&amp;L) features.</li>
<li>Sub-versions:
<ul>
<li>915GL - Same feature reductions as 915PL, but supports 4GB of memory. No support for external graphics cards.</li>
<li>915GV - Same as 915G, but has no way of adding an external graphics card.</li>
<li>910GL - No support for external graphics cards or 800 MHz bus.</li>
</ul>
</li>
</ul>
</li>
<li>925X (Alderwood)
<ul>
<li>Higher end version of 915. Supports another PAT-like mode and ECC memory, and exclusively uses DDR-II RAM.</li>
<li>Sub-versions:
<ul>
<li>925XE - Supports a 1066 MHz bus.</li>
</ul>
</li>
</ul>
</li>
<li>945P (Lakeport)
<ul>
<li>Update on 915P, with support for Serial ATA II, RAID mode 5, an improved memory controller with support for DDR-II at 667 MHz and additional PCI-Express lanes. Support for DDR-I is dropped. Formal dual-core support was added to this chipset.</li>
<li>Sub-versions:
<ul>
<li>945PL - No support for 1066 MHz bus, only supports 2GB of memory.</li>
</ul>
</li>
</ul>
</li>
<li>945G (Lakeport-G)
<ul>
<li>A version of the 945P that has a GMA 950 integrated , supports a 1066 MHz bus.</li>
<li>Sub-versions:
<ul>
<li>945GZ - Same feature reductions as 945PL but with an integrated . No support for external graphics cards.</li>
</ul>
</li>
</ul>
</li>
<li>955X (Glenwood)
<ul>
<li>Update for 925X, with additional features of "Lakeport" eg. PAT features and ECC memory, and uses DDR2.</li>
</ul>
</li>
</ul>
<p><a name="Core_2_Chipsets" id="Core_2_Chipsets"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=13" title="Edit section: Core 2 Chipsets">edit</a>]</span> <span class="mw-headline"><a href="/wiki/Intel_Core_2" title="Intel Core 2">Core 2</a> Chipsets</span></h3>
<p>All Core 2 Duo chipsets support the Pentium Dual-Core and Celeron processors based on the Core architecture. Support for all <a href="/wiki/Intel_NetBurst_(microarchitecture)" title="Intel NetBurst (microarchitecture)" class="mw-redirect">NetBurst</a> based processors was officially dropped starting with the P35 chipset family.<a href="http://www.tomshardware.com/reviews/intel-intros-3-series-chipsets-fsb1333-ddr3,1607-3.html" class="external autonumber" title="http://www.tomshardware.com/reviews/intel-intros-3-series-chipsets-fsb1333-ddr3,1607-3.html" rel="nofollow">[2]</a></p>
<table class="wikitable" style="font-size: 90%;">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors</th>
<th>Process support</th>
<th>Hardware Virtualization support(<a href="/wiki/VT-d" title="VT-d" class="mw-redirect">VT-d</a>)<a href="http://www.intel.com/technology/itj/2006/v10i3/2-io/5-platform-hardware-support.htm" class="external autonumber" title="http://www.intel.com/technology/itj/2006/v10i3/2-io/5-platform-hardware-support.htm" rel="nofollow">[3]</a></th>
<th>FSB</th>
<th>Memory types</th>
<th>Max. memory</th>
<th>Parity / ECC</th>
<th>Graphics</th>
</tr>
<tr>
<td>945GC</td>
<td>Lakeport G</td>
<td>82945GC (MCH)</td>
<td>ICH7 / ICH7R / ICH7-DH</td>
<td>Jan 2007</td>
<td>Core 2 Duo, Pentium 4, Pentium DC, Atom</td>
<td>Support for 45nm</td>
<td>no</td>
<td>533/800 MHz</td>
<td><a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> 533/667</td>
<td>2GB</td>
<td>No / No</td>
<td>
<ul>
<li>1 PCI-Express 16x</li>
<li>Integrated <a href="/wiki/Intel_GMA#GMA_950" title="Intel GMA">GMA 950</a> graphics</li>
</ul>
</td>
</tr>
<tr>
<td>975X</td>
<td>Glenwood</td>
<td>82975X (MCH)</td>
<td>ICH7 / ICH7R / ICH7-DH</td>
<td>Nov 2005</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 65nm</td>
<td>no</td>
<td>533/667/800/1066 MHz<sup id="cite_ref-8" class="reference"><a href="#cite_note-8" title=""><span>[</span>9<span>]</span></a></sup></td>
<td>DDR2 400/533/667/800</td>
<td>8GB</td>
<td>Yes / Yes</td>
<td>
<ul>
<li>1 PCI-Express 16x</li>
<li>2 PCI-Express 8x</li>
</ul>
</td>
</tr>
<tr>
<td>P965</td>
<td>Broadwater</td>
<td>82P965 (MCH)</td>
<td>ICH8 / ICH8R / ICH8-DH</td>
<td>June 2006</td>
<td>Core 2 Duo / Core 2 Quad<sup id="cite_ref-9" class="reference"><a href="#cite_note-9" title=""><span>[</span>10<span>]</span></a></sup></td>
<td>Support for 45nm</td>
<td>no</td>
<td>533/800/1066 MHz</td>
<td>DDR2 533/667/800</td>
<td>8GB</td>
<td>No / No</td>
<td>
<ul>
<li>PCI-Express x16</li>
</ul>
</td>
</tr>
<tr>
<td>G965</td>
<td>Broadwater</td>
<td>82G965 (GMCH)</td>
<td>ICH8 / ICH8R / ICH8-DH</td>
<td>June 2006</td>
<td>Core 2 Duo</td>
<td>Support for 65nm</td>
<td>no</td>
<td>533/800/1066 MHz</td>
<td>DDR2 533/667/800</td>
<td>8GB</td>
<td>No / No</td>
<td>
<ul>
<li>PCI-Express 16x</li>
<li>Integrated <a href="/wiki/Intel_GMA#GMA_X3000" title="Intel GMA">GMA X3000</a> graphics</li>
</ul>
</td>
</tr>
<tr>
<td>Q965</td>
<td>Broadwater</td>
<td>82Q965 (GMCH)</td>
<td>ICH8 / ICH8R / ICH8-DH</td>
<td>June 2006</td>
<td>Core 2 Duo</td>
<td>Support for 65nm</td>
<td>no</td>
<td>533 / 800 / 1066 MHz</td>
<td>DDR2 533/667/800</td>
<td>8GB</td>
<td>No / No</td>
<td>
<ul>
<li>PCI-Express 16x</li>
<li>Integrated <a href="/wiki/Intel_GMA#GMA_3000" title="Intel GMA">GMA 3000</a> graphics</li>
<li>Supports ADD2 Card</li>
</ul>
</td>
</tr>
<tr>
<td>P31</td>
<td>Bearlake (P)</td>
<td>82P31 (MCH)</td>
<td>ICH7</td>
<td>Aug 2007</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066 MHz</td>
<td>DDR2 667/800</td>
<td>4GB</td>
<td>No / No</td>
<td>
<ul>
<li>1 PCI-Express x16</li>
<li>1 PCI-Express x4</li>
</ul>
</td>
</tr>
<tr>
<td>G31</td>
<td>Bearlake (G)</td>
<td>82G31 (GMCH)</td>
<td>ICH7</td>
<td>Aug 2007</td>
<td>Core 2 Quad / Core 2 Duo / Pent DC</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066/1333 MHz</td>
<td>DDR2 667/800</td>
<td>4GB</td>
<td>No / No</td>
<td>
<ul>
<li>1 PCI-Express x16</li>
<li>Integrated <a href="/wiki/Intel_GMA#GMA_3100" title="Intel GMA">GMA 3100</a> graphics</li>
</ul>
</td>
</tr>
<tr>
<td>G33</td>
<td>Bearlake (GF)</td>
<td>82G33 (GMCH)</td>
<td>ICH9 / ICH9R / ICH9-DH</td>
<td>June 2007</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066/1333 MHz</td>
<td>DDR2 667/800</td>
<td>8GB</td>
<td>No / No</td>
<td>
<p>Integrated GMA 3100 with:</p>
<ul>
<li><a href="/w/index.php?title=Intel_Clear_Video_Technology&amp;action=edit&amp;redlink=1" class="new" title="Intel Clear Video Technology (page does not exist)">Intel Clear Video Technology</a></li>
</ul>
</td>
</tr>
<tr>
<td>Q33</td>
<td>Bearlake (QF)</td>
<td>82Q33 (MCH)</td>
<td>ICH9 / ICH9R</td>
<td>June 2007</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066/1333 MHz</td>
<td>DDR2 667/800</td>
<td>8GB</td>
<td>No / No</td>
<td></td>
</tr>
<tr>
<td><a href="/wiki/Intel_P35" title="Intel P35">P35</a></td>
<td>Bearlake (P)</td>
<td>82P35 (MCH)</td>
<td>ICH9 / ICH9R / ICH9-DH</td>
<td>June 2007</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066/1333 MHz</td>
<td><a href="/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a> 800/1066/1333<br />
DDR2 667/800/1066</td>
<td>8GB</td>
<td>No / No</td>
<td>
<ul>
<li>1 PCI-Express x16</li>
<li>1 PCI-Express x4</li>
</ul>
</td>
</tr>
<tr>
<td>G35</td>
<td>Bearlake (G+)</td>
<td>82G35 (GMCH)</td>
<td>ICH8 / ICH8R / ICH8-DH / ICH9</td>
<td>Aug 2007</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066/1333 MHz</td>
<td>DDR2 667/800 <sup id="cite_ref-10" class="reference"><a href="#cite_note-10" title=""><span>[</span>11<span>]</span></a></sup><sup id="cite_ref-11" class="reference"><a href="#cite_note-11" title=""><span>[</span>12<span>]</span></a></sup></td>
<td>8GB</td>
<td>No / No</td>
<td>
<p>Integrated <a href="/wiki/Intel_GMA#GMA_X3500" title="Intel GMA">GMA X3500</a> with:</p>
<ul>
<li><a href="/wiki/Direct3D#Direct3D_10" title="Direct3D">DX10</a></li>
<li><a href="/w/index.php?title=Intel_Clear_Video_Technology&amp;action=edit&amp;redlink=1" class="new" title="Intel Clear Video Technology (page does not exist)">Intel Clear Video Technology</a></li>
</ul>
</td>
</tr>
<tr>
<td>Q35</td>
<td>Bearlake (Q)</td>
<td>82Q35 (MCH)</td>
<td>ICH9 / ICH9R / ICH9-DO</td>
<td>June 2007</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>enabled</td>
<td>800/1066/1333 MHz</td>
<td>DDR2 667/800</td>
<td>8GB</td>
<td>No / No</td>
<td></td>
</tr>
<tr>
<td>X38</td>
<td>Bearlake (X)</td>
<td>82X38 (MCH)</td>
<td>ICH9 / ICH9R / ICH9-DH</td>
<td>Sep 2007<sup id="cite_ref-12" class="reference"><a href="#cite_note-12" title=""><span>[</span>13<span>]</span></a></sup></td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066/1333 MHz<sup id="cite_ref-13" class="reference"><a href="#cite_note-13" title=""><span>[</span>14<span>]</span></a></sup></td>
<td>DDR3 800/1066/1333<br />
DDR2 667/800/1066</td>
<td>8GB</td>
<td>No / DDR2 Only</td>
<td>
<ul>
<li>2 PCI-Express x16 2.0</li>
</ul>
</td>
</tr>
<tr>
<td>X48</td>
<td>Bearlake (X)</td>
<td>82G41 (GMCH)</td>
<td>ICH9 / ICH9R / ICH9-DH</td>
<td>Mar 2008</td>
<td>Core 2 Quad / Core 2 Duo / Core 2 Extreme</td>
<td>Support for 45nm</td>
<td>no</td>
<td>1066/1333/1600 MHz</td>
<td>DDR3 1066/1333/1600<br />
DDR2 533/667/800/1066</td>
<td>8GB</td>
<td>No / DDR2 Only</td>
<td>
<ul>
<li>2 PCI-Express x16 2.0</li>
</ul>
</td>
</tr>
<tr>
<td>G41</td>
<td>&#160;?(G)</td>
<td>82G43 (GMCH)</td>
<td>ICH7</td>
<td>&#160;?</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066/1333 MHz</td>
<td>DDR3 800/1066<br />
DDR2 667/800</td>
<td>8GB</td>
<td>No / No</td>
<td>
<ul>
<li>1 PCI-Express x16</li>
<li>Integrated <a href="/wiki/Intel_GMA#GMA_X4500" title="Intel GMA">GMA X4500</a> graphics</li>
</ul>
</td>
</tr>
<tr>
<td>P43</td>
<td>Eaglelake (P)</td>
<td>82P43 (MCH)</td>
<td>ICH10 / ICH10R</td>
<td>June 2008</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066/1333 MHz</td>
<td>DDR3 800/1066<br />
DDR2 667/800</td>
<td>16GB</td>
<td>No / No</td>
<td>
<ul>
<li>1 PCI-Express x16 2.0</li>
</ul>
</td>
</tr>
<tr>
<td>G43</td>
<td>Eaglelake (G)</td>
<td>82G43 (GMCH)</td>
<td>ICH10 / ICH10R</td>
<td>June 2008</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066/1333 MHz</td>
<td>DDR3 800/1066<br />
DDR2 667/800</td>
<td>16GB</td>
<td>No / No</td>
<td>
<ul>
<li>1 PCI-Express x16 2.0</li>
<li>Integrated <a href="/wiki/Intel_GMA#GMA_X4500" title="Intel GMA">GMA X4500</a> graphics</li>
</ul>
</td>
</tr>
<tr>
<td><a href="/wiki/Intel_P45" title="Intel P45">P45</a></td>
<td>Eaglelake (P)</td>
<td>82P45 (MCH)</td>
<td>ICH10 / ICH10R</td>
<td>June 2008</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066/1333 MHz</td>
<td>DDR3 800/1066/1333<br />
DDR2 667/800/1066</td>
<td>16GB</td>
<td>No / No</td>
<td>
<ul>
<li>1 PCI-Express x16 2.0</li>
<li>2 PCI-Express x8 2.0</li>
</ul>
</td>
</tr>
<tr>
<td>G45</td>
<td>Eaglelake (G)</td>
<td>82G45 (GMCH)</td>
<td>ICH10 / ICH10R</td>
<td>June 2008</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>enabled</td>
<td>800/1066/1333 MHz</td>
<td>DDR3 800/1066<br />
DDR2 667/800<sup id="cite_ref-14" class="reference"><a href="#cite_note-14" title=""><span>[</span>15<span>]</span></a></sup></td>
<td>16GB</td>
<td>No / No</td>
<td>
<ul>
<li>1 PCI-Express x16 2.0</li>
<li>Integrated <a href="/wiki/Intel_GMA#GMA_X4500" title="Intel GMA">GMA X4500HD</a> graphics</li>
</ul>
</td>
</tr>
<tr>
<td>Q43</td>
<td>Eaglelake (Q)</td>
<td>82Q43 (GMCH)</td>
<td>ICH10 / ICH10R / ICH10D</td>
<td>June 2008</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>no</td>
<td>800/1066/1333 MHz</td>
<td>DDR3 800/1066<br />
DDR2 667/800<sup id="cite_ref-15" class="reference"><a href="#cite_note-15" title=""><span>[</span>16<span>]</span></a></sup></td>
<td>16GB</td>
<td>No / No</td>
<td>
<ul>
<li>1 PCI-Express x16 2.0</li>
<li>Integrated GMA X4500HD graphics</li>
</ul>
</td>
</tr>
<tr>
<td>Q45</td>
<td>Eaglelake (Q)</td>
<td>82Q45 (GMCH)</td>
<td>ICH10 / ICH10R / ICH10-DO</td>
<td>June 2008</td>
<td>Core 2 Quad / Core 2 Duo</td>
<td>Support for 45nm</td>
<td>enabled</td>
<td>800/1066/1333 MHz</td>
<td>DDR3 800/1066<br />
DDR2 667/800<sup id="cite_ref-16" class="reference"><a href="#cite_note-16" title=""><span>[</span>17<span>]</span></a></sup></td>
<td>16GB</td>
<td>No / No</td>
<td>
<ul>
<li>1 PCI-Express x16 2.0</li>
<li>Integrated GMA X4500 graphics</li>
</ul>
</td>
</tr>
</table>
<p>Summary:</p>
<ul>
<li>975X (Glenwood)
<ul>
<li>Update of 955, with support for ATI Crossfire Dual Graphics solutions and 65 nm processors, including Core 2 Duo.</li>
</ul>
</li>
<li>P965 (Broadwater)
<ul>
<li>Update on 945P, no native PATA support, improved memory controller with support for DDR-II at 800 MHz and formal Core 2 Duo support.</li>
</ul>
</li>
<li>G965 (BroadwaterG)
<ul>
<li>A version of P965 that has a GMA X3000 integrated graphics core.</li>
</ul>
</li>
<li>Q965 (Broadwater)
<ul>
<li>Expected G965 intended for Intel's vPro office computing brand, with GMA 3000 instead of GMA X3000. Supports an ADD2 card to add a second display.</li>
<li>Sub-versions:
<ul>
<li>Q963 - Q965 without an external graphics interface or support for ADD2.</li>
</ul>
</li>
</ul>
</li>
<li>P35 (Bearlake)
<ul>
<li>The P35 chipset provides updated support for the new Core 2 Duo E6550, E6750, E6800, and E6850. Processors with a number ending in "50" have a 1333 MT/s FSB. Support for all NetBurst based chips is dropped with this chipset.<a href="http://www.tomshardware.com/reviews/intel-intros-3-series-chipsets-fsb1333-ddr3,1607-3.html" class="external autonumber" title="http://www.tomshardware.com/reviews/intel-intros-3-series-chipsets-fsb1333-ddr3,1607-3.html" rel="nofollow">[4]</a></li>
</ul>
</li>
<li>G33 (BearlakeG)
<ul>
<li>A version of P35 with a GMA 3100 integrated graphics core.</li>
</ul>
</li>
</ul>
<p><a name="Nehalem_Chipsets" id="Nehalem_Chipsets"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=14" title="Edit section: Nehalem Chipsets">edit</a>]</span> <span class="mw-headline">Nehalem Chipsets</span></h2>
<p>The <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem architecture</a>, which is the basis of the <a href="/wiki/Intel_Core_i7" title="Intel Core i7">Core i7</a> brand and projected additional brands, moves the memory controller onto the processor. For high-end Nehalem processors, the X58 IOH acts as a bridge from the QPI to PCI-Express peripherals and DMI to the ICH10 southbridge. For low-end Nehalems, the integrated memory controller (IMC) is an entire northbridge (some even having GPUs), and the PCH acts as a southbridge. There is currently no ECC support.</p>
<table class="wikitable" style="font-size: 90%;">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors</th>
<th>Process support</th>
<th>Hardware Virtualization support(<a href="/wiki/VT-d" title="VT-d" class="mw-redirect">VT-d</a><a href="http://www.intel.com/technology/itj/2006/v10i3/2-io/5-platform-hardware-support.htm" class="external autonumber" title="http://www.intel.com/technology/itj/2006/v10i3/2-io/5-platform-hardware-support.htm" rel="nofollow">[5]</a>)</th>
<th>Bus Interface</th>
<th>Graphics</th>
</tr>
<tr>
<td><a href="/wiki/Intel_X58" title="Intel X58">X58</a></td>
<td>Tylersburg</td>
<td>82X58 (IOH)</td>
<td><a href="/wiki/ICH10" title="ICH10" class="mw-redirect">ICH10</a> / ICH10R</td>
<td>Nov 2008</td>
<td>Core i7, Beckton, Gainestown</td>
<td>45nm, 32nm</td>
<td>not confirmed yet</td>
<td><a href="/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">QPI</a> 6.4 GT/s, 4.8 GT/s</td>
<td>
<ul>
<li>2 <a href="/wiki/PCI-Express#PCI_Express_2.0" title="PCI-Express" class="mw-redirect">PCI-Express 2.0</a> x16</li>
<li>4 PCI-Express 2.0 x8</li>
</ul>
</td>
</tr>
<tr>
<td>P57</td>
<td>Ibex Peak</td>
<td>Unknown (PCH)</td>
<td>Integrated</td>
<td>Q1, 2010</td>
<td>Lynnfield, Havendale</td>
<td>45nm</td>
<td>-</td>
<td>DMI x4/x2</td>
<td>
<ul>
<li>2 PCI-Express x8 Support</li>
</ul>
</td>
</tr>
<tr>
<td>P55</td>
<td>Ibex Peak</td>
<td>Unknown (<a href="/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCH</a>)</td>
<td>Integrated</td>
<td>Q3, 2009</td>
<td>Lynnfield, Havendale</td>
<td>45nm</td>
<td>-</td>
<td><a href="/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI</a> x4/x2</td>
<td>
<ul>
<li>2 PCI-Express x8 Support</li>
</ul>
</td>
</tr>
<tr>
<td>H57</td>
<td>Ibex Peak</td>
<td>Unknown (PCH)</td>
<td>Integrated</td>
<td>Q1, 2010</td>
<td>Lynnfield, Havendale</td>
<td>45nm</td>
<td>-</td>
<td>DMI x4/x2</td>
<td>
<ul>
<li><a href="/w/index.php?title=Flexible_Display_Interface&amp;action=edit&amp;redlink=1" class="new" title="Flexible Display Interface (page does not exist)">FDI</a> Support</li>
</ul>
</td>
</tr>
<tr>
<td>H55</td>
<td>Ibex Peak</td>
<td>Unknown (PCH)</td>
<td>Integrated</td>
<td>Q1, 2010</td>
<td>Lynnfield, Havendale</td>
<td>45nm</td>
<td>-</td>
<td>DMI x4/x2</td>
<td>
<ul>
<li>FDI Support</li>
</ul>
</td>
</tr>
<tr>
<td>Q57</td>
<td>Ibex Peak</td>
<td>Unknown (PCH)</td>
<td>Integrated</td>
<td>Q1, 2010</td>
<td>Lynnfield, Havendale</td>
<td>45nm</td>
<td>-</td>
<td>DMI x4/x2</td>
<td>
<ul>
<li>FDI Support</li>
</ul>
</td>
</tr>
</table>
<p><a name="Mobile_Chipsets" id="Mobile_Chipsets"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=15" title="Edit section: Mobile Chipsets">edit</a>]</span> <span class="mw-headline">Mobile Chipsets</span></h2>
<table class="wikitable" style="font-size: 90%;">
<tr>
<th>Chipset</th>
<th>Code Name</th>
<th>Part numbers</th>
<th>South Bridge</th>
<th>Release Date</th>
<th>Processors Supported (Official)</th>
<th>FSB</th>
<th>Memory Types</th>
<th>Max. Memory</th>
<th>Graphics</th>
<th><a href="/wiki/Thermal_design_power" title="Thermal design power" class="mw-redirect">TDP</a></th>
</tr>
<tr>
<td>852GM</td>
<td>Montara-GM</td>
<td>82852GM (GMCH)</td>
<td>ICH4-M</td>
<td>Q2'04</td>
<td><a href="/wiki/Pentium_4#Mobile_Pentium_4_M" title="Pentium 4">Pentium 4-M</a>, <a href="/wiki/Celeron#Celeron_.28NetBurst.29" title="Celeron">Celeron</a>, <a href="/wiki/Celeron#Mobile_Celeron_and_Celeron_M" title="Celeron">Celeron M</a></td>
<td>400 MHz</td>
<td>DDR 200/266</td>
<td>1GB</td>
<td>Integrated 32-bit 3D Core @ 133MHz</td>
<td>3.2 W</td>
</tr>
<tr>
<td>852GMV</td>
<td>Montara-GM</td>
<td>82852GMV (GMCH)</td>
<td>ICH4-M</td>
<td></td>
<td>Pentium 4-M, Celeron, Celeron M</td>
<td>400 MHz</td>
<td>DDR 200/266</td>
<td>1GB</td>
<td>Integrated 32-bit 3D Core @ 133MHz</td>
<td>3.2 W</td>
</tr>
<tr>
<td>852PM</td>
<td>Montara-GM</td>
<td>82852PM (MCH)</td>
<td>ICH4-M</td>
<td></td>
<td>Pentium 4-M, Celeron, <a href="/wiki/Celeron#Celeron_D" title="Celeron">Celeron D</a></td>
<td>400 / 533 MHz</td>
<td>DDR 200/266/333</td>
<td>2GB</td>
<td>AGP 1x/2x/4x</td>
<td>5.7 W</td>
</tr>
<tr>
<td>852GME</td>
<td>Montara-GM</td>
<td>82852GME (GMCH)</td>
<td>ICH4-M</td>
<td>Q4'03</td>
<td>Pentium 4-M, Celeron, Celeron D</td>
<td>400 / 533 MHz</td>
<td>DDR 200/266/333</td>
<td>2GB</td>
<td>Integrated Extreme Graphics 2 graphics core</td>
<td>5.7 W</td>
</tr>
<tr>
<td>855GM</td>
<td>Montara-GM</td>
<td>82855GM (GMCH)</td>
<td>ICH4-M</td>
<td>March 2003</td>
<td><a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a>, Celeron M</td>
<td>400 MHz</td>
<td>DDR 200/266/333</td>
<td>2GB</td>
<td>Integrated Extreme Graphics 2 graphics core</td>
<td>3.2 W</td>
</tr>
<tr>
<td>855GME</td>
<td>Montara-GM</td>
<td>82855GME (MCH)</td>
<td>ICH4-M</td>
<td>March 2003</td>
<td>Pentium M, Celeron M</td>
<td>400 MHz</td>
<td>DDR 200/266/333</td>
<td>2GB</td>
<td>Integrated Extreme Graphics 2 graphics core</td>
<td>4.3 W</td>
</tr>
<tr>
<td>855PM</td>
<td>Odem</td>
<td>82855PM (MCH)</td>
<td>ICH4-M</td>
<td>March 2003</td>
<td>Pentium M, Celeron M</td>
<td>400 MHz</td>
<td>DDR 200/266</td>
<td>2GB</td>
<td>AGP 2x/4x</td>
<td>5.7 W</td>
</tr>
<tr>
<td>910GML</td>
<td>Alviso-GM</td>
<td>82910GML (GMCH)</td>
<td>ICH6-M</td>
<td>January 2005</td>
<td>Celeron M</td>
<td>400 MHz</td>
<td>DDR 333, DDR2 400</td>
<td>2GB</td>
<td>Integrated <a href="/wiki/Intel_GMA#GMA_900" title="Intel GMA">GMA 900</a> graphics core (Max. 166MHz 3D Render)</td>
<td>10.5 W</td>
</tr>
<tr>
<td>915GMS</td>
<td>Alviso-GM</td>
<td>82915GMS (GMCH)</td>
<td>ICH6-M</td>
<td>January 2005</td>
<td>Pentium M, Celeron M</td>
<td>400 MHz</td>
<td>DDR2 400</td>
<td>2GB</td>
<td>Integrated GMA 900 graphics core (Max. 160MHz 3D Render)</td>
<td>13.9 W</td>
</tr>
<tr>
<td>915GM</td>
<td>Alviso-GM</td>
<td>82915GM (GMCH)</td>
<td>ICH6-M</td>
<td>January 2005</td>
<td>Pentium M, Celeron M</td>
<td>400 / 533 MHz</td>
<td>DDR 333, DDR2 400/533</td>
<td>2GB</td>
<td>Integrated GMA 900 graphics core (Max. 333MHz 3D Render)</td>
<td>13.9 W</td>
</tr>
<tr>
<td>915PM</td>
<td>Alviso</td>
<td>82915PM (MCH)</td>
<td>ICH6-M</td>
<td>January 2005</td>
<td>Pentium M, Celeron M</td>
<td>400 / 533 MHz</td>
<td>DDR 333, DDR2 400/533</td>
<td>2GB</td>
<td>PCI-Express x16</td>
<td>10.5 W</td>
</tr>
<tr>
<td>940GML</td>
<td>Calistoga</td>
<td>82940GML (GMCH)</td>
<td>ICH7-M</td>
<td>January 2006</td>
<td>Celeron M, Core Solo, Pentium Dual-Core</td>
<td>533 MHz</td>
<td>DDR2 400/533</td>
<td>2GB</td>
<td>Integrated <a href="/wiki/Intel_GMA#GMA_950" title="Intel GMA">GMA 950</a> graphics core (Max. 166MHz 3D Render)</td>
<td>7 W</td>
</tr>
<tr>
<td>943GML</td>
<td>Calistoga</td>
<td>82943GML (GMCH)</td>
<td>ICH7-M</td>
<td>January 2006</td>
<td>Celeron M, Core Solo, Pentium Dual-Core</td>
<td>533 MHz</td>
<td>DDR2 400/533</td>
<td>2GB</td>
<td>Integrated GMA 950 graphics core (Max. 200MHz 3D Render)</td>
<td></td>
</tr>
<tr>
<td>945GMS</td>
<td>Calistoga</td>
<td>82945GMS (GMCH)</td>
<td>ICH7-M</td>
<td>January 2006</td>
<td><a href="/wiki/Intel_Core_2" title="Intel Core 2">Core 2 Duo</a>, <a href="/wiki/Intel_Core" title="Intel Core">Core Duo</a>, Pentium Dual-Core, <a href="/wiki/Intel_Core" title="Intel Core">Core Solo</a>, Celeron M</td>
<td>533 / 667 MHz</td>
<td>DDR2 400/533</td>
<td>2GB</td>
<td>Integrated GMA 950 graphics core (Max. 166MHz 3D Render)</td>
<td>7 W</td>
</tr>
<tr>
<td>945GSE</td>
<td>Calistoga</td>
<td>82945GSE (GMCH)</td>
<td>ICH7-M</td>
<td>Q2'08</td>
<td><a href="/wiki/Intel_Atom" title="Intel Atom">Intel Atom</a></td>
<td>533 / 667 MHz</td>
<td>DDR2 400/533</td>
<td>2GB</td>
<td>Integrated GMA 950 graphics core (Max. 166MHz 3D Render)</td>
<td>6 W</td>
</tr>
<tr>
<td>945GM/E</td>
<td>Calistoga</td>
<td>82945GM/E (GMCH)</td>
<td>ICH7-M</td>
<td>January 2006</td>
<td>Core 2 Duo, Core Duo, Pentium Dual-Core, Core Solo, Celeron M</td>
<td>533 / 667 MHz</td>
<td>DDR2 400/533/667</td>
<td>4GB</td>
<td>Integrated GMA 950 graphics core (Max. 250MHz 3D Render)</td>
<td>7 W</td>
</tr>
<tr>
<td>945PM</td>
<td>Calistoga</td>
<td>82945PM (MCH)</td>
<td>ICH7-M</td>
<td>January 2006</td>
<td>Core 2 Duo, Core Duo, Pentium Dual-Core, Core Solo, Celeron M</td>
<td>533 / 667 MHz</td>
<td>DDR2 400/533/667</td>
<td>4GB</td>
<td>PCI-Express x16</td>
<td>7 W</td>
</tr>
<tr>
<td>GL960</td>
<td>Crestline</td>
<td>82960GL (GMCH)</td>
<td>ICH8-M</td>
<td>May 2007</td>
<td>Celeron M, Pentium Dual-Core</td>
<td>533 MHz</td>
<td>DDR2 533</td>
<td>2GB</td>
<td>Integrated <a href="/wiki/Intel_GMA#GMA_X3100" title="Intel GMA">GMA X3100</a> graphics core (Max. 400MHz 3D Render)</td>
<td>13.5 W</td>
</tr>
<tr>
<td>GM965</td>
<td>Crestline</td>
<td>82965GM (GMCH)</td>
<td>ICH8-M</td>
<td>May 2007</td>
<td>Core 2 Duo</td>
<td>533 / 800 MHz</td>
<td>DDR2 533/667</td>
<td>4GB</td>
<td>Integrated GMA X3100 graphics core (Max. 500MHz 3D Render)</td>
<td>13.5 W</td>
</tr>
<tr>
<td>PM965</td>
<td>Crestline</td>
<td>82965PM (MCH)</td>
<td>ICH8-M</td>
<td>May 2007</td>
<td>Core 2 Duo</td>
<td>533 / 800 MHz</td>
<td>DDR2 533/667</td>
<td>4GB</td>
<td>PCI-Express x16</td>
<td>8 W</td>
</tr>
<tr>
<td>GL40</td>
<td>Cantiga</td>
<td>82GL40 (GMCH)</td>
<td>ICH9-M</td>
<td>Q3'08</td>
<td>Core 2 Duo, Celeron, Celeron M, <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a></td>
<td>667MHz</td>
<td>DDR2 667, DDR3 667</td>
<td>4GB</td>
<td>Integrated <a href="/wiki/Intel_GMA#GMA_X4500" title="Intel GMA">GMA X4500HD</a> graphics core (Max. 380MHz 3D Render)</td>
<td>12 W</td>
</tr>
<tr>
<td>GS45</td>
<td>Cantiga</td>
<td>82GS45 (GMCH)</td>
<td>ICH9-M</td>
<td>Q3'08</td>
<td>Core 2 Duo, Core 2 Extreme, Celeron M</td>
<td>800 / 1066 MHz</td>
<td>DDR2 667/800, DDR3 667/800/1066</td>
<td>8GB</td>
<td>Integrated GMA X4500HD graphics core (Max. 533MHz 3D Render)</td>
<td>12 W</td>
</tr>
<tr>
<td>GM45</td>
<td>Cantiga</td>
<td>82GM45 (GMCH)</td>
<td>ICH9-M</td>
<td>Q3'08</td>
<td>Core 2 Duo, Core 2 Extreme, Celeron M</td>
<td>667 / 800 / 1066 MHz</td>
<td>DDR2 667/800, DDR3 667/800/1066</td>
<td>8GB</td>
<td>Integrated GMA X4500HD graphics core (Max. 533MHz 3D Render)</td>
<td>12 W</td>
</tr>
<tr>
<td>PM45</td>
<td>Cantiga</td>
<td>82PM45 (MCH)</td>
<td>ICH9-M</td>
<td>Q3'08</td>
<td>Core 2 Duo, Core 2 Extreme</td>
<td>667 / 800 / 1066 MHz</td>
<td>DDR2 667/800, DDR3 667/800/1066</td>
<td>8GB</td>
<td>PCI-Express x16</td>
<td>7 W</td>
</tr>
</table>
<p><a name="Notes" id="Notes"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=16" title="Edit section: Notes">edit</a>]</span> <span class="mw-headline">Notes</span></h2>
<p><cite id="fn_1"><a href="#fn_1_back" title="">Note 1:</a></cite> The Pentium Pro, Pentium II/III, and the Celerons based on them are essentially the same design with minor internal revisions and varying cache designs. Because of this, the same chipset can be used for <a href="/wiki/Socket_8" title="Socket 8">Socket 8</a>, <a href="/wiki/Socket_370" title="Socket 370">Socket 370</a>, <a href="/wiki/Slot_1" title="Slot 1">Slot 1</a>, or <a href="/wiki/Slot_2" title="Slot 2">Slot 2</a> designs with any CPU in the <a href="/wiki/Intel_P6" title="Intel P6" class="mw-redirect">P6</a> family. In practice however, newer chipset designs are usually only made for the newer processor packages, and older ones may not be updated to accommodate for recent package designs. In addition, certain chipsets may be implemented in motherboards with different processor packages, much like how the 440FX could be used either with a Pentium Pro (Socket 8) or Pentium II (Slot 1). A new feature for the latest Intel chipsets is hardware virtualization support(VT-d)<a href="http://www.intel.com/technology/itj/2006/v10i3/2-io/1-abstract.htm" class="external autonumber" title="http://www.intel.com/technology/itj/2006/v10i3/2-io/1-abstract.htm" rel="nofollow">[6]</a>. The chipset support for this technology is not very clear for the moment<a href="http://software.intel.com/en-us/forums/virtualization-software-development/topic/56802/" class="external autonumber" title="http://software.intel.com/en-us/forums/virtualization-software-development/topic/56802/" rel="nofollow">[7]</a>.</p>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=17" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<div class="references-small">
<ol class="references">
<li id="cite_note-0"><b><a href="#cite_ref-0" title="">^</a></b> <a href="ftp://download.intel.com/museum/research/arc_collect/timeline/TimelineDateSort7_05.pdf" class="external free" title="ftp://download.intel.com/museum/research/arc_collect/timeline/TimelineDateSort7_05.pdf" rel="nofollow">ftp://download.intel.com/museum/research/arc_collect/timeline/TimelineDateSort7_05.pdf</a></li>
<li id="cite_note-1"><b><a href="#cite_ref-1" title="">^</a></b> <a href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430LX-c.html" class="external text" title="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430LX-c.html" rel="nofollow">Intel 430LX ("Mercury")</a>, PC Guide, accessed August 20, 2007.</li>
<li id="cite_note-2"><b><a href="#cite_ref-2" title="">^</a></b> <a href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430NX-c.html" class="external text" title="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430NX-c.html" rel="nofollow">Intel 430NX ("Neptune")</a>, PC Guide, accessed August 20, 2007.</li>
<li id="cite_note-3"><b><a href="#cite_ref-3" title="">^</a></b> <a href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430FX-c.html" class="external text" title="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430FX-c.html" rel="nofollow">Intel 430FX ("Triton")</a>, PC Guide, accessed August 20, 2007.</li>
<li id="cite_note-TritonIIref-4">^ <a href="#cite_ref-TritonIIref_4-0" title=""><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-TritonIIref_4-1" title=""><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-TritonIIref_4-2" title=""><sup><i><b>c</b></i></sup></a> <a href="http://groups.google.com/group/comp.sys.intel/msg/0a0cd1fe2b61a6ff" class="external text" title="http://groups.google.com/group/comp.sys.intel/msg/0a0cd1fe2b61a6ff" rel="nofollow">Summary of P5 chipsets</a>, comp.sys.intel, September 1996.</li>
<li id="cite_note-5"><b><a href="#cite_ref-5" title="">^</a></b> <a href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430HX-c.html" class="external text" title="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430HX-c.html" rel="nofollow">Intel 430HX ("Triton II")</a>, PC Guide, accessed August 20, 2007.</li>
<li id="cite_note-6"><b><a href="#cite_ref-6" title="">^</a></b> <a href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430VX-c.html" class="external text" title="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430VX-c.html" rel="nofollow">Intel 430VX ("Triton II", a.k.a. "Triton III")</a>, PC Guide, accessed August 20, 2007.</li>
<li id="cite_note-7"><b><a href="#cite_ref-7" title="">^</a></b> <a href="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430TX-c.html" class="external text" title="http://www.pcguide.com/ref/mbsys/chip/pop/g5iI430TX-c.html" rel="nofollow">Intel 430TX</a>, PC Guide, accessed August 20, 2007.</li>
<li id="cite_note-8"><b><a href="#cite_ref-8" title="">^</a></b> <a href="http://www.intel.com/products/chipsets/975x/index.htm" class="external free" title="http://www.intel.com/products/chipsets/975x/index.htm" rel="nofollow">http://www.intel.com/products/chipsets/975x/index.htm</a> Intel 975X Express Chipset Overview</li>
<li id="cite_note-9"><b><a href="#cite_ref-9" title="">^</a></b> <a href="http://www.asus.com/products.aspx?l1=3&amp;l2=11&amp;l3=307&amp;l4=0&amp;model=1295&amp;modelmenu=1" class="external free" title="http://www.asus.com/products.aspx?l1=3&amp;l2=11&amp;l3=307&amp;l4=0&amp;model=1295&amp;modelmenu=1" rel="nofollow">http://www.asus.com/products.aspx?l1=3&amp;l2=11&amp;l3=307&amp;l4=0&amp;model=1295&amp;modelmenu=1</a> Asus P5B Deluxe P965 Motherboard Specifications</li>
<li id="cite_note-10"><b><a href="#cite_ref-10" title="">^</a></b> <a href="http://www.intel.com/products/chipsets/G35/index.htm" class="external text" title="http://www.intel.com/products/chipsets/G35/index.htm" rel="nofollow">Intel G35 Express Chipset Overview</a></li>
<li id="cite_note-11"><b><a href="#cite_ref-11" title="">^</a></b> <a href="http://techreport.com/discussions.x/11720" class="external text" title="http://techreport.com/discussions.x/11720" rel="nofollow">Intel said to have cut G35 chipset features - The Tech Report</a></li>
<li id="cite_note-12"><b><a href="#cite_ref-12" title="">^</a></b> Pancescu, Alexandru. <a href="http://news.softpedia.com/news/Intel-039-s-X38-Express-Chipset-Is-Ready-62908.shtml" class="external text" title="http://news.softpedia.com/news/Intel-039-s-X38-Express-Chipset-Is-Ready-62908.shtml" rel="nofollow">Intel's X38 Express Chipset Is Ready</a>, Softpedia News, August 16, 2007.</li>
<li id="cite_note-13"><b><a href="#cite_ref-13" title="">^</a></b> <a href="http://www.intel.com/products/chipsets/x38/index.htm" class="external free" title="http://www.intel.com/products/chipsets/x38/index.htm" rel="nofollow">http://www.intel.com/products/chipsets/x38/index.htm</a> Intel X38 Express Chipset Overview</li>
<li id="cite_note-14"><b><a href="#cite_ref-14" title="">^</a></b> <a href="http://www.intel.com/products/desktop/chipsets/g45/g45-overview.htm" class="external free" title="http://www.intel.com/products/desktop/chipsets/g45/g45-overview.htm" rel="nofollow">http://www.intel.com/products/desktop/chipsets/g45/g45-overview.htm</a> Intel G45 Express Chipset</li>
<li id="cite_note-15"><b><a href="#cite_ref-15" title="">^</a></b> <a href="http://www.intel.com/Products/Desktop/Chipsets/Q43/Q43-overview.htm" class="external free" title="http://www.intel.com/Products/Desktop/Chipsets/Q43/Q43-overview.htm" rel="nofollow">http://www.intel.com/Products/Desktop/Chipsets/Q43/Q43-overview.htm</a> Intel Q43 Express Chipset</li>
<li id="cite_note-16"><b><a href="#cite_ref-16" title="">^</a></b> <a href="http://www.intel.com/products/desktop/chipsets/q45/q45-overview.htm" class="external free" title="http://www.intel.com/products/desktop/chipsets/q45/q45-overview.htm" rel="nofollow">http://www.intel.com/products/desktop/chipsets/q45/q45-overview.htm</a> Intel Q45 Express Chipset</li>
</ol>
</div>
<p><a name="See_also" id="See_also"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=18" title="Edit section: See also">edit</a>]</span> <span class="mw-headline">See also</span></h2>
<ul>
<li><a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">List of Intel microprocessors</a></li>
<li><a href="/wiki/Comparison_of_AMD_chipsets" title="Comparison of AMD chipsets">Comparison of AMD chipsets</a></li>
<li><a href="/wiki/Comparison_of_ATI_chipsets" title="Comparison of ATI chipsets">Comparison of ATI chipsets</a></li>
<li><a href="/wiki/Comparison_of_Nvidia_chipsets" title="Comparison of Nvidia chipsets">Comparison of Nvidia chipsets</a></li>
<li><a href="/wiki/VIA_chipsets" title="VIA chipsets">VIA chipsets</a></li>
</ul>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit&amp;section=19" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://developer.intel.com/products/chipsets/" class="external text" title="http://developer.intel.com/products/chipsets/" rel="nofollow">Intel Chipsets Product List</a></li>
<li><a href="http://developer.intel.com/design/chipsets/linecard.htm" class="external text" title="http://developer.intel.com/design/chipsets/linecard.htm" rel="nofollow">Intel Chipsets comparison charts</a></li>
<li><a href="http://users.erols.com/chare/chipsets.htm" class="external text" title="http://users.erols.com/chare/chipsets.htm" rel="nofollow">Chris Hare's Chipset Specs</a></li>
</ul>
<table class="navbox" cellspacing="0" style=";">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible uncollapsed" style="width:100%;background:transparent;color:inherit;;">
<tr>
<th style=";" colspan="2" class="navbox-title">
<div style="float:left; width:6em;text-align:left;">
<div class="noprint plainlinksneverexpand navbar" style="background:none; padding:0; font-weight:normal;;;border:none;; font-size:xx-small;"><a href="/wiki/Template:Intel_processors" title="Template:Intel processors"><span title="View this template" style=";;border:none;">v</span></a>&#160;<span style="font-size:80%;">•</span>&#160;<a href="/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><span title="Discussion about this template" style=";;border:none;">d</span></a>&#160;<span style="font-size:80%;">•</span>&#160;<a href="http://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit" class="external text" title="http://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit" rel="nofollow"><span title="Edit this template" style=";;border:none;;">e</span></a></div>
</div>
<span style="font-size:110%;"><a href="/wiki/Intel_Corporation" title="Intel Corporation">Intel</a> <a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">processors</a></span></th>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Discontinued</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">pre-8086</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_4004" title="Intel 4004">4004</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_4040" title="Intel 4040">4040</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8008" title="Intel 8008">8008</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8080" title="Intel 8080">8080</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8085" title="Intel 8085">8085</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86 (16 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_8086" title="Intel 8086">8086</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8088" title="Intel 8088">8088</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80186" title="Intel 80186">80186</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80188" title="Intel 80188">80188</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80286" title="Intel 80286">80286</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86/IA32 (32 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_80386" title="Intel 80386">80386</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80486" title="Intel 80486">80486</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium" title="Pentium">Pentium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core" title="Intel Core">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_M" title="Celeron M" class="mw-redirect">Celeron M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86-64/EM64T (64 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Pentium_4#Prescott_2M_.28Extreme_Edition.29" title="Pentium 4">Pentium 4 (Some)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Pentium Extreme Edition</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D (Some)</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Other</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Itanium#Original_Itanium_processor:_2001.E2.80.9302" title="Itanium">Itanium</a> — <a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a> — <i>RISC:</i> <a href="/wiki/Intel_i860" title="Intel i860">i860</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_i960" title="Intel i960">i960</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/XScale" title="XScale">XScale</a> — <i>Microcontrollers:</i> <a href="/wiki/Intel_8048" title="Intel 8048">8048</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8051" title="Intel 8051">8051</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_MCS-96" title="Intel MCS-96">MCS-96</a></div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Current</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Celeron" title="Celeron">Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_2" title="Intel Core 2">Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_A100" title="Intel A100">A100</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Xeon" title="Xeon">Xeon</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Itanium#Itanium_2_processors:_2002.E2.80.93present" title="Itanium">Itanium</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_i7" title="Intel Core i7">Core i7</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Upcoming</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Tukwila</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Tolapai" title="Tolapai">Tolapai</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Moorestown_(CPU)" title="Moorestown (CPU)">Moorestown</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_i5" title="Intel Core i5">Core i5</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Lists</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/CPU_socket#Intel_Sockets" title="CPU socket">CPU sockets</a><span style="font-weight:bold;">&#160;·</span> <strong class="selflink">Chipsets</strong><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">Processors</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a><br />
<a href="/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Atom</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Celeron_microprocessors" title="List of Intel Celeron microprocessors">Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_microprocessors" title="List of Intel Core microprocessors">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_2_microprocessors" title="List of Intel Core 2 microprocessors">Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">Core i7</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">Itanium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_II_microprocessors" title="List of Intel Pentium II microprocessors">Pentium II</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_III_microprocessors" title="List of Intel Pentium III microprocessors">Pentium III</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_4_microprocessors" title="List of Intel Pentium 4 microprocessors">Pentium 4</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">Pentium D</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_Dual-Core_microprocessors" title="List of Intel Pentium Dual-Core microprocessors">Pentium Dual-Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_M_microprocessors" title="List of Intel Pentium M microprocessors">Pentium M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Xeon_microprocessors" title="List of Intel Xeon microprocessors">Xeon</a><br />
<a href="/wiki/List_of_future_Intel_Celeron_microprocessors" title="List of future Intel Celeron microprocessors">Future Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Pentium_Dual-Core_microprocessors" title="List of future Intel Pentium Dual-Core microprocessors">Future Pentium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Core_2_microprocessors" title="List of future Intel Core 2 microprocessors">Future Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Core_i7_microprocessors" title="List of future Intel Core i7 microprocessors">Future Core i7</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Xeon_microprocessors" title="List of future Intel Xeon microprocessors">Future Xeon</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Microarchitectures</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Past and present</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Pentium" title="Pentium">P5</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_P6_(microarchitecture)" title="Intel P6 (microarchitecture)">P6</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_NetBurst" title="Intel NetBurst">NetBurst</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Future</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Larrabee_(GPU)" title="Larrabee (GPU)">Larrabee</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Sandy_Bridge_(microarchitecture)" title="Intel Sandy Bridge (microarchitecture)">Sandy Bridge</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Haswell_(microarchitecture)" title="Intel Haswell (microarchitecture)">Haswell</a></div>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Preprocessor node count: 1593/1000000
Post-expand include size: 53156/2048000 bytes
Template argument size: 34862/2048000 bytes
Expensive parser function count: 0/500
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:411523-0!1!0!default!!en!2 and timestamp 20090415063257 -->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org/wiki/List_of_Intel_chipsets">http://en.wikipedia.org/wiki/List_of_Intel_chipsets</a>"</div>
			<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>:&#32;<span dir='ltr'><a href="/wiki/Category:Motherboard" title="Category:Motherboard">Motherboard</a></span> | <span dir='ltr'><a href="/wiki/Category:Intel_products" title="Category:Intel products">Intel products</a></span> | <span dir='ltr'><a href="/wiki/Category:Computer_lists" title="Category:Computer lists">Computer lists</a></span></div></div>			<!-- end content -->
						<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<div class="pBody">
			<ul>
	
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/List_of_Intel_chipsets" title="View the content page [c]" accesskey="c">Article</a></li>
				 <li id="ca-talk"><a href="/wiki/Talk:List_of_Intel_chipsets" title="Discussion about the content page [t]" accesskey="t">Discussion</a></li>
				 <li id="ca-edit"><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=edit" title="You can edit this page. &#10;Please use the preview button before saving. [e]" accesskey="e">Edit this page</a></li>
				 <li id="ca-history"><a href="/w/index.php?title=List_of_Intel_chipsets&amp;action=history" title="Past versions of this page [h]" accesskey="h">History</a></li>			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=List_of_Intel_chipsets" title="You are encouraged to log in; however, it is not mandatory. [o]" accesskey="o">Log in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(http://upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
	<div class='generated-sidebar portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
				<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
				<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content — the best of Wikipedia">Featured content</a></li>
				<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			</ul>
		</div>
	</div>
	<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/w/index.php" id="searchform"><div>
				<input type='hidden' name="title" value="Special:Search"/>
				<input id="searchInput" name="search" type="text" title="Search Wikipedia [f]" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" title="Go to a page with this exact name if one exists" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" id="mw-searchButton" value="Search" title="Search Wikipedia for this text" />
			</div></form>
		</div>
	</div>
	<div class='generated-sidebar portlet' id='p-interaction'>
		<h5>Interaction</h5>
		<div class='pBody'>
			<ul>
				<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
				<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="The list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
				<li id="n-contact"><a href="/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Donate" title="Support us">Donate to Wikipedia</a></li>
				<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/List_of_Intel_chipsets" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/List_of_Intel_chipsets" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
<li id="t-upload"><a href="/wiki/Wikipedia:Upload" title="Upload files [u]" accesskey="u">Upload file</a></li>
<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="List of all special pages [q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="/w/index.php?title=List_of_Intel_chipsets&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>				<li id="t-permalink"><a href="/w/index.php?title=List_of_Intel_chipsets&amp;oldid=281065259" title="Permanent link to this version of the page">Permanent link</a></li><li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=List_of_Intel_chipsets&amp;id=281065259">Cite this page</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>Languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-de"><a href="http://de.wikipedia.org/wiki/Intel-Chips%C3%A4tze">Deutsch</a></li>
				<li class="interwiki-fr"><a href="http://fr.wikipedia.org/wiki/Chipset_Intel">Français</a></li>
				<li class="interwiki-ja"><a href="http://ja.wikipedia.org/wiki/%E3%82%A4%E3%83%B3%E3%83%86%E3%83%AB_%E3%83%81%E3%83%83%E3%83%97%E3%82%BB%E3%83%83%E3%83%88">日本語</a></li>
				<li class="interwiki-zh"><a href="http://zh.wikipedia.org/wiki/%E8%8B%B1%E7%89%B9%E7%88%BE%E6%99%B6%E7%89%87%E7%B5%84%E5%88%97%E8%A1%A8">中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>
				<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
					<li id="lastmod"> This page was last modified on 1 April 2009, at 12:30 (UTC).</li>
					<li id="copyright">All text is available under the terms of the <a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Copyrights" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc.</a>, a U.S. registered <a class='internal' href="http://en.wikipedia.org/wiki/501%28c%29#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="http://en.wikipedia.org/wiki/Non-profit_organization" title="Non-profit organization">nonprofit</a> <a href="http://en.wikipedia.org/wiki/Charitable_organization" title="Charitable organization">charity</a>.<br /></li>
					<li id="privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
					<li id="about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
					<li id="disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
</div>

		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
<!-- Served by srv88 in 0.069 secs. --></body></html>
