digraph "CoreDynParam"
{
  bgcolor="transparent";
  edge [fontname="FreeSans",fontsize="10",labelfontname="FreeSans",labelfontsize="10"];
  node [fontname="FreeSans",fontsize="10",shape=record];
  Node1 [label="CoreDynParam",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black"];
  Node2 -> Node1 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" MemManU_I_duty_cycle\nbusy_cycles\nLSU_duty_cycle\nidle_cycles\nMUL_cdb_duty_cycle\nMUL_duty_cycle\ntotal_cycles\nBR_duty_cycle\nIFU_duty_cycle\nALU_duty_cycle\n..." ,fontname="FreeSans"];
  Node2 [label="double",height=0.2,width=0.4,color="grey75"];
  Node3 -> Node1 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" num_hthreads\nv_address_width\nnum_ifreelist_entries\nfp_data_width\npredictionW\nnum_muls\nnum_alus\nnum_fp_pipelines\nfp_pipeline_stages\nglobalCheckpoint\n..." ,fontname="FreeSans"];
  Node3 [label="int",height=0.2,width=0.4,color="black",URL="$classint.html"];
  Node4 -> Node1 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" rm_ty" ,fontname="FreeSans"];
  Node4 [label="enum Renaming_type",height=0.2,width=0.4,color="grey75"];
  Node5 -> Node1 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" regWindowing\nEmbedded\nmultithreaded\nopt_local\nx86" ,fontname="FreeSans"];
  Node5 [label="bool",height=0.2,width=0.4,color="grey75"];
  Node6 -> Node1 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" scheu_ty" ,fontname="FreeSans"];
  Node6 [label="enum Scheduler_type",height=0.2,width=0.4,color="grey75"];
  Node7 -> Node1 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" core_ty" ,fontname="FreeSans"];
  Node7 [label="enum Core_type",height=0.2,width=0.4,color="grey75"];
}
