{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716993640614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716993640619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 22:40:40 2024 " "Processing started: Wed May 29 22:40:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716993640619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993640619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MuseDash -c MuseDash " "Command: quartus_map --read_settings_files=on --write_settings_files=off MuseDash -c MuseDash" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993640619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716993640844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716993640844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "../verilog/LFSR.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/musedash.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/musedash.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuseDash " "Found entity 1: MuseDash" {  } { { "../verilog/MuseDash.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/totalscore7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/totalscore7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 TotalScore7Seg " "Found entity 1: TotalScore7Seg" {  } { { "../verilog/TotalScore7Seg.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TotalScore7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/textlcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/textlcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 TextLCD " "Found entity 1: TextLCD" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/scoreconversion.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/scoreconversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreConversion " "Found entity 1: ScoreConversion" {  } { { "../verilog/ScoreConversion.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ScoreConversion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../verilog/ROM.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Queue " "Found entity 1: Queue" {  } { { "../verilog/Queue.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646372 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TAP ../verilog/TextLCD.v 17 Judgement.v(24) " "Verilog HDL macro warning at Judgement.v(24): overriding existing definition for macro \"TAP\", which was defined in \"../verilog/TextLCD.v\", line 17" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716993646373 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "HOLD_START ../verilog/TextLCD.v 18 Judgement.v(25) " "Verilog HDL macro warning at Judgement.v(25): overriding existing definition for macro \"HOLD_START\", which was defined in \"../verilog/TextLCD.v\", line 18" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716993646373 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "HOLD_MIDDLE ../verilog/TextLCD.v 19 Judgement.v(26) " "Verilog HDL macro warning at Judgement.v(26): overriding existing definition for macro \"HOLD_MIDDLE\", which was defined in \"../verilog/TextLCD.v\", line 19" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1716993646373 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel ../verilog/Judgement.v(119) " "Unrecognized synthesis attribute \"parallel\" at ../verilog/Judgement.v(119)" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646373 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "case ../verilog/Judgement.v(119) " "Unrecognized synthesis attribute \"case\" at ../verilog/Judgement.v(119)" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/judgement.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/judgement.v" { { "Info" "ISGN_ENTITY_NAME" "1 Judgement " "Found entity 1: Judgement" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../verilog/Debouncer.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/currentjudge7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/currentjudge7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CurrentJudge7Seg " "Found entity 1: CurrentJudge7Seg" {  } { { "../verilog/CurrentJudge7Seg.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/CurrentJudge7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646375 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../verilog/Controller.v " "Can't analyze file -- file ../verilog/Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716993646377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Div " "Found entity 1: Clk_Div" {  } { { "../verilog/Clk_Div.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Clk_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/bcd_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/bcd_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Adder " "Found entity 1: BCD_Adder" {  } { { "../verilog/BCD_Adder.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/BCD_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "../verilog/Address_Generator.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Address_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/de2_repository/fpgafinallab/musedash/verilog/accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/de2_repository/fpgafinallab/musedash/verilog/accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "../verilog/Accumulator.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993646380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993646380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MuseDash " "Elaborating entity \"MuseDash\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716993646442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Div Clk_Div:clock_divider " "Elaborating entity \"Clk_Div\" for hierarchy \"Clk_Div:clock_divider\"" {  } { { "../verilog/MuseDash.v" "clock_divider" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Clk_Div.v(23) " "Verilog HDL assignment warning at Clk_Div.v(23): truncated value with size 32 to match size of target (25)" {  } { { "../verilog/Clk_Div.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Clk_Div.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716993646459 "|MuseDash|Clk_Div:clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:addr_gen " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:addr_gen\"" {  } { { "../verilog/MuseDash.v" "addr_gen" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CurrentJudge7Seg CurrentJudge7Seg:cur_judgeup_7seg " "Elaborating entity \"CurrentJudge7Seg\" for hierarchy \"CurrentJudge7Seg:cur_judgeup_7seg\"" {  } { { "../verilog/MuseDash.v" "cur_judgeup_7seg" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TotalScore7Seg TotalScore7Seg:total_score_7seg " "Elaborating entity \"TotalScore7Seg\" for hierarchy \"TotalScore7Seg:total_score_7seg\"" {  } { { "../verilog/MuseDash.v" "total_score_7seg" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TextLCD TextLCD:textlcd " "Elaborating entity \"TextLCD\" for hierarchy \"TextLCD:textlcd\"" {  } { { "../verilog/MuseDash.v" "textlcd" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TextLCD.v(47) " "Verilog HDL assignment warning at TextLCD.v(47): truncated value with size 32 to match size of target (8)" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716993646482 "|MuseDash|TextLCD:textlcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TextLCD.v(67) " "Verilog HDL assignment warning at TextLCD.v(67): truncated value with size 32 to match size of target (8)" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716993646485 "|MuseDash|TextLCD:textlcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:restart_debouncer " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:restart_debouncer\"" {  } { { "../verilog/MuseDash.v" "restart_debouncer" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Judgement Judgement:judge " "Elaborating entity \"Judgement\" for hierarchy \"Judgement:judge\"" {  } { { "../verilog/MuseDash.v" "judge" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646512 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count2_delay2 Judgement.v(42) " "Verilog HDL or VHDL warning at Judgement.v(42): object \"count2_delay2\" assigned a value but never read" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716993646512 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(237) " "Verilog HDL warning at Judgement.v(237): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 237 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993646514 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(238) " "Verilog HDL warning at Judgement.v(238): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 238 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993646514 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(239) " "Verilog HDL warning at Judgement.v(239): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 239 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993646514 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(240) " "Verilog HDL warning at Judgement.v(240): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 240 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993646514 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(241) " "Verilog HDL warning at Judgement.v(241): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 241 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993646514 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(242) " "Verilog HDL warning at Judgement.v(242): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 242 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993646514 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(243) " "Verilog HDL warning at Judgement.v(243): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 243 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993646514 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(244) " "Verilog HDL warning at Judgement.v(244): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 244 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993646514 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(245) " "Verilog HDL warning at Judgement.v(245): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 245 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993646514 "|MuseDash|Judgement:judge"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Judgement.v(246) " "Verilog HDL warning at Judgement.v(246): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 246 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1716993646514 "|MuseDash|Judgement:judge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR Judgement:judge\|LFSR:random_gen " "Elaborating entity \"LFSR\" for hierarchy \"Judgement:judge\|LFSR:random_gen\"" {  } { { "../verilog/Judgement.v" "random_gen" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreConversion ScoreConversion:score_convesion " "Elaborating entity \"ScoreConversion\" for hierarchy \"ScoreConversion:score_convesion\"" {  } { { "../verilog/MuseDash.v" "score_convesion" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:accum " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:accum\"" {  } { { "../verilog/MuseDash.v" "accum" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Adder Accumulator:accum\|BCD_Adder:one_adder " "Elaborating entity \"BCD_Adder\" for hierarchy \"Accumulator:accum\|BCD_Adder:one_adder\"" {  } { { "../verilog/Accumulator.v" "one_adder" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Accumulator.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue Queue:note_queue " "Elaborating entity \"Queue\" for hierarchy \"Queue:note_queue\"" {  } { { "../verilog/MuseDash.v" "note_queue" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:chart " "Elaborating entity \"ROM\" for hierarchy \"ROM:chart\"" {  } { { "../verilog/MuseDash.v" "chart" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993646546 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 ROM.v(7) " "Net \"ROM.data_a\" at ROM.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/ROM.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716993648438 "|MuseDash|ROM:chart"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 ROM.v(7) " "Net \"ROM.waddr_a\" at ROM.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/ROM.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716993648438 "|MuseDash|ROM:chart"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 ROM.v(7) " "Net \"ROM.we_a\" at ROM.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/ROM.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/ROM.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716993648438 "|MuseDash|ROM:chart"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_hoo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_hoo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_hoo " "Found entity 1: sld_ela_trigger_hoo" {  } { { "db/sld_ela_trigger_hoo.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/sld_ela_trigger_hoo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993649328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993649328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_musedash_auto_signaltap_0_1_7373.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_musedash_auto_signaltap_0_1_7373.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_MuseDash_auto_signaltap_0_1_7373 " "Found entity 1: sld_reserved_MuseDash_auto_signaltap_0_1_7373" {  } { { "db/sld_reserved_musedash_auto_signaltap_0_1_7373.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/sld_reserved_musedash_auto_signaltap_0_1_7373.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993649414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993649414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mkk " "Found entity 1: cmpr_mkk" {  } { { "db/cmpr_mkk.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_mkk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993649521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993649521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nkk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nkk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nkk " "Found entity 1: cmpr_nkk" {  } { { "db/cmpr_nkk.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_nkk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993649569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993649569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa24 " "Found entity 1: altsyncram_sa24" {  } { { "db/altsyncram_sa24.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/altsyncram_sa24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993650057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993650057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6tc " "Found entity 1: mux_6tc" {  } { { "db/mux_6tc.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/mux_6tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993650167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993650167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lvf " "Found entity 1: decode_lvf" {  } { { "db/decode_lvf.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/decode_lvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993650223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993650223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_dgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993650291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993650291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993650325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993650325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993650370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993650370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_hgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993650426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993650426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993650459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993650459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b3j " "Found entity 1: cntr_b3j" {  } { { "db/cntr_b3j.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/cntr_b3j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993650503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993650503 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993650821 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716993650915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.29.22:40:53 Progress: Loading sld6f7e198c/alt_sld_fab_wrapper_hw.tcl " "2024.05.29.22:40:53 Progress: Loading sld6f7e198c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993653114 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993655194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993655257 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993658499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993658585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993658670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993658770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993658773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993658774 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716993659451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6f7e198c/alt_sld_fab.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993659613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993659613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993659670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993659670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993659671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993659671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993659719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993659719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993659784 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993659784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993659784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/ip/sld6f7e198c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993659840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993659840 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROM:chart\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM:chart\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993660798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993660798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993660798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993660798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993660798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993660798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993660798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993660798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993660798 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MuseDash.ram0_ROM_16bd8.hdl.mif " "Parameter INIT_FILE set to db/MuseDash.ram0_ROM_16bd8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716993660798 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716993660798 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716993660798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:chart\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"ROM:chart\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993660822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:chart\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"ROM:chart\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993660822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993660822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993660822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993660822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993660822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993660822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993660822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993660822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993660822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MuseDash.ram0_ROM_16bd8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MuseDash.ram0_ROM_16bd8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993660822 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716993660822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gh61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gh61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gh61 " "Found entity 1: altsyncram_gh61" {  } { { "db/altsyncram_gh61.tdf" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/quartus/db/altsyncram_gh61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993660854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993660854 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716993661083 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../verilog/Judgement.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v" 84 -1 0 } } { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716993661142 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716993661142 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "../verilog/MuseDash.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/MuseDash.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716993661210 "|MuseDash|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716993661210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993661289 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[0\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[0\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993661395 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[1\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[1\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993661395 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[2\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[2\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993661395 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[3\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[3\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993661395 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[4\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[4\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993661395 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[5\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[5\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993661395 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[6\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[6\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993661395 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TextLCD:textlcd\|LCD_DATA\[7\]~en High " "Register TextLCD:textlcd\|LCD_DATA\[7\]~en will power up to High" {  } { { "../verilog/TextLCD.v" "" { Text "E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/TextLCD.v" 210 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716993661395 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1716993661395 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716993661925 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 53 61 0 0 8 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 53 of its 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 8 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1716993662815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716993662831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993662831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1648 " "Implemented 1648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716993662952 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716993662952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1552 " "Implemented 1552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716993662952 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716993662952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716993662952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716993662969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 22:41:02 2024 " "Processing ended: Wed May 29 22:41:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716993662969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716993662969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716993662969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993662969 ""}
