{
  "module_name": "bpf_insn.h",
  "hash_id": "dc4f3bab5b9ebc92336cc1c78069c49b578009a6e458286af5ee4b9a20b8d764",
  "original_prompt": "Ingested from linux-6.6.14/samples/bpf/bpf_insn.h",
  "human_readable_source": " \n \n#ifndef __BPF_INSN_H\n#define __BPF_INSN_H\n\nstruct bpf_insn;\n\n \n\n#define BPF_ALU64_REG(OP, DST, SRC)\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_ALU64 | BPF_OP(OP) | BPF_X,\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = SRC,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = 0 })\n\n#define BPF_ALU32_REG(OP, DST, SRC)\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_ALU | BPF_OP(OP) | BPF_X,\t\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = SRC,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = 0 })\n\n \n\n#define BPF_ALU64_IMM(OP, DST, IMM)\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_ALU64 | BPF_OP(OP) | BPF_K,\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = 0,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = IMM })\n\n#define BPF_ALU32_IMM(OP, DST, IMM)\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_ALU | BPF_OP(OP) | BPF_K,\t\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = 0,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = IMM })\n\n \n\n#define BPF_MOV64_REG(DST, SRC)\t\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_ALU64 | BPF_MOV | BPF_X,\t\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = SRC,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = 0 })\n\n#define BPF_MOV32_REG(DST, SRC)\t\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_ALU | BPF_MOV | BPF_X,\t\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = SRC,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = 0 })\n\n \n\n#define BPF_MOV64_IMM(DST, IMM)\t\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_ALU64 | BPF_MOV | BPF_K,\t\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = 0,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = IMM })\n\n#define BPF_MOV32_IMM(DST, IMM)\t\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_ALU | BPF_MOV | BPF_K,\t\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = 0,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = IMM })\n\n \n#define BPF_LD_IMM64(DST, IMM)\t\t\t\t\t\\\n\tBPF_LD_IMM64_RAW(DST, 0, IMM)\n\n#define BPF_LD_IMM64_RAW(DST, SRC, IMM)\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_LD | BPF_DW | BPF_IMM,\t\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = SRC,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = (__u32) (IMM) }),\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = 0,  \t\\\n\t\t.dst_reg = 0,\t\t\t\t\t\\\n\t\t.src_reg = 0,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = ((__u64) (IMM)) >> 32 })\n\n#ifndef BPF_PSEUDO_MAP_FD\n# define BPF_PSEUDO_MAP_FD\t1\n#endif\n\n \n#define BPF_LD_MAP_FD(DST, MAP_FD)\t\t\t\t\\\n\tBPF_LD_IMM64_RAW(DST, BPF_PSEUDO_MAP_FD, MAP_FD)\n\n\n \n\n#define BPF_LD_ABS(SIZE, IMM)\t\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_LD | BPF_SIZE(SIZE) | BPF_ABS,\t\\\n\t\t.dst_reg = 0,\t\t\t\t\t\\\n\t\t.src_reg = 0,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = IMM })\n\n \n\n#define BPF_LDX_MEM(SIZE, DST, SRC, OFF)\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_LDX | BPF_SIZE(SIZE) | BPF_MEM,\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = SRC,\t\t\t\t\t\\\n\t\t.off   = OFF,\t\t\t\t\t\\\n\t\t.imm   = 0 })\n\n \n\n#define BPF_STX_MEM(SIZE, DST, SRC, OFF)\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_STX | BPF_SIZE(SIZE) | BPF_MEM,\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = SRC,\t\t\t\t\t\\\n\t\t.off   = OFF,\t\t\t\t\t\\\n\t\t.imm   = 0 })\n\n \n\n#define BPF_ATOMIC_OP(SIZE, OP, DST, SRC, OFF)\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_STX | BPF_SIZE(SIZE) | BPF_ATOMIC,\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = SRC,\t\t\t\t\t\\\n\t\t.off   = OFF,\t\t\t\t\t\\\n\t\t.imm   = OP })\n\n \n#define BPF_STX_XADD(SIZE, DST, SRC, OFF) BPF_ATOMIC_OP(SIZE, BPF_ADD, DST, SRC, OFF)\n\n \n\n#define BPF_ST_MEM(SIZE, DST, OFF, IMM)\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_ST | BPF_SIZE(SIZE) | BPF_MEM,\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = 0,\t\t\t\t\t\\\n\t\t.off   = OFF,\t\t\t\t\t\\\n\t\t.imm   = IMM })\n\n \n\n#define BPF_JMP_REG(OP, DST, SRC, OFF)\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_JMP | BPF_OP(OP) | BPF_X,\t\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = SRC,\t\t\t\t\t\\\n\t\t.off   = OFF,\t\t\t\t\t\\\n\t\t.imm   = 0 })\n\n \n\n#define BPF_JMP32_REG(OP, DST, SRC, OFF)\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_JMP32 | BPF_OP(OP) | BPF_X,\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = SRC,\t\t\t\t\t\\\n\t\t.off   = OFF,\t\t\t\t\t\\\n\t\t.imm   = 0 })\n\n \n\n#define BPF_JMP_IMM(OP, DST, IMM, OFF)\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_JMP | BPF_OP(OP) | BPF_K,\t\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = 0,\t\t\t\t\t\\\n\t\t.off   = OFF,\t\t\t\t\t\\\n\t\t.imm   = IMM })\n\n \n\n#define BPF_JMP32_IMM(OP, DST, IMM, OFF)\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_JMP32 | BPF_OP(OP) | BPF_K,\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = 0,\t\t\t\t\t\\\n\t\t.off   = OFF,\t\t\t\t\t\\\n\t\t.imm   = IMM })\n\n \n\n#define BPF_RAW_INSN(CODE, DST, SRC, OFF, IMM)\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = CODE,\t\t\t\t\t\\\n\t\t.dst_reg = DST,\t\t\t\t\t\\\n\t\t.src_reg = SRC,\t\t\t\t\t\\\n\t\t.off   = OFF,\t\t\t\t\t\\\n\t\t.imm   = IMM })\n\n \n\n#define BPF_EXIT_INSN()\t\t\t\t\t\t\\\n\t((struct bpf_insn) {\t\t\t\t\t\\\n\t\t.code  = BPF_JMP | BPF_EXIT,\t\t\t\\\n\t\t.dst_reg = 0,\t\t\t\t\t\\\n\t\t.src_reg = 0,\t\t\t\t\t\\\n\t\t.off   = 0,\t\t\t\t\t\\\n\t\t.imm   = 0 })\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}