

================================================================
== Vitis HLS Report for 'tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2'
================================================================
* Date:           Wed Jun 14 16:04:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5122|     5122|  17.072 us|  17.072 us|  5122|  5122|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_271_1_VITIS_LOOP_272_2  |     5120|     5120|         2|          1|          1|  5120|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       90|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|       38|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       38|      180|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln271_fu_108_p2               |         +|   0|  0|  20|          13|           1|
    |k_1_fu_131_p2                     |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln271_fu_102_p2              |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln272_fu_117_p2              |      icmp|   0|  0|  12|          11|          12|
    |l_flush_fu_147_p2                 |      icmp|   0|  0|  11|          11|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln271_fu_123_p3            |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  90|          63|          33|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_k_load               |   9|          2|   11|         22|
    |indvar_flatten_fu_58                  |   9|          2|   13|         26|
    |k_fu_54                               |   9|          2|   11|         22|
    |l_aStr1_blk_n                         |   9|          2|    1|          2|
    |l_bStr2_blk_n                         |   9|          2|    1|          2|
    |l_strA7_blk_n                         |   9|          2|    1|          2|
    |l_strB8_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   54|        108|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_58     |  13|   0|   13|          0|
    |k_fu_54                  |  11|   0|   11|          0|
    |select_ln271_reg_180     |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2|  return value|
|l_strA7_dout            |   in|   64|     ap_fifo|                                           l_strA7|       pointer|
|l_strA7_num_data_valid  |   in|    2|     ap_fifo|                                           l_strA7|       pointer|
|l_strA7_fifo_cap        |   in|    2|     ap_fifo|                                           l_strA7|       pointer|
|l_strA7_empty_n         |   in|    1|     ap_fifo|                                           l_strA7|       pointer|
|l_strA7_read            |  out|    1|     ap_fifo|                                           l_strA7|       pointer|
|l_strB8_dout            |   in|   64|     ap_fifo|                                           l_strB8|       pointer|
|l_strB8_num_data_valid  |   in|    2|     ap_fifo|                                           l_strB8|       pointer|
|l_strB8_fifo_cap        |   in|    2|     ap_fifo|                                           l_strB8|       pointer|
|l_strB8_empty_n         |   in|    1|     ap_fifo|                                           l_strB8|       pointer|
|l_strB8_read            |  out|    1|     ap_fifo|                                           l_strB8|       pointer|
|l_aStr1_din             |  out|   66|     ap_fifo|                                           l_aStr1|       pointer|
|l_aStr1_num_data_valid  |   in|    2|     ap_fifo|                                           l_aStr1|       pointer|
|l_aStr1_fifo_cap        |   in|    2|     ap_fifo|                                           l_aStr1|       pointer|
|l_aStr1_full_n          |   in|    1|     ap_fifo|                                           l_aStr1|       pointer|
|l_aStr1_write           |  out|    1|     ap_fifo|                                           l_aStr1|       pointer|
|l_bStr2_din             |  out|   64|     ap_fifo|                                           l_bStr2|       pointer|
|l_bStr2_num_data_valid  |   in|    2|     ap_fifo|                                           l_bStr2|       pointer|
|l_bStr2_fifo_cap        |   in|    2|     ap_fifo|                                           l_bStr2|       pointer|
|l_bStr2_full_n          |   in|    1|     ap_fifo|                                           l_bStr2|       pointer|
|l_bStr2_write           |  out|    1|     ap_fifo|                                           l_bStr2|       pointer|
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+

