{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [],
   "source": [
    "from __future__ import annotations\n",
    "import os\n",
    "import sys\n",
    "from exo import proc\n",
    "from exo.libs.memories import *\n",
    "from exo.platforms.x86 import *\n",
    "from exo.stdlib.scheduling import *\n",
    "from exo.stdlib.stdlib import *\n",
    "from helpers import *\n",
    "\n",
    "IC = 4\n",
    "N = 16\n",
    "OC = 16\n",
    "KW = 4\n",
    "TILE = 4\n",
    "@proc\n",
    "def conv1d(\n",
    "    data: i32[IC, N],\n",
    "    kernels: i32[OC, IC, KW],\n",
    "    out: i32[OC, N]\n",
    "):\n",
    "    assert(KW == TILE)\n",
    "    for tile_i in seq(0, OC/TILE):\n",
    "        for tile_j in seq(0, N/TILE):    \n",
    "            for c in seq(0, IC):\n",
    "                y: i32[TILE,TILE]\n",
    "                for ji in seq(0, TILE):\n",
    "                    for ri in seq(0, KW):\n",
    "                        y[ji,ri] = 0\n",
    "                        if (tile_j * TILE + ji + ri) < N: \n",
    "                            y[ji,ri] = data[c,tile_j * TILE + ji + ri]\n",
    "                for im in seq(0, TILE):\n",
    "                    for jm in seq(0, TILE):\n",
    "                        for rm in seq(0, IC):\n",
    "                            out[tile_i * TILE + im, tile_j * TILE + jm] += kernels[tile_i*TILE+im,c,rm] * y[jm,rm]\n",
    "\n",
    "class RVM_TILE(StaticMemory):\n",
    "    NUM_RVM_TILES = 8\n",
    "    StaticMemory.init_state(NUM_RVM_TILES)\n",
    "    tile_dict = {}\n",
    "\n",
    "    # TODO: have a better way of doing this rather than manually\n",
    "    # calling this after each test that fails to compile.\n",
    "    @classmethod\n",
    "    def reset_allocations(cls):\n",
    "        cls.init_state(cls.NUM_RVM_TILES)\n",
    "        cls.tile_dict = {}\n",
    "\n",
    "    @classmethod\n",
    "    def can_read(cls):\n",
    "        return False\n",
    "\n",
    "    @classmethod\n",
    "    def alloc(cls, new_name, prim_type, shape, srcinfo):\n",
    "        if not (shape[0].isdecimal() and int(shape[0]) == 4):\n",
    "            raise MemGenError(\"Number of tile rows must be 4.\")\n",
    "        if not (shape[1].isdecimal() and int(shape[1]) == 4):\n",
    "            raise MemGenError(\"Number of tile columns must be 4.\")\n",
    "\n",
    "        tile_num = cls.find_free_chunk()\n",
    "        cls.mark(tile_num)\n",
    "        cls.tile_dict[new_name] = tile_num\n",
    "        return f\"#define {new_name} \\\"m{7-tile_num}\\\"\"\n",
    "\n",
    "    @classmethod\n",
    "    def free(cls, new_name, prim_type, shape, srcinfo):\n",
    "        tile_num = cls.tile_dict[new_name]\n",
    "        del cls.tile_dict[new_name]\n",
    "        cls.unmark(tile_num)\n",
    "        return f\"#undef {new_name}\"\n",
    "    \n",
    "class DRAM_INTERLEAVED(DRAM):\n",
    "    @classmethod\n",
    "    def alloc(cls, new_name, prim_type, shape, srcinfo):\n",
    "        # Error checking only\n",
    "        for extent in shape:\n",
    "            try:\n",
    "                int(extent)\n",
    "            except ValueError as e:\n",
    "                raise MemGenError(\n",
    "                    f\"DRAM_STATIC requires constant shapes. Saw: {extent}\"\n",
    "                ) from e\n",
    "\n",
    "        return f'static {prim_type} __attribute__((section(\".xheep_data_interleaved\"))) {new_name}[{\" * \".join(shape)}];'\n",
    "\n",
    "    @classmethod\n",
    "    def free(cls, new_name, prim_type, shape, srcinfo):\n",
    "        return \"\"\n",
    "\n",
    "@instr('asm volatile(\"mmasa.w \"{md_int}\", \"{ms1_int}\", \"{ms2_int});')\n",
    "def rvm_mmasa(md: [i32][4,4] @ RVM_TILE, ms1: [i32][4,4] @ RVM_TILE, ms2: [i32][4,4] @ RVM_TILE):\n",
    "    assert stride(md, 1) == 1\n",
    "    assert stride(ms1, 1) == 1\n",
    "    assert stride(ms2, 1) == 1\n",
    "    for i in seq(0,4):\n",
    "        for j in seq(0,4):\n",
    "            for k in seq(0,4):\n",
    "                md[i,j] += ms2[i,k] * ms1[j,k]\n",
    "\n",
    "@instr('asm volatile(\"mld.w \"{dst_int}\", (%1), %0\" :: \"r\"(4*({src}.strides[0])), \"r\"(&{src_data}));')\n",
    "def rvm_mld(dst: [i32][4,4] @ RVM_TILE, src: [i32][4,4] @ DRAM):\n",
    "    assert stride(src, 1) == 1\n",
    "    assert stride(dst, 1) == 1\n",
    "\n",
    "    for i in seq(0, 4):\n",
    "        for j in seq(0,4):\n",
    "            dst[i,j] = src[i,j]\n",
    "\n",
    "@instr('asm volatile(\"mzero \"{dst_int});')\n",
    "def rvm_mzero(dst: [i32][4,4] @ RVM_TILE):\n",
    "    assert stride(dst, 1) == 1\n",
    "\n",
    "    for i in seq(0, 4):\n",
    "        for j in seq(0,4):\n",
    "            dst[i,j] = 0\n",
    "\n",
    "@instr('asm volatile(\"mst.w \"{src_int}\", (%1), %0\" :: \"r\"(4*({dst}.strides[0])), \"r\"(&{dst_data}));')\n",
    "def rvm_mst(src: [i32][4,4] @ RVM_TILE, dst: [i32][4,4] @ DRAM):\n",
    "    assert stride(src, 1) == 1\n",
    "    assert stride(dst, 1) == 1\n",
    "\n",
    "    for i in seq(0, 4):\n",
    "        for j in seq(0,4):\n",
    "            dst[i,j] = src[i,j]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "def conv1d(data: i32[4, 16] @ DRAM, kernels: i32[16, 4, 4] @ DRAM,\n",
      "           out: i32[16, 16] @ DRAM):\n",
      "    assert 4 == 4\n",
      "    for tile_i in seq(0, 16 / 4):\n",
      "        for tile_j in seq(0, 16 / 4):\n",
      "            for c in seq(0, 4):\n",
      "                y: i32[4, 4] @ DRAM\n",
      "                for ji in seq(0, 4):\n",
      "                    for ri in seq(0, 4):\n",
      "                        y[ji, ri] = 0\n",
      "                        if tile_j * 4 + ji + ri < 16:\n",
      "                            y[ji, ri] = data[c, tile_j * 4 + ji + ri]\n",
      "                data_tile: i32[4 - 0, 4 - 0] @ DRAM\n",
      "                for i0 in seq(0, 4 - 0):\n",
      "                    for i1 in seq(0, 4 - 0):\n",
      "                        data_tile[i0, i1] = y[i0 + 0, i1 + 0]\n",
      "                for im in seq(0, 4):\n",
      "                    for jm in seq(0, 4):\n",
      "                        for rm in seq(0, 4):\n",
      "                            out[tile_i * 4 + im, tile_j * 4 +\n",
      "                                jm] += kernels[tile_i * 4 + im, c,\n",
      "                                               rm] * data_tile[jm - 0, rm - 0]\n"
     ]
    }
   ],
   "source": [
    "# Staging data tile load \n",
    "conv1d = stage_mem(conv1d, 'for im in _:_', f'y[0:{TILE}, 0:{TILE}]', \"data_tile\")\n",
    "print(conv1d)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "def conv1d(data: i32[4, 16] @ DRAM, kernels: i32[16, 4, 4] @ DRAM,\n",
      "           out: i32[16, 16] @ DRAM):\n",
      "    assert 4 == 4\n",
      "    for tile_i in seq(0, 16 / 4):\n",
      "        for tile_j in seq(0, 16 / 4):\n",
      "            for c in seq(0, 4):\n",
      "                y: i32[4, 4] @ DRAM\n",
      "                for ji in seq(0, 4):\n",
      "                    for ri in seq(0, 4):\n",
      "                        y[ji, ri] = 0\n",
      "                        if tile_j * 4 + ji + ri < 16:\n",
      "                            y[ji, ri] = data[c, tile_j * 4 + ji + ri]\n",
      "                data_tile: i32[4 - 0, 4 - 0] @ RVM_TILE\n",
      "                for i0 in seq(0, 4 - 0):\n",
      "                    for i1 in seq(0, 4 - 0):\n",
      "                        data_tile[i0, i1] = y[i0 + 0, i1 + 0]\n",
      "                for im in seq(0, 4):\n",
      "                    for jm in seq(0, 4):\n",
      "                        for rm in seq(0, 4):\n",
      "                            out[tile_i * 4 + im, tile_j * 4 +\n",
      "                                jm] += kernels[tile_i * 4 + im, c,\n",
      "                                               rm] * data_tile[jm - 0, rm - 0]\n"
     ]
    }
   ],
   "source": [
    "# Instruct Exo to use an RVM_TILE memory\n",
    "conv1d = set_memory(conv1d, \"data_tile\", RVM_TILE)\n",
    "print(conv1d)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "def conv1d(data: i32[4, 16] @ DRAM, kernels: i32[16, 4, 4] @ DRAM,\n",
      "           out: i32[16, 16] @ DRAM):\n",
      "    assert 4 == 4\n",
      "    for tile_i in seq(0, 16 / 4):\n",
      "        for tile_j in seq(0, 16 / 4):\n",
      "            for c in seq(0, 4):\n",
      "                y: i32[4, 4] @ DRAM\n",
      "                for ji in seq(0, 4):\n",
      "                    for ri in seq(0, 4):\n",
      "                        y[ji, ri] = 0\n",
      "                        if tile_j * 4 + ji + ri < 16:\n",
      "                            y[ji, ri] = data[c, tile_j * 4 + ji + ri]\n",
      "                data_tile: i32[4 - 0, 4 - 0] @ RVM_TILE\n",
      "                rvm_mld(data_tile[0:4, 0:4], y[0:4, 0:4])\n",
      "                for im in seq(0, 4):\n",
      "                    for jm in seq(0, 4):\n",
      "                        for rm in seq(0, 4):\n",
      "                            out[tile_i * 4 + im, tile_j * 4 +\n",
      "                                jm] += kernels[tile_i * 4 + im, c,\n",
      "                                               rm] * data_tile[jm - 0, rm - 0]\n"
     ]
    }
   ],
   "source": [
    "# Replace for loop with special procedure\n",
    "conv1d = replace(conv1d, \"for i0 in _:_\", rvm_mld)\n",
    "print(conv1d)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "def conv1d(data: i32[4, 16] @ DRAM, kernels: i32[16, 4, 4] @ DRAM,\n",
      "           out: i32[16, 16] @ DRAM):\n",
      "    assert True\n",
      "    for tile_i in seq(0, 4):\n",
      "        for tile_j in seq(0, 4):\n",
      "            output_tile: i32[4, 4] @ RVM_TILE\n",
      "            for i0 in seq(0, 4):\n",
      "                for i1 in seq(0, 4):\n",
      "                    output_tile[i0, i1] = out[i0 + 4 * tile_i, i1 + 4 * tile_j]\n",
      "            for c in seq(0, 4):\n",
      "                y: i32[4, 4] @ DRAM\n",
      "                for ji in seq(0, 4):\n",
      "                    for ri in seq(0, 4):\n",
      "                        y[ji, ri] = 0\n",
      "                        if ji + ri + 4 * tile_j < 16:\n",
      "                            y[ji, ri] = data[c, ji + ri + 4 * tile_j]\n",
      "                data_tile: i32[4, 4] @ RVM_TILE\n",
      "                rvm_mld(data_tile[0:4, 0:4], y[0:4, 0:4])\n",
      "                kernel_tile: i32[4, 4] @ RVM_TILE\n",
      "                rvm_mld(kernel_tile[0:4, 0:4],\n",
      "                        kernels[4 * tile_i:4 + 4 * tile_i, c, 0:4])\n",
      "                rvm_mmasa(output_tile[0:4, 0:4], data_tile[0:4, 0:4],\n",
      "                          kernel_tile[0:4, 0:4])\n",
      "            rvm_mst(\n",
      "                output_tile[0:4, 0:4], out[4 * tile_i + 0:4 * tile_i + 4,\n",
      "                                           4 * tile_j + 0:4 * tile_j + 4])\n"
     ]
    }
   ],
   "source": [
    "# Setting up kernel tile load\n",
    "conv1d = stage_mem(conv1d, 'for im in _:_', f'kernels[tile_i*{TILE}:tile_i*{TILE}+{TILE}, c, 0:{TILE}]', \"kernel_tile\")\n",
    "conv1d = set_memory(conv1d, \"kernel_tile\", RVM_TILE)\n",
    "conv1d = replace(conv1d, \"for i0 in _:_\", rvm_mld)\n",
    "\n",
    "# Setting up output tiles\n",
    "conv1d = stage_mem(conv1d, 'for c in _:_', f'out[tile_i*{TILE}:tile_i*{TILE}+{TILE}, tile_j*{TILE}:tile_j*{TILE}+{TILE}]', \"output_tile\")\n",
    "conv1d = set_memory(conv1d, \"output_tile\", RVM_TILE)\n",
    "conv1d = simplify(conv1d)\n",
    "conv1d = replace(conv1d, \"for im in _:_\", rvm_mmasa)\n",
    "conv1d = replace(conv1d, \"for i0 in _:_ #1\", rvm_mst)\n",
    "\n",
    "print(conv1d)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
