Fitter report for demo_top_bb
Sun Dec  7 17:08:39 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ALTSYNCRAM
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Sun Dec  7 17:08:39 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; demo_top_bb                                    ;
; Top-level Entity Name              ; demo_top_bb                                    ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE22F17C6                                   ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 1,578 / 22,320 ( 7 % )                         ;
;     Total combinational functions  ; 1,358 / 22,320 ( 6 % )                         ;
;     Dedicated logic registers      ; 998 / 22,320 ( 4 % )                           ;
; Total registers                    ; 998                                            ;
; Total pins                         ; 17 / 154 ( 11 % )                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 49,408 / 608,256 ( 8 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processor 3            ;   1.4%      ;
;     Processor 4            ;   1.3%      ;
;     Processor 5            ;   1.3%      ;
;     Processor 6            ;   1.3%      ;
;     Processor 7            ;   1.3%      ;
;     Processor 8            ;   1.3%      ;
;     Processors 9-14        ;   1.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2434 ) ; 0.00 % ( 0 / 2434 )        ; 0.00 % ( 0 / 2434 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2434 ) ; 0.00 % ( 0 / 2434 )        ; 0.00 % ( 0 / 2434 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2089 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 335 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_quartus/Mavishan/output_files/demo_top_bb.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,578 / 22,320 ( 7 % )    ;
;     -- Combinational with no register       ; 580                       ;
;     -- Register only                        ; 220                       ;
;     -- Combinational with a register        ; 778                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 736                       ;
;     -- 3 input functions                    ; 261                       ;
;     -- <=2 input functions                  ; 361                       ;
;     -- Register only                        ; 220                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1233                      ;
;     -- arithmetic mode                      ; 125                       ;
;                                             ;                           ;
; Total registers*                            ; 998 / 23,018 ( 4 % )      ;
;     -- Dedicated logic registers            ; 998 / 22,320 ( 4 % )      ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 125 / 1,395 ( 9 % )       ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 17 / 154 ( 11 % )         ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 7 / 66 ( 11 % )           ;
; Total block memory bits                     ; 49,408 / 608,256 ( 8 % )  ;
; Total block memory implementation bits      ; 64,512 / 608,256 ( 11 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global signals                              ; 2                         ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 1.4% / 1.4% / 1.4%        ;
; Peak interconnect usage (total/H/V)         ; 5.9% / 6.2% / 5.6%        ;
; Maximum fan-out                             ; 762                       ;
; Highest non-global fan-out                  ; 403                       ;
; Total fan-out                               ; 8061                      ;
; Average fan-out                             ; 3.16                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ;
;                                             ;                      ;                       ;                                ;
; Total logic elements                        ; 1357 / 22320 ( 6 % ) ; 221 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 489                  ; 91                    ; 0                              ;
;     -- Register only                        ; 204                  ; 16                    ; 0                              ;
;     -- Combinational with a register        ; 664                  ; 114                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;
;     -- 4 input functions                    ; 654                  ; 82                    ; 0                              ;
;     -- 3 input functions                    ; 181                  ; 80                    ; 0                              ;
;     -- <=2 input functions                  ; 318                  ; 43                    ; 0                              ;
;     -- Register only                        ; 204                  ; 16                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;
;     -- normal mode                          ; 1037                 ; 196                   ; 0                              ;
;     -- arithmetic mode                      ; 116                  ; 9                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total registers                             ; 868                  ; 130                   ; 0                              ;
;     -- Dedicated logic registers            ; 868 / 22320 ( 4 % )  ; 130 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total LABs:  partially or completely used   ; 110 / 1395 ( 8 % )   ; 21 / 1395 ( 2 % )     ; 0 / 1395 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ;
; I/O pins                                    ; 17                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )      ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 49408                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 64512                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 7 / 66 ( 10 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )       ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                      ;                       ;                                ;
; Connections                                 ;                      ;                       ;                                ;
;     -- Input Connections                    ; 349                  ; 195                   ; 0                              ;
;     -- Registered Input Connections         ; 164                  ; 139                   ; 0                              ;
;     -- Output Connections                   ; 327                  ; 217                   ; 0                              ;
;     -- Registered Output Connections        ; 22                   ; 217                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;
;     -- Total Connections                    ; 7139                 ; 1340                  ; 5                              ;
;     -- Registered Connections               ; 2823                 ; 907                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; External Connections                        ;                      ;                       ;                                ;
;     -- Top                                  ; 264                  ; 412                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 412                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;
;     -- Input Ports                          ; 63                   ; 105                   ; 0                              ;
;     -- Output Ports                         ; 39                   ; 122                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 79                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 5                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 67                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 72                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 76                    ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk    ; R8    ; 3        ; 27           ; 0            ; 21           ; 762                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; m_u_rx ; T15   ; 4        ; 45           ; 0            ; 14           ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; mode   ; M1    ; 2        ; 0            ; 16           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rstn   ; J15   ; 5        ; 53           ; 14           ; 0            ; 403                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; s_u_rx ; T12   ; 4        ; 36           ; 0            ; 7            ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; start  ; E1    ; 1        ; 0            ; 16           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0] ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1] ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2] ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3] ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4] ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5] ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6] ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7] ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; m_u_tx ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ready  ; R12   ; 4        ; 36           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_u_tx ; T11   ; 4        ; 36           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; rstn                    ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO        ; LED[0]                  ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 8 / 14 ( 57 % ) ; 2.5V          ; --           ;
; 2        ; 2 / 16 ( 13 % ) ; 2.5V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 4        ; 5 / 20 ( 25 % ) ; 2.5V          ; --           ;
; 5        ; 1 / 18 ( 6 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 13 ( 8 % )  ; 2.5V          ; --           ;
; 7        ; 4 / 24 ( 17 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; LED[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; LED[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; LED[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; LED[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; LED[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; start                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; LED[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; rstn                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; LED[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; mode                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; clk                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; ready                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; s_u_tx                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; s_u_rx                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; m_u_tx                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; m_u_rx                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; ready    ; Incomplete set of assignments ;
; m_u_tx   ; Incomplete set of assignments ;
; s_u_tx   ; Incomplete set of assignments ;
; LED[0]   ; Incomplete set of assignments ;
; LED[1]   ; Incomplete set of assignments ;
; LED[2]   ; Incomplete set of assignments ;
; LED[3]   ; Incomplete set of assignments ;
; LED[4]   ; Incomplete set of assignments ;
; LED[5]   ; Incomplete set of assignments ;
; LED[6]   ; Incomplete set of assignments ;
; LED[7]   ; Incomplete set of assignments ;
; start    ; Incomplete set of assignments ;
; rstn     ; Incomplete set of assignments ;
; clk      ; Incomplete set of assignments ;
; mode     ; Incomplete set of assignments ;
; s_u_rx   ; Incomplete set of assignments ;
; m_u_rx   ; Incomplete set of assignments ;
; ready    ; Missing location assignment   ;
+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |demo_top_bb                                                                                                                            ; 1578 (17)   ; 998 (11)                  ; 0 (0)         ; 49408       ; 7    ; 0            ; 0       ; 0         ; 17   ; 0            ; 580 (6)      ; 220 (0)           ; 778 (12)         ; |demo_top_bb                                                                                                                                                                                                                                                                                                                                            ; demo_top_bb                       ; work         ;
;    |master_bram:memory|                                                                                                                 ; 59 (0)      ; 32 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 4 (0)             ; 28 (0)           ; |demo_top_bb|master_bram:memory                                                                                                                                                                                                                                                                                                                         ; master_bram                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 59 (0)      ; 32 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 4 (0)             ; 28 (0)           ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_ubl1:auto_generated|                                                                                               ; 59 (0)      ; 32 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 4 (0)             ; 28 (0)           ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_ubl1                   ; work         ;
;             |altsyncram_3ob2:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1                                                                                                                                                                                                                              ; altsyncram_3ob2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 59 (37)     ; 32 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (14)      ; 4 (4)             ; 28 (19)          ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 221 (1)     ; 130 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (1)       ; 16 (0)            ; 114 (0)          ; |demo_top_bb|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 220 (0)     ; 130 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 16 (0)            ; 114 (0)          ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 220 (0)     ; 130 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 16 (0)            ; 114 (0)          ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 220 (8)     ; 130 (7)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (1)       ; 16 (3)            ; 114 (0)          ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 216 (0)     ; 123 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 13 (0)            ; 114 (0)          ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 216 (172)   ; 123 (94)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (74)      ; 13 (11)           ; 114 (88)         ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 10 (10)          ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |demo_top_bb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |top_with_bb_v1:bus|                                                                                                                 ; 1281 (0)    ; 825 (0)                   ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 456 (0)      ; 200 (0)           ; 625 (0)          ; |demo_top_bb|top_with_bb_v1:bus                                                                                                                                                                                                                                                                                                                         ; top_with_bb_v1                    ; work         ;
;       |bus_bridge_master:bb_master|                                                                                                     ; 556 (65)    ; 394 (60)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (5)      ; 118 (1)           ; 276 (37)         ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master                                                                                                                                                                                                                                                                                             ; bus_bridge_master                 ; work         ;
;          |fifo:fifo_queue|                                                                                                              ; 229 (229)   ; 190 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 91 (91)           ; 121 (121)        ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue                                                                                                                                                                                                                                                                             ; fifo                              ; work         ;
;          |master_port:master|                                                                                                           ; 133 (133)   ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (77)      ; 0 (0)             ; 56 (56)          ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master                                                                                                                                                                                                                                                                          ; master_port                       ; work         ;
;          |uart_other:uart_module|                                                                                                       ; 151 (0)     ; 88 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (0)       ; 26 (0)            ; 62 (0)           ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module                                                                                                                                                                                                                                                                      ; uart_other                        ; work         ;
;             |baudrate:bd|                                                                                                               ; 35 (35)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 22 (22)          ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate:bd                                                                                                                                                                                                                                                          ; baudrate                          ; work         ;
;             |uart_rx_other:receiver|                                                                                                    ; 82 (82)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 22 (22)           ; 24 (24)          ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver                                                                                                                                                                                                                                               ; uart_rx_other                     ; work         ;
;             |uart_tx_other:transmitter|                                                                                                 ; 34 (34)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 4 (4)             ; 16 (16)          ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter                                                                                                                                                                                                                                            ; uart_tx_other                     ; work         ;
;       |bus_bridge_slave:bb_slave|                                                                                                       ; 251 (31)    ; 156 (27)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (4)       ; 34 (0)            ; 122 (27)         ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave                                                                                                                                                                                                                                                                                               ; bus_bridge_slave                  ; work         ;
;          |slave_port:slave|                                                                                                             ; 100 (100)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 21 (21)           ; 47 (47)          ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave                                                                                                                                                                                                                                                                              ; slave_port                        ; work         ;
;          |uart_other:uart_module|                                                                                                       ; 124 (0)     ; 65 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 13 (0)            ; 52 (0)           ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module                                                                                                                                                                                                                                                                        ; uart_other                        ; work         ;
;             |baudrate:bd|                                                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate:bd                                                                                                                                                                                                                                                            ; baudrate                          ; work         ;
;             |uart_rx_other:receiver|                                                                                                    ; 64 (64)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 4 (4)             ; 27 (27)          ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver                                                                                                                                                                                                                                                 ; uart_rx_other                     ; work         ;
;             |uart_tx_other:transmitter|                                                                                                 ; 53 (53)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 9 (9)             ; 25 (25)          ; |demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter                                                                                                                                                                                                                                              ; uart_tx_other                     ; work         ;
;       |bus_m2_s3:bus|                                                                                                                   ; 47 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 17 (0)           ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus                                                                                                                                                                                                                                                                                                           ; bus_m2_s3                         ; work         ;
;          |addr_decoder_mav:decoder|                                                                                                     ; 33 (30)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (16)      ; 0 (0)             ; 14 (14)          ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder                                                                                                                                                                                                                                                                                  ; addr_decoder_mav                  ; work         ;
;             |dec3:mvalid_decoder|                                                                                                       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|dec3:mvalid_decoder                                                                                                                                                                                                                                                              ; dec3                              ; work         ;
;          |arbiter_mav:bus_arbiter|                                                                                                      ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter                                                                                                                                                                                                                                                                                   ; arbiter_mav                       ; work         ;
;          |mux2:mctrl_mux|                                                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:mctrl_mux                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;          |mux2:wdata_mux|                                                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:wdata_mux                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;          |mux3:rctrl_mux|                                                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rctrl_mux                                                                                                                                                                                                                                                                                            ; mux3                              ; work         ;
;          |mux3:rdata_mux|                                                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux                                                                                                                                                                                                                                                                                            ; mux3                              ; work         ;
;       |master_port:master1|                                                                                                             ; 94 (94)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 43 (43)          ; |demo_top_bb|top_with_bb_v1:bus|master_port:master1                                                                                                                                                                                                                                                                                                     ; master_port                       ; work         ;
;       |slave_with_bram:slave1|                                                                                                          ; 175 (9)     ; 110 (8)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (1)       ; 25 (0)            ; 85 (8)           ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1                                                                                                                                                                                                                                                                                                  ; slave_with_bram                   ; work         ;
;          |slave_memory_bram:sm|                                                                                                         ; 69 (2)      ; 42 (2)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 7 (0)             ; 35 (2)           ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm                                                                                                                                                                                                                                                                             ; slave_memory_bram                 ; work         ;
;             |slave_bram_2k:memory|                                                                                                      ; 67 (0)      ; 40 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 7 (0)             ; 33 (0)           ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory                                                                                                                                                                                                                                                        ; slave_bram_2k                     ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 67 (0)      ; 40 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 7 (0)             ; 33 (0)           ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                   |altsyncram_5uh1:auto_generated|                                                                                      ; 67 (0)      ; 40 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 7 (0)             ; 33 (0)           ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated                                                                                                                                                                                         ; altsyncram_5uh1                   ; work         ;
;                      |altsyncram_pe82:altsyncram1|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1                                                                                                                                                             ; altsyncram_pe82                   ; work         ;
;                      |sld_mod_ram_rom:mgl_prim2|                                                                                        ; 67 (46)     ; 40 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (15)      ; 7 (7)             ; 33 (24)          ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                         |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                            ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                            ; sld_rom_sr                        ; work         ;
;          |slave_port:sp|                                                                                                                ; 97 (97)     ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 18 (18)           ; 42 (42)          ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp                                                                                                                                                                                                                                                                                    ; slave_port                        ; work         ;
;       |slave_with_bram:slave2|                                                                                                          ; 158 (0)     ; 105 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (0)       ; 23 (0)            ; 82 (0)           ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2                                                                                                                                                                                                                                                                                                  ; slave_with_bram                   ; work         ;
;          |slave_memory_bram:sm|                                                                                                         ; 67 (2)      ; 43 (2)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 6 (0)             ; 37 (2)           ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm                                                                                                                                                                                                                                                                             ; slave_memory_bram                 ; work         ;
;             |slave_bram:memory|                                                                                                         ; 65 (0)      ; 41 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 6 (0)             ; 35 (0)           ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory                                                                                                                                                                                                                                                           ; slave_bram                        ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 65 (0)      ; 41 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 6 (0)             ; 35 (0)           ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                   |altsyncram_auh1:auto_generated|                                                                                      ; 65 (0)      ; 41 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 6 (0)             ; 35 (0)           ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated                                                                                                                                                                                            ; altsyncram_auh1                   ; work         ;
;                      |altsyncram_5f82:altsyncram1|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1                                                                                                                                                                ; altsyncram_5f82                   ; work         ;
;                      |sld_mod_ram_rom:mgl_prim2|                                                                                        ; 65 (45)     ; 41 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (13)      ; 6 (6)             ; 35 (26)          ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                         |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                            ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                               ; sld_rom_sr                        ; work         ;
;          |slave_port:sp|                                                                                                                ; 91 (91)     ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 17 (17)           ; 45 (45)          ; |demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp                                                                                                                                                                                                                                                                                    ; slave_port                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; ready  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; m_u_tx ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_u_tx ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; start  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rstn   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; mode   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; s_u_rx ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; m_u_rx ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+--------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                               ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; start                                                                                                             ;                   ;         ;
; rstn                                                                                                              ;                   ;         ;
;      - top_with_bb_v1:bus|master_port:master1|mvalid                                                              ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|mvalid                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|slave_addr[1]                                    ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|slave_addr[0]                                    ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|slave_addr[2]                                    ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|counter[0]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|counter[1]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|counter[2]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|counter[3]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|slave_en                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|rvalid                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|rvalid                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|timeout[5]                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|timeout[4]                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|timeout[3]                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|timeout[2]                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|timeout[1]                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|timeout[0]                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|timeout[6]                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|timeout[7]                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|timeout[5]                                                          ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|timeout[4]                                                          ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|timeout[3]                                                          ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|timeout[2]                                                          ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|timeout[1]                                                          ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|timeout[0]                                                          ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|timeout[6]                                                          ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|timeout[7]                                                          ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|mwdata                                                              ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|mwdata                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[21]                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[20]                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[19]                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[18]                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[17]                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[16]                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[15]                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[14]                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[13]                                                     ; 0                 ; 6       ;
;      - memwen                                                                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|rdata[0]                                                            ; 0                 ; 6       ;
;      - memaddr[0]                                                                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|addr[0]                                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|rdata[7]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|rdata[6]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|rdata[5]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|rdata[4]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|rdata[3]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|rdata[2]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|rdata[1]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|rdata[0]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|rdata[1]                                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|rdata[2]                                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|rdata[7]                                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|rdata[6]                                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|rdata[5]                                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|rdata[4]                                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|rdata[3]                                                            ; 0                 ; 6       ;
;      - state.DONE                                                                                                 ; 0                 ; 6       ;
;      - state.SEND                                                                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|state.CONNECT                                    ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|state.SADDR                                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|state.WDATA                                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|state.RDATA                                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|state.M1                                          ; 0                 ; 6       ;
;      - state.READ                                                                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|state.M2                                          ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|state.ADDR                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state.RDATA                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state.WSEND                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state.WDATA                              ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state.SADDR                              ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|state.WAIT                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state.RSEND                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state.RDATA                              ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|rp[0]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|dwdata[2]                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|dwdata[1]                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|dwdata[0]                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|dwdata[3]                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|dwdata[6]                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|dwdata[5]                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|dwdata[4]                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|dwdata[7]                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter[0]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter[1]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter[2]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter[3]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter[4]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter[5]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter[6]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter[7]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter[0]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter[1]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter[2]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter[3]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter[4]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter[5]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter[6]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter[7]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter[0]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter[1]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter[2]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter[3]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter[4]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter[5]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter[6]                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter[7]                                         ; 0                 ; 6       ;
;      - state~8                                                                                                    ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemwdata[0]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|demo_data~0                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemwen                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|demo_data[5]~1                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemwdata[1]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|demo_data~2                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemwdata[2]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|demo_data~3                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemwdata[3]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|demo_data~4                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemwdata[4]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|demo_data~5                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemwdata[5]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|demo_data~6                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemwdata[6]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|demo_data~7                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemwdata[7]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|demo_data~8                                                      ; 0                 ; 6       ;
;      - start_prev~0                                                                                               ; 0                 ; 6       ;
;      - counter[0]                                                                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.IDLE                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.IDLE                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemwen                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemren                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.IDLE                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|svalid                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|svalid                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|svalid                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|state~31                                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|wdata[0]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|mode                                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.SREADY                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.DEBUG                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|wdata[1]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|wdata[2]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|wdata[3]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|wdata[4]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|wdata[5]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|wdata[6]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|wdata[7]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemren                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[0]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[1]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[2]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[3]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[4]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[5]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[6]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[7]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[8]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[9]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr[10]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemwen                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemren                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemwdata[0]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[0]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[1]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[2]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[3]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[4]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[5]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[6]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[7]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[8]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[9]                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[10]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr[11]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|counter[3]~19                                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|counter[3]~21                                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|state~32                                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter_debug[0]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter_debug[1]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.RDATA                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.DEBUG                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter_debug[0]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter_debug[1]                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.RDATA                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.SREADY                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|mode                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.DEBUG                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state~9                                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter_debug[1]                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter_debug[0]                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.RDATA                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.RVALID                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.RVALID                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|ssel~0                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|ssel[1]~1                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|ssel~2                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.RVALID                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|state~34                                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|state~35                                                            ; 0                 ; 6       ;
;      - d1_valid~0                                                                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|u_en~0                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din~0                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[1]~1                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din~2                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din~3                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din~4                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din~5                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din~6                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din~7                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din~8                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_en~0                                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[5]                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~0                                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[12]~1                                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemwdata[1]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[1]                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~3                                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemwdata[5]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemwdata[0]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[4]                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~4                                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[0]                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~5                                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemwdata[4]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[7]                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~6                                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemwdata[3]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[3]                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~7                                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemwdata[7]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemwdata[2]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[6]                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~8                                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[2]                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~9                                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemwdata[6]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[11]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~10                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[12]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~11                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[9]                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~12                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[10]                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~13                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr[8]                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din~14                                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.WDATA                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.ADDR                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|addr[0]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|addr[1]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|addr[2]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|addr[3]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|addr[4]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|addr[5]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|addr[6]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|addr[7]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|addr[8]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|addr[9]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|addr[10]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.SREADY                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|mode                                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|wdata[0]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[0]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[1]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[2]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[3]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[4]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[5]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[6]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[7]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[8]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[9]                                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[10]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|addr[11]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemwdata[1]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|srdata                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|srdata                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|srdata                                       ; 0                 ; 6       ;
;      - memaddr~1                                                                                                  ; 0                 ; 6       ;
;      - memaddr[4]~2                                                                                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|state~9                                          ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.ADDR                                         ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.WDATA                                        ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.WDATA                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.ADDR                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|mode~0                                                              ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|wdata[4]~0                                                          ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|state~8                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state~32                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|prev_m_ready~0                                              ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|expect_rdata~0                                              ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|dmode~0                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[5]                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|wdata[1]                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[1]                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|wdata[5]                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|wdata[0]                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[4]                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[0]                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|wdata[4]                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[7]                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|wdata[3]                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[3]                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|wdata[7]                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|wdata[2]                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[6]                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[2]                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|wdata[6]                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[11]                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[12]                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[9]                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[10]                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|addr[8]                                      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|mode~0                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr[6]~0                                ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|wdata[1]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemwdata[2]                                       ; 0                 ; 6       ;
;      - m1_rw_mode~0                                                                                               ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state~33                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state~36                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|wdata~0                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|counter[5]~13                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|counter[5]~15                            ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|wdata~1                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|wdata~2                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|wdata~3                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|wdata~4                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|wdata~5                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|wdata~6                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|wdata~7                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~1                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~2                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~3                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~4                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~5                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~6                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~7                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~8                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~9                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~10                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~11                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~12                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~13                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr~14                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|wdata~1                                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|wdata~2                                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|wdata~3                                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|wdata~4                                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|wdata~5                                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|wdata~6                                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|wdata~7                                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|master_port:master1|wdata~8                                                             ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state~37                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_deq~1                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|queue~188                                   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|rp[1]~1                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|rp[0]~2                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|rp[2]~3                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|wp[2]~0                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|wp[0]~1                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|wp[1]~2                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|dmode~1                                                     ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|wdata[2]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemwdata[3]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemwdata[5]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemwdata[6]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemwdata[4]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemwdata[7]                                       ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|ren_prev~0                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|ren_prev~0                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~0                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din[16]~1                                              ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_enq~0                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|wdata[3]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|wdata[5]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|wdata[6]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|wdata[4]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|wdata[7]                                           ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|prev_u_ready~0                                              ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~2                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~3                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~4                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~5                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~6                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~7                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~8                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~9                                                  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~10                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~11                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~12                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~13                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~14                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~15                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~16                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~17                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~18                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~19                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~20                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~21                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~22                                                 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din~23                                                 ; 0                 ; 6       ;
; clk                                                                                                               ;                   ;         ;
; mode                                                                                                              ;                   ;         ;
; s_u_rx                                                                                                            ;                   ;         ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|words[1]~0      ; 1                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state~12        ; 1                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|sample[2]~3     ; 1                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|scratch[1]~2    ; 1                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|scratch[0]~4    ; 1                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|scratch[2]~6    ; 1                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|scratch[3]~8    ; 1                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|scratch[6]~10   ; 1                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|scratch[4]~12   ; 1                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|scratch[5]~14   ; 1                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|scratch[7]~16   ; 1                 ; 6       ;
; m_u_rx                                                                                                            ;                   ;         ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|sample[3]~2   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|scratch[0]~2  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|state~13      ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|sample[3]~4   ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|scratch[6]~4  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|scratch[5]~6  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|scratch[4]~8  ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|scratch[7]~10 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|scratch[2]~12 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|scratch[1]~14 ; 0                 ; 6       ;
;      - top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|scratch[3]~16 ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 250     ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_R8             ; 762     ; Clock                                   ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~1                                                                                                                                                                                                                                  ; LCCOMB_X29_Y20_N16 ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X30_Y21_N2  ; 5       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                                     ; LCCOMB_X29_Y20_N24 ; 5       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~9                                                                                                                                                                                                                           ; LCCOMB_X29_Y20_N22 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                                                                                                                                                                                           ; LCCOMB_X29_Y20_N14 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3                                                                                                                                                                                 ; LCCOMB_X24_Y19_N28 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12                                                                                                                                                                           ; LCCOMB_X24_Y19_N22 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19                                                                                                                                                                           ; LCCOMB_X24_Y19_N20 ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; memaddr[4]~2                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X36_Y16_N16 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; memwen                                                                                                                                                                                                                                                                                                                                                      ; FF_X36_Y16_N21     ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; rstn                                                                                                                                                                                                                                                                                                                                                        ; PIN_J15            ; 403     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X24_Y20_N15     ; 70      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X24_Y21_N24 ; 4       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X24_Y21_N10 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0                              ; LCCOMB_X25_Y21_N10 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X27_Y21_N12 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X30_Y22_N19     ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                            ; LCCOMB_X27_Y21_N4  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X30_Y22_N9      ; 16      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                              ; FF_X26_Y20_N9      ; 16      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14                           ; LCCOMB_X27_Y21_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                              ; FF_X26_Y20_N31     ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                              ; FF_X29_Y21_N25     ; 9       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23                           ; LCCOMB_X27_Y21_N0  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                              ; FF_X29_Y21_N19     ; 20      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                              ; LCCOMB_X29_Y21_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17              ; LCCOMB_X23_Y21_N10 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18              ; LCCOMB_X23_Y21_N26 ; 5       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~12                                ; LCCOMB_X25_Y19_N8  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                     ; LCCOMB_X27_Y22_N22 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12                    ; LCCOMB_X27_Y22_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22                    ; LCCOMB_X27_Y22_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~18      ; LCCOMB_X23_Y22_N4  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X23_Y22_N2  ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~24 ; LCCOMB_X23_Y22_N6  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X24_Y20_N25     ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X24_Y20_N19     ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X24_Y20_N22 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X23_Y20_N17     ; 45      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X27_Y21_N2  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|dmode~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X34_Y23_N26 ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|queue~190                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y23_N24 ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|queue~192                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y23_N14 ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|queue~193                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y23_N16 ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|queue~194                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y23_N18 ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|queue~195                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y23_N28 ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|queue~196                                                                                                                                                                                                                                                                                    ; LCCOMB_X35_Y26_N8  ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|queue~197                                                                                                                                                                                                                                                                                    ; LCCOMB_X35_Y26_N2  ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|queue~198                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y23_N30 ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_deq~1                                                                                                                                                                                                                                                                                                   ; LCCOMB_X34_Y23_N30 ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din[16]~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y25_N0  ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr[6]~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X34_Y23_N20 ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|counter[5]~13                                                                                                                                                                                                                                                                             ; LCCOMB_X39_Y22_N20 ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|counter[5]~15                                                                                                                                                                                                                                                                             ; LCCOMB_X37_Y18_N16 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[1]~1                                                                                                                                                                                                                                                                                                   ; LCCOMB_X38_Y21_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|bit_pos[0]~0                                                                                                                                                                                                                                                   ; LCCOMB_X28_Y24_N16 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|data_out[0]~3                                                                                                                                                                                                                                                  ; LCCOMB_X28_Y25_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|data_out[16]~2                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y25_N22 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|data_out[8]~4                                                                                                                                                                                                                                                  ; LCCOMB_X28_Y25_N18 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|state.RX_STATE_DATA                                                                                                                                                                                                                                            ; FF_X27_Y24_N3      ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|state~15                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y24_N22 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|bit_pos[1]~16                                                                                                                                                                                                                                               ; LCCOMB_X38_Y24_N8  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|data[19]~0                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y24_N30 ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|state.TX_STATE_DATA                                                                                                                                                                                                                                         ; FF_X37_Y24_N3      ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|Selector0~1                                                                                                                                                                                                                                                                                   ; LCCOMB_X43_Y18_N6  ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|Selector32~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X43_Y17_N10 ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter[6]~18                                                                                                                                                                                                                                                                                 ; LCCOMB_X43_Y18_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|smemaddr~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X43_Y17_N4  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.DEBUG                                                                                                                                                                                                                                                                                   ; FF_X43_Y17_N1      ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|u_din[12]~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X44_Y18_N18 ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|bit_pos[0]~0                                                                                                                                                                                                                                                     ; LCCOMB_X36_Y14_N24 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|data_out[7]~0                                                                                                                                                                                                                                                    ; LCCOMB_X36_Y11_N26 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state.RX_STATE_DATA                                                                                                                                                                                                                                              ; FF_X35_Y11_N17     ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state~15                                                                                                                                                                                                                                                         ; LCCOMB_X35_Y11_N14 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|bit_pos[0]~21                                                                                                                                                                                                                                                 ; LCCOMB_X46_Y19_N14 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|data[11]~0                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y19_N0  ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|state.TX_STATE_DATA                                                                                                                                                                                                                                           ; FF_X46_Y19_N7      ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|ssel[1]~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X37_Y20_N30 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|master_port:master1|counter[3]~19                                                                                                                                                                                                                                                                                                        ; LCCOMB_X39_Y17_N2  ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|master_port:master1|counter[3]~21                                                                                                                                                                                                                                                                                                        ; LCCOMB_X37_Y18_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|master_port:master1|wdata[4]~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X39_Y17_N6  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|demo_data[5]~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X34_Y25_N16 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                 ; LCCOMB_X28_Y22_N20 ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                    ; LCCOMB_X28_Y22_N18 ; 7       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                    ; LCCOMB_X28_Y22_N12 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                                                                                                    ; LCCOMB_X28_Y22_N24 ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~15                                                                                                                                                         ; LCCOMB_X32_Y22_N8  ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~1                                                                                                                                                          ; LCCOMB_X32_Y22_N4  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3                                                                                                                ; LCCOMB_X27_Y19_N22 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16                                                                                                          ; LCCOMB_X26_Y22_N8  ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~17                                                                                                          ; LCCOMB_X27_Y19_N16 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|Selector0~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X36_Y21_N20 ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|Selector32~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X35_Y21_N0  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter[4]~10                                                                                                                                                                                                                                                                                       ; LCCOMB_X36_Y21_N16 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemaddr~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X36_Y20_N20 ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemren                                                                                                                                                                                                                                                                                             ; FF_X36_Y20_N29     ; 5       ; Read enable                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|smemwen                                                                                                                                                                                                                                                                                             ; FF_X36_Y20_N19     ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.DEBUG                                                                                                                                                                                                                                                                                         ; FF_X36_Y20_N25     ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                    ; LCCOMB_X23_Y18_N0  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                       ; LCCOMB_X28_Y20_N16 ; 7       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                       ; LCCOMB_X29_Y20_N18 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                                                                                                       ; LCCOMB_X23_Y18_N2  ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~14                                                                                                                                                            ; LCCOMB_X23_Y18_N28 ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~1                                                                                                                                                             ; LCCOMB_X21_Y18_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3                                                                                                                   ; LCCOMB_X27_Y20_N4  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10                                                                                                             ; LCCOMB_X27_Y20_N22 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19                                                                                                             ; LCCOMB_X25_Y20_N6  ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|Selector0~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y17_N26 ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|Selector32~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y18_N8  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter[0]~14                                                                                                                                                                                                                                                                                       ; LCCOMB_X30_Y17_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemaddr~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y17_N24 ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemren                                                                                                                                                                                                                                                                                             ; FF_X28_Y18_N25     ; 7       ; Read enable                             ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|smemwen                                                                                                                                                                                                                                                                                             ; FF_X28_Y18_N15     ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.DEBUG                                                                                                                                                                                                                                                                                         ; FF_X28_Y18_N19     ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                          ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y17_N0 ; 250     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; clk                          ; PIN_R8         ; 762     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                      ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                        ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; True Dual Port ; Dual Clocks ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; ../meminit/master_init.mif ; M9K_X33_Y20_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; yes                     ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                       ; M9K_X33_Y21_N0, M9K_X33_Y22_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ALTSYNCRAM    ; AUTO ; True Dual Port ; Dual Clocks ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; yes                     ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None                       ; M9K_X22_Y20_N0, M9K_X22_Y17_N0, M9K_X22_Y18_N0, M9K_X22_Y19_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |demo_top_bb|master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ALTSYNCRAM                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00001011) (13) (11) (0B)    ;(00010110) (26) (22) (16)   ;(00100001) (41) (33) (21)   ;(00101100) (54) (44) (2C)   ;(00110111) (67) (55) (37)   ;(01000010) (102) (66) (42)   ;(01001101) (115) (77) (4D)   ;(01011000) (130) (88) (58)   ;
;8;(01100101) (145) (101) (65)    ;(01101111) (157) (111) (6F)   ;(01111001) (171) (121) (79)   ;(10000011) (203) (131) (83)   ;(10001101) (215) (141) (8D)   ;(10010111) (227) (151) (97)   ;(10100001) (241) (161) (A1)   ;(10101011) (253) (171) (AB)   ;
;16;(00001110) (16) (14) (0E)    ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;
;24;(00001110) (16) (14) (0E)    ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,729 / 71,559 ( 2 % ) ;
; C16 interconnects     ; 11 / 2,597 ( < 1 % )   ;
; C4 interconnects      ; 671 / 46,848 ( 1 % )   ;
; Direct links          ; 381 / 71,559 ( < 1 % ) ;
; Global clocks         ; 2 / 20 ( 10 % )        ;
; Local interconnects   ; 904 / 24,624 ( 4 % )   ;
; R24 interconnects     ; 19 / 2,496 ( < 1 % )   ;
; R4 interconnects      ; 865 / 62,424 ( 1 % )   ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.62) ; Number of LABs  (Total = 125) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 10                            ;
; 2                                           ; 3                             ;
; 3                                           ; 1                             ;
; 4                                           ; 0                             ;
; 5                                           ; 1                             ;
; 6                                           ; 2                             ;
; 7                                           ; 4                             ;
; 8                                           ; 1                             ;
; 9                                           ; 1                             ;
; 10                                          ; 4                             ;
; 11                                          ; 4                             ;
; 12                                          ; 6                             ;
; 13                                          ; 12                            ;
; 14                                          ; 11                            ;
; 15                                          ; 9                             ;
; 16                                          ; 56                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.94) ; Number of LABs  (Total = 125) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 39                            ;
; 1 Clock                            ; 118                           ;
; 1 Clock enable                     ; 30                            ;
; 1 Sync. clear                      ; 20                            ;
; 1 Sync. load                       ; 2                             ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 31                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.90) ; Number of LABs  (Total = 125) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 3                             ;
; 3                                            ; 2                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 0                             ;
; 13                                           ; 1                             ;
; 14                                           ; 2                             ;
; 15                                           ; 4                             ;
; 16                                           ; 2                             ;
; 17                                           ; 5                             ;
; 18                                           ; 4                             ;
; 19                                           ; 2                             ;
; 20                                           ; 11                            ;
; 21                                           ; 8                             ;
; 22                                           ; 11                            ;
; 23                                           ; 9                             ;
; 24                                           ; 14                            ;
; 25                                           ; 7                             ;
; 26                                           ; 4                             ;
; 27                                           ; 3                             ;
; 28                                           ; 5                             ;
; 29                                           ; 3                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.78) ; Number of LABs  (Total = 125) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 12                            ;
; 2                                               ; 8                             ;
; 3                                               ; 4                             ;
; 4                                               ; 9                             ;
; 5                                               ; 6                             ;
; 6                                               ; 11                            ;
; 7                                               ; 16                            ;
; 8                                               ; 22                            ;
; 9                                               ; 15                            ;
; 10                                              ; 6                             ;
; 11                                              ; 6                             ;
; 12                                              ; 1                             ;
; 13                                              ; 4                             ;
; 14                                              ; 1                             ;
; 15                                              ; 0                             ;
; 16                                              ; 3                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.40) ; Number of LABs  (Total = 125) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 4                             ;
; 3                                            ; 3                             ;
; 4                                            ; 5                             ;
; 5                                            ; 11                            ;
; 6                                            ; 9                             ;
; 7                                            ; 8                             ;
; 8                                            ; 8                             ;
; 9                                            ; 3                             ;
; 10                                           ; 5                             ;
; 11                                           ; 8                             ;
; 12                                           ; 3                             ;
; 13                                           ; 14                            ;
; 14                                           ; 8                             ;
; 15                                           ; 8                             ;
; 16                                           ; 4                             ;
; 17                                           ; 1                             ;
; 18                                           ; 4                             ;
; 19                                           ; 2                             ;
; 20                                           ; 3                             ;
; 21                                           ; 1                             ;
; 22                                           ; 0                             ;
; 23                                           ; 1                             ;
; 24                                           ; 2                             ;
; 25                                           ; 2                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 0                             ;
; 33                                           ; 0                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 0                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 16           ; 0            ; 16           ; 0            ; 0            ; 21        ; 16           ; 0            ; 21        ; 21        ; 0            ; 11           ; 0            ; 0            ; 6            ; 0            ; 11           ; 6            ; 0            ; 0            ; 0            ; 11           ; 0            ; 0            ; 0            ; 0            ; 0            ; 21        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 21           ; 5            ; 21           ; 21           ; 0         ; 5            ; 21           ; 0         ; 0         ; 21           ; 10           ; 21           ; 21           ; 15           ; 21           ; 10           ; 15           ; 21           ; 21           ; 21           ; 10           ; 21           ; 21           ; 21           ; 21           ; 21           ; 0         ; 21           ; 21           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ready               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; m_u_tx              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_u_tx              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; start               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rstn                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mode                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_u_rx              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; m_u_rx              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 2.1               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                          ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                  ; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                  ; 0.109             ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]    ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ram_block3a5~portb_datain_reg0    ; 0.109             ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] ; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1|ram_block3a4~portb_datain_reg0 ; 0.109             ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                  ; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ram_block3a7~portb_datain_reg0                                                                  ; 0.099             ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                  ; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ram_block3a6~portb_datain_reg0                                                                  ; 0.099             ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                  ; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ram_block3a5~portb_datain_reg0                                                                  ; 0.099             ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                  ; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ram_block3a4~portb_datain_reg0                                                                  ; 0.099             ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                  ; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ram_block3a3~portb_datain_reg0                                                                  ; 0.099             ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                  ; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                  ; 0.099             ;
; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                  ; master_bram:memory|altsyncram:altsyncram_component|altsyncram_ubl1:auto_generated|altsyncram_3ob2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                  ; 0.099             ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]    ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ram_block3a6~portb_datain_reg0    ; 0.099             ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] ; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1|ram_block3a7~portb_datain_reg0 ; 0.099             ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] ; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1|ram_block3a6~portb_datain_reg0 ; 0.099             ;
; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] ; top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1|ram_block3a5~portb_datain_reg0 ; 0.099             ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]    ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ram_block3a6~portb_address_reg0   ; 0.089             ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]    ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ram_block3a6~portb_address_reg0   ; 0.089             ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]   ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ram_block3a6~portb_address_reg0   ; 0.088             ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]   ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ram_block3a6~portb_address_reg0   ; 0.088             ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]    ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ram_block3a6~portb_address_reg0   ; 0.088             ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]    ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ram_block3a6~portb_address_reg0   ; 0.088             ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]    ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ram_block3a6~portb_address_reg0   ; 0.088             ;
; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]    ; top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ram_block3a6~portb_address_reg0   ; 0.088             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 22 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "demo_top_bb"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'demo_top_bb.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register state.DONE is being clocked by clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together/RTL_Mavishan/demo_top_bb.v Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_quartus/Mavishan/output_files/demo_top_bb.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 6363 megabytes
    Info: Processing ended: Sun Dec  7 17:08:39 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_quartus/Mavishan/output_files/demo_top_bb.fit.smsg.


