$date
  Tue Nov 08 14:16:47 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module task_2_tb $end
$var reg 1 ! sens_1 $end
$var reg 1 " sens_2 $end
$var reg 1 # sens_3 $end
$var reg 1 $ sens_4 $end
$var reg 1 % turn $end
$var reg 1 & rotate $end
$scope module uut $end
$var reg 1 ' sens_1 $end
$var reg 1 ( sens_2 $end
$var reg 1 ) sens_3 $end
$var reg 1 * sens_4 $end
$var reg 1 + turn $end
$var reg 1 , rotate $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
1%
X&
0'
0(
0)
0*
1+
X,
#10000000
1"
0%
1(
0+
#20000000
1!
0"
1'
0(
#30000000
1"
X%
1(
X+
#60000000
#70000000
1$
1&
1*
1,
#80000000
1#
0$
0&
1)
0*
0,
#90000000
1$
X&
1*
X,
#100000000
