#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep 23 15:57:40 2025
# Process ID: 639552
# Current directory: /users/students/r0853096/DDPHWPACK/package/hw_project
# Command line: vivado project_hw/project_hw.xpr -tempDir /tmp
# Log file: /users/students/r0853096/DDPHWPACK/package/hw_project/vivado.log
# Journal file: /users/students/r0853096/DDPHWPACK/package/hw_project/vivado.jou
# Running On: herkenrode.esat.kuleuven.be, OS: Linux, CPU Frequency: 4474.055 MHz, CPU Physical cores: 4, Host memory: 33247 MB
#-----------------------------------------------------------
start_gui
open_project project_hw/project_hw.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/users/students/r0853096/DDPHWPACK/package/hw_project/project_ipcores'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/users/students/r0853096/DDPHWPACK/package/hw_project/project_ipcores'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/users/students/r0853096/DDPHWPACK/package/hw_project/project_ipcores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2207] Repository '/users/students/r0853096/DDPHWPACK/package/hw_project/project_ipcores' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/users/students/r0853096/DDPHWPACK/package/hw_project/project_ipcores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/micas-data/software/Xilinx/vitis_2023.1/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 8005.727 ; gain = 385.008 ; free physical = 20746 ; free virtual = 60425
update_compile_order -fileset sources_1
open_bd_design {/users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ecdsa_project.bd}
Reading block design file </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ecdsa_project.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - ARCACHE
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - ARUSER
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:ecdsa:1.0 - ecdsa_0
Adding component instance block -- xilinx.com:module_ref:interfacer:1.0 - interfacer_0
Successfully read diagram <ecdsa_project> from block design file </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ecdsa_project.bd>
update_module_reference {ecdsa_project_ecdsa_0_0 tb_ecdsa_project_ecdsa_0_0}
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateIdle' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateDone' has a dependency on the module local parameter or undefined parameter 'STATE_DONE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateIdle' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateDone' has a dependency on the module local parameter or undefined parameter 'STATE_DONE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading '/users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ecdsa_project.bd'
INFO: [IP_Flow 19-3420] Updated ecdsa_project_ecdsa_0_0 to use current project options
Wrote  : </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ecdsa_project.bd> 
Wrote  : </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ui/bd_a5cf20ae.ui> 
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateIdle' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateDone' has a dependency on the module local parameter or undefined parameter 'STATE_DONE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/tb_ecdsa_project/tb_ecdsa_project.bd>...
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:module_ref:tb_mem:1.0 - tb_mem_0
Adding component instance block -- xilinx.com:module_ref:ecdsa:1.0 - ecdsa_0
Adding component instance block -- xilinx.com:module_ref:interfacer:1.0 - interfacer_0
Successfully read diagram <tb_ecdsa_project> from block design file </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/tb_ecdsa_project/tb_ecdsa_project.bd>
Upgrading '/users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/tb_ecdsa_project/tb_ecdsa_project.bd'
INFO: [IP_Flow 19-3420] Updated tb_ecdsa_project_ecdsa_0_0 to use current project options
Wrote  : </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/tb_ecdsa_project/tb_ecdsa_project.bd> 
Wrote  : </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/tb_ecdsa_project/ui/bd_1d6f797d.ui> 
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8315.988 ; gain = 44.016 ; free physical = 20262 ; free virtual = 59967
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_ARCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_1_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_AWCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_1_M00_AXI 
Wrote  : </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ecdsa_project.bd> 
Verilog Output written to : /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/synth/ecdsa_project.v
Verilog Output written to : /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/sim/ecdsa_project.v
Verilog Output written to : /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/hdl/ecdsa_project_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_ACP'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ARCACHE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ARUSER .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ecdsa_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interfacer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/hw_handoff/ecdsa_project.hwh
Generated Hardware Definition File /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/synth/ecdsa_project.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ecdsa_project_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ecdsa_project_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ecdsa_project_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ecdsa_project_ecdsa_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ecdsa_project_interfacer_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ecdsa_project_rst_ps7_0_100M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ecdsa_project_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ecdsa_project_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ecdsa_project_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ecdsa_project_ecdsa_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ecdsa_project_interfacer_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ecdsa_project_rst_ps7_0_100M_0
[Tue Sep 23 16:05:10 2025] Launched ecdsa_project_auto_pc_1_synth_1, ecdsa_project_interfacer_0_0_synth_1, ecdsa_project_ecdsa_0_0_synth_1, ecdsa_project_rst_ps7_0_100M_0_synth_1, ecdsa_project_processing_system7_0_0_synth_1, ecdsa_project_auto_ds_0_synth_1, ecdsa_project_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
ecdsa_project_auto_pc_1_synth_1: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/ecdsa_project_auto_pc_1_synth_1/runme.log
ecdsa_project_interfacer_0_0_synth_1: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/ecdsa_project_interfacer_0_0_synth_1/runme.log
ecdsa_project_ecdsa_0_0_synth_1: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/ecdsa_project_ecdsa_0_0_synth_1/runme.log
ecdsa_project_rst_ps7_0_100M_0_synth_1: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/ecdsa_project_rst_ps7_0_100M_0_synth_1/runme.log
ecdsa_project_processing_system7_0_0_synth_1: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/ecdsa_project_processing_system7_0_0_synth_1/runme.log
ecdsa_project_auto_ds_0_synth_1: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/ecdsa_project_auto_ds_0_synth_1/runme.log
ecdsa_project_auto_pc_0_synth_1: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/ecdsa_project_auto_pc_0_synth_1/runme.log
synth_1: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/synth_1/runme.log
[Tue Sep 23 16:05:10 2025] Launched impl_1...
Run output will be captured here: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 8850.750 ; gain = 505.738 ; free physical = 19923 ; free virtual = 59668
current_bd_design [get_bd_designs ecdsa_project]
close_bd_design [get_bd_designs ecdsa_project]
Wrote  : </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ui/bd_a5cf20ae.ui> 
close_bd_design [get_bd_designs tb_ecdsa_project]
update_module_reference {ecdsa_project_ecdsa_0_0 tb_ecdsa_project_ecdsa_0_0}
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateIdle' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateDone' has a dependency on the module local parameter or undefined parameter 'STATE_DONE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateIdle' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateDone' has a dependency on the module local parameter or undefined parameter 'STATE_DONE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ecdsa_project.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - ARCACHE
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - ARUSER
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:interfacer:1.0 - interfacer_0
Adding component instance block -- xilinx.com:module_ref:ecdsa:1.0 - ecdsa_0
Successfully read diagram <ecdsa_project> from block design file </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ecdsa_project.bd>
Upgrading '/users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ecdsa_project.bd'
INFO: [IP_Flow 19-3420] Updated ecdsa_project_ecdsa_0_0 to use current project options
Wrote  : </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ecdsa_project.bd> 
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateIdle' has a dependency on the module local parameter or undefined parameter 'STATE_IDLE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'isStateDone' has a dependency on the module local parameter or undefined parameter 'STATE_DONE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/tb_ecdsa_project/tb_ecdsa_project.bd>...
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:module_ref:tb_mem:1.0 - tb_mem_0
Adding component instance block -- xilinx.com:module_ref:interfacer:1.0 - interfacer_0
Adding component instance block -- xilinx.com:module_ref:ecdsa:1.0 - ecdsa_0
Successfully read diagram <tb_ecdsa_project> from block design file </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/tb_ecdsa_project/tb_ecdsa_project.bd>
Upgrading '/users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/tb_ecdsa_project/tb_ecdsa_project.bd'
INFO: [IP_Flow 19-3420] Updated tb_ecdsa_project_ecdsa_0_0 to use current project options
Wrote  : </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/tb_ecdsa_project/tb_ecdsa_project.bd> 
Wrote  : </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/tb_ecdsa_project/ui/bd_1d6f797d.ui> 
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8888.328 ; gain = 37.578 ; free physical = 18688 ; free virtual = 58611
current_bd_design [get_bd_designs ecdsa_project]
close_bd_design [get_bd_designs ecdsa_project]
close_bd_design [get_bd_designs tb_ecdsa_project]
reset_run synth_1
INFO: [Project 1-1160] Copying file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/synth_1/ecdsa_project_wrapper.dcp to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_interconnect_1/s00_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_ARCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_1_M00_AXI 
WARNING: [BD 41-1271] The connection to the pin: /processing_system7_0/S_AXI_ACP_AWCACHE has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_interconnect_1_M00_AXI 
Wrote  : </users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.srcs/sources_1/bd/ecdsa_project/ecdsa_project.bd> 
Verilog Output written to : /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/synth/ecdsa_project.v
Verilog Output written to : /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/sim/ecdsa_project.v
Verilog Output written to : /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/hdl/ecdsa_project_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ecdsa_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
Exporting to file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/hw_handoff/ecdsa_project.hwh
Generated Hardware Definition File /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/synth/ecdsa_project.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ecdsa_project_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ecdsa_project_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ecdsa_project_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ecdsa_project_ecdsa_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ecdsa_project_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4df6fa040504ee90 to dir: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/4/d/4df6fa040504ee90/ecdsa_project_auto_ds_0_sim_netlist.v to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/4/d/4df6fa040504ee90/ecdsa_project_auto_ds_0.dcp to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/4/d/4df6fa040504ee90/ecdsa_project_auto_ds_0_stub.vhdl to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/4/d/4df6fa040504ee90/ecdsa_project_auto_ds_0_sim_netlist.vhdl to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/4/d/4df6fa040504ee90/ecdsa_project_auto_ds_0_stub.v to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_ds_0/ecdsa_project_auto_ds_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ecdsa_project_auto_ds_0, cache-ID = 4df6fa040504ee90; cache size = 8.414 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ecdsa_project_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9201b70711fba3e3 to dir: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/9/2/9201b70711fba3e3/ecdsa_project_auto_pc_0_sim_netlist.vhdl to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/9/2/9201b70711fba3e3/ecdsa_project_auto_pc_0_stub.v to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/9/2/9201b70711fba3e3/ecdsa_project_auto_pc_0_stub.vhdl to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/9/2/9201b70711fba3e3/ecdsa_project_auto_pc_0_sim_netlist.v to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/9/2/9201b70711fba3e3/ecdsa_project_auto_pc_0.dcp to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_0/ecdsa_project_auto_pc_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ecdsa_project_auto_pc_0, cache-ID = 9201b70711fba3e3; cache size = 8.414 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ecdsa_project_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 546396b1e5e8945e to dir: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/5/4/546396b1e5e8945e/ecdsa_project_auto_pc_1_sim_netlist.vhdl to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/5/4/546396b1e5e8945e/ecdsa_project_auto_pc_1_stub.v to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/5/4/546396b1e5e8945e/ecdsa_project_auto_pc_1_stub.vhdl to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/5/4/546396b1e5e8945e/ecdsa_project_auto_pc_1.dcp to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.cache/ip/2023.1/5/4/546396b1e5e8945e/ecdsa_project_auto_pc_1_sim_netlist.v to /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.gen/sources_1/bd/ecdsa_project/ip/ecdsa_project_auto_pc_1/ecdsa_project_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ecdsa_project_auto_pc_1, cache-ID = 546396b1e5e8945e; cache size = 8.414 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ecdsa_project_ecdsa_0_0
[Tue Sep 23 16:21:06 2025] Launched ecdsa_project_ecdsa_0_0_synth_1, synth_1...
Run output will be captured here:
ecdsa_project_ecdsa_0_0_synth_1: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/ecdsa_project_ecdsa_0_0_synth_1/runme.log
synth_1: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/synth_1/runme.log
[Tue Sep 23 16:21:06 2025] Launched impl_1...
Run output will be captured here: /users/students/r0853096/DDPHWPACK/package/hw_project/project_hw/project_hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 9085.152 ; gain = 146.938 ; free physical = 18493 ; free virtual = 58402
