

================================================================
== Vitis HLS Report for 'clock'
================================================================
* Date:           Mon Mar 25 04:47:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        12hour_clock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.286 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       81|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      151|    -|
|Register             |        -|     -|       26|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       26|      232|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_284_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln21_fu_297_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln24_fu_310_p2   |         +|   0|  0|  15|           8|           1|
    |ap_condition_174     |       and|   0|  0|   2|           1|           1|
    |ap_condition_66      |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_291_p2  |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln22_fu_304_p2  |      icmp|   0|  0|  15|           8|           6|
    |xor_ln28_fu_317_p2   |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  81|          43|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_hours_flag_4_phi_fu_108_p12        |  14|          3|    1|          3|
    |ap_phi_mux_hours_new_4_phi_fu_131_p12         |  26|          5|    8|         40|
    |ap_phi_mux_minutes_flag_3_phi_fu_151_p12      |  14|          3|    1|          3|
    |ap_phi_mux_minutes_new_3_phi_fu_174_p12       |  20|          4|    8|         32|
    |ap_phi_mux_pm_indicator_loc_0_phi_fu_99_p4    |  14|          3|    1|          3|
    |ap_phi_mux_pm_indicator_loc_5_phi_fu_240_p12  |  20|          4|    1|          4|
    |ap_phi_mux_seconds_flag_2_phi_fu_195_p12      |  14|          3|    1|          3|
    |ap_phi_mux_seconds_new_2_phi_fu_218_p12       |  20|          4|    8|         32|
    |pm_indicator                                  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 151|         31|   30|        122|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_CS_fsm     |  1|   0|    1|          0|
    |hours         |  8|   0|    8|          0|
    |minutes       |  8|   0|    8|          0|
    |pm_indicator  |  1|   0|    1|          0|
    |seconds       |  8|   0|    8|          0|
    +--------------+---+----+-----+-----------+
    |Total         | 26|   0|   26|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|         clock|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|         clock|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|         clock|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|         clock|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|         clock|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|         clock|  return value|
|reset      |   in|    1|     ap_none|         reset|       pointer|
|ena        |   in|    1|     ap_none|           ena|       pointer|
|hh         |  out|    8|      ap_vld|            hh|       pointer|
|hh_ap_vld  |  out|    1|      ap_vld|            hh|       pointer|
|mm         |  out|    8|      ap_vld|            mm|       pointer|
|mm_ap_vld  |  out|    1|      ap_vld|            mm|       pointer|
|ss         |  out|    8|      ap_vld|            ss|       pointer|
|ss_ap_vld  |  out|    1|      ap_vld|            ss|       pointer|
|pm         |  out|    1|      ap_vld|            pm|       pointer|
|pm_ap_vld  |  out|    1|      ap_vld|            pm|       pointer|
+-----------+-----+-----+------------+--------------+--------------+

