module clk_50Khz(clk_in,clk_out);
input clk_in;
output reg clk_out;
reg [31:0]cnt=0;
parameter div=32'd1000;
always@(posedge clk_in)
begin
    cnt=cnt+1;
    if(cnt==div)
        cnt<=0;
    clk_out=(cnt<=(div/2))?1'b1:1'b0; end
endmodule
