# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_processing_system7_0_0/sim/base_zynq_processing_system7_0_0.v" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/2ad9/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/16a2/hdl/verilog" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/856d/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/d5eb/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/acf8/hdl"
verilog xil_defaultlib  "../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_blk_mem_gen_0_0/sim/base_zynq_blk_mem_gen_0_0.v" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/2ad9/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/16a2/hdl/verilog" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/856d/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/d5eb/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/acf8/hdl"
verilog xil_defaultlib  "../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_xbar_0/sim/base_zynq_xbar_0.v" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/2ad9/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/16a2/hdl/verilog" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/856d/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/d5eb/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/acf8/hdl"
verilog xil_defaultlib  "../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_axis_data_fifo_0_0/sim/base_zynq_axis_data_fifo_0_0.v" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/2ad9/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/16a2/hdl/verilog" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/856d/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/d5eb/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/acf8/hdl"
verilog xil_defaultlib  "../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_xbar_1/sim/base_zynq_xbar_1.v" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/2ad9/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/16a2/hdl/verilog" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/856d/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/d5eb/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/acf8/hdl"
verilog xil_defaultlib  "../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_xlconcat_0_0/sim/base_zynq_xlconcat_0_0.v" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/2ad9/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/16a2/hdl/verilog" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/856d/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/d5eb/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/acf8/hdl"
verilog xil_defaultlib  "../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_auto_pc_0/sim/base_zynq_auto_pc_0.v" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/2ad9/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/16a2/hdl/verilog" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/856d/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/d5eb/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/acf8/hdl"
verilog xil_defaultlib  "../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_auto_pc_1/sim/base_zynq_auto_pc_1.v" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/2ad9/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/16a2/hdl/verilog" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/856d/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/d5eb/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/acf8/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sim_1/imports/base_zynq/zynq_tb.v" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/7e3a/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/2ad9/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/16a2/hdl/verilog" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/856d/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/d5eb/hdl" --include "../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/acf8/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
