---
layout: default
title: "Portfolio"
permalink: /portfolio/
---

## Portfolio

This page showcases my academic and research projects, including open-source contributions and technical work.

---

### <i class="fas fa-star"></i> Featured Projects

<div class="repo-card">
  <div class="repo-name">
    <i class="fab fa-github"></i> <a href="https://github.com/qhy991/Awesome-LLM-Circuit-Agent" target="_blank">Awesome-LLM-Circuit-Agent</a>
  </div>
  <div class="repo-description">
    A repository for academic works on RTL generation and Analog circuit generation based on LLM
  </div>
  <div class="repo-stats">
    <span><i class="fas fa-star"></i> 2 stars</span>
    <span><i class="fas fa-code-branch"></i> 1 fork</span>
  </div>
</div>

<div class="repo-card">
  <div class="repo-name">
    <i class="fab fa-github"></i> <a href="https://github.com/qhy991/Awesome-LLM-Kernel-Agent" target="_blank">Awesome-LLM-Kernel-Agent</a>
  </div>
  <div class="repo-description">
    A repository with academic works about Kernel generation with LLM Agent
  </div>
  <div class="repo-stats">
    <span><i class="fas fa-star"></i> 3 stars</span>
  </div>
</div>

<div class="repo-card">
  <div class="repo-name">
    <i class="fab fa-github"></i> <a href="https://github.com/qhy991/Digital-CIM" target="_blank">Digital-CIM</a>
  </div>
  <div class="repo-description">
    Digital Computing-in-Memory implementation in Verilog
  </div>
  <div class="repo-stats">
    <span><i class="fas fa-code"></i> Verilog</span>
    <span><i class="fas fa-star"></i> 1 star</span>
    <span><i class="fas fa-code-branch"></i> 1 fork</span>
  </div>
</div>

---

### <i class="fas fa-laptop-code"></i> Research & Development Projects

<div class="repo-card">
  <div class="repo-name">
    <i class="fab fa-github"></i> <a href="https://github.com/qhy991/Chat-CPU" target="_blank">Chat-CPU</a>
  </div>
  <div class="repo-description">
    CPU design project with conversational interface
  </div>
  <div class="repo-stats">
    <span><i class="fas fa-code"></i> Verilog</span>
  </div>
</div>

<div class="repo-card">
  <div class="repo-name">
    <i class="fab fa-github"></i> <a href="https://github.com/qhy991/GRPO-Clean" target="_blank">GRPO-Clean</a>
  </div>
  <div class="repo-description">
    Group Relative Policy Optimization implementation
  </div>
  <div class="repo-stats">
    <span><i class="fas fa-code"></i> Python</span>
  </div>
</div>

<div class="repo-card">
  <div class="repo-name">
    <i class="fab fa-github"></i> <a href="https://github.com/qhy991/Blog-Note" target="_blank">Blog-Note</a>
  </div>
  <div class="repo-description">
    Research notes and technical blog content
  </div>
  <div class="repo-stats">
    <span><i class="fas fa-code"></i> Jupyter Notebook</span>
  </div>
</div>

---

### <i class="fas fa-book-open"></i> Learning & Reference Projects

<div class="repo-card">
  <div class="repo-name">
    <i class="fab fa-github"></i> <a href="https://github.com/qhy991/Book-CUDA" target="_blank">Book-CUDA</a>
  </div>
  <div class="repo-description">
    CUDA programming learning materials and examples
  </div>
</div>

<div class="repo-card">
  <div class="repo-name">
    <i class="fab fa-github"></i> <a href="https://github.com/qhy991/Book-CUDA-OPT" target="_blank">Book-CUDA-OPT</a>
  </div>
  <div class="repo-description">
    CUDA optimization techniques and best practices
  </div>
</div>

<div class="repo-card">
  <div class="repo-name">
    <i class="fab fa-github"></i> <a href="https://github.com/qhy991/Book-CircuitTools-Opensource" target="_blank">Book-CircuitTools-Opensource</a>
  </div>
  <div class="repo-description">
    Open-source circuit design tools and resources
  </div>
</div>

---

### <i class="fas fa-tools"></i> Technical Skills

**Programming Languages:**
- Verilog / SystemVerilog
- Python
- CUDA / C++
- JavaScript

**Hardware Design:**
- FPGA Development (Xilinx, Intel)
- RTL Design & Verification
- Circuit Simulation & Analysis
- Computing-in-Memory Architectures

**AI/ML Tools:**
- PyTorch / TensorFlow
- Neural Network Quantization
- Model Deployment on Edge Devices
- LLM-based Code Generation

**Development Tools:**
- Git / GitHub
- Vivado / Quartus
- Jupyter Notebook
- Linux / Shell Scripting

---

### <i class="fas fa-handshake"></i> Project Collaboration

I welcome collaboration on research projects and academic initiatives. Areas of interest include:
- Hardware design automation with AI
- Efficient neural network deployment
- Computing-in-memory systems
- FPGA-based accelerators

Please contact me if you are interested in working together on research or educational projects.

---

### <i class="fas fa-microchip"></i> Open-Source Research Projects

#### üß† ReasoningV: AI-Assisted Verilog Code Generation

<div class="project-card">
  <div class="project-description">
    <strong>Project Overview:</strong> ReasoningV is an AI model specifically optimized for hardware design, focusing on automated generation of high-quality Verilog code. By combining multiple reasoning strategies, the model can understand circuit design requirements and generate hardware description code that meets both syntax and functional specifications.
  </div>

  <div class="project-features">
    <strong>Key Features:</strong>
    <ul>
      <li>üéØ <strong>Domain-Specific Optimization:</strong> Specialized training for Verilog HDL language characteristics</li>
      <li>üîÑ <strong>Hybrid Reasoning Strategy:</strong> Combines advantages of symbolic reasoning and neural network inference</li>
      <li>üìä <strong>High-Quality Output:</strong> Generated code with improved readability and correctness</li>
      <li>üöÄ <strong>Efficient Deployment:</strong> Supports rapid code generation and iterative optimization</li>
    </ul>
  </div>

  <div class="project-links">
    <strong>Resources & Links:</strong><br>
    <a href="https://arxiv.org/pdf/2504.14560v3" class="btn btn-primary">üìÑ Paper</a>
    <a href="https://huggingface.co/datasets/GipAI/ReaoningV" class="btn btn-secondary">ü§ó Dataset</a>
    <a href="https://huggingface.co/GipAI/ReasoningV-7B" class="btn btn-secondary">ü§ó Model</a>
    <a href="https://modelscope.cn/datasets/GipsyAI/ReasoningV" class="btn btn-info">üåê ModelScope Dataset</a>
    <a href="https://modelscope.cn/models/GipsyAI/ReasoningV-7B" class="btn btn-info">üåê ModelScope Model</a>
    <a href="https://github.com/BUAA-CLab/ReasoningV" class="btn btn-dark">‚≠ê GitHub</a>
  </div>

  <div class="project-badges">
    [![Hugging Face Dataset](https://img.shields.io/badge/Dataset-HuggingFace-blue)](https://huggingface.co/datasets/GipAI/ReaoningV)
    [![Hugging Face Model](https://img.shields.io/badge/Model-HuggingFace-blue)](https://huggingface.co/GipAI/ReasoningV-7B)
    [![ModelScope Dataset](https://img.shields.io/badge/Dataset-ModelScope-orange)](https://modelscope.cn/datasets/GipsyAI/ReasoningV)
    [![ModelScope Model](https://img.shields.io/badge/Model-ModelScope-orange)](https://modelscope.cn/models/GipsyAI/ReasoningV-7B)
    [![GitHub Stars](https://img.shields.io/github/stars/BUAA-CLab/ReasoningV?style=social)](https://github.com/BUAA-CLab/ReasoningV)
  </div>
</div>

#### üìä TC-Bench: Verilog Code Generation Benchmark

<div class="project-card">
  <div class="project-description">
    <strong>Project Overview:</strong> TC-Bench is a comprehensive test benchmark designed for Verilog code generation and optimization, containing 5,000+ diverse test cases organized into three difficulty levels: Easy, Medium, and Hard.
  </div>

  <div class="project-features">
    <strong>Key Features:</strong>
    <ul>
      <li>üìã <strong>Comprehensive Test Suite:</strong> 5,000+ test cases covering various Verilog programming scenarios</li>
      <li>üìä <strong>Performance Evaluation:</strong> Metrics like SEI for comparing generated circuits against human expert tiers</li>
      <li>üèóÔ∏è <strong>Structured Organization:</strong> Problem descriptions, test code, and reference solutions</li>
      <li>üî¨ <strong>Research Tool:</strong> Enables systematic evaluation of AI-generated Verilog code quality</li>
    </ul>
  </div>

  <div class="project-links">
    <a href="https://huggingface.co/datasets/hyq001/TC-Bench" class="btn btn-primary">üìä Browse Dataset</a>
    <a href="https://huggingface.co/datasets/hyq001/TC-Bench" class="btn btn-secondary">ü§ó Hugging Face</a>
  </div>
</div>

#### üìö Academic Resource Collections

**Curated repositories tracking the latest advancements in AI-assisted hardware design:**

| Repository | Description | Stars |
|------------|-------------|-------|
| [**Awesome-LLM-Kernel-Agent**](https://github.com/qhy991/Awesome-LLM-Kernel-Agent) | A comprehensive collection of academic works on GPU kernel generation using LLM agents. Features cutting-edge research in CUDA, Triton, and multi-agent optimization frameworks. | ![Stars](https://img.shields.io/github/stars/qhy991/Awesome-LLM-Kernel-Agent?style=social) |
| [**Awesome-LLM-Circuit-Agent**](https://github.com/qhy991/Awesome-LLM-Circuit-Agent) | A curated repository of academic papers on RTL generation and analog circuit design using large language models. Covers Verilog code generation, circuit optimization, and AI-assisted hardware synthesis. | ![Stars](https://img.shields.io/github/stars/qhy991/Awesome-LLM-Circuit-Agent?style=social) |

*These collections serve as valuable resources for researchers and practitioners working at the intersection of AI and hardware design, providing up-to-date references and implementation insights.*

---

*For more projects and contributions, visit my [GitHub profile](https://github.com/qhy991).*