<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>zxnexys_pmod_input_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>ps2_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.ps2_clk" xilinx:dependency="$Top_PS2">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ps2_data</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.ps2_data" xilinx:dependency="$Top_PS2">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pmod_input</spirit:name>
      <spirit:busType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="pmod" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="pmod_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin1_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin1_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN1_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin1_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin2_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin2_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN2_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin2_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin3_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin3_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN3_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin3_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin4_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin4_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN4_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin4_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin7_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin7_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN7_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin7_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin8_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin8_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN8_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin8_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin9_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin9_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN9_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin9_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin10_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin10_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PIN10_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pin10_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>jstk_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>jstk_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.JSTK_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.JSTK_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.JSTK_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.JSTK_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.JSTK_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.JSTK_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.JSTK_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.JSTK_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>pmod_input</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 11 21:07:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:274f7f08</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:274f7f08</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_pmod_input_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 11 21:07:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:274f7f08</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>pmod_input</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 11 21:07:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cb944635</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_pmod_input_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Dec 11 21:07:47 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cb944635</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:274f7f08</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pin1_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin2_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin3_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin4_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin7_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin8_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin9_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin10_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin1_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin2_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin3_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin4_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin7_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin8_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin9_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin10_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin1_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin2_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin3_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin4_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin7_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin8_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin9_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pin10_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>jstk_sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.jstk_sel" xilinx:dependency="$Bottom_JSTK">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>jstk_mosi</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.jstk_mosi" xilinx:dependency="$Bottom_JSTK">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>jstk_miso</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.jstk_miso" xilinx:dependency="$Bottom_JSTK">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>jstk_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.jstk_clk" xilinx:dependency="$Bottom_JSTK">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/693b/pmod_input.srcs/sources_1/new/pmod_input.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/zxnexys_pmod_input_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/693b/pmod_input.srcs/sources_1/new/pmod_input.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/zxnexys_pmod_input_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxnexys_pmod_input_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_pmod_input_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_pmod_input_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_pmod_input_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_pmod_input_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>pmod_input_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxnexys_pmod_input_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Top_PS2</spirit:name>
      <spirit:displayName>PS2 (Top row)</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.Top_PS2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Bottom_JSTK</spirit:name>
      <spirit:displayName>PMOD Joystick (Bottom row)</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.Bottom_JSTK">true</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>pmod_input_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23c38623_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b4717b0_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62adbef8_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@363c8bb2_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f25975a_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c24fc08_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba1b795_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17a4bedb_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@943f4d6_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29b54ce0_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eb0decd_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27a72fb5_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b20188e_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@818633e_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b339171_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1366a7f7_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2807b312_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62885d2e_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22c32ffc_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@690c7571_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a9962d8_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e6c0b77_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70488bf6_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b1514f1_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6010306d_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1970e9bc_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5643fd15_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30e67089_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e2afea7_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d711e14_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15beb831_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1de1a4fa_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5279783e_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a1545fe_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b11a390_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ff2f7e0_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12690b48_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b16a844_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52c6ec45_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e2356e6_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23bf2f8d_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13bc4508_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a38fbf9_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aa124db_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75b8b048_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f281b0d_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b6730a0_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a1b17e3_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@441e9589_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a258018_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@648693e2_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57ba77c4_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a9c54e3_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@495bdce7_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@637e2fc7_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13f517e1_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68e8d614_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a81ee40_ARCHIVE_LOCATION">v:/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@760e6888_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66381358_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a59ab3f_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6837664a_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3671611e_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57bd4aea_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5efccf00_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bca2304_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a5f23f7_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d71f178_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e877397_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74c1de63_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cb4776a_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c5e664f_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e6d6a6a_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5687574f_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d4bd46d_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31d69972_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dab3184_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fd3fb45_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62149364_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dbc1069_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d7799b4_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@188e1a8c_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45cf98da_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@577e7696_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e9d8c91_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63b220a1_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43e1f581_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30d878f8_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36c3e8f_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d406188_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48a213c4_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11ce2498_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66dbfe56_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a3a8d4_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31ec7c41_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fc9ae22_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ed4250c_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a21dd5b_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e64f66c_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e1faa4c_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cba023b_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63deed07_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ff81d8f_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@537c4412_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10d90a2f_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51b1a345_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11d76c84_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30fc9fc6_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f6b450b_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66acc18a_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@544c71d2_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d56b353_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13a5b1c5_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64c032f9_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21220c67_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@583e83e4_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ded131d_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56e57014_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a4b7afa_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2871350b_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e80302b_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14ae8b36_ARCHIVE_LOCATION">v:/zxnext/pmod_input</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.JSTK_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.JSTK_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.JSTK_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.JSTK_CLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.JSTK_CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.JSTK_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.JSTK_CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Bottom_JSTK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Top_PS2" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3545a5f9"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="93ba7b7c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="30437205"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3122e549"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
