<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - Cache/Cache.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">Cache</a> - Cache.v<span style="font-size: 80%;"> (source / <a href="Cache.v.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryMed">87.2&nbsp;%</td>
            <td class="headerCovTableEntry">1238</td>
            <td class="headerCovTableEntry">1079</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2025-08-31 17:02:42</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">             Branch data     Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>                 :             : module CacheStage1(</span>
<span id="L2"><span class="lineNum">       2</span>                 :<span class="tlaGNC tlaBgGNC">         518 :   output        io_in_ready,</span></span>
<span id="L3"><span class="lineNum">       3</span>                 :<span class="tlaGNC">         513 :   input         io_in_valid,</span></span>
<span id="L4"><span class="lineNum">       4</span>                 :<span class="tlaGNC">           1 :   input  [31:0] io_in_bits_addr,</span></span>
<span id="L5"><span class="lineNum">       5</span>                 :<span class="tlaGNC">           1 :   input  [2:0]  io_in_bits_size,</span></span>
<span id="L6"><span class="lineNum">       6</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_in_bits_cmd,</span></span>
<span id="L7"><span class="lineNum">       7</span>                 :<span class="tlaGNC">           2 :   input  [7:0]  io_in_bits_wmask,</span></span>
<span id="L8"><span class="lineNum">       8</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_in_bits_wdata,</span></span>
<span id="L9"><span class="lineNum">       9</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [15:0] io_in_bits_user,</span></span>
<span id="L10"><span class="lineNum">      10</span>                 :<span class="tlaGNC tlaBgGNC">         393 :   input         io_out_ready,</span></span>
<span id="L11"><span class="lineNum">      11</span>                 :<span class="tlaGNC">         513 :   output        io_out_valid,</span></span>
<span id="L12"><span class="lineNum">      12</span>                 :<span class="tlaGNC">           1 :   output [31:0] io_out_bits_req_addr,</span></span>
<span id="L13"><span class="lineNum">      13</span>                 :<span class="tlaGNC">           1 :   output [2:0]  io_out_bits_req_size,</span></span>
<span id="L14"><span class="lineNum">      14</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_out_bits_req_cmd,</span></span>
<span id="L15"><span class="lineNum">      15</span>                 :<span class="tlaGNC">           2 :   output [7:0]  io_out_bits_req_wmask,</span></span>
<span id="L16"><span class="lineNum">      16</span>                 :<span class="tlaGNC">           1 :   output [63:0] io_out_bits_req_wdata,</span></span>
<span id="L17"><span class="lineNum">      17</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output [15:0] io_out_bits_req_user,</span></span>
<span id="L18"><span class="lineNum">      18</span>                 :<span class="tlaGNC tlaBgGNC">           6 :   input         io_metaReadBus_req_ready,</span></span>
<span id="L19"><span class="lineNum">      19</span>                 :<span class="tlaGNC">         509 :   output        io_metaReadBus_req_valid,</span></span>
<span id="L20"><span class="lineNum">      20</span>                 :<span class="tlaGNC">           1 :   output [6:0]  io_metaReadBus_req_bits_setIdx,</span></span>
<span id="L21"><span class="lineNum">      21</span>                 :<span class="tlaGNC">           1 :   input  [18:0] io_metaReadBus_resp_data_0_tag,</span></span>
<span id="L22"><span class="lineNum">      22</span>                 :<span class="tlaGNC">           2 :   input         io_metaReadBus_resp_data_0_valid,</span></span>
<span id="L23"><span class="lineNum">      23</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input         io_metaReadBus_resp_data_0_dirty,</span></span>
<span id="L24"><span class="lineNum">      24</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [18:0] io_metaReadBus_resp_data_1_tag,</span></span>
<span id="L25"><span class="lineNum">      25</span>                 :<span class="tlaGNC">           1 :   input         io_metaReadBus_resp_data_1_valid,</span></span>
<span id="L26"><span class="lineNum">      26</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input         io_metaReadBus_resp_data_1_dirty,</span></span>
<span id="L27"><span class="lineNum">      27</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [18:0] io_metaReadBus_resp_data_2_tag,</span></span>
<span id="L28"><span class="lineNum">      28</span>                 :<span class="tlaGNC">           1 :   input         io_metaReadBus_resp_data_2_valid,</span></span>
<span id="L29"><span class="lineNum">      29</span>                 :<span class="tlaGNC">           1 :   input         io_metaReadBus_resp_data_2_dirty,</span></span>
<span id="L30"><span class="lineNum">      30</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [18:0] io_metaReadBus_resp_data_3_tag,</span></span>
<span id="L31"><span class="lineNum">      31</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   input         io_metaReadBus_resp_data_3_valid,</span></span>
<span id="L32"><span class="lineNum">      32</span>                 :<span class="tlaGNC">           3 :   input         io_metaReadBus_resp_data_3_dirty,</span></span>
<span id="L33"><span class="lineNum">      33</span>                 :<span class="tlaGNC">         129 :   input         io_dataReadBus_req_ready,</span></span>
<span id="L34"><span class="lineNum">      34</span>                 :<span class="tlaGNC">         509 :   output        io_dataReadBus_req_valid,</span></span>
<span id="L35"><span class="lineNum">      35</span>                 :<span class="tlaGNC">           1 :   output [9:0]  io_dataReadBus_req_bits_setIdx,</span></span>
<span id="L36"><span class="lineNum">      36</span>                 :<span class="tlaGNC">           6 :   input  [63:0] io_dataReadBus_resp_data_0_data,</span></span>
<span id="L37"><span class="lineNum">      37</span>                 :<span class="tlaGNC">           9 :   input  [63:0] io_dataReadBus_resp_data_1_data,</span></span>
<span id="L38"><span class="lineNum">      38</span>                 :<span class="tlaGNC">           6 :   input  [63:0] io_dataReadBus_resp_data_2_data,</span></span>
<span id="L39"><span class="lineNum">      39</span>                 :<span class="tlaGNC">           6 :   input  [63:0] io_dataReadBus_resp_data_3_data</span></span>
<span id="L40"><span class="lineNum">      40</span>                 :             : );</span>
<span id="L41"><span class="lineNum">      41</span>                 :             :   wire  _io_in_ready_T_1 = io_out_ready &amp; io_out_valid; // @[Decoupled.scala 51:35]</span>
<span id="L42"><span class="lineNum">      42</span>                 :             :   assign io_in_ready = (~io_in_valid | _io_in_ready_T_1) &amp; io_metaReadBus_req_ready &amp; io_dataReadBus_req_ready; // @[Cache.scala 177:76]</span>
<span id="L43"><span class="lineNum">      43</span>                 :             :   assign io_out_valid = io_in_valid &amp; io_metaReadBus_req_ready &amp; io_dataReadBus_req_ready; // @[Cache.scala 176:59]</span>
<span id="L44"><span class="lineNum">      44</span>                 :             :   assign io_out_bits_req_addr = io_in_bits_addr; // @[Cache.scala 175:19]</span>
<span id="L45"><span class="lineNum">      45</span>                 :             :   assign io_out_bits_req_size = io_in_bits_size; // @[Cache.scala 175:19]</span>
<span id="L46"><span class="lineNum">      46</span>                 :             :   assign io_out_bits_req_cmd = io_in_bits_cmd; // @[Cache.scala 175:19]</span>
<span id="L47"><span class="lineNum">      47</span>                 :             :   assign io_out_bits_req_wmask = io_in_bits_wmask; // @[Cache.scala 175:19]</span>
<span id="L48"><span class="lineNum">      48</span>                 :             :   assign io_out_bits_req_wdata = io_in_bits_wdata; // @[Cache.scala 175:19]</span>
<span id="L49"><span class="lineNum">      49</span>                 :             :   assign io_out_bits_req_user = io_in_bits_user; // @[Cache.scala 175:19]</span>
<span id="L50"><span class="lineNum">      50</span>                 :             :   assign io_metaReadBus_req_valid = io_in_valid &amp; io_out_ready; // @[Cache.scala 165:34]</span>
<span id="L51"><span class="lineNum">      51</span>                 :             :   assign io_metaReadBus_req_bits_setIdx = io_in_bits_addr[12:6]; // @[Cache.scala 79:45]</span>
<span id="L52"><span class="lineNum">      52</span>                 :             :   assign io_dataReadBus_req_valid = io_in_valid &amp; io_out_ready; // @[Cache.scala 165:34]</span>
<span id="L53"><span class="lineNum">      53</span>                 :             :   assign io_dataReadBus_req_bits_setIdx = {io_in_bits_addr[12:6],io_in_bits_addr[5:3]}; // @[Cat.scala 33:92]</span>
<span id="L54"><span class="lineNum">      54</span>                 :             : endmodule</span>
<span id="L55"><span class="lineNum">      55</span>                 :             : module CacheStage2(</span>
<span id="L56"><span class="lineNum">      56</span>                 :<span class="tlaGNC">        2527 :   input         clock,</span></span>
<span id="L57"><span class="lineNum">      57</span>                 :<span class="tlaGNC">           3 :   input         reset,</span></span>
<span id="L58"><span class="lineNum">      58</span>                 :<span class="tlaGNC">         393 :   output        io_in_ready,</span></span>
<span id="L59"><span class="lineNum">      59</span>                 :<span class="tlaGNC">         385 :   input         io_in_valid,</span></span>
<span id="L60"><span class="lineNum">      60</span>                 :<span class="tlaGNC">           1 :   input  [31:0] io_in_bits_req_addr,</span></span>
<span id="L61"><span class="lineNum">      61</span>                 :<span class="tlaGNC">           1 :   input  [2:0]  io_in_bits_req_size,</span></span>
<span id="L62"><span class="lineNum">      62</span>                 :<span class="tlaGNC">           2 :   input  [3:0]  io_in_bits_req_cmd,</span></span>
<span id="L63"><span class="lineNum">      63</span>                 :<span class="tlaGNC">           1 :   input  [7:0]  io_in_bits_req_wmask,</span></span>
<span id="L64"><span class="lineNum">      64</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [63:0] io_in_bits_req_wdata,</span></span>
<span id="L65"><span class="lineNum">      65</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [15:0] io_in_bits_req_user,</span></span>
<span id="L66"><span class="lineNum">      66</span>                 :<span class="tlaGNC">        1127 :   input         io_out_ready,</span></span>
<span id="L67"><span class="lineNum">      67</span>                 :<span class="tlaGNC">         385 :   output        io_out_valid,</span></span>
<span id="L68"><span class="lineNum">      68</span>                 :<span class="tlaGNC">           1 :   output [31:0] io_out_bits_req_addr,</span></span>
<span id="L69"><span class="lineNum">      69</span>                 :<span class="tlaGNC">           1 :   output [2:0]  io_out_bits_req_size,</span></span>
<span id="L70"><span class="lineNum">      70</span>                 :<span class="tlaGNC">           2 :   output [3:0]  io_out_bits_req_cmd,</span></span>
<span id="L71"><span class="lineNum">      71</span>                 :<span class="tlaGNC">           1 :   output [7:0]  io_out_bits_req_wmask,</span></span>
<span id="L72"><span class="lineNum">      72</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output [63:0] io_out_bits_req_wdata,</span></span>
<span id="L73"><span class="lineNum">      73</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   output [15:0] io_out_bits_req_user,</span></span>
<span id="L74"><span class="lineNum">      74</span>                 :<span class="tlaGNC">           1 :   output [18:0] io_out_bits_metas_0_tag,</span></span>
<span id="L75"><span class="lineNum">      75</span>                 :<span class="tlaGNC">           1 :   output        io_out_bits_metas_0_dirty,</span></span>
<span id="L76"><span class="lineNum">      76</span>                 :<span class="tlaGNC">           1 :   output [18:0] io_out_bits_metas_1_tag,</span></span>
<span id="L77"><span class="lineNum">      77</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output        io_out_bits_metas_1_dirty,</span></span>
<span id="L78"><span class="lineNum">      78</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   output [18:0] io_out_bits_metas_2_tag,</span></span>
<span id="L79"><span class="lineNum">      79</span>                 :<span class="tlaGNC">           1 :   output        io_out_bits_metas_2_dirty,</span></span>
<span id="L80"><span class="lineNum">      80</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output [18:0] io_out_bits_metas_3_tag,</span></span>
<span id="L81"><span class="lineNum">      81</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   output        io_out_bits_metas_3_dirty,</span></span>
<span id="L82"><span class="lineNum">      82</span>                 :<span class="tlaGNC">           6 :   output [63:0] io_out_bits_datas_0_data,</span></span>
<span id="L83"><span class="lineNum">      83</span>                 :<span class="tlaGNC">           9 :   output [63:0] io_out_bits_datas_1_data,</span></span>
<span id="L84"><span class="lineNum">      84</span>                 :<span class="tlaGNC">           6 :   output [63:0] io_out_bits_datas_2_data,</span></span>
<span id="L85"><span class="lineNum">      85</span>                 :<span class="tlaGNC">           6 :   output [63:0] io_out_bits_datas_3_data,</span></span>
<span id="L86"><span class="lineNum">      86</span>                 :<span class="tlaGNC">         381 :   output        io_out_bits_hit,</span></span>
<span id="L87"><span class="lineNum">      87</span>                 :<span class="tlaGNC">         379 :   output [3:0]  io_out_bits_waymask,</span></span>
<span id="L88"><span class="lineNum">      88</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output        io_out_bits_mmio,</span></span>
<span id="L89"><span class="lineNum">      89</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   output        io_out_bits_isForwardData,</span></span>
<span id="L90"><span class="lineNum">      90</span>                 :<span class="tlaGNC">           1 :   output [63:0] io_out_bits_forwardData_data_data,</span></span>
<span id="L91"><span class="lineNum">      91</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output [3:0]  io_out_bits_forwardData_waymask,</span></span>
<span id="L92"><span class="lineNum">      92</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [18:0] io_metaReadResp_0_tag,</span></span>
<span id="L93"><span class="lineNum">      93</span>                 :<span class="tlaGNC">           2 :   input         io_metaReadResp_0_valid,</span></span>
<span id="L94"><span class="lineNum">      94</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input         io_metaReadResp_0_dirty,</span></span>
<span id="L95"><span class="lineNum">      95</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [18:0] io_metaReadResp_1_tag,</span></span>
<span id="L96"><span class="lineNum">      96</span>                 :<span class="tlaGNC">           1 :   input         io_metaReadResp_1_valid,</span></span>
<span id="L97"><span class="lineNum">      97</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input         io_metaReadResp_1_dirty,</span></span>
<span id="L98"><span class="lineNum">      98</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [18:0] io_metaReadResp_2_tag,</span></span>
<span id="L99"><span class="lineNum">      99</span>                 :<span class="tlaGNC">           1 :   input         io_metaReadResp_2_valid,</span></span>
<span id="L100"><span class="lineNum">     100</span>                 :<span class="tlaGNC">           1 :   input         io_metaReadResp_2_dirty,</span></span>
<span id="L101"><span class="lineNum">     101</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [18:0] io_metaReadResp_3_tag,</span></span>
<span id="L102"><span class="lineNum">     102</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   input         io_metaReadResp_3_valid,</span></span>
<span id="L103"><span class="lineNum">     103</span>                 :<span class="tlaGNC">           3 :   input         io_metaReadResp_3_dirty,</span></span>
<span id="L104"><span class="lineNum">     104</span>                 :<span class="tlaGNC">           6 :   input  [63:0] io_dataReadResp_0_data,</span></span>
<span id="L105"><span class="lineNum">     105</span>                 :<span class="tlaGNC">           9 :   input  [63:0] io_dataReadResp_1_data,</span></span>
<span id="L106"><span class="lineNum">     106</span>                 :<span class="tlaGNC">           6 :   input  [63:0] io_dataReadResp_2_data,</span></span>
<span id="L107"><span class="lineNum">     107</span>                 :<span class="tlaGNC">           6 :   input  [63:0] io_dataReadResp_3_data,</span></span>
<span id="L108"><span class="lineNum">     108</span>                 :<span class="tlaGNC">           4 :   input         io_metaWriteBus_req_valid,</span></span>
<span id="L109"><span class="lineNum">     109</span>                 :<span class="tlaGNC">           1 :   input  [6:0]  io_metaWriteBus_req_bits_setIdx,</span></span>
<span id="L110"><span class="lineNum">     110</span>                 :<span class="tlaGNC">           1 :   input  [18:0] io_metaWriteBus_req_bits_data_tag,</span></span>
<span id="L111"><span class="lineNum">     111</span>                 :<span class="tlaGNC">           2 :   input         io_metaWriteBus_req_bits_data_dirty,</span></span>
<span id="L112"><span class="lineNum">     112</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_metaWriteBus_req_bits_waymask,</span></span>
<span id="L113"><span class="lineNum">     113</span>                 :<span class="tlaGNC">         129 :   input         io_dataWriteBus_req_valid,</span></span>
<span id="L114"><span class="lineNum">     114</span>                 :<span class="tlaGNC">           1 :   input  [9:0]  io_dataWriteBus_req_bits_setIdx,</span></span>
<span id="L115"><span class="lineNum">     115</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [63:0] io_dataWriteBus_req_bits_data_data,</span></span>
<span id="L116"><span class="lineNum">     116</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [3:0]  io_dataWriteBus_req_bits_waymask</span></span>
<span id="L117"><span class="lineNum">     117</span>                 :             : );</span>
<span id="L118"><span class="lineNum">     118</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L119"><span class="lineNum">     119</span>                 :             :   reg [31:0] _RAND_0;</span>
<span id="L120"><span class="lineNum">     120</span>                 :             :   reg [31:0] _RAND_1;</span>
<span id="L121"><span class="lineNum">     121</span>                 :             :   reg [31:0] _RAND_2;</span>
<span id="L122"><span class="lineNum">     122</span>                 :             :   reg [31:0] _RAND_3;</span>
<span id="L123"><span class="lineNum">     123</span>                 :             :   reg [63:0] _RAND_4;</span>
<span id="L124"><span class="lineNum">     124</span>                 :             :   reg [31:0] _RAND_5;</span>
<span id="L125"><span class="lineNum">     125</span>                 :             :   reg [63:0] _RAND_6;</span>
<span id="L126"><span class="lineNum">     126</span>                 :             :   reg [31:0] _RAND_7;</span>
<span id="L127"><span class="lineNum">     127</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L128"><span class="lineNum">     128</span>                 :<span class="tlaGNC">           8 :   wire [2:0] addr_wordIndex = io_in_bits_req_addr[5:3]; // @[Cache.scala 217:31]</span></span>
<span id="L129"><span class="lineNum">     129</span>                 :<span class="tlaGNC">           2 :   wire [6:0] addr_index = io_in_bits_req_addr[12:6]; // @[Cache.scala 217:31]</span></span>
<span id="L130"><span class="lineNum">     130</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [18:0] addr_tag = io_in_bits_req_addr[31:13]; // @[Cache.scala 217:31]</span></span>
<span id="L131"><span class="lineNum">     131</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   wire  isForwardMeta = io_in_valid &amp; io_metaWriteBus_req_valid &amp; io_metaWriteBus_req_bits_setIdx == addr_index; // @[Cache.scala 220:46]</span></span>
<span id="L132"><span class="lineNum">     132</span>                 :<span class="tlaGNC">           5 :   reg  isForwardMetaReg; // @[Cache.scala 223:33]</span></span>
<span id="L133"><span class="lineNum">     133</span>                 :             :   wire  _GEN_0 = isForwardMeta | isForwardMetaReg; // @[Cache.scala 224:23 223:33 224:42]</span>
<span id="L134"><span class="lineNum">     134</span>                 :             :   wire  _T = io_in_ready &amp; io_in_valid; // @[Decoupled.scala 51:35]</span>
<span id="L135"><span class="lineNum">     135</span>                 :             :   wire  _T_1 = ~io_in_valid; // @[Cache.scala 225:22]</span>
<span id="L136"><span class="lineNum">     136</span>                 :             :   wire  _T_2 = _T | ~io_in_valid; // @[Cache.scala 225:19]</span>
<span id="L137"><span class="lineNum">     137</span>                 :<span class="tlaGNC">           1 :   reg [18:0] forwardMetaReg_data_tag; // @[Reg.scala 19:16]</span></span>
<span id="L138"><span class="lineNum">     138</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg  forwardMetaReg_data_dirty; // @[Reg.scala 19:16]</span></span>
<span id="L139"><span class="lineNum">     139</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   reg [3:0] forwardMetaReg_waymask; // @[Reg.scala 19:16]</span></span>
<span id="L140"><span class="lineNum">     140</span>                 :             :   wire [18:0] _GEN_3 = isForwardMeta ? io_metaWriteBus_req_bits_data_tag : forwardMetaReg_data_tag; // @[Reg.scala 19:16 20:{18,22}]</span>
<span id="L141"><span class="lineNum">     141</span>                 :             :   wire  _GEN_5 = isForwardMeta ? io_metaWriteBus_req_bits_data_dirty : forwardMetaReg_data_dirty; // @[Reg.scala 19:16 20:{18,22}]</span>
<span id="L142"><span class="lineNum">     142</span>                 :             :   wire [3:0] _GEN_6 = isForwardMeta ? io_metaWriteBus_req_bits_waymask : forwardMetaReg_waymask; // @[Reg.scala 19:16 20:{18,22}]</span>
<span id="L143"><span class="lineNum">     143</span>                 :<span class="tlaGNC">           4 :   wire  pickForwardMeta = isForwardMetaReg | isForwardMeta; // @[Cache.scala 229:42]</span></span>
<span id="L144"><span class="lineNum">     144</span>                 :<span class="tlaGNC">           1 :   wire  forwardWaymask_0 = _GEN_6[0]; // @[Cache.scala 231:61]</span></span>
<span id="L145"><span class="lineNum">     145</span>                 :<span class="tlaGNC">           2 :   wire  forwardWaymask_1 = _GEN_6[1]; // @[Cache.scala 231:61]</span></span>
<span id="L146"><span class="lineNum">     146</span>                 :<span class="tlaGNC">           1 :   wire  forwardWaymask_2 = _GEN_6[2]; // @[Cache.scala 231:61]</span></span>
<span id="L147"><span class="lineNum">     147</span>                 :<span class="tlaGNC">           1 :   wire  forwardWaymask_3 = _GEN_6[3]; // @[Cache.scala 231:61]</span></span>
<span id="L148"><span class="lineNum">     148</span>                 :             :   wire  _metaWay_0_T = pickForwardMeta &amp; forwardWaymask_0; // @[Cache.scala 234:23]</span>
<span id="L149"><span class="lineNum">     149</span>                 :<span class="tlaGNC">           1 :   wire [18:0] metaWay_0_tag = _metaWay_0_T ? _GEN_3 : io_metaReadResp_0_tag; // @[Cache.scala 233:22]</span></span>
<span id="L150"><span class="lineNum">     150</span>                 :<span class="tlaGNC">           1 :   wire  metaWay_0_valid = _metaWay_0_T | io_metaReadResp_0_valid; // @[Cache.scala 233:22]</span></span>
<span id="L151"><span class="lineNum">     151</span>                 :             :   wire  _metaWay_1_T = pickForwardMeta &amp; forwardWaymask_1; // @[Cache.scala 234:23]</span>
<span id="L152"><span class="lineNum">     152</span>                 :<span class="tlaGNC">           1 :   wire [18:0] metaWay_1_tag = _metaWay_1_T ? _GEN_3 : io_metaReadResp_1_tag; // @[Cache.scala 233:22]</span></span>
<span id="L153"><span class="lineNum">     153</span>                 :<span class="tlaGNC">           1 :   wire  metaWay_1_valid = _metaWay_1_T | io_metaReadResp_1_valid; // @[Cache.scala 233:22]</span></span>
<span id="L154"><span class="lineNum">     154</span>                 :             :   wire  _metaWay_2_T = pickForwardMeta &amp; forwardWaymask_2; // @[Cache.scala 234:23]</span>
<span id="L155"><span class="lineNum">     155</span>                 :<span class="tlaGNC">           1 :   wire [18:0] metaWay_2_tag = _metaWay_2_T ? _GEN_3 : io_metaReadResp_2_tag; // @[Cache.scala 233:22]</span></span>
<span id="L156"><span class="lineNum">     156</span>                 :<span class="tlaGNC">           1 :   wire  metaWay_2_valid = _metaWay_2_T | io_metaReadResp_2_valid; // @[Cache.scala 233:22]</span></span>
<span id="L157"><span class="lineNum">     157</span>                 :             :   wire  _metaWay_3_T = pickForwardMeta &amp; forwardWaymask_3; // @[Cache.scala 234:23]</span>
<span id="L158"><span class="lineNum">     158</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [18:0] metaWay_3_tag = _metaWay_3_T ? _GEN_3 : io_metaReadResp_3_tag; // @[Cache.scala 233:22]</span></span>
<span id="L159"><span class="lineNum">     159</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   wire  metaWay_3_valid = _metaWay_3_T | io_metaReadResp_3_valid; // @[Cache.scala 233:22]</span></span>
<span id="L160"><span class="lineNum">     160</span>                 :             :   wire  _hitVec_T_2 = metaWay_0_valid &amp; metaWay_0_tag == addr_tag &amp; io_in_valid; // @[Cache.scala 241:54]</span>
<span id="L161"><span class="lineNum">     161</span>                 :             :   wire  _hitVec_T_5 = metaWay_1_valid &amp; metaWay_1_tag == addr_tag &amp; io_in_valid; // @[Cache.scala 241:54]</span>
<span id="L162"><span class="lineNum">     162</span>                 :             :   wire  _hitVec_T_8 = metaWay_2_valid &amp; metaWay_2_tag == addr_tag &amp; io_in_valid; // @[Cache.scala 241:54]</span>
<span id="L163"><span class="lineNum">     163</span>                 :             :   wire  _hitVec_T_11 = metaWay_3_valid &amp; metaWay_3_tag == addr_tag &amp; io_in_valid; // @[Cache.scala 241:54]</span>
<span id="L164"><span class="lineNum">     164</span>                 :<span class="tlaGNC">         380 :   wire [3:0] hitVec = {_hitVec_T_11,_hitVec_T_8,_hitVec_T_5,_hitVec_T_2}; // @[Cache.scala 242:5]</span></span>
<span id="L165"><span class="lineNum">     165</span>                 :<span class="tlaGNC">         626 :   reg [63:0] victimWaymask_lfsr; // @[LFSR64.scala 25:23]</span></span>
<span id="L166"><span class="lineNum">     166</span>                 :<span class="tlaGNC">         628 :   wire  victimWaymask_xor = victimWaymask_lfsr[0] ^ victimWaymask_lfsr[1] ^ victimWaymask_lfsr[3] ^ victimWaymask_lfsr[4</span></span>
<span id="L167"><span class="lineNum">     167</span>                 :             :     ]; // @[LFSR64.scala 26:43]</span>
<span id="L168"><span class="lineNum">     168</span>                 :             :   wire [63:0] _victimWaymask_lfsr_T_2 = {victimWaymask_xor,victimWaymask_lfsr[63:1]}; // @[Cat.scala 33:92]</span>
<span id="L169"><span class="lineNum">     169</span>                 :<span class="tlaGNC">         310 :   wire [3:0] victimWaymask = 4'h1 &lt;&lt; victimWaymask_lfsr[1:0]; // @[Cache.scala 244:24]</span></span>
<span id="L170"><span class="lineNum">     170</span>                 :             :   wire  _invalidVec_T = ~metaWay_0_valid; // @[Cache.scala 246:45]</span>
<span id="L171"><span class="lineNum">     171</span>                 :             :   wire  _invalidVec_T_1 = ~metaWay_1_valid; // @[Cache.scala 246:45]</span>
<span id="L172"><span class="lineNum">     172</span>                 :             :   wire  _invalidVec_T_2 = ~metaWay_2_valid; // @[Cache.scala 246:45]</span>
<span id="L173"><span class="lineNum">     173</span>                 :             :   wire  _invalidVec_T_3 = ~metaWay_3_valid; // @[Cache.scala 246:45]</span>
<span id="L174"><span class="lineNum">     174</span>                 :<span class="tlaGNC">           1 :   wire [3:0] invalidVec = {_invalidVec_T_3,_invalidVec_T_2,_invalidVec_T_1,_invalidVec_T}; // @[Cache.scala 246:56]</span></span>
<span id="L175"><span class="lineNum">     175</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  hasInvalidWay = |invalidVec; // @[Cache.scala 247:34]</span></span>
<span id="L176"><span class="lineNum">     176</span>                 :             :   wire  _refillInvalidWaymask_T = invalidVec &gt;= 4'h8; // @[Cache.scala 249:16]</span>
<span id="L177"><span class="lineNum">     177</span>                 :             :   wire  _refillInvalidWaymask_T_1 = invalidVec &gt;= 4'h4; // @[Cache.scala 252:18]</span>
<span id="L178"><span class="lineNum">     178</span>                 :             :   wire [1:0] _refillInvalidWaymask_T_3 = invalidVec &gt;= 4'h2 ? 2'h2 : 2'h1; // @[Cache.scala 254:10]</span>
<span id="L179"><span class="lineNum">     179</span>                 :             :   wire [2:0] _refillInvalidWaymask_T_4 = _refillInvalidWaymask_T_1 ? 3'h4 : {{1'd0}, _refillInvalidWaymask_T_3}; // @[Cache.scala 251:8]</span>
<span id="L180"><span class="lineNum">     180</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [3:0] refillInvalidWaymask = _refillInvalidWaymask_T ? 4'h8 : {{1'd0}, _refillInvalidWaymask_T_4}; // @[Cache.scala 248:33]</span></span>
<span id="L181"><span class="lineNum">     181</span>                 :             :   wire [3:0] _waymask_T = hasInvalidWay ? refillInvalidWaymask : victimWaymask; // @[Cache.scala 262:8]</span>
<span id="L182"><span class="lineNum">     182</span>                 :<span class="tlaGNC">         379 :   wire [3:0] waymask = io_out_bits_hit ? hitVec : _waymask_T; // @[Cache.scala 259:20]</span></span>
<span id="L183"><span class="lineNum">     183</span>                 :             :   wire [1:0] _T_7 = waymask[0] + waymask[1]; // @[Bitwise.scala 51:90]</span>
<span id="L184"><span class="lineNum">     184</span>                 :             :   wire [1:0] _T_9 = waymask[2] + waymask[3]; // @[Bitwise.scala 51:90]</span>
<span id="L185"><span class="lineNum">     185</span>                 :             :   wire [2:0] _T_11 = _T_7 + _T_9; // @[Bitwise.scala 51:90]</span>
<span id="L186"><span class="lineNum">     186</span>                 :             :   wire  _T_13 = _T_11 &gt; 3'h1; // @[Cache.scala 264:26]</span>
<span id="L187"><span class="lineNum">     187</span>                 :             :   wire  _T_16 = ~reset; // @[Debug.scala 56:24]</span>
<span id="L188"><span class="lineNum">     188</span>                 :             :   wire [31:0] _io_out_bits_mmio_T = io_in_bits_req_addr ^ 32'h30000000; // @[NutCore.scala 86:11]</span>
<span id="L189"><span class="lineNum">     189</span>                 :             :   wire  _io_out_bits_mmio_T_2 = _io_out_bits_mmio_T[31:28] == 4'h0; // @[NutCore.scala 86:44]</span>
<span id="L190"><span class="lineNum">     190</span>                 :             :   wire [31:0] _io_out_bits_mmio_T_3 = io_in_bits_req_addr ^ 32'h40000000; // @[NutCore.scala 86:11]</span>
<span id="L191"><span class="lineNum">     191</span>                 :             :   wire  _io_out_bits_mmio_T_5 = _io_out_bits_mmio_T_3[31:30] == 2'h0; // @[NutCore.scala 86:44]</span>
<span id="L192"><span class="lineNum">     192</span>                 :             :   wire [9:0] _isForwardData_T_8 = {addr_index,addr_wordIndex}; // @[Cat.scala 33:92]</span>
<span id="L193"><span class="lineNum">     193</span>                 :             :   wire  _isForwardData_T_10 = io_dataWriteBus_req_valid &amp; io_dataWriteBus_req_bits_setIdx == _isForwardData_T_8; // @[Cache.scala 309:15]</span>
<span id="L194"><span class="lineNum">     194</span>                 :<span class="tlaGNC">           8 :   wire  isForwardData = io_in_valid &amp; _isForwardData_T_10; // @[Cache.scala 307:35]</span></span>
<span id="L195"><span class="lineNum">     195</span>                 :<span class="tlaGNC">           9 :   reg  isForwardDataReg; // @[Cache.scala 311:33]</span></span>
<span id="L196"><span class="lineNum">     196</span>                 :             :   wire  _GEN_8 = isForwardData | isForwardDataReg; // @[Cache.scala 312:23 311:33 312:42]</span>
<span id="L197"><span class="lineNum">     197</span>                 :<span class="tlaGNC">           1 :   reg [63:0] forwardDataReg_data_data; // @[Reg.scala 19:16]</span></span>
<span id="L198"><span class="lineNum">     198</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [3:0] forwardDataReg_waymask; // @[Reg.scala 19:16]</span></span>
<span id="L199"><span class="lineNum">     199</span>                 :             :   wire  _io_in_ready_T_1 = io_out_ready &amp; io_out_valid; // @[Decoupled.scala 51:35]</span>
<span id="L200"><span class="lineNum">     200</span>                 :             :   assign io_in_ready = _T_1 | _io_in_ready_T_1; // @[Cache.scala 324:31]</span>
<span id="L201"><span class="lineNum">     201</span>                 :             :   assign io_out_valid = io_in_valid; // @[Cache.scala 323:16]</span>
<span id="L202"><span class="lineNum">     202</span>                 :             :   assign io_out_bits_req_addr = io_in_bits_req_addr; // @[Cache.scala 322:19]</span>
<span id="L203"><span class="lineNum">     203</span>                 :             :   assign io_out_bits_req_size = io_in_bits_req_size; // @[Cache.scala 322:19]</span>
<span id="L204"><span class="lineNum">     204</span>                 :             :   assign io_out_bits_req_cmd = io_in_bits_req_cmd; // @[Cache.scala 322:19]</span>
<span id="L205"><span class="lineNum">     205</span>                 :             :   assign io_out_bits_req_wmask = io_in_bits_req_wmask; // @[Cache.scala 322:19]</span>
<span id="L206"><span class="lineNum">     206</span>                 :             :   assign io_out_bits_req_wdata = io_in_bits_req_wdata; // @[Cache.scala 322:19]</span>
<span id="L207"><span class="lineNum">     207</span>                 :             :   assign io_out_bits_req_user = io_in_bits_req_user; // @[Cache.scala 322:19]</span>
<span id="L208"><span class="lineNum">     208</span>                 :             :   assign io_out_bits_metas_0_tag = _metaWay_0_T ? _GEN_3 : io_metaReadResp_0_tag; // @[Cache.scala 233:22]</span>
<span id="L209"><span class="lineNum">     209</span>                 :             :   assign io_out_bits_metas_0_dirty = _metaWay_0_T ? _GEN_5 : io_metaReadResp_0_dirty; // @[Cache.scala 233:22]</span>
<span id="L210"><span class="lineNum">     210</span>                 :             :   assign io_out_bits_metas_1_tag = _metaWay_1_T ? _GEN_3 : io_metaReadResp_1_tag; // @[Cache.scala 233:22]</span>
<span id="L211"><span class="lineNum">     211</span>                 :             :   assign io_out_bits_metas_1_dirty = _metaWay_1_T ? _GEN_5 : io_metaReadResp_1_dirty; // @[Cache.scala 233:22]</span>
<span id="L212"><span class="lineNum">     212</span>                 :             :   assign io_out_bits_metas_2_tag = _metaWay_2_T ? _GEN_3 : io_metaReadResp_2_tag; // @[Cache.scala 233:22]</span>
<span id="L213"><span class="lineNum">     213</span>                 :             :   assign io_out_bits_metas_2_dirty = _metaWay_2_T ? _GEN_5 : io_metaReadResp_2_dirty; // @[Cache.scala 233:22]</span>
<span id="L214"><span class="lineNum">     214</span>                 :             :   assign io_out_bits_metas_3_tag = _metaWay_3_T ? _GEN_3 : io_metaReadResp_3_tag; // @[Cache.scala 233:22]</span>
<span id="L215"><span class="lineNum">     215</span>                 :             :   assign io_out_bits_metas_3_dirty = _metaWay_3_T ? _GEN_5 : io_metaReadResp_3_dirty; // @[Cache.scala 233:22]</span>
<span id="L216"><span class="lineNum">     216</span>                 :             :   assign io_out_bits_datas_0_data = io_dataReadResp_0_data; // @[Cache.scala 304:21]</span>
<span id="L217"><span class="lineNum">     217</span>                 :             :   assign io_out_bits_datas_1_data = io_dataReadResp_1_data; // @[Cache.scala 304:21]</span>
<span id="L218"><span class="lineNum">     218</span>                 :             :   assign io_out_bits_datas_2_data = io_dataReadResp_2_data; // @[Cache.scala 304:21]</span>
<span id="L219"><span class="lineNum">     219</span>                 :             :   assign io_out_bits_datas_3_data = io_dataReadResp_3_data; // @[Cache.scala 304:21]</span>
<span id="L220"><span class="lineNum">     220</span>                 :             :   assign io_out_bits_hit = io_in_valid &amp; |hitVec; // @[Cache.scala 302:34]</span>
<span id="L221"><span class="lineNum">     221</span>                 :             :   assign io_out_bits_waymask = io_out_bits_hit ? hitVec : _waymask_T; // @[Cache.scala 259:20]</span>
<span id="L222"><span class="lineNum">     222</span>                 :             :   assign io_out_bits_mmio = _io_out_bits_mmio_T_2 | _io_out_bits_mmio_T_5; // @[NutCore.scala 87:15]</span>
<span id="L223"><span class="lineNum">     223</span>                 :             :   assign io_out_bits_isForwardData = isForwardDataReg | isForwardData; // @[Cache.scala 315:49]</span>
<span id="L224"><span class="lineNum">     224</span>                 :             :   assign io_out_bits_forwardData_data_data = isForwardData ? io_dataWriteBus_req_bits_data_data :</span>
<span id="L225"><span class="lineNum">     225</span>                 :             :     forwardDataReg_data_data; // @[Cache.scala 316:33]</span>
<span id="L226"><span class="lineNum">     226</span>                 :             :   assign io_out_bits_forwardData_waymask = isForwardData ? io_dataWriteBus_req_bits_waymask : forwardDataReg_waymask; // @[Cache.scala 316:33]</span>
<span id="L227"><span class="lineNum">     227</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :   always @(posedge clock) begin</span></span>
<span id="L228"><span class="lineNum">     228</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Cache.scala 223:33]</span></span>
<span id="L229"><span class="lineNum">     229</span>                 :<span class="tlaGNC">           2 :       isForwardMetaReg &lt;= 1'h0; // @[Cache.scala 223:33]</span></span>
<span id="L230"><span class="lineNum">     230</span>                 :<span class="tlaGNC">         205 :     end else if (_T | ~io_in_valid) begin // @[Cache.scala 225:36]</span></span>
<span id="L231"><span class="lineNum">     231</span>                 :<span class="tlaGNC">        1057 :       isForwardMetaReg &lt;= 1'h0; // @[Cache.scala 225:55]</span></span>
<span id="L232"><span class="lineNum">     232</span>                 :<span class="tlaGNC">         205 :     end else begin</span></span>
<span id="L233"><span class="lineNum">     233</span>                 :<span class="tlaGNC">         205 :       isForwardMetaReg &lt;= _GEN_0;</span></span>
<span id="L234"><span class="lineNum">     234</span>                 :             :     end</span>
<span id="L235"><span class="lineNum">     235</span>                 :<span class="tlaGNC">           2 :     if (isForwardMeta) begin // @[Reg.scala 20:18]</span></span>
<span id="L236"><span class="lineNum">     236</span>                 :<span class="tlaGNC">           2 :       forwardMetaReg_data_tag &lt;= io_metaWriteBus_req_bits_data_tag; // @[Reg.scala 20:22]</span></span>
<span id="L237"><span class="lineNum">     237</span>                 :             :     end</span>
<span id="L238"><span class="lineNum">     238</span>                 :<span class="tlaGNC">           2 :     if (isForwardMeta) begin // @[Reg.scala 20:18]</span></span>
<span id="L239"><span class="lineNum">     239</span>                 :<span class="tlaGNC">           2 :       forwardMetaReg_data_dirty &lt;= io_metaWriteBus_req_bits_data_dirty; // @[Reg.scala 20:22]</span></span>
<span id="L240"><span class="lineNum">     240</span>                 :             :     end</span>
<span id="L241"><span class="lineNum">     241</span>                 :<span class="tlaGNC">           2 :     if (isForwardMeta) begin // @[Reg.scala 20:18]</span></span>
<span id="L242"><span class="lineNum">     242</span>                 :<span class="tlaGNC">           2 :       forwardMetaReg_waymask &lt;= io_metaWriteBus_req_bits_waymask; // @[Reg.scala 20:22]</span></span>
<span id="L243"><span class="lineNum">     243</span>                 :             :     end</span>
<span id="L244"><span class="lineNum">     244</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[LFSR64.scala 25:23]</span></span>
<span id="L245"><span class="lineNum">     245</span>                 :<span class="tlaGNC">           2 :       victimWaymask_lfsr &lt;= 64'h1234567887654321; // @[LFSR64.scala 25:23]</span></span>
<span id="L246"><span class="lineNum">     246</span>                 :<span class="tlaGNC">        1262 :     end else if (victimWaymask_lfsr == 64'h0) begin // @[LFSR64.scala 28:18]</span></span>
<span id="L247"><span class="lineNum">     247</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       victimWaymask_lfsr &lt;= 64'h1;</span></span>
<span id="L248"><span class="lineNum">     248</span>                 :<span class="tlaGNC tlaBgGNC">        1262 :     end else begin</span></span>
<span id="L249"><span class="lineNum">     249</span>                 :<span class="tlaGNC">        1262 :       victimWaymask_lfsr &lt;= _victimWaymask_lfsr_T_2;</span></span>
<span id="L250"><span class="lineNum">     250</span>                 :             :     end</span>
<span id="L251"><span class="lineNum">     251</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Cache.scala 311:33]</span></span>
<span id="L252"><span class="lineNum">     252</span>                 :<span class="tlaGNC">           2 :       isForwardDataReg &lt;= 1'h0; // @[Cache.scala 311:33]</span></span>
<span id="L253"><span class="lineNum">     253</span>                 :<span class="tlaGNC">         205 :     end else if (_T_2) begin // @[Cache.scala 313:36]</span></span>
<span id="L254"><span class="lineNum">     254</span>                 :<span class="tlaGNC">        1057 :       isForwardDataReg &lt;= 1'h0; // @[Cache.scala 313:55]</span></span>
<span id="L255"><span class="lineNum">     255</span>                 :<span class="tlaGNC">         205 :     end else begin</span></span>
<span id="L256"><span class="lineNum">     256</span>                 :<span class="tlaGNC">         205 :       isForwardDataReg &lt;= _GEN_8;</span></span>
<span id="L257"><span class="lineNum">     257</span>                 :             :     end</span>
<span id="L258"><span class="lineNum">     258</span>                 :<span class="tlaGNC">           6 :     if (isForwardData) begin // @[Reg.scala 20:18]</span></span>
<span id="L259"><span class="lineNum">     259</span>                 :<span class="tlaGNC">           6 :       forwardDataReg_data_data &lt;= io_dataWriteBus_req_bits_data_data; // @[Reg.scala 20:22]</span></span>
<span id="L260"><span class="lineNum">     260</span>                 :             :     end</span>
<span id="L261"><span class="lineNum">     261</span>                 :<span class="tlaGNC">           6 :     if (isForwardData) begin // @[Reg.scala 20:18]</span></span>
<span id="L262"><span class="lineNum">     262</span>                 :<span class="tlaGNC">           6 :       forwardDataReg_waymask &lt;= io_dataWriteBus_req_bits_waymask; // @[Reg.scala 20:22]</span></span>
<span id="L263"><span class="lineNum">     263</span>                 :             :     end</span>
<span id="L264"><span class="lineNum">     264</span>                 :             :     `ifndef SYNTHESIS</span>
<span id="L265"><span class="lineNum">     265</span>                 :             :     `ifdef PRINTF_COND</span>
<span id="L266"><span class="lineNum">     266</span>                 :             :       if (`PRINTF_COND) begin</span>
<span id="L267"><span class="lineNum">     267</span>                 :             :     `endif</span>
<span id="L268"><span class="lineNum">     268</span>                 :<span class="tlaUNC tlaBgUNC">           0 :         if (_T_16 &amp; ~(~(io_in_valid &amp; _T_13))) begin</span></span>
<span id="L269"><span class="lineNum">     269</span>                 :<span class="tlaUNC">           0 :           $fwrite(32'h80000002,</span></span>
<span id="L270"><span class="lineNum">     270</span>                 :             :             &quot;Assertion failed\n    at Cache.scala:299 assert(!(io.in.valid &amp;&amp; PopCount(waymask) &gt; 1.U))\n&quot;); // @[Cache.scala 299:9]</span>
<span id="L271"><span class="lineNum">     271</span>                 :             :         end</span>
<span id="L272"><span class="lineNum">     272</span>                 :             :     `ifdef PRINTF_COND</span>
<span id="L273"><span class="lineNum">     273</span>                 :             :       end</span>
<span id="L274"><span class="lineNum">     274</span>                 :             :     `endif</span>
<span id="L275"><span class="lineNum">     275</span>                 :             :     `endif // SYNTHESIS</span>
<span id="L276"><span class="lineNum">     276</span>                 :             :     `ifndef SYNTHESIS</span>
<span id="L277"><span class="lineNum">     277</span>                 :             :     `ifdef STOP_COND</span>
<span id="L278"><span class="lineNum">     278</span>                 :             :       if (`STOP_COND) begin</span>
<span id="L279"><span class="lineNum">     279</span>                 :             :     `endif</span>
<span id="L280"><span class="lineNum">     280</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :         if (~(~(io_in_valid &amp; _T_13)) &amp; _T_16) begin</span></span>
<span id="L281"><span class="lineNum">     281</span>                 :             :           $fatal; // @[Cache.scala 299:9]</span>
<span id="L282"><span class="lineNum">     282</span>                 :             :         end</span>
<span id="L283"><span class="lineNum">     283</span>                 :             :     `ifdef STOP_COND</span>
<span id="L284"><span class="lineNum">     284</span>                 :             :       end</span>
<span id="L285"><span class="lineNum">     285</span>                 :             :     `endif</span>
<span id="L286"><span class="lineNum">     286</span>                 :             :     `endif // SYNTHESIS</span>
<span id="L287"><span class="lineNum">     287</span>                 :             :   end</span>
<span id="L288"><span class="lineNum">     288</span>                 :             : // Register and memory initialization</span>
<span id="L289"><span class="lineNum">     289</span>                 :             : `ifdef RANDOMIZE_GARBAGE_ASSIGN</span>
<span id="L290"><span class="lineNum">     290</span>                 :             : `define RANDOMIZE</span>
<span id="L291"><span class="lineNum">     291</span>                 :             : `endif</span>
<span id="L292"><span class="lineNum">     292</span>                 :             : `ifdef RANDOMIZE_INVALID_ASSIGN</span>
<span id="L293"><span class="lineNum">     293</span>                 :             : `define RANDOMIZE</span>
<span id="L294"><span class="lineNum">     294</span>                 :             : `endif</span>
<span id="L295"><span class="lineNum">     295</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L296"><span class="lineNum">     296</span>                 :             : `define RANDOMIZE</span>
<span id="L297"><span class="lineNum">     297</span>                 :             : `endif</span>
<span id="L298"><span class="lineNum">     298</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L299"><span class="lineNum">     299</span>                 :             : `define RANDOMIZE</span>
<span id="L300"><span class="lineNum">     300</span>                 :             : `endif</span>
<span id="L301"><span class="lineNum">     301</span>                 :             : `ifndef RANDOM</span>
<span id="L302"><span class="lineNum">     302</span>                 :             : `define RANDOM $random</span>
<span id="L303"><span class="lineNum">     303</span>                 :             : `endif</span>
<span id="L304"><span class="lineNum">     304</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L305"><span class="lineNum">     305</span>                 :             :   integer initvar;</span>
<span id="L306"><span class="lineNum">     306</span>                 :             : `endif</span>
<span id="L307"><span class="lineNum">     307</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L308"><span class="lineNum">     308</span>                 :             : `ifdef FIRRTL_BEFORE_INITIAL</span>
<span id="L309"><span class="lineNum">     309</span>                 :             : `FIRRTL_BEFORE_INITIAL</span>
<span id="L310"><span class="lineNum">     310</span>                 :             : `endif</span>
<span id="L311"><span class="lineNum">     311</span>                 :<span class="tlaGNC">           1 : initial begin</span></span>
<span id="L312"><span class="lineNum">     312</span>                 :             :   `ifdef RANDOMIZE</span>
<span id="L313"><span class="lineNum">     313</span>                 :             :     `ifdef INIT_RANDOM</span>
<span id="L314"><span class="lineNum">     314</span>                 :             :       `INIT_RANDOM</span>
<span id="L315"><span class="lineNum">     315</span>                 :             :     `endif</span>
<span id="L316"><span class="lineNum">     316</span>                 :             :     `ifndef VERILATOR</span>
<span id="L317"><span class="lineNum">     317</span>                 :             :       `ifdef RANDOMIZE_DELAY</span>
<span id="L318"><span class="lineNum">     318</span>                 :             :         #`RANDOMIZE_DELAY begin end</span>
<span id="L319"><span class="lineNum">     319</span>                 :             :       `else</span>
<span id="L320"><span class="lineNum">     320</span>                 :             :         #0.002 begin end</span>
<span id="L321"><span class="lineNum">     321</span>                 :             :       `endif</span>
<span id="L322"><span class="lineNum">     322</span>                 :             :     `endif</span>
<span id="L323"><span class="lineNum">     323</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L324"><span class="lineNum">     324</span>                 :             :   _RAND_0 = {1{`RANDOM}};</span>
<span id="L325"><span class="lineNum">     325</span>                 :             :   isForwardMetaReg = _RAND_0[0:0];</span>
<span id="L326"><span class="lineNum">     326</span>                 :             :   _RAND_1 = {1{`RANDOM}};</span>
<span id="L327"><span class="lineNum">     327</span>                 :             :   forwardMetaReg_data_tag = _RAND_1[18:0];</span>
<span id="L328"><span class="lineNum">     328</span>                 :             :   _RAND_2 = {1{`RANDOM}};</span>
<span id="L329"><span class="lineNum">     329</span>                 :             :   forwardMetaReg_data_dirty = _RAND_2[0:0];</span>
<span id="L330"><span class="lineNum">     330</span>                 :             :   _RAND_3 = {1{`RANDOM}};</span>
<span id="L331"><span class="lineNum">     331</span>                 :             :   forwardMetaReg_waymask = _RAND_3[3:0];</span>
<span id="L332"><span class="lineNum">     332</span>                 :             :   _RAND_4 = {2{`RANDOM}};</span>
<span id="L333"><span class="lineNum">     333</span>                 :             :   victimWaymask_lfsr = _RAND_4[63:0];</span>
<span id="L334"><span class="lineNum">     334</span>                 :             :   _RAND_5 = {1{`RANDOM}};</span>
<span id="L335"><span class="lineNum">     335</span>                 :             :   isForwardDataReg = _RAND_5[0:0];</span>
<span id="L336"><span class="lineNum">     336</span>                 :             :   _RAND_6 = {2{`RANDOM}};</span>
<span id="L337"><span class="lineNum">     337</span>                 :             :   forwardDataReg_data_data = _RAND_6[63:0];</span>
<span id="L338"><span class="lineNum">     338</span>                 :             :   _RAND_7 = {1{`RANDOM}};</span>
<span id="L339"><span class="lineNum">     339</span>                 :             :   forwardDataReg_waymask = _RAND_7[3:0];</span>
<span id="L340"><span class="lineNum">     340</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L341"><span class="lineNum">     341</span>                 :             :   `endif // RANDOMIZE</span>
<span id="L342"><span class="lineNum">     342</span>                 :             : end // initial</span>
<span id="L343"><span class="lineNum">     343</span>                 :             : `ifdef FIRRTL_AFTER_INITIAL</span>
<span id="L344"><span class="lineNum">     344</span>                 :             : `FIRRTL_AFTER_INITIAL</span>
<span id="L345"><span class="lineNum">     345</span>                 :             : `endif</span>
<span id="L346"><span class="lineNum">     346</span>                 :             : `endif // SYNTHESIS</span>
<span id="L347"><span class="lineNum">     347</span>                 :             : endmodule</span>
<span id="L348"><span class="lineNum">     348</span>                 :             : module Arbiter(</span>
<span id="L349"><span class="lineNum">     349</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input         io_in_0_valid,</span></span>
<span id="L350"><span class="lineNum">     350</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [6:0]  io_in_0_bits_setIdx,</span></span>
<span id="L351"><span class="lineNum">     351</span>                 :<span class="tlaGNC">           1 :   input  [18:0] io_in_0_bits_data_tag,</span></span>
<span id="L352"><span class="lineNum">     352</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_in_0_bits_waymask,</span></span>
<span id="L353"><span class="lineNum">     353</span>                 :<span class="tlaGNC">           4 :   input         io_in_1_valid,</span></span>
<span id="L354"><span class="lineNum">     354</span>                 :<span class="tlaGNC">           1 :   input  [6:0]  io_in_1_bits_setIdx,</span></span>
<span id="L355"><span class="lineNum">     355</span>                 :<span class="tlaGNC">           1 :   input  [18:0] io_in_1_bits_data_tag,</span></span>
<span id="L356"><span class="lineNum">     356</span>                 :<span class="tlaGNC">           1 :   input         io_in_1_bits_data_dirty,</span></span>
<span id="L357"><span class="lineNum">     357</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_in_1_bits_waymask,</span></span>
<span id="L358"><span class="lineNum">     358</span>                 :<span class="tlaGNC">           4 :   output        io_out_valid,</span></span>
<span id="L359"><span class="lineNum">     359</span>                 :<span class="tlaGNC">           1 :   output [6:0]  io_out_bits_setIdx,</span></span>
<span id="L360"><span class="lineNum">     360</span>                 :<span class="tlaGNC">           1 :   output [18:0] io_out_bits_data_tag,</span></span>
<span id="L361"><span class="lineNum">     361</span>                 :<span class="tlaGNC">           2 :   output        io_out_bits_data_dirty,</span></span>
<span id="L362"><span class="lineNum">     362</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_out_bits_waymask</span></span>
<span id="L363"><span class="lineNum">     363</span>                 :             : );</span>
<span id="L364"><span class="lineNum">     364</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  grant_1 = ~io_in_0_valid; // @[Arbiter.scala 45:78]</span></span>
<span id="L365"><span class="lineNum">     365</span>                 :             :   assign io_out_valid = ~grant_1 | io_in_1_valid; // @[Arbiter.scala 147:31]</span>
<span id="L366"><span class="lineNum">     366</span>                 :             :   assign io_out_bits_setIdx = io_in_0_valid ? io_in_0_bits_setIdx : io_in_1_bits_setIdx; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L367"><span class="lineNum">     367</span>                 :             :   assign io_out_bits_data_tag = io_in_0_valid ? io_in_0_bits_data_tag : io_in_1_bits_data_tag; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L368"><span class="lineNum">     368</span>                 :             :   assign io_out_bits_data_dirty = io_in_0_valid | io_in_1_bits_data_dirty; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L369"><span class="lineNum">     369</span>                 :             :   assign io_out_bits_waymask = io_in_0_valid ? io_in_0_bits_waymask : io_in_1_bits_waymask; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L370"><span class="lineNum">     370</span>                 :             : endmodule</span>
<span id="L371"><span class="lineNum">     371</span>                 :             : module Arbiter_1(</span>
<span id="L372"><span class="lineNum">     372</span>                 :<span class="tlaGNC tlaBgGNC">         125 :   input         io_in_0_valid,</span></span>
<span id="L373"><span class="lineNum">     373</span>                 :<span class="tlaGNC">           1 :   input  [9:0]  io_in_0_bits_setIdx,</span></span>
<span id="L374"><span class="lineNum">     374</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_in_0_bits_data_data,</span></span>
<span id="L375"><span class="lineNum">     375</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_in_0_bits_waymask,</span></span>
<span id="L376"><span class="lineNum">     376</span>                 :<span class="tlaGNC">           4 :   input         io_in_1_valid,</span></span>
<span id="L377"><span class="lineNum">     377</span>                 :<span class="tlaGNC">           1 :   input  [9:0]  io_in_1_bits_setIdx,</span></span>
<span id="L378"><span class="lineNum">     378</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [63:0] io_in_1_bits_data_data,</span></span>
<span id="L379"><span class="lineNum">     379</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [3:0]  io_in_1_bits_waymask,</span></span>
<span id="L380"><span class="lineNum">     380</span>                 :<span class="tlaGNC">         129 :   output        io_out_valid,</span></span>
<span id="L381"><span class="lineNum">     381</span>                 :<span class="tlaGNC">           1 :   output [9:0]  io_out_bits_setIdx,</span></span>
<span id="L382"><span class="lineNum">     382</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output [63:0] io_out_bits_data_data,</span></span>
<span id="L383"><span class="lineNum">     383</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   output [3:0]  io_out_bits_waymask</span></span>
<span id="L384"><span class="lineNum">     384</span>                 :             : );</span>
<span id="L385"><span class="lineNum">     385</span>                 :<span class="tlaGNC">         125 :   wire  grant_1 = ~io_in_0_valid; // @[Arbiter.scala 45:78]</span></span>
<span id="L386"><span class="lineNum">     386</span>                 :             :   assign io_out_valid = ~grant_1 | io_in_1_valid; // @[Arbiter.scala 147:31]</span>
<span id="L387"><span class="lineNum">     387</span>                 :             :   assign io_out_bits_setIdx = io_in_0_valid ? io_in_0_bits_setIdx : io_in_1_bits_setIdx; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L388"><span class="lineNum">     388</span>                 :             :   assign io_out_bits_data_data = io_in_0_valid ? io_in_0_bits_data_data : io_in_1_bits_data_data; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L389"><span class="lineNum">     389</span>                 :             :   assign io_out_bits_waymask = io_in_0_valid ? io_in_0_bits_waymask : io_in_1_bits_waymask; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L390"><span class="lineNum">     390</span>                 :             : endmodule</span>
<span id="L391"><span class="lineNum">     391</span>                 :             : module CacheStage3(</span>
<span id="L392"><span class="lineNum">     392</span>                 :<span class="tlaGNC">        2527 :   input         clock,</span></span>
<span id="L393"><span class="lineNum">     393</span>                 :<span class="tlaGNC">           3 :   input         reset,</span></span>
<span id="L394"><span class="lineNum">     394</span>                 :<span class="tlaGNC">        1127 :   output        io_in_ready,</span></span>
<span id="L395"><span class="lineNum">     395</span>                 :<span class="tlaGNC">         384 :   input         io_in_valid,</span></span>
<span id="L396"><span class="lineNum">     396</span>                 :<span class="tlaGNC">           1 :   input  [31:0] io_in_bits_req_addr,</span></span>
<span id="L397"><span class="lineNum">     397</span>                 :<span class="tlaGNC">           1 :   input  [2:0]  io_in_bits_req_size,</span></span>
<span id="L398"><span class="lineNum">     398</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_in_bits_req_cmd,</span></span>
<span id="L399"><span class="lineNum">     399</span>                 :<span class="tlaGNC">           2 :   input  [7:0]  io_in_bits_req_wmask,</span></span>
<span id="L400"><span class="lineNum">     400</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_in_bits_req_wdata,</span></span>
<span id="L401"><span class="lineNum">     401</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [15:0] io_in_bits_req_user,</span></span>
<span id="L402"><span class="lineNum">     402</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [18:0] io_in_bits_metas_0_tag,</span></span>
<span id="L403"><span class="lineNum">     403</span>                 :<span class="tlaGNC">           1 :   input         io_in_bits_metas_0_dirty,</span></span>
<span id="L404"><span class="lineNum">     404</span>                 :<span class="tlaGNC">           1 :   input  [18:0] io_in_bits_metas_1_tag,</span></span>
<span id="L405"><span class="lineNum">     405</span>                 :<span class="tlaGNC">           1 :   input         io_in_bits_metas_1_dirty,</span></span>
<span id="L406"><span class="lineNum">     406</span>                 :<span class="tlaGNC">           2 :   input  [18:0] io_in_bits_metas_2_tag,</span></span>
<span id="L407"><span class="lineNum">     407</span>                 :<span class="tlaGNC">           2 :   input         io_in_bits_metas_2_dirty,</span></span>
<span id="L408"><span class="lineNum">     408</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [18:0] io_in_bits_metas_3_tag,</span></span>
<span id="L409"><span class="lineNum">     409</span>                 :<span class="tlaGNC tlaBgGNC">           3 :   input         io_in_bits_metas_3_dirty,</span></span>
<span id="L410"><span class="lineNum">     410</span>                 :<span class="tlaGNC">           5 :   input  [63:0] io_in_bits_datas_0_data,</span></span>
<span id="L411"><span class="lineNum">     411</span>                 :<span class="tlaGNC">           8 :   input  [63:0] io_in_bits_datas_1_data,</span></span>
<span id="L412"><span class="lineNum">     412</span>                 :<span class="tlaGNC">           5 :   input  [63:0] io_in_bits_datas_2_data,</span></span>
<span id="L413"><span class="lineNum">     413</span>                 :<span class="tlaGNC">           5 :   input  [63:0] io_in_bits_datas_3_data,</span></span>
<span id="L414"><span class="lineNum">     414</span>                 :<span class="tlaGNC">           3 :   input         io_in_bits_hit,</span></span>
<span id="L415"><span class="lineNum">     415</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_in_bits_waymask,</span></span>
<span id="L416"><span class="lineNum">     416</span>                 :<span class="tlaGNC">           2 :   input         io_in_bits_mmio,</span></span>
<span id="L417"><span class="lineNum">     417</span>                 :<span class="tlaGNC">           5 :   input         io_in_bits_isForwardData,</span></span>
<span id="L418"><span class="lineNum">     418</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_in_bits_forwardData_data_data,</span></span>
<span id="L419"><span class="lineNum">     419</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_in_bits_forwardData_waymask,</span></span>
<span id="L420"><span class="lineNum">     420</span>                 :<span class="tlaGNC">        1136 :   input         io_out_ready,</span></span>
<span id="L421"><span class="lineNum">     421</span>                 :<span class="tlaGNC">         384 :   output        io_out_valid,</span></span>
<span id="L422"><span class="lineNum">     422</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_out_bits_cmd,</span></span>
<span id="L423"><span class="lineNum">     423</span>                 :<span class="tlaGNC">           7 :   output [63:0] io_out_bits_rdata,</span></span>
<span id="L424"><span class="lineNum">     424</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output [15:0] io_out_bits_user,</span></span>
<span id="L425"><span class="lineNum">     425</span>                 :<span class="tlaGNC tlaBgGNC">         517 :   output        io_isFinish,</span></span>
<span id="L426"><span class="lineNum">     426</span>                 :<span class="tlaGNC">           1 :   input         io_flush,</span></span>
<span id="L427"><span class="lineNum">     427</span>                 :<span class="tlaGNC">         513 :   input         io_dataReadBus_req_ready,</span></span>
<span id="L428"><span class="lineNum">     428</span>                 :<span class="tlaGNC">           1 :   output        io_dataReadBus_req_valid,</span></span>
<span id="L429"><span class="lineNum">     429</span>                 :<span class="tlaGNC">           1 :   output [9:0]  io_dataReadBus_req_bits_setIdx,</span></span>
<span id="L430"><span class="lineNum">     430</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_dataReadBus_resp_data_0_data,</span></span>
<span id="L431"><span class="lineNum">     431</span>                 :<span class="tlaGNC">           2 :   input  [63:0] io_dataReadBus_resp_data_1_data,</span></span>
<span id="L432"><span class="lineNum">     432</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_dataReadBus_resp_data_2_data,</span></span>
<span id="L433"><span class="lineNum">     433</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [63:0] io_dataReadBus_resp_data_3_data,</span></span>
<span id="L434"><span class="lineNum">     434</span>                 :<span class="tlaGNC tlaBgGNC">         129 :   output        io_dataWriteBus_req_valid,</span></span>
<span id="L435"><span class="lineNum">     435</span>                 :<span class="tlaGNC">           1 :   output [9:0]  io_dataWriteBus_req_bits_setIdx,</span></span>
<span id="L436"><span class="lineNum">     436</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output [63:0] io_dataWriteBus_req_bits_data_data,</span></span>
<span id="L437"><span class="lineNum">     437</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   output [3:0]  io_dataWriteBus_req_bits_waymask,</span></span>
<span id="L438"><span class="lineNum">     438</span>                 :<span class="tlaGNC">           4 :   output        io_metaWriteBus_req_valid,</span></span>
<span id="L439"><span class="lineNum">     439</span>                 :<span class="tlaGNC">           1 :   output [6:0]  io_metaWriteBus_req_bits_setIdx,</span></span>
<span id="L440"><span class="lineNum">     440</span>                 :<span class="tlaGNC">           1 :   output [18:0] io_metaWriteBus_req_bits_data_tag,</span></span>
<span id="L441"><span class="lineNum">     441</span>                 :<span class="tlaGNC">           2 :   output        io_metaWriteBus_req_bits_data_dirty,</span></span>
<span id="L442"><span class="lineNum">     442</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_metaWriteBus_req_bits_waymask,</span></span>
<span id="L443"><span class="lineNum">     443</span>                 :<span class="tlaGNC">           4 :   input         io_mem_req_ready,</span></span>
<span id="L444"><span class="lineNum">     444</span>                 :<span class="tlaGNC">           5 :   output        io_mem_req_valid,</span></span>
<span id="L445"><span class="lineNum">     445</span>                 :<span class="tlaGNC">           2 :   output [31:0] io_mem_req_bits_addr,</span></span>
<span id="L446"><span class="lineNum">     446</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_mem_req_bits_cmd,</span></span>
<span id="L447"><span class="lineNum">     447</span>                 :<span class="tlaGNC">           1 :   output [63:0] io_mem_req_bits_wdata,</span></span>
<span id="L448"><span class="lineNum">     448</span>                 :<span class="tlaGNC">           1 :   output        io_mem_resp_ready,</span></span>
<span id="L449"><span class="lineNum">     449</span>                 :<span class="tlaGNC">          32 :   input         io_mem_resp_valid,</span></span>
<span id="L450"><span class="lineNum">     450</span>                 :<span class="tlaGNC">           2 :   input  [3:0]  io_mem_resp_bits_cmd,</span></span>
<span id="L451"><span class="lineNum">     451</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_mem_resp_bits_rdata,</span></span>
<span id="L452"><span class="lineNum">     452</span>                 :<span class="tlaGNC">           1 :   input         io_mmio_req_ready,</span></span>
<span id="L453"><span class="lineNum">     453</span>                 :<span class="tlaGNC">           1 :   output        io_mmio_req_valid,</span></span>
<span id="L454"><span class="lineNum">     454</span>                 :<span class="tlaGNC">           1 :   output [31:0] io_mmio_req_bits_addr,</span></span>
<span id="L455"><span class="lineNum">     455</span>                 :<span class="tlaGNC">           1 :   output [2:0]  io_mmio_req_bits_size,</span></span>
<span id="L456"><span class="lineNum">     456</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_mmio_req_bits_cmd,</span></span>
<span id="L457"><span class="lineNum">     457</span>                 :<span class="tlaGNC">           2 :   output [7:0]  io_mmio_req_bits_wmask,</span></span>
<span id="L458"><span class="lineNum">     458</span>                 :<span class="tlaGNC">           1 :   output [63:0] io_mmio_req_bits_wdata,</span></span>
<span id="L459"><span class="lineNum">     459</span>                 :<span class="tlaGNC">           1 :   output        io_mmio_resp_ready,</span></span>
<span id="L460"><span class="lineNum">     460</span>                 :<span class="tlaGNC">           1 :   input         io_mmio_resp_valid,</span></span>
<span id="L461"><span class="lineNum">     461</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_mmio_resp_bits_rdata,</span></span>
<span id="L462"><span class="lineNum">     462</span>                 :<span class="tlaGNC">           1 :   input         io_cohResp_ready,</span></span>
<span id="L463"><span class="lineNum">     463</span>                 :<span class="tlaGNC">           1 :   output        io_cohResp_valid,</span></span>
<span id="L464"><span class="lineNum">     464</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_cohResp_bits_cmd,</span></span>
<span id="L465"><span class="lineNum">     465</span>                 :<span class="tlaGNC">           1 :   output [63:0] io_cohResp_bits_rdata,</span></span>
<span id="L466"><span class="lineNum">     466</span>                 :<span class="tlaGNC">           1 :   output        io_dataReadRespToL1</span></span>
<span id="L467"><span class="lineNum">     467</span>                 :             : );</span>
<span id="L468"><span class="lineNum">     468</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L469"><span class="lineNum">     469</span>                 :             :   reg [31:0] _RAND_0;</span>
<span id="L470"><span class="lineNum">     470</span>                 :             :   reg [31:0] _RAND_1;</span>
<span id="L471"><span class="lineNum">     471</span>                 :             :   reg [31:0] _RAND_2;</span>
<span id="L472"><span class="lineNum">     472</span>                 :             :   reg [31:0] _RAND_3;</span>
<span id="L473"><span class="lineNum">     473</span>                 :             :   reg [31:0] _RAND_4;</span>
<span id="L474"><span class="lineNum">     474</span>                 :             :   reg [31:0] _RAND_5;</span>
<span id="L475"><span class="lineNum">     475</span>                 :             :   reg [63:0] _RAND_6;</span>
<span id="L476"><span class="lineNum">     476</span>                 :             :   reg [63:0] _RAND_7;</span>
<span id="L477"><span class="lineNum">     477</span>                 :             :   reg [63:0] _RAND_8;</span>
<span id="L478"><span class="lineNum">     478</span>                 :             :   reg [63:0] _RAND_9;</span>
<span id="L479"><span class="lineNum">     479</span>                 :             :   reg [31:0] _RAND_10;</span>
<span id="L480"><span class="lineNum">     480</span>                 :             :   reg [31:0] _RAND_11;</span>
<span id="L481"><span class="lineNum">     481</span>                 :             :   reg [63:0] _RAND_12;</span>
<span id="L482"><span class="lineNum">     482</span>                 :             :   reg [31:0] _RAND_13;</span>
<span id="L483"><span class="lineNum">     483</span>                 :             :   reg [31:0] _RAND_14;</span>
<span id="L484"><span class="lineNum">     484</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L485"><span class="lineNum">     485</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  metaWriteArb_io_in_0_valid; // @[Cache.scala 366:28]</span></span>
<span id="L486"><span class="lineNum">     486</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [6:0] metaWriteArb_io_in_0_bits_setIdx; // @[Cache.scala 366:28]</span></span>
<span id="L487"><span class="lineNum">     487</span>                 :<span class="tlaGNC">           1 :   wire [18:0] metaWriteArb_io_in_0_bits_data_tag; // @[Cache.scala 366:28]</span></span>
<span id="L488"><span class="lineNum">     488</span>                 :<span class="tlaGNC">           1 :   wire [3:0] metaWriteArb_io_in_0_bits_waymask; // @[Cache.scala 366:28]</span></span>
<span id="L489"><span class="lineNum">     489</span>                 :<span class="tlaGNC">           4 :   wire  metaWriteArb_io_in_1_valid; // @[Cache.scala 366:28]</span></span>
<span id="L490"><span class="lineNum">     490</span>                 :<span class="tlaGNC">           1 :   wire [6:0] metaWriteArb_io_in_1_bits_setIdx; // @[Cache.scala 366:28]</span></span>
<span id="L491"><span class="lineNum">     491</span>                 :<span class="tlaGNC">           1 :   wire [18:0] metaWriteArb_io_in_1_bits_data_tag; // @[Cache.scala 366:28]</span></span>
<span id="L492"><span class="lineNum">     492</span>                 :<span class="tlaGNC">           1 :   wire  metaWriteArb_io_in_1_bits_data_dirty; // @[Cache.scala 366:28]</span></span>
<span id="L493"><span class="lineNum">     493</span>                 :<span class="tlaGNC">           1 :   wire [3:0] metaWriteArb_io_in_1_bits_waymask; // @[Cache.scala 366:28]</span></span>
<span id="L494"><span class="lineNum">     494</span>                 :<span class="tlaGNC">           4 :   wire  metaWriteArb_io_out_valid; // @[Cache.scala 366:28]</span></span>
<span id="L495"><span class="lineNum">     495</span>                 :<span class="tlaGNC">           1 :   wire [6:0] metaWriteArb_io_out_bits_setIdx; // @[Cache.scala 366:28]</span></span>
<span id="L496"><span class="lineNum">     496</span>                 :<span class="tlaGNC">           1 :   wire [18:0] metaWriteArb_io_out_bits_data_tag; // @[Cache.scala 366:28]</span></span>
<span id="L497"><span class="lineNum">     497</span>                 :<span class="tlaGNC">           2 :   wire  metaWriteArb_io_out_bits_data_dirty; // @[Cache.scala 366:28]</span></span>
<span id="L498"><span class="lineNum">     498</span>                 :<span class="tlaGNC">           1 :   wire [3:0] metaWriteArb_io_out_bits_waymask; // @[Cache.scala 366:28]</span></span>
<span id="L499"><span class="lineNum">     499</span>                 :<span class="tlaGNC">         125 :   wire  dataWriteArb_io_in_0_valid; // @[Cache.scala 367:28]</span></span>
<span id="L500"><span class="lineNum">     500</span>                 :<span class="tlaGNC">           1 :   wire [9:0] dataWriteArb_io_in_0_bits_setIdx; // @[Cache.scala 367:28]</span></span>
<span id="L501"><span class="lineNum">     501</span>                 :<span class="tlaGNC">           1 :   wire [63:0] dataWriteArb_io_in_0_bits_data_data; // @[Cache.scala 367:28]</span></span>
<span id="L502"><span class="lineNum">     502</span>                 :<span class="tlaGNC">           1 :   wire [3:0] dataWriteArb_io_in_0_bits_waymask; // @[Cache.scala 367:28]</span></span>
<span id="L503"><span class="lineNum">     503</span>                 :<span class="tlaGNC">           4 :   wire  dataWriteArb_io_in_1_valid; // @[Cache.scala 367:28]</span></span>
<span id="L504"><span class="lineNum">     504</span>                 :<span class="tlaGNC">           1 :   wire [9:0] dataWriteArb_io_in_1_bits_setIdx; // @[Cache.scala 367:28]</span></span>
<span id="L505"><span class="lineNum">     505</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] dataWriteArb_io_in_1_bits_data_data; // @[Cache.scala 367:28]</span></span>
<span id="L506"><span class="lineNum">     506</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [3:0] dataWriteArb_io_in_1_bits_waymask; // @[Cache.scala 367:28]</span></span>
<span id="L507"><span class="lineNum">     507</span>                 :<span class="tlaGNC">         129 :   wire  dataWriteArb_io_out_valid; // @[Cache.scala 367:28]</span></span>
<span id="L508"><span class="lineNum">     508</span>                 :<span class="tlaGNC">           1 :   wire [9:0] dataWriteArb_io_out_bits_setIdx; // @[Cache.scala 367:28]</span></span>
<span id="L509"><span class="lineNum">     509</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] dataWriteArb_io_out_bits_data_data; // @[Cache.scala 367:28]</span></span>
<span id="L510"><span class="lineNum">     510</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [3:0] dataWriteArb_io_out_bits_waymask; // @[Cache.scala 367:28]</span></span>
<span id="L511"><span class="lineNum">     511</span>                 :<span class="tlaGNC">           8 :   wire [2:0] addr_wordIndex = io_in_bits_req_addr[5:3]; // @[Cache.scala 370:31]</span></span>
<span id="L512"><span class="lineNum">     512</span>                 :<span class="tlaGNC">           1 :   wire [6:0] addr_index = io_in_bits_req_addr[12:6]; // @[Cache.scala 370:31]</span></span>
<span id="L513"><span class="lineNum">     513</span>                 :<span class="tlaGNC">           1 :   wire  mmio = io_in_valid &amp; io_in_bits_mmio; // @[Cache.scala 371:26]</span></span>
<span id="L514"><span class="lineNum">     514</span>                 :<span class="tlaGNC">         381 :   wire  hit = io_in_valid &amp; io_in_bits_hit; // @[Cache.scala 372:25]</span></span>
<span id="L515"><span class="lineNum">     515</span>                 :<span class="tlaGNC">           4 :   wire  miss = io_in_valid &amp; ~io_in_bits_hit; // @[Cache.scala 373:26]</span></span>
<span id="L516"><span class="lineNum">     516</span>                 :             :   wire  _probe_T_1 = io_in_bits_req_cmd == 4'h8; // @[SimpleBus.scala 79:23]</span>
<span id="L517"><span class="lineNum">     517</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  probe = io_in_valid &amp; _probe_T_1; // @[Cache.scala 374:39]</span></span>
<span id="L518"><span class="lineNum">     518</span>                 :             :   wire  _hitReadBurst_T = io_in_bits_req_cmd == 4'h2; // @[SimpleBus.scala 76:27]</span>
<span id="L519"><span class="lineNum">     519</span>                 :<span class="tlaUNC">           0 :   wire  hitReadBurst = hit &amp; _hitReadBurst_T; // @[Cache.scala 375:26]</span></span>
<span id="L520"><span class="lineNum">     520</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   wire  meta_dirty = io_in_bits_waymask[0] &amp; io_in_bits_metas_0_dirty | io_in_bits_waymask[1] &amp; io_in_bits_metas_1_dirty</span></span>
<span id="L521"><span class="lineNum">     521</span>                 :             :      | io_in_bits_waymask[2] &amp; io_in_bits_metas_2_dirty | io_in_bits_waymask[3] &amp; io_in_bits_metas_3_dirty; // @[Mux.scala 27:73]</span>
<span id="L522"><span class="lineNum">     522</span>                 :             :   wire [18:0] _meta_T_18 = io_in_bits_waymask[0] ? io_in_bits_metas_0_tag : 19'h0; // @[Mux.scala 27:73]</span>
<span id="L523"><span class="lineNum">     523</span>                 :             :   wire [18:0] _meta_T_19 = io_in_bits_waymask[1] ? io_in_bits_metas_1_tag : 19'h0; // @[Mux.scala 27:73]</span>
<span id="L524"><span class="lineNum">     524</span>                 :             :   wire [18:0] _meta_T_20 = io_in_bits_waymask[2] ? io_in_bits_metas_2_tag : 19'h0; // @[Mux.scala 27:73]</span>
<span id="L525"><span class="lineNum">     525</span>                 :             :   wire [18:0] _meta_T_21 = io_in_bits_waymask[3] ? io_in_bits_metas_3_tag : 19'h0; // @[Mux.scala 27:73]</span>
<span id="L526"><span class="lineNum">     526</span>                 :             :   wire [18:0] _meta_T_22 = _meta_T_18 | _meta_T_19; // @[Mux.scala 27:73]</span>
<span id="L527"><span class="lineNum">     527</span>                 :             :   wire [18:0] _meta_T_23 = _meta_T_22 | _meta_T_20; // @[Mux.scala 27:73]</span>
<span id="L528"><span class="lineNum">     528</span>                 :<span class="tlaGNC">           1 :   wire [18:0] meta_tag = _meta_T_23 | _meta_T_21; // @[Mux.scala 27:73]</span></span>
<span id="L529"><span class="lineNum">     529</span>                 :             :   wire  _T_3 = ~reset; // @[Cache.scala 377:9]</span>
<span id="L530"><span class="lineNum">     530</span>                 :<span class="tlaGNC">           5 :   wire  useForwardData = io_in_bits_isForwardData &amp; io_in_bits_waymask == io_in_bits_forwardData_waymask; // @[Cache.scala 385:30]</span></span>
<span id="L531"><span class="lineNum">     531</span>                 :             :   wire [63:0] _dataReadArray_T_4 = io_in_bits_waymask[0] ? io_in_bits_datas_0_data : 64'h0; // @[Mux.scala 27:73]</span>
<span id="L532"><span class="lineNum">     532</span>                 :             :   wire [63:0] _dataReadArray_T_5 = io_in_bits_waymask[1] ? io_in_bits_datas_1_data : 64'h0; // @[Mux.scala 27:73]</span>
<span id="L533"><span class="lineNum">     533</span>                 :             :   wire [63:0] _dataReadArray_T_6 = io_in_bits_waymask[2] ? io_in_bits_datas_2_data : 64'h0; // @[Mux.scala 27:73]</span>
<span id="L534"><span class="lineNum">     534</span>                 :             :   wire [63:0] _dataReadArray_T_7 = io_in_bits_waymask[3] ? io_in_bits_datas_3_data : 64'h0; // @[Mux.scala 27:73]</span>
<span id="L535"><span class="lineNum">     535</span>                 :             :   wire [63:0] _dataReadArray_T_8 = _dataReadArray_T_4 | _dataReadArray_T_5; // @[Mux.scala 27:73]</span>
<span id="L536"><span class="lineNum">     536</span>                 :             :   wire [63:0] _dataReadArray_T_9 = _dataReadArray_T_8 | _dataReadArray_T_6; // @[Mux.scala 27:73]</span>
<span id="L537"><span class="lineNum">     537</span>                 :             :   wire [63:0] _dataReadArray_T_10 = _dataReadArray_T_9 | _dataReadArray_T_7; // @[Mux.scala 27:73]</span>
<span id="L538"><span class="lineNum">     538</span>                 :<span class="tlaGNC">           4 :   wire [63:0] dataRead = useForwardData ? io_in_bits_forwardData_data_data : _dataReadArray_T_10; // @[Cache.scala 389:8]</span></span>
<span id="L539"><span class="lineNum">     539</span>                 :             :   wire [7:0] _wordMask_T_12 = io_in_bits_req_wmask[0] ? 8'hff : 8'h0; // @[Bitwise.scala 77:12]</span>
<span id="L540"><span class="lineNum">     540</span>                 :             :   wire [7:0] _wordMask_T_14 = io_in_bits_req_wmask[1] ? 8'hff : 8'h0; // @[Bitwise.scala 77:12]</span>
<span id="L541"><span class="lineNum">     541</span>                 :             :   wire [7:0] _wordMask_T_16 = io_in_bits_req_wmask[2] ? 8'hff : 8'h0; // @[Bitwise.scala 77:12]</span>
<span id="L542"><span class="lineNum">     542</span>                 :             :   wire [7:0] _wordMask_T_18 = io_in_bits_req_wmask[3] ? 8'hff : 8'h0; // @[Bitwise.scala 77:12]</span>
<span id="L543"><span class="lineNum">     543</span>                 :             :   wire [7:0] _wordMask_T_20 = io_in_bits_req_wmask[4] ? 8'hff : 8'h0; // @[Bitwise.scala 77:12]</span>
<span id="L544"><span class="lineNum">     544</span>                 :             :   wire [7:0] _wordMask_T_22 = io_in_bits_req_wmask[5] ? 8'hff : 8'h0; // @[Bitwise.scala 77:12]</span>
<span id="L545"><span class="lineNum">     545</span>                 :             :   wire [7:0] _wordMask_T_24 = io_in_bits_req_wmask[6] ? 8'hff : 8'h0; // @[Bitwise.scala 77:12]</span>
<span id="L546"><span class="lineNum">     546</span>                 :             :   wire [7:0] _wordMask_T_26 = io_in_bits_req_wmask[7] ? 8'hff : 8'h0; // @[Bitwise.scala 77:12]</span>
<span id="L547"><span class="lineNum">     547</span>                 :             :   wire [63:0] _wordMask_T_27 = {_wordMask_T_26,_wordMask_T_24,_wordMask_T_22,_wordMask_T_20,_wordMask_T_18,</span>
<span id="L548"><span class="lineNum">     548</span>                 :             :     _wordMask_T_16,_wordMask_T_14,_wordMask_T_12}; // @[Cat.scala 33:92]</span>
<span id="L549"><span class="lineNum">     549</span>                 :<span class="tlaGNC">           1 :   wire [63:0] wordMask = io_in_bits_req_cmd[0] ? _wordMask_T_27 : 64'h0; // @[Cache.scala 391:8]</span></span>
<span id="L550"><span class="lineNum">     550</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [2:0] writeL2BeatCnt_value; // @[Counter.scala 61:40]</span></span>
<span id="L551"><span class="lineNum">     551</span>                 :             :   wire  _T_5 = io_out_ready &amp; io_out_valid; // @[Decoupled.scala 51:35]</span>
<span id="L552"><span class="lineNum">     552</span>                 :             :   wire  _T_6 = io_in_bits_req_cmd == 4'h3; // @[Cache.scala 395:29]</span>
<span id="L553"><span class="lineNum">     553</span>                 :             :   wire  _T_7 = io_in_bits_req_cmd == 4'h7; // @[SimpleBus.scala 78:27]</span>
<span id="L554"><span class="lineNum">     554</span>                 :             :   wire  _T_8 = io_in_bits_req_cmd == 4'h3 | _T_7; // @[Cache.scala 395:57]</span>
<span id="L555"><span class="lineNum">     555</span>                 :             :   wire  _T_9 = _T_5 &amp; (io_in_bits_req_cmd == 4'h3 | _T_7); // @[Cache.scala 395:17]</span>
<span id="L556"><span class="lineNum">     556</span>                 :             :   wire [2:0] _value_T_1 = writeL2BeatCnt_value + 3'h1; // @[Counter.scala 77:24]</span>
<span id="L557"><span class="lineNum">     557</span>                 :             :   wire [2:0] _GEN_0 = _T_9 ? _value_T_1 : writeL2BeatCnt_value; // @[Cache.scala 396:5 Counter.scala 77:15 61:40]</span>
<span id="L558"><span class="lineNum">     558</span>                 :<span class="tlaGNC tlaBgGNC">         125 :   wire  hitWrite = hit &amp; io_in_bits_req_cmd[0]; // @[Cache.scala 400:22]</span></span>
<span id="L559"><span class="lineNum">     559</span>                 :             :   wire [63:0] _dataHitWriteBus_x1_T = io_in_bits_req_wdata &amp; wordMask; // @[BitUtils.scala 34:14]</span>
<span id="L560"><span class="lineNum">     560</span>                 :             :   wire [63:0] _dataHitWriteBus_x1_T_1 = ~wordMask; // @[BitUtils.scala 34:39]</span>
<span id="L561"><span class="lineNum">     561</span>                 :             :   wire [63:0] _dataHitWriteBus_x1_T_2 = dataRead &amp; _dataHitWriteBus_x1_T_1; // @[BitUtils.scala 34:37]</span>
<span id="L562"><span class="lineNum">     562</span>                 :             :   wire [2:0] _dataHitWriteBus_x3_T_3 = _T_8 ? writeL2BeatCnt_value : addr_wordIndex; // @[Cache.scala 406:10]</span>
<span id="L563"><span class="lineNum">     563</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  metaHitWriteBus_x5 = hitWrite &amp; ~meta_dirty; // @[Cache.scala 416:22]</span></span>
<span id="L564"><span class="lineNum">     564</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   reg [3:0] state; // @[Cache.scala 425:22]</span></span>
<span id="L565"><span class="lineNum">     565</span>                 :<span class="tlaGNC">           1 :   reg  needFlush; // @[Cache.scala 426:26]</span></span>
<span id="L566"><span class="lineNum">     566</span>                 :             :   wire  _GEN_1 = io_flush &amp; state != 4'h0 | needFlush; // @[Cache.scala 426:26 428:{40,52}]</span>
<span id="L567"><span class="lineNum">     567</span>                 :<span class="tlaGNC">           1 :   reg [2:0] readBeatCnt_value; // @[Counter.scala 61:40]</span></span>
<span id="L568"><span class="lineNum">     568</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [2:0] writeBeatCnt_value; // @[Counter.scala 61:40]</span></span>
<span id="L569"><span class="lineNum">     569</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   reg [1:0] state2; // @[Cache.scala 435:23]</span></span>
<span id="L570"><span class="lineNum">     570</span>                 :             :   wire  _T_14 = state == 4'h3; // @[Cache.scala 439:14]</span>
<span id="L571"><span class="lineNum">     571</span>                 :             :   wire  _T_15 = state == 4'h8; // @[Cache.scala 439:41]</span>
<span id="L572"><span class="lineNum">     572</span>                 :             :   wire [2:0] _T_20 = _T_15 ? readBeatCnt_value : writeBeatCnt_value; // @[Cache.scala 442:10]</span>
<span id="L573"><span class="lineNum">     573</span>                 :             :   wire  _dataWay_T = state2 == 2'h1; // @[Cache.scala 445:60]</span>
<span id="L574"><span class="lineNum">     574</span>                 :<span class="tlaGNC">           1 :   reg [63:0] dataWay_0_data; // @[Reg.scala 19:16]</span></span>
<span id="L575"><span class="lineNum">     575</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [63:0] dataWay_1_data; // @[Reg.scala 19:16]</span></span>
<span id="L576"><span class="lineNum">     576</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   reg [63:0] dataWay_2_data; // @[Reg.scala 19:16]</span></span>
<span id="L577"><span class="lineNum">     577</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [63:0] dataWay_3_data; // @[Reg.scala 19:16]</span></span>
<span id="L578"><span class="lineNum">     578</span>                 :             :   wire [63:0] _dataHitWay_T_4 = io_in_bits_waymask[0] ? dataWay_0_data : 64'h0; // @[Mux.scala 27:73]</span>
<span id="L579"><span class="lineNum">     579</span>                 :             :   wire [63:0] _dataHitWay_T_5 = io_in_bits_waymask[1] ? dataWay_1_data : 64'h0; // @[Mux.scala 27:73]</span>
<span id="L580"><span class="lineNum">     580</span>                 :             :   wire [63:0] _dataHitWay_T_6 = io_in_bits_waymask[2] ? dataWay_2_data : 64'h0; // @[Mux.scala 27:73]</span>
<span id="L581"><span class="lineNum">     581</span>                 :             :   wire [63:0] _dataHitWay_T_7 = io_in_bits_waymask[3] ? dataWay_3_data : 64'h0; // @[Mux.scala 27:73]</span>
<span id="L582"><span class="lineNum">     582</span>                 :             :   wire [63:0] _dataHitWay_T_8 = _dataHitWay_T_4 | _dataHitWay_T_5; // @[Mux.scala 27:73]</span>
<span id="L583"><span class="lineNum">     583</span>                 :             :   wire [63:0] _dataHitWay_T_9 = _dataHitWay_T_8 | _dataHitWay_T_6; // @[Mux.scala 27:73]</span>
<span id="L584"><span class="lineNum">     584</span>                 :             :   wire  _T_23 = io_dataReadBus_req_ready &amp; io_dataReadBus_req_valid; // @[Decoupled.scala 51:35]</span>
<span id="L585"><span class="lineNum">     585</span>                 :             :   wire  _T_26 = io_mem_req_ready &amp; io_mem_req_valid; // @[Decoupled.scala 51:35]</span>
<span id="L586"><span class="lineNum">     586</span>                 :             :   wire  _T_27 = io_cohResp_ready &amp; io_cohResp_valid; // @[Decoupled.scala 51:35]</span>
<span id="L587"><span class="lineNum">     587</span>                 :             :   wire  _T_29 = hitReadBurst &amp; io_out_ready; // @[Cache.scala 452:63]</span>
<span id="L588"><span class="lineNum">     588</span>                 :             :   wire [1:0] _GEN_8 = _T_26 | _T_27 | hitReadBurst &amp; io_out_ready ? 2'h0 : state2; // @[Cache.scala 452:80 453:16 435:23]</span>
<span id="L589"><span class="lineNum">     589</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [31:0] raddr = {io_in_bits_req_addr[31:3],3'h0}; // @[Cat.scala 33:92]</span></span>
<span id="L590"><span class="lineNum">     590</span>                 :<span class="tlaGNC">           2 :   wire [31:0] waddr = {meta_tag,addr_index,6'h0}; // @[Cat.scala 33:92]</span></span>
<span id="L591"><span class="lineNum">     591</span>                 :             :   wire  _cmd_T = state == 4'h1; // @[Cache.scala 465:11]</span>
<span id="L592"><span class="lineNum">     592</span>                 :             :   wire  _cmd_T_1 = writeBeatCnt_value == 3'h7; // @[Cache.scala 468:27]</span>
<span id="L593"><span class="lineNum">     593</span>                 :             :   wire [2:0] _cmd_T_2 = _cmd_T_1 ? 3'h7 : 3'h3; // @[Cache.scala 467:8]</span>
<span id="L594"><span class="lineNum">     594</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [2:0] cmd = _cmd_T ? 3'h2 : _cmd_T_2; // @[Cache.scala 464:16]</span></span>
<span id="L595"><span class="lineNum">     595</span>                 :             :   wire  _io_mem_req_valid_T_2 = state2 == 2'h2; // @[Cache.scala 482:89]</span>
<span id="L596"><span class="lineNum">     596</span>                 :<span class="tlaGNC tlaBgGNC">           6 :   reg  afterFirstRead; // @[Cache.scala 489:31]</span></span>
<span id="L597"><span class="lineNum">     597</span>                 :<span class="tlaGNC">           5 :   reg  alreadyOutFire; // @[Reg.scala 35:20]</span></span>
<span id="L598"><span class="lineNum">     598</span>                 :             :   wire  _GEN_12 = _T_5 | alreadyOutFire; // @[Reg.scala 36:18 35:20 36:22]</span>
<span id="L599"><span class="lineNum">     599</span>                 :             :   wire  _readingFirst_T_1 = io_mem_resp_ready &amp; io_mem_resp_valid; // @[Decoupled.scala 51:35]</span>
<span id="L600"><span class="lineNum">     600</span>                 :             :   wire  _readingFirst_T_3 = state == 4'h2; // @[Cache.scala 492:51]</span>
<span id="L601"><span class="lineNum">     601</span>                 :<span class="tlaGNC">           5 :   wire  readingFirst = ~afterFirstRead &amp; _readingFirst_T_1 &amp; state == 4'h2; // @[Cache.scala 492:41]</span></span>
<span id="L602"><span class="lineNum">     602</span>                 :             :   wire  _inRdataRegDemand_T_2 = mmio ? state == 4'h6 : readingFirst; // @[Cache.scala 495:8]</span>
<span id="L603"><span class="lineNum">     603</span>                 :<span class="tlaGNC">           2 :   reg [63:0] inRdataRegDemand; // @[Reg.scala 19:16]</span></span>
<span id="L604"><span class="lineNum">     604</span>                 :             :   wire  _io_cohResp_valid_T = state == 4'h0; // @[Cache.scala 499:31]</span>
<span id="L605"><span class="lineNum">     605</span>                 :             :   wire  _io_cohResp_valid_T_4 = _T_15 &amp; _io_mem_req_valid_T_2; // @[Cache.scala 500:28]</span>
<span id="L606"><span class="lineNum">     606</span>                 :             :   wire  _releaseLast_T_2 = _T_15 &amp; _T_27; // @[Cache.scala 503:33]</span>
<span id="L607"><span class="lineNum">     607</span>                 :<span class="tlaGNC">           1 :   reg [2:0] releaseLast_c_value; // @[Counter.scala 61:40]</span></span>
<span id="L608"><span class="lineNum">     608</span>                 :<span class="tlaGNC">           1 :   wire  releaseLast_wrap_wrap = releaseLast_c_value == 3'h7; // @[Counter.scala 73:24]</span></span>
<span id="L609"><span class="lineNum">     609</span>                 :             :   wire [2:0] _releaseLast_wrap_value_T_1 = releaseLast_c_value + 3'h1; // @[Counter.scala 77:24]</span>
<span id="L610"><span class="lineNum">     610</span>                 :<span class="tlaGNC">           1 :   wire  releaseLast = _releaseLast_T_2 &amp; releaseLast_wrap_wrap; // @[Counter.scala 118:{16,23} 117:24]</span></span>
<span id="L611"><span class="lineNum">     611</span>                 :             :   wire [2:0] _io_cohResp_bits_cmd_T_1 = releaseLast ? 3'h6 : 3'h0; // @[Cache.scala 506:8]</span>
<span id="L612"><span class="lineNum">     612</span>                 :             :   wire [3:0] _io_cohResp_bits_cmd_T_2 = hit ? 4'hc : 4'h8; // @[Cache.scala 507:8]</span>
<span id="L613"><span class="lineNum">     613</span>                 :<span class="tlaGNC">           1 :   wire  respToL1Fire = _T_29 &amp; _io_mem_req_valid_T_2; // @[Cache.scala 510:51]</span></span>
<span id="L614"><span class="lineNum">     614</span>                 :             :   wire  _respToL1Last_T_6 = (_io_cohResp_valid_T | _io_cohResp_valid_T_4) &amp; hitReadBurst &amp; io_out_ready; // @[Cache.scala 512:87]</span>
<span id="L615"><span class="lineNum">     615</span>                 :<span class="tlaGNC">           2 :   reg [2:0] respToL1Last_c_value; // @[Counter.scala 61:40]</span></span>
<span id="L616"><span class="lineNum">     616</span>                 :<span class="tlaGNC">           1 :   wire  respToL1Last_wrap_wrap = respToL1Last_c_value == 3'h7; // @[Counter.scala 73:24]</span></span>
<span id="L617"><span class="lineNum">     617</span>                 :             :   wire [2:0] _respToL1Last_wrap_value_T_1 = respToL1Last_c_value + 3'h1; // @[Counter.scala 77:24]</span>
<span id="L618"><span class="lineNum">     618</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  respToL1Last = _respToL1Last_T_6 &amp; respToL1Last_wrap_wrap; // @[Counter.scala 118:{16,23} 117:24]</span></span>
<span id="L619"><span class="lineNum">     619</span>                 :             :   wire [3:0] _state_T = hit ? 4'h8 : 4'h0; // @[Cache.scala 523:23]</span>
<span id="L620"><span class="lineNum">     620</span>                 :             :   wire  _value_T_2 = addr_wordIndex == 3'h7; // @[Cache.scala 529:26]</span>
<span id="L621"><span class="lineNum">     621</span>                 :             :   wire [2:0] _value_T_4 = addr_wordIndex + 3'h1; // @[Cache.scala 531:27]</span>
<span id="L622"><span class="lineNum">     622</span>                 :             :   wire [2:0] _value_T_5 = _value_T_2 ? 3'h0 : _value_T_4; // @[Cache.scala 528:33]</span>
<span id="L623"><span class="lineNum">     623</span>                 :             :   wire  _T_38 = ~io_flush; // @[Cache.scala 533:36]</span>
<span id="L624"><span class="lineNum">     624</span>                 :             :   wire [3:0] _state_T_3 = meta_dirty ? 4'h3 : 4'h1; // @[Cache.scala 537:14]</span>
<span id="L625"><span class="lineNum">     625</span>                 :             :   wire [3:0] _state_T_4 = mmio ? 4'h5 : _state_T_3; // @[Cache.scala 534:21]</span>
<span id="L626"><span class="lineNum">     626</span>                 :             :   wire [3:0] _GEN_20 = (miss | mmio) &amp; ~io_flush ? _state_T_4 : state; // @[Cache.scala 533:47 534:15 425:22]</span>
<span id="L627"><span class="lineNum">     627</span>                 :             :   wire  _T_41 = io_mmio_req_ready &amp; io_mmio_req_valid; // @[Decoupled.scala 51:35]</span>
<span id="L628"><span class="lineNum">     628</span>                 :             :   wire  _T_43 = io_mmio_resp_ready &amp; io_mmio_resp_valid; // @[Decoupled.scala 51:35]</span>
<span id="L629"><span class="lineNum">     629</span>                 :             :   wire [3:0] _GEN_26 = _T_43 ? 4'h7 : state; // @[Cache.scala 425:22 543:{46,54}]</span>
<span id="L630"><span class="lineNum">     630</span>                 :             :   wire [2:0] _value_T_7 = readBeatCnt_value + 3'h1; // @[Counter.scala 77:24]</span>
<span id="L631"><span class="lineNum">     631</span>                 :             :   wire [2:0] _GEN_27 = _T_27 | respToL1Fire ? _value_T_7 : readBeatCnt_value; // @[Cache.scala 546:45 Counter.scala 77:15 61:40]</span>
<span id="L632"><span class="lineNum">     632</span>                 :             :   wire  _T_51 = probe &amp; _T_27 &amp; releaseLast | respToL1Fire &amp; respToL1Last; // @[Cache.scala 548:49]</span>
<span id="L633"><span class="lineNum">     633</span>                 :             :   wire [3:0] _GEN_28 = _T_51 ? 4'h0 : state; // @[Cache.scala 549:17 425:22 549:9]</span>
<span id="L634"><span class="lineNum">     634</span>                 :             :   wire [3:0] _GEN_29 = _T_26 ? 4'h2 : state; // @[Cache.scala 553:29 554:15 425:22]</span>
<span id="L635"><span class="lineNum">     635</span>                 :             :   wire [2:0] _GEN_30 = _T_26 ? addr_wordIndex : readBeatCnt_value; // @[Cache.scala 553:29 555:27 Counter.scala 61:40]</span>
<span id="L636"><span class="lineNum">     636</span>                 :             :   wire [2:0] _GEN_31 = _T_6 ? 3'h0 : _GEN_0; // @[Cache.scala 563:51 564:32]</span>
<span id="L637"><span class="lineNum">     637</span>                 :             :   wire  _T_57 = io_mem_resp_bits_cmd == 4'h6; // @[SimpleBus.scala 91:24]</span>
<span id="L638"><span class="lineNum">     638</span>                 :             :   wire [3:0] _GEN_32 = _T_57 ? 4'h7 : state; // @[Cache.scala 425:22 566:{43,51}]</span>
<span id="L639"><span class="lineNum">     639</span>                 :             :   wire  _GEN_33 = _readingFirst_T_1 | afterFirstRead; // @[Cache.scala 560:30 561:24 489:31]</span>
<span id="L640"><span class="lineNum">     640</span>                 :             :   wire [2:0] _GEN_34 = _readingFirst_T_1 ? _value_T_7 : readBeatCnt_value; // @[Cache.scala 560:30 Counter.scala 77:15 61:40]</span>
<span id="L641"><span class="lineNum">     641</span>                 :             :   wire [2:0] _GEN_35 = _readingFirst_T_1 ? _GEN_31 : _GEN_0; // @[Cache.scala 560:30]</span>
<span id="L642"><span class="lineNum">     642</span>                 :             :   wire [3:0] _GEN_36 = _readingFirst_T_1 ? _GEN_32 : state; // @[Cache.scala 425:22 560:30]</span>
<span id="L643"><span class="lineNum">     643</span>                 :             :   wire [2:0] _value_T_11 = writeBeatCnt_value + 3'h1; // @[Counter.scala 77:24]</span>
<span id="L644"><span class="lineNum">     644</span>                 :             :   wire [2:0] _GEN_37 = _T_26 ? _value_T_11 : writeBeatCnt_value; // @[Cache.scala 571:29 Counter.scala 77:15 61:40]</span>
<span id="L645"><span class="lineNum">     645</span>                 :             :   wire  _T_60 = io_mem_req_bits_cmd == 4'h7; // @[SimpleBus.scala 78:27]</span>
<span id="L646"><span class="lineNum">     646</span>                 :             :   wire [3:0] _GEN_38 = _T_60 &amp; _T_26 ? 4'h4 : state; // @[Cache.scala 572:62 573:15 425:22]</span>
<span id="L647"><span class="lineNum">     647</span>                 :             :   wire [3:0] _GEN_39 = _readingFirst_T_1 ? 4'h1 : state; // @[Cache.scala 425:22 577:{49,57}]</span>
<span id="L648"><span class="lineNum">     648</span>                 :             :   wire [3:0] _GEN_40 = _T_5 | needFlush | alreadyOutFire ? 4'h0 : state; // @[Cache.scala 425:22 579:{56,64}]</span>
<span id="L649"><span class="lineNum">     649</span>                 :             :   wire [3:0] _GEN_41 = 4'h7 == state ? _GEN_40 : state; // @[Cache.scala 516:17 425:22]</span>
<span id="L650"><span class="lineNum">     650</span>                 :             :   wire [3:0] _GEN_42 = 4'h4 == state ? _GEN_39 : _GEN_41; // @[Cache.scala 516:17]</span>
<span id="L651"><span class="lineNum">     651</span>                 :             :   wire [2:0] _GEN_43 = 4'h3 == state ? _GEN_37 : writeBeatCnt_value; // @[Cache.scala 516:17 Counter.scala 61:40]</span>
<span id="L652"><span class="lineNum">     652</span>                 :             :   wire [3:0] _GEN_44 = 4'h3 == state ? _GEN_38 : _GEN_42; // @[Cache.scala 516:17]</span>
<span id="L653"><span class="lineNum">     653</span>                 :             :   wire  _GEN_45 = 4'h2 == state ? _GEN_33 : afterFirstRead; // @[Cache.scala 516:17 489:31]</span>
<span id="L654"><span class="lineNum">     654</span>                 :             :   wire [2:0] _GEN_46 = 4'h2 == state ? _GEN_34 : readBeatCnt_value; // @[Cache.scala 516:17 Counter.scala 61:40]</span>
<span id="L655"><span class="lineNum">     655</span>                 :             :   wire [2:0] _GEN_47 = 4'h2 == state ? _GEN_35 : _GEN_0; // @[Cache.scala 516:17]</span>
<span id="L656"><span class="lineNum">     656</span>                 :             :   wire [3:0] _GEN_48 = 4'h2 == state ? _GEN_36 : _GEN_44; // @[Cache.scala 516:17]</span>
<span id="L657"><span class="lineNum">     657</span>                 :             :   wire [2:0] _GEN_49 = 4'h2 == state ? writeBeatCnt_value : _GEN_43; // @[Cache.scala 516:17 Counter.scala 61:40]</span>
<span id="L658"><span class="lineNum">     658</span>                 :             :   wire [3:0] _GEN_50 = 4'h1 == state ? _GEN_29 : _GEN_48; // @[Cache.scala 516:17]</span>
<span id="L659"><span class="lineNum">     659</span>                 :             :   wire [2:0] _GEN_51 = 4'h1 == state ? _GEN_30 : _GEN_46; // @[Cache.scala 516:17]</span>
<span id="L660"><span class="lineNum">     660</span>                 :             :   wire  _GEN_52 = 4'h1 == state ? afterFirstRead : _GEN_45; // @[Cache.scala 516:17 489:31]</span>
<span id="L661"><span class="lineNum">     661</span>                 :             :   wire [2:0] _GEN_53 = 4'h1 == state ? _GEN_0 : _GEN_47; // @[Cache.scala 516:17]</span>
<span id="L662"><span class="lineNum">     662</span>                 :             :   wire [2:0] _GEN_54 = 4'h1 == state ? writeBeatCnt_value : _GEN_49; // @[Cache.scala 516:17 Counter.scala 61:40]</span>
<span id="L663"><span class="lineNum">     663</span>                 :             :   wire [2:0] _GEN_55 = 4'h8 == state ? _GEN_27 : _GEN_51; // @[Cache.scala 516:17]</span>
<span id="L664"><span class="lineNum">     664</span>                 :             :   wire [3:0] _GEN_56 = 4'h8 == state ? _GEN_28 : _GEN_50; // @[Cache.scala 516:17]</span>
<span id="L665"><span class="lineNum">     665</span>                 :             :   wire  _GEN_57 = 4'h8 == state ? afterFirstRead : _GEN_52; // @[Cache.scala 516:17 489:31]</span>
<span id="L666"><span class="lineNum">     666</span>                 :             :   wire [2:0] _GEN_58 = 4'h8 == state ? _GEN_0 : _GEN_53; // @[Cache.scala 516:17]</span>
<span id="L667"><span class="lineNum">     667</span>                 :             :   wire [2:0] _GEN_59 = 4'h8 == state ? writeBeatCnt_value : _GEN_54; // @[Cache.scala 516:17 Counter.scala 61:40]</span>
<span id="L668"><span class="lineNum">     668</span>                 :             :   wire [63:0] _dataRefill_T = readingFirst ? wordMask : 64'h0; // @[Cache.scala 586:8]</span>
<span id="L669"><span class="lineNum">     669</span>                 :             :   wire [63:0] _dataRefill_T_1 = io_in_bits_req_wdata &amp; _dataRefill_T; // @[BitUtils.scala 34:14]</span>
<span id="L670"><span class="lineNum">     670</span>                 :             :   wire [63:0] _dataRefill_T_2 = ~_dataRefill_T; // @[BitUtils.scala 34:39]</span>
<span id="L671"><span class="lineNum">     671</span>                 :             :   wire [63:0] _dataRefill_T_3 = io_mem_resp_bits_rdata &amp; _dataRefill_T_2; // @[BitUtils.scala 34:37]</span>
<span id="L672"><span class="lineNum">     672</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   wire  dataRefillWriteBus_x9 = _readingFirst_T_3 &amp; _readingFirst_T_1; // @[Cache.scala 589:39]</span></span>
<span id="L673"><span class="lineNum">     673</span>                 :<span class="tlaGNC">           4 :   wire  metaRefillWriteBus_req_valid = dataRefillWriteBus_x9 &amp; _T_57; // @[Cache.scala 601:53]</span></span>
<span id="L674"><span class="lineNum">     674</span>                 :             :   wire  _io_out_bits_cmd_T_4 = ~io_in_bits_req_cmd[0] &amp; ~io_in_bits_req_cmd[3]; // @[SimpleBus.scala 73:26]</span>
<span id="L675"><span class="lineNum">     675</span>                 :             :   wire [2:0] _io_out_bits_cmd_T_6 = io_in_bits_req_cmd[0] ? 3'h5 : 3'h0; // @[Cache.scala 642:10]</span>
<span id="L676"><span class="lineNum">     676</span>                 :             :   wire [2:0] _io_out_bits_cmd_T_7 = _io_out_bits_cmd_T_4 ? 3'h6 : _io_out_bits_cmd_T_6; // @[Cache.scala 639:27]</span>
<span id="L677"><span class="lineNum">     677</span>                 :             :   wire  _io_out_valid_T_4 = state == 4'h7; // @[Cache.scala 651:46]</span>
<span id="L678"><span class="lineNum">     678</span>                 :             :   wire  _io_out_valid_T_19 = io_in_bits_req_cmd[0] | mmio; // @[Cache.scala 662:25]</span>
<span id="L679"><span class="lineNum">     679</span>                 :             :   wire  _io_out_valid_T_22 = afterFirstRead &amp; ~alreadyOutFire; // @[Cache.scala 664:26]</span>
<span id="L680"><span class="lineNum">     680</span>                 :             :   wire  _io_out_valid_T_23 = _io_out_valid_T_19 ? _io_out_valid_T_4 : _io_out_valid_T_22; // @[Cache.scala 661:12]</span>
<span id="L681"><span class="lineNum">     681</span>                 :             :   wire  _io_out_valid_T_24 = hit | _io_out_valid_T_23; // @[Cache.scala 658:10]</span>
<span id="L682"><span class="lineNum">     682</span>                 :             :   wire  _io_out_valid_T_25 = probe ? 1'h0 : _io_out_valid_T_24; // @[Cache.scala 655:8]</span>
<span id="L683"><span class="lineNum">     683</span>                 :             :   wire  _io_isFinish_T_3 = _T_15 &amp; releaseLast; // @[Cache.scala 679:29]</span>
<span id="L684"><span class="lineNum">     684</span>                 :             :   wire  _io_isFinish_T_4 = miss ? _io_cohResp_valid_T : _io_isFinish_T_3; // @[Cache.scala 676:27]</span>
<span id="L685"><span class="lineNum">     685</span>                 :             :   wire  _io_isFinish_T_5 = _T_27 &amp; _io_isFinish_T_4; // @[Cache.scala 676:21]</span>
<span id="L686"><span class="lineNum">     686</span>                 :             :   wire  _io_isFinish_T_7 = hit | io_in_bits_req_cmd[0]; // @[Cache.scala 682:11]</span>
<span id="L687"><span class="lineNum">     687</span>                 :             :   wire  _io_isFinish_T_12 = _io_out_valid_T_4 &amp; _GEN_12; // @[Cache.scala 684:31]</span>
<span id="L688"><span class="lineNum">     688</span>                 :             :   wire  _io_isFinish_T_13 = _io_isFinish_T_7 ? _T_5 : _io_isFinish_T_12; // @[Cache.scala 681:8]</span>
<span id="L689"><span class="lineNum">     689</span>                 :             :   Arbiter metaWriteArb ( // @[Cache.scala 366:28]</span>
<span id="L690"><span class="lineNum">     690</span>                 :             :     .io_in_0_valid(metaWriteArb_io_in_0_valid),</span>
<span id="L691"><span class="lineNum">     691</span>                 :             :     .io_in_0_bits_setIdx(metaWriteArb_io_in_0_bits_setIdx),</span>
<span id="L692"><span class="lineNum">     692</span>                 :             :     .io_in_0_bits_data_tag(metaWriteArb_io_in_0_bits_data_tag),</span>
<span id="L693"><span class="lineNum">     693</span>                 :             :     .io_in_0_bits_waymask(metaWriteArb_io_in_0_bits_waymask),</span>
<span id="L694"><span class="lineNum">     694</span>                 :             :     .io_in_1_valid(metaWriteArb_io_in_1_valid),</span>
<span id="L695"><span class="lineNum">     695</span>                 :             :     .io_in_1_bits_setIdx(metaWriteArb_io_in_1_bits_setIdx),</span>
<span id="L696"><span class="lineNum">     696</span>                 :             :     .io_in_1_bits_data_tag(metaWriteArb_io_in_1_bits_data_tag),</span>
<span id="L697"><span class="lineNum">     697</span>                 :             :     .io_in_1_bits_data_dirty(metaWriteArb_io_in_1_bits_data_dirty),</span>
<span id="L698"><span class="lineNum">     698</span>                 :             :     .io_in_1_bits_waymask(metaWriteArb_io_in_1_bits_waymask),</span>
<span id="L699"><span class="lineNum">     699</span>                 :             :     .io_out_valid(metaWriteArb_io_out_valid),</span>
<span id="L700"><span class="lineNum">     700</span>                 :             :     .io_out_bits_setIdx(metaWriteArb_io_out_bits_setIdx),</span>
<span id="L701"><span class="lineNum">     701</span>                 :             :     .io_out_bits_data_tag(metaWriteArb_io_out_bits_data_tag),</span>
<span id="L702"><span class="lineNum">     702</span>                 :             :     .io_out_bits_data_dirty(metaWriteArb_io_out_bits_data_dirty),</span>
<span id="L703"><span class="lineNum">     703</span>                 :             :     .io_out_bits_waymask(metaWriteArb_io_out_bits_waymask)</span>
<span id="L704"><span class="lineNum">     704</span>                 :             :   );</span>
<span id="L705"><span class="lineNum">     705</span>                 :             :   Arbiter_1 dataWriteArb ( // @[Cache.scala 367:28]</span>
<span id="L706"><span class="lineNum">     706</span>                 :             :     .io_in_0_valid(dataWriteArb_io_in_0_valid),</span>
<span id="L707"><span class="lineNum">     707</span>                 :             :     .io_in_0_bits_setIdx(dataWriteArb_io_in_0_bits_setIdx),</span>
<span id="L708"><span class="lineNum">     708</span>                 :             :     .io_in_0_bits_data_data(dataWriteArb_io_in_0_bits_data_data),</span>
<span id="L709"><span class="lineNum">     709</span>                 :             :     .io_in_0_bits_waymask(dataWriteArb_io_in_0_bits_waymask),</span>
<span id="L710"><span class="lineNum">     710</span>                 :             :     .io_in_1_valid(dataWriteArb_io_in_1_valid),</span>
<span id="L711"><span class="lineNum">     711</span>                 :             :     .io_in_1_bits_setIdx(dataWriteArb_io_in_1_bits_setIdx),</span>
<span id="L712"><span class="lineNum">     712</span>                 :             :     .io_in_1_bits_data_data(dataWriteArb_io_in_1_bits_data_data),</span>
<span id="L713"><span class="lineNum">     713</span>                 :             :     .io_in_1_bits_waymask(dataWriteArb_io_in_1_bits_waymask),</span>
<span id="L714"><span class="lineNum">     714</span>                 :             :     .io_out_valid(dataWriteArb_io_out_valid),</span>
<span id="L715"><span class="lineNum">     715</span>                 :             :     .io_out_bits_setIdx(dataWriteArb_io_out_bits_setIdx),</span>
<span id="L716"><span class="lineNum">     716</span>                 :             :     .io_out_bits_data_data(dataWriteArb_io_out_bits_data_data),</span>
<span id="L717"><span class="lineNum">     717</span>                 :             :     .io_out_bits_waymask(dataWriteArb_io_out_bits_waymask)</span>
<span id="L718"><span class="lineNum">     718</span>                 :             :   );</span>
<span id="L719"><span class="lineNum">     719</span>                 :             :   assign io_in_ready = io_out_ready &amp; (_io_cohResp_valid_T &amp; ~hitReadBurst) &amp; ~miss &amp; ~probe; // @[Cache.scala 688:79]</span>
<span id="L720"><span class="lineNum">     720</span>                 :             :   assign io_out_valid = io_in_valid &amp; _io_out_valid_T_25; // @[Cache.scala 648:31]</span>
<span id="L721"><span class="lineNum">     721</span>                 :             :   assign io_out_bits_cmd = {{1'd0}, _io_out_bits_cmd_T_7}; // @[Cache.scala 639:21]</span>
<span id="L722"><span class="lineNum">     722</span>                 :             :   assign io_out_bits_rdata = hit ? dataRead : inRdataRegDemand; // @[Cache.scala 638:29]</span>
<span id="L723"><span class="lineNum">     723</span>                 :             :   assign io_out_bits_user = io_in_bits_req_user; // @[Cache.scala 645:57]</span>
<span id="L724"><span class="lineNum">     724</span>                 :             :   assign io_isFinish = probe ? _io_isFinish_T_5 : _io_isFinish_T_13; // @[Cache.scala 674:21]</span>
<span id="L725"><span class="lineNum">     725</span>                 :             :   assign io_dataReadBus_req_valid = (state == 4'h3 | state == 4'h8) &amp; state2 == 2'h0; // @[Cache.scala 439:56]</span>
<span id="L726"><span class="lineNum">     726</span>                 :             :   assign io_dataReadBus_req_bits_setIdx = {addr_index,_T_20}; // @[Cat.scala 33:92]</span>
<span id="L727"><span class="lineNum">     727</span>                 :             :   assign io_dataWriteBus_req_valid = dataWriteArb_io_out_valid; // @[Cache.scala 597:23]</span>
<span id="L728"><span class="lineNum">     728</span>                 :             :   assign io_dataWriteBus_req_bits_setIdx = dataWriteArb_io_out_bits_setIdx; // @[Cache.scala 597:23]</span>
<span id="L729"><span class="lineNum">     729</span>                 :             :   assign io_dataWriteBus_req_bits_data_data = dataWriteArb_io_out_bits_data_data; // @[Cache.scala 597:23]</span>
<span id="L730"><span class="lineNum">     730</span>                 :             :   assign io_dataWriteBus_req_bits_waymask = dataWriteArb_io_out_bits_waymask; // @[Cache.scala 597:23]</span>
<span id="L731"><span class="lineNum">     731</span>                 :             :   assign io_metaWriteBus_req_valid = metaWriteArb_io_out_valid; // @[Cache.scala 610:23]</span>
<span id="L732"><span class="lineNum">     732</span>                 :             :   assign io_metaWriteBus_req_bits_setIdx = metaWriteArb_io_out_bits_setIdx; // @[Cache.scala 610:23]</span>
<span id="L733"><span class="lineNum">     733</span>                 :             :   assign io_metaWriteBus_req_bits_data_tag = metaWriteArb_io_out_bits_data_tag; // @[Cache.scala 610:23]</span>
<span id="L734"><span class="lineNum">     734</span>                 :             :   assign io_metaWriteBus_req_bits_data_dirty = metaWriteArb_io_out_bits_data_dirty; // @[Cache.scala 610:23]</span>
<span id="L735"><span class="lineNum">     735</span>                 :             :   assign io_metaWriteBus_req_bits_waymask = metaWriteArb_io_out_bits_waymask; // @[Cache.scala 610:23]</span>
<span id="L736"><span class="lineNum">     736</span>                 :             :   assign io_mem_req_valid = _cmd_T | _T_14 &amp; state2 == 2'h2; // @[Cache.scala 482:48]</span>
<span id="L737"><span class="lineNum">     737</span>                 :             :   assign io_mem_req_bits_addr = _cmd_T ? raddr : waddr; // @[Cache.scala 474:15]</span>
<span id="L738"><span class="lineNum">     738</span>                 :             :   assign io_mem_req_bits_cmd = {{1'd0}, cmd}; // @[SimpleBus.scala 65:14]</span>
<span id="L739"><span class="lineNum">     739</span>                 :             :   assign io_mem_req_bits_wdata = _dataHitWay_T_9 | _dataHitWay_T_7; // @[Mux.scala 27:73]</span>
<span id="L740"><span class="lineNum">     740</span>                 :             :   assign io_mem_resp_ready = 1'h1; // @[Cache.scala 481:21]</span>
<span id="L741"><span class="lineNum">     741</span>                 :             :   assign io_mmio_req_valid = state == 4'h5; // @[Cache.scala 487:31]</span>
<span id="L742"><span class="lineNum">     742</span>                 :             :   assign io_mmio_req_bits_addr = io_in_bits_req_addr; // @[Cache.scala 485:20]</span>
<span id="L743"><span class="lineNum">     743</span>                 :             :   assign io_mmio_req_bits_size = io_in_bits_req_size; // @[Cache.scala 485:20]</span>
<span id="L744"><span class="lineNum">     744</span>                 :             :   assign io_mmio_req_bits_cmd = io_in_bits_req_cmd; // @[Cache.scala 485:20]</span>
<span id="L745"><span class="lineNum">     745</span>                 :             :   assign io_mmio_req_bits_wmask = io_in_bits_req_wmask; // @[Cache.scala 485:20]</span>
<span id="L746"><span class="lineNum">     746</span>                 :             :   assign io_mmio_req_bits_wdata = io_in_bits_req_wdata; // @[Cache.scala 485:20]</span>
<span id="L747"><span class="lineNum">     747</span>                 :             :   assign io_mmio_resp_ready = 1'h1; // @[Cache.scala 486:22]</span>
<span id="L748"><span class="lineNum">     748</span>                 :             :   assign io_cohResp_valid = state == 4'h0 &amp; probe | _io_cohResp_valid_T_4; // @[Cache.scala 499:53]</span>
<span id="L749"><span class="lineNum">     749</span>                 :             :   assign io_cohResp_bits_cmd = _T_15 ? {{1'd0}, _io_cohResp_bits_cmd_T_1} : _io_cohResp_bits_cmd_T_2; // @[Cache.scala 504:29]</span>
<span id="L750"><span class="lineNum">     750</span>                 :             :   assign io_cohResp_bits_rdata = _dataHitWay_T_9 | _dataHitWay_T_7; // @[Mux.scala 27:73]</span>
<span id="L751"><span class="lineNum">     751</span>                 :             :   assign io_dataReadRespToL1 = hitReadBurst &amp; (_io_cohResp_valid_T &amp; io_out_ready | _io_cohResp_valid_T_4); // @[Cache.scala 689:39]</span>
<span id="L752"><span class="lineNum">     752</span>                 :             :   assign metaWriteArb_io_in_0_valid = hitWrite &amp; ~meta_dirty; // @[Cache.scala 416:22]</span>
<span id="L753"><span class="lineNum">     753</span>                 :             :   assign metaWriteArb_io_in_0_bits_setIdx = io_in_bits_req_addr[12:6]; // @[Cache.scala 79:45]</span>
<span id="L754"><span class="lineNum">     754</span>                 :             :   assign metaWriteArb_io_in_0_bits_data_tag = _meta_T_23 | _meta_T_21; // @[Mux.scala 27:73]</span>
<span id="L755"><span class="lineNum">     755</span>                 :             :   assign metaWriteArb_io_in_0_bits_waymask = io_in_bits_waymask; // @[Cache.scala 415:29 SRAMTemplate.scala 38:24]</span>
<span id="L756"><span class="lineNum">     756</span>                 :             :   assign metaWriteArb_io_in_1_valid = dataRefillWriteBus_x9 &amp; _T_57; // @[Cache.scala 601:53]</span>
<span id="L757"><span class="lineNum">     757</span>                 :             :   assign metaWriteArb_io_in_1_bits_setIdx = io_in_bits_req_addr[12:6]; // @[Cache.scala 79:45]</span>
<span id="L758"><span class="lineNum">     758</span>                 :             :   assign metaWriteArb_io_in_1_bits_data_tag = io_in_bits_req_addr[31:13]; // @[Cache.scala 370:31]</span>
<span id="L759"><span class="lineNum">     759</span>                 :             :   assign metaWriteArb_io_in_1_bits_data_dirty = io_in_bits_req_cmd[0]; // @[SimpleBus.scala 74:22]</span>
<span id="L760"><span class="lineNum">     760</span>                 :             :   assign metaWriteArb_io_in_1_bits_waymask = io_in_bits_waymask; // @[Cache.scala 599:32 SRAMTemplate.scala 38:24]</span>
<span id="L761"><span class="lineNum">     761</span>                 :             :   assign dataWriteArb_io_in_0_valid = hit &amp; io_in_bits_req_cmd[0]; // @[Cache.scala 400:22]</span>
<span id="L762"><span class="lineNum">     762</span>                 :             :   assign dataWriteArb_io_in_0_bits_setIdx = {addr_index,_dataHitWriteBus_x3_T_3}; // @[Cat.scala 33:92]</span>
<span id="L763"><span class="lineNum">     763</span>                 :             :   assign dataWriteArb_io_in_0_bits_data_data = _dataHitWriteBus_x1_T | _dataHitWriteBus_x1_T_2; // @[BitUtils.scala 34:26]</span>
<span id="L764"><span class="lineNum">     764</span>                 :             :   assign dataWriteArb_io_in_0_bits_waymask = io_in_bits_waymask; // @[Cache.scala 401:29 SRAMTemplate.scala 38:24]</span>
<span id="L765"><span class="lineNum">     765</span>                 :             :   assign dataWriteArb_io_in_1_valid = _readingFirst_T_3 &amp; _readingFirst_T_1; // @[Cache.scala 589:39]</span>
<span id="L766"><span class="lineNum">     766</span>                 :             :   assign dataWriteArb_io_in_1_bits_setIdx = {addr_index,readBeatCnt_value}; // @[Cat.scala 33:92]</span>
<span id="L767"><span class="lineNum">     767</span>                 :             :   assign dataWriteArb_io_in_1_bits_data_data = _dataRefill_T_1 | _dataRefill_T_3; // @[BitUtils.scala 34:26]</span>
<span id="L768"><span class="lineNum">     768</span>                 :             :   assign dataWriteArb_io_in_1_bits_waymask = io_in_bits_waymask; // @[Cache.scala 588:32 SRAMTemplate.scala 38:24]</span>
<span id="L769"><span class="lineNum">     769</span>                 :<span class="tlaGNC">        1264 :   always @(posedge clock) begin</span></span>
<span id="L770"><span class="lineNum">     770</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Counter.scala 61:40]</span></span>
<span id="L771"><span class="lineNum">     771</span>                 :<span class="tlaGNC">           2 :       writeL2BeatCnt_value &lt;= 3'h0; // @[Counter.scala 61:40]</span></span>
<span id="L772"><span class="lineNum">     772</span>                 :<span class="tlaGNC">        1251 :     end else if (4'h0 == state) begin // @[Cache.scala 516:17]</span></span>
<span id="L773"><span class="lineNum">     773</span>                 :<span class="tlaGNC">        1251 :       writeL2BeatCnt_value &lt;= _GEN_0;</span></span>
<span id="L774"><span class="lineNum">     774</span>                 :<span class="tlaUNC tlaBgUNC">           0 :     end else if (4'h5 == state) begin // @[Cache.scala 516:17]</span></span>
<span id="L775"><span class="lineNum">     775</span>                 :<span class="tlaUNC">           0 :       writeL2BeatCnt_value &lt;= _GEN_0;</span></span>
<span id="L776"><span class="lineNum">     776</span>                 :<span class="tlaGNC tlaBgGNC">          11 :     end else if (4'h6 == state) begin // @[Cache.scala 516:17]</span></span>
<span id="L777"><span class="lineNum">     777</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       writeL2BeatCnt_value &lt;= _GEN_0;</span></span>
<span id="L778"><span class="lineNum">     778</span>                 :<span class="tlaGNC tlaBgGNC">          11 :     end else begin</span></span>
<span id="L779"><span class="lineNum">     779</span>                 :<span class="tlaGNC">          11 :       writeL2BeatCnt_value &lt;= _GEN_58;</span></span>
<span id="L780"><span class="lineNum">     780</span>                 :             :     end</span>
<span id="L781"><span class="lineNum">     781</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Cache.scala 425:22]</span></span>
<span id="L782"><span class="lineNum">     782</span>                 :<span class="tlaGNC">           2 :       state &lt;= 4'h0; // @[Cache.scala 425:22]</span></span>
<span id="L783"><span class="lineNum">     783</span>                 :<span class="tlaGNC">        1251 :     end else if (4'h0 == state) begin // @[Cache.scala 516:17]</span></span>
<span id="L784"><span class="lineNum">     784</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       if (probe) begin // @[Cache.scala 521:19]</span></span>
<span id="L785"><span class="lineNum">     785</span>                 :<span class="tlaUNC">           0 :         if (_T_27) begin // @[Cache.scala 522:31]</span></span>
<span id="L786"><span class="lineNum">     786</span>                 :<span class="tlaUNC">           0 :           state &lt;= _state_T; // @[Cache.scala 523:17]</span></span>
<span id="L787"><span class="lineNum">     787</span>                 :             :         end</span>
<span id="L788"><span class="lineNum">     788</span>                 :<span class="tlaGNC tlaBgGNC">        1251 :       end else if (_T_29) begin // @[Cache.scala 526:48]</span></span>
<span id="L789"><span class="lineNum">     789</span>                 :<span class="tlaUNC tlaBgUNC">           0 :         state &lt;= 4'h8; // @[Cache.scala 527:15]</span></span>
<span id="L790"><span class="lineNum">     790</span>                 :<span class="tlaGNC tlaBgGNC">        1251 :       end else begin</span></span>
<span id="L791"><span class="lineNum">     791</span>                 :<span class="tlaGNC">        1251 :         state &lt;= _GEN_20;</span></span>
<span id="L792"><span class="lineNum">     792</span>                 :             :       end</span>
<span id="L793"><span class="lineNum">     793</span>                 :<span class="tlaUNC tlaBgUNC">           0 :     end else if (4'h5 == state) begin // @[Cache.scala 516:17]</span></span>
<span id="L794"><span class="lineNum">     794</span>                 :<span class="tlaUNC">           0 :       if (_T_41) begin // @[Cache.scala 542:44]</span></span>
<span id="L795"><span class="lineNum">     795</span>                 :<span class="tlaUNC">           0 :         state &lt;= 4'h6; // @[Cache.scala 542:52]</span></span>
<span id="L796"><span class="lineNum">     796</span>                 :             :       end</span>
<span id="L797"><span class="lineNum">     797</span>                 :<span class="tlaGNC tlaBgGNC">          11 :     end else if (4'h6 == state) begin // @[Cache.scala 516:17]</span></span>
<span id="L798"><span class="lineNum">     798</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       state &lt;= _GEN_26;</span></span>
<span id="L799"><span class="lineNum">     799</span>                 :<span class="tlaGNC tlaBgGNC">          11 :     end else begin</span></span>
<span id="L800"><span class="lineNum">     800</span>                 :<span class="tlaGNC">          11 :       state &lt;= _GEN_56;</span></span>
<span id="L801"><span class="lineNum">     801</span>                 :             :     end</span>
<span id="L802"><span class="lineNum">     802</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Cache.scala 426:26]</span></span>
<span id="L803"><span class="lineNum">     803</span>                 :<span class="tlaGNC">           2 :       needFlush &lt;= 1'h0; // @[Cache.scala 426:26]</span></span>
<span id="L804"><span class="lineNum">     804</span>                 :<span class="tlaGNC">        1262 :     end else if (_T_5 &amp; needFlush) begin // @[Cache.scala 429:34]</span></span>
<span id="L805"><span class="lineNum">     805</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       needFlush &lt;= 1'h0; // @[Cache.scala 429:46]</span></span>
<span id="L806"><span class="lineNum">     806</span>                 :<span class="tlaGNC tlaBgGNC">        1262 :     end else begin</span></span>
<span id="L807"><span class="lineNum">     807</span>                 :<span class="tlaGNC">        1262 :       needFlush &lt;= _GEN_1;</span></span>
<span id="L808"><span class="lineNum">     808</span>                 :             :     end</span>
<span id="L809"><span class="lineNum">     809</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Counter.scala 61:40]</span></span>
<span id="L810"><span class="lineNum">     810</span>                 :<span class="tlaGNC">           2 :       readBeatCnt_value &lt;= 3'h0; // @[Counter.scala 61:40]</span></span>
<span id="L811"><span class="lineNum">     811</span>                 :<span class="tlaGNC">        1251 :     end else if (4'h0 == state) begin // @[Cache.scala 516:17]</span></span>
<span id="L812"><span class="lineNum">     812</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       if (probe) begin // @[Cache.scala 521:19]</span></span>
<span id="L813"><span class="lineNum">     813</span>                 :<span class="tlaUNC">           0 :         if (_T_27) begin // @[Cache.scala 522:31]</span></span>
<span id="L814"><span class="lineNum">     814</span>                 :<span class="tlaUNC">           0 :           readBeatCnt_value &lt;= addr_wordIndex; // @[Cache.scala 524:29]</span></span>
<span id="L815"><span class="lineNum">     815</span>                 :             :         end</span>
<span id="L816"><span class="lineNum">     816</span>                 :<span class="tlaGNC tlaBgGNC">        1251 :       end else if (_T_29) begin // @[Cache.scala 526:48]</span></span>
<span id="L817"><span class="lineNum">     817</span>                 :<span class="tlaUNC tlaBgUNC">           0 :         readBeatCnt_value &lt;= _value_T_5; // @[Cache.scala 528:27]</span></span>
<span id="L818"><span class="lineNum">     818</span>                 :             :       end</span>
<span id="L819"><span class="lineNum">     819</span>                 :<span class="tlaUNC">           0 :     end else if (!(4'h5 == state)) begin // @[Cache.scala 516:17]</span></span>
<span id="L820"><span class="lineNum">     820</span>                 :<span class="tlaUNC">           0 :       if (!(4'h6 == state)) begin // @[Cache.scala 516:17]</span></span>
<span id="L821"><span class="lineNum">     821</span>                 :<span class="tlaGNC tlaBgGNC">          11 :         readBeatCnt_value &lt;= _GEN_55;</span></span>
<span id="L822"><span class="lineNum">     822</span>                 :             :       end</span>
<span id="L823"><span class="lineNum">     823</span>                 :             :     end</span>
<span id="L824"><span class="lineNum">     824</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Counter.scala 61:40]</span></span>
<span id="L825"><span class="lineNum">     825</span>                 :<span class="tlaGNC">           2 :       writeBeatCnt_value &lt;= 3'h0; // @[Counter.scala 61:40]</span></span>
<span id="L826"><span class="lineNum">     826</span>                 :<span class="tlaGNC">          11 :     end else if (!(4'h0 == state)) begin // @[Cache.scala 516:17]</span></span>
<span id="L827"><span class="lineNum">     827</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       if (!(4'h5 == state)) begin // @[Cache.scala 516:17]</span></span>
<span id="L828"><span class="lineNum">     828</span>                 :<span class="tlaGNC tlaBgGNC">          11 :         if (!(4'h6 == state)) begin // @[Cache.scala 516:17]</span></span>
<span id="L829"><span class="lineNum">     829</span>                 :<span class="tlaGNC">          11 :           writeBeatCnt_value &lt;= _GEN_59;</span></span>
<span id="L830"><span class="lineNum">     830</span>                 :             :         end</span>
<span id="L831"><span class="lineNum">     831</span>                 :             :       end</span>
<span id="L832"><span class="lineNum">     832</span>                 :             :     end</span>
<span id="L833"><span class="lineNum">     833</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Cache.scala 435:23]</span></span>
<span id="L834"><span class="lineNum">     834</span>                 :<span class="tlaGNC">           2 :       state2 &lt;= 2'h0; // @[Cache.scala 435:23]</span></span>
<span id="L835"><span class="lineNum">     835</span>                 :<span class="tlaGNC">        1261 :     end else if (2'h0 == state2) begin // @[Cache.scala 448:18]</span></span>
<span id="L836"><span class="lineNum">     836</span>                 :<span class="tlaGNC">        1261 :       if (_T_23) begin // @[Cache.scala 449:49]</span></span>
<span id="L837"><span class="lineNum">     837</span>                 :<span class="tlaUNC tlaBgUNC">           0 :         state2 &lt;= 2'h1; // @[Cache.scala 449:58]</span></span>
<span id="L838"><span class="lineNum">     838</span>                 :             :       end</span>
<span id="L839"><span class="lineNum">     839</span>                 :<span class="tlaUNC">           0 :     end else if (2'h1 == state2) begin // @[Cache.scala 448:18]</span></span>
<span id="L840"><span class="lineNum">     840</span>                 :<span class="tlaUNC">           0 :       state2 &lt;= 2'h2; // @[Cache.scala 450:34]</span></span>
<span id="L841"><span class="lineNum">     841</span>                 :<span class="tlaUNC">           0 :     end else if (2'h2 == state2) begin // @[Cache.scala 448:18]</span></span>
<span id="L842"><span class="lineNum">     842</span>                 :<span class="tlaGNC tlaBgGNC">           1 :       state2 &lt;= _GEN_8;</span></span>
<span id="L843"><span class="lineNum">     843</span>                 :             :     end</span>
<span id="L844"><span class="lineNum">     844</span>                 :<span class="tlaGNC">        1264 :     if (_dataWay_T) begin // @[Reg.scala 20:18]</span></span>
<span id="L845"><span class="lineNum">     845</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       dataWay_0_data &lt;= io_dataReadBus_resp_data_0_data; // @[Reg.scala 20:22]</span></span>
<span id="L846"><span class="lineNum">     846</span>                 :             :     end</span>
<span id="L847"><span class="lineNum">     847</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :     if (_dataWay_T) begin // @[Reg.scala 20:18]</span></span>
<span id="L848"><span class="lineNum">     848</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       dataWay_1_data &lt;= io_dataReadBus_resp_data_1_data; // @[Reg.scala 20:22]</span></span>
<span id="L849"><span class="lineNum">     849</span>                 :             :     end</span>
<span id="L850"><span class="lineNum">     850</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :     if (_dataWay_T) begin // @[Reg.scala 20:18]</span></span>
<span id="L851"><span class="lineNum">     851</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       dataWay_2_data &lt;= io_dataReadBus_resp_data_2_data; // @[Reg.scala 20:22]</span></span>
<span id="L852"><span class="lineNum">     852</span>                 :             :     end</span>
<span id="L853"><span class="lineNum">     853</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :     if (_dataWay_T) begin // @[Reg.scala 20:18]</span></span>
<span id="L854"><span class="lineNum">     854</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       dataWay_3_data &lt;= io_dataReadBus_resp_data_3_data; // @[Reg.scala 20:22]</span></span>
<span id="L855"><span class="lineNum">     855</span>                 :             :     end</span>
<span id="L856"><span class="lineNum">     856</span>                 :<span class="tlaGNC tlaBgGNC">           2 :     if (reset) begin // @[Cache.scala 489:31]</span></span>
<span id="L857"><span class="lineNum">     857</span>                 :<span class="tlaGNC">           2 :       afterFirstRead &lt;= 1'h0; // @[Cache.scala 489:31]</span></span>
<span id="L858"><span class="lineNum">     858</span>                 :<span class="tlaGNC">        1251 :     end else if (4'h0 == state) begin // @[Cache.scala 516:17]</span></span>
<span id="L859"><span class="lineNum">     859</span>                 :<span class="tlaGNC">        1251 :       afterFirstRead &lt;= 1'h0; // @[Cache.scala 518:22]</span></span>
<span id="L860"><span class="lineNum">     860</span>                 :<span class="tlaUNC tlaBgUNC">           0 :     end else if (!(4'h5 == state)) begin // @[Cache.scala 516:17]</span></span>
<span id="L861"><span class="lineNum">     861</span>                 :<span class="tlaUNC">           0 :       if (!(4'h6 == state)) begin // @[Cache.scala 516:17]</span></span>
<span id="L862"><span class="lineNum">     862</span>                 :<span class="tlaGNC tlaBgGNC">          11 :         afterFirstRead &lt;= _GEN_57;</span></span>
<span id="L863"><span class="lineNum">     863</span>                 :             :       end</span>
<span id="L864"><span class="lineNum">     864</span>                 :             :     end</span>
<span id="L865"><span class="lineNum">     865</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L866"><span class="lineNum">     866</span>                 :<span class="tlaGNC">           2 :       alreadyOutFire &lt;= 1'h0; // @[Reg.scala 35:20]</span></span>
<span id="L867"><span class="lineNum">     867</span>                 :<span class="tlaGNC">          11 :     end else if (4'h0 == state) begin // @[Cache.scala 516:17]</span></span>
<span id="L868"><span class="lineNum">     868</span>                 :<span class="tlaGNC">        1251 :       alreadyOutFire &lt;= 1'h0; // @[Cache.scala 519:22]</span></span>
<span id="L869"><span class="lineNum">     869</span>                 :<span class="tlaGNC">          11 :     end else begin</span></span>
<span id="L870"><span class="lineNum">     870</span>                 :<span class="tlaGNC">          11 :       alreadyOutFire &lt;= _GEN_12;</span></span>
<span id="L871"><span class="lineNum">     871</span>                 :             :     end</span>
<span id="L872"><span class="lineNum">     872</span>                 :<span class="tlaGNC">           2 :     if (_inRdataRegDemand_T_2) begin // @[Reg.scala 20:18]</span></span>
<span id="L873"><span class="lineNum">     873</span>                 :<span class="tlaGNC">           2 :       if (mmio) begin // @[Cache.scala 494:8]</span></span>
<span id="L874"><span class="lineNum">     874</span>                 :<span class="tlaUNC tlaBgUNC">           0 :         inRdataRegDemand &lt;= io_mmio_resp_bits_rdata;</span></span>
<span id="L875"><span class="lineNum">     875</span>                 :<span class="tlaGNC tlaBgGNC">           2 :       end else begin</span></span>
<span id="L876"><span class="lineNum">     876</span>                 :<span class="tlaGNC">           2 :         inRdataRegDemand &lt;= io_mem_resp_bits_rdata;</span></span>
<span id="L877"><span class="lineNum">     877</span>                 :             :       end</span>
<span id="L878"><span class="lineNum">     878</span>                 :             :     end</span>
<span id="L879"><span class="lineNum">     879</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Counter.scala 61:40]</span></span>
<span id="L880"><span class="lineNum">     880</span>                 :<span class="tlaGNC">           2 :       releaseLast_c_value &lt;= 3'h0; // @[Counter.scala 61:40]</span></span>
<span id="L881"><span class="lineNum">     881</span>                 :<span class="tlaGNC">        1262 :     end else if (_releaseLast_T_2) begin // @[Counter.scala 118:16]</span></span>
<span id="L882"><span class="lineNum">     882</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       releaseLast_c_value &lt;= _releaseLast_wrap_value_T_1; // @[Counter.scala 77:15]</span></span>
<span id="L883"><span class="lineNum">     883</span>                 :             :     end</span>
<span id="L884"><span class="lineNum">     884</span>                 :<span class="tlaGNC tlaBgGNC">           2 :     if (reset) begin // @[Counter.scala 61:40]</span></span>
<span id="L885"><span class="lineNum">     885</span>                 :<span class="tlaGNC">           2 :       respToL1Last_c_value &lt;= 3'h0; // @[Counter.scala 61:40]</span></span>
<span id="L886"><span class="lineNum">     886</span>                 :<span class="tlaGNC">        1262 :     end else if (_respToL1Last_T_6) begin // @[Counter.scala 118:16]</span></span>
<span id="L887"><span class="lineNum">     887</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       respToL1Last_c_value &lt;= _respToL1Last_wrap_value_T_1; // @[Counter.scala 77:15]</span></span>
<span id="L888"><span class="lineNum">     888</span>                 :             :     end</span>
<span id="L889"><span class="lineNum">     889</span>                 :             :     `ifndef SYNTHESIS</span>
<span id="L890"><span class="lineNum">     890</span>                 :             :     `ifdef PRINTF_COND</span>
<span id="L891"><span class="lineNum">     891</span>                 :             :       if (`PRINTF_COND) begin</span>
<span id="L892"><span class="lineNum">     892</span>                 :             :     `endif</span>
<span id="L893"><span class="lineNum">     893</span>                 :<span class="tlaUNC">           0 :         if (~reset &amp; ~(~(mmio &amp; hit))) begin</span></span>
<span id="L894"><span class="lineNum">     894</span>                 :<span class="tlaUNC">           0 :           $fwrite(32'h80000002,</span></span>
<span id="L895"><span class="lineNum">     895</span>                 :             :             &quot;Assertion failed: MMIO request should not hit in cache\n    at Cache.scala:377 assert(!(mmio &amp;&amp; hit), \&quot;MMIO request should not hit in cache\&quot;)\n&quot;</span>
<span id="L896"><span class="lineNum">     896</span>                 :             :             ); // @[Cache.scala 377:9]</span>
<span id="L897"><span class="lineNum">     897</span>                 :             :         end</span>
<span id="L898"><span class="lineNum">     898</span>                 :             :     `ifdef PRINTF_COND</span>
<span id="L899"><span class="lineNum">     899</span>                 :             :       end</span>
<span id="L900"><span class="lineNum">     900</span>                 :             :     `endif</span>
<span id="L901"><span class="lineNum">     901</span>                 :             :     `endif // SYNTHESIS</span>
<span id="L902"><span class="lineNum">     902</span>                 :             :     `ifndef SYNTHESIS</span>
<span id="L903"><span class="lineNum">     903</span>                 :             :     `ifdef STOP_COND</span>
<span id="L904"><span class="lineNum">     904</span>                 :             :       if (`STOP_COND) begin</span>
<span id="L905"><span class="lineNum">     905</span>                 :             :     `endif</span>
<span id="L906"><span class="lineNum">     906</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :         if (~(~(mmio &amp; hit)) &amp; ~reset) begin</span></span>
<span id="L907"><span class="lineNum">     907</span>                 :             :           $fatal; // @[Cache.scala 377:9]</span>
<span id="L908"><span class="lineNum">     908</span>                 :             :         end</span>
<span id="L909"><span class="lineNum">     909</span>                 :             :     `ifdef STOP_COND</span>
<span id="L910"><span class="lineNum">     910</span>                 :             :       end</span>
<span id="L911"><span class="lineNum">     911</span>                 :             :     `endif</span>
<span id="L912"><span class="lineNum">     912</span>                 :             :     `endif // SYNTHESIS</span>
<span id="L913"><span class="lineNum">     913</span>                 :             :     `ifndef SYNTHESIS</span>
<span id="L914"><span class="lineNum">     914</span>                 :             :     `ifdef PRINTF_COND</span>
<span id="L915"><span class="lineNum">     915</span>                 :             :       if (`PRINTF_COND) begin</span>
<span id="L916"><span class="lineNum">     916</span>                 :             :     `endif</span>
<span id="L917"><span class="lineNum">     917</span>                 :<span class="tlaUNC tlaBgUNC">           0 :         if (_T_3 &amp; ~(~(metaHitWriteBus_x5 &amp; metaRefillWriteBus_req_valid))) begin</span></span>
<span id="L918"><span class="lineNum">     918</span>                 :<span class="tlaUNC">           0 :           $fwrite(32'h80000002,</span></span>
<span id="L919"><span class="lineNum">     919</span>                 :             :             &quot;Assertion failed\n    at Cache.scala:691 assert(!(metaHitWriteBus.req.valid &amp;&amp; metaRefillWriteBus.req.valid))\n&quot;</span>
<span id="L920"><span class="lineNum">     920</span>                 :             :             ); // @[Cache.scala 691:9]</span>
<span id="L921"><span class="lineNum">     921</span>                 :             :         end</span>
<span id="L922"><span class="lineNum">     922</span>                 :             :     `ifdef PRINTF_COND</span>
<span id="L923"><span class="lineNum">     923</span>                 :             :       end</span>
<span id="L924"><span class="lineNum">     924</span>                 :             :     `endif</span>
<span id="L925"><span class="lineNum">     925</span>                 :             :     `endif // SYNTHESIS</span>
<span id="L926"><span class="lineNum">     926</span>                 :             :     `ifndef SYNTHESIS</span>
<span id="L927"><span class="lineNum">     927</span>                 :             :     `ifdef STOP_COND</span>
<span id="L928"><span class="lineNum">     928</span>                 :             :       if (`STOP_COND) begin</span>
<span id="L929"><span class="lineNum">     929</span>                 :             :     `endif</span>
<span id="L930"><span class="lineNum">     930</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :         if (~(~(metaHitWriteBus_x5 &amp; metaRefillWriteBus_req_valid)) &amp; _T_3) begin</span></span>
<span id="L931"><span class="lineNum">     931</span>                 :             :           $fatal; // @[Cache.scala 691:9]</span>
<span id="L932"><span class="lineNum">     932</span>                 :             :         end</span>
<span id="L933"><span class="lineNum">     933</span>                 :             :     `ifdef STOP_COND</span>
<span id="L934"><span class="lineNum">     934</span>                 :             :       end</span>
<span id="L935"><span class="lineNum">     935</span>                 :             :     `endif</span>
<span id="L936"><span class="lineNum">     936</span>                 :             :     `endif // SYNTHESIS</span>
<span id="L937"><span class="lineNum">     937</span>                 :             :     `ifndef SYNTHESIS</span>
<span id="L938"><span class="lineNum">     938</span>                 :             :     `ifdef PRINTF_COND</span>
<span id="L939"><span class="lineNum">     939</span>                 :             :       if (`PRINTF_COND) begin</span>
<span id="L940"><span class="lineNum">     940</span>                 :             :     `endif</span>
<span id="L941"><span class="lineNum">     941</span>                 :<span class="tlaUNC tlaBgUNC">           0 :         if (_T_3 &amp; ~(~(hitWrite &amp; dataRefillWriteBus_x9))) begin</span></span>
<span id="L942"><span class="lineNum">     942</span>                 :<span class="tlaUNC">           0 :           $fwrite(32'h80000002,</span></span>
<span id="L943"><span class="lineNum">     943</span>                 :             :             &quot;Assertion failed\n    at Cache.scala:692 assert(!(dataHitWriteBus.req.valid &amp;&amp; dataRefillWriteBus.req.valid))\n&quot;</span>
<span id="L944"><span class="lineNum">     944</span>                 :             :             ); // @[Cache.scala 692:9]</span>
<span id="L945"><span class="lineNum">     945</span>                 :             :         end</span>
<span id="L946"><span class="lineNum">     946</span>                 :             :     `ifdef PRINTF_COND</span>
<span id="L947"><span class="lineNum">     947</span>                 :             :       end</span>
<span id="L948"><span class="lineNum">     948</span>                 :             :     `endif</span>
<span id="L949"><span class="lineNum">     949</span>                 :             :     `endif // SYNTHESIS</span>
<span id="L950"><span class="lineNum">     950</span>                 :             :     `ifndef SYNTHESIS</span>
<span id="L951"><span class="lineNum">     951</span>                 :             :     `ifdef STOP_COND</span>
<span id="L952"><span class="lineNum">     952</span>                 :             :       if (`STOP_COND) begin</span>
<span id="L953"><span class="lineNum">     953</span>                 :             :     `endif</span>
<span id="L954"><span class="lineNum">     954</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :         if (~(~(hitWrite &amp; dataRefillWriteBus_x9)) &amp; _T_3) begin</span></span>
<span id="L955"><span class="lineNum">     955</span>                 :             :           $fatal; // @[Cache.scala 692:9]</span>
<span id="L956"><span class="lineNum">     956</span>                 :             :         end</span>
<span id="L957"><span class="lineNum">     957</span>                 :             :     `ifdef STOP_COND</span>
<span id="L958"><span class="lineNum">     958</span>                 :             :       end</span>
<span id="L959"><span class="lineNum">     959</span>                 :             :     `endif</span>
<span id="L960"><span class="lineNum">     960</span>                 :             :     `endif // SYNTHESIS</span>
<span id="L961"><span class="lineNum">     961</span>                 :             :     `ifndef SYNTHESIS</span>
<span id="L962"><span class="lineNum">     962</span>                 :             :     `ifdef PRINTF_COND</span>
<span id="L963"><span class="lineNum">     963</span>                 :             :       if (`PRINTF_COND) begin</span>
<span id="L964"><span class="lineNum">     964</span>                 :             :     `endif</span>
<span id="L965"><span class="lineNum">     965</span>                 :<span class="tlaUNC tlaBgUNC">           0 :         if (_T_3 &amp; ~_T_38) begin</span></span>
<span id="L966"><span class="lineNum">     966</span>                 :<span class="tlaUNC">           0 :           $fwrite(32'h80000002,</span></span>
<span id="L967"><span class="lineNum">     967</span>                 :             :             &quot;Assertion failed: only allow to flush icache\n    at Cache.scala:693 assert(!(!ro.B &amp;&amp; io.flush), \&quot;only allow to flush icache\&quot;)\n&quot;</span>
<span id="L968"><span class="lineNum">     968</span>                 :             :             ); // @[Cache.scala 693:9]</span>
<span id="L969"><span class="lineNum">     969</span>                 :             :         end</span>
<span id="L970"><span class="lineNum">     970</span>                 :             :     `ifdef PRINTF_COND</span>
<span id="L971"><span class="lineNum">     971</span>                 :             :       end</span>
<span id="L972"><span class="lineNum">     972</span>                 :             :     `endif</span>
<span id="L973"><span class="lineNum">     973</span>                 :             :     `endif // SYNTHESIS</span>
<span id="L974"><span class="lineNum">     974</span>                 :             :     `ifndef SYNTHESIS</span>
<span id="L975"><span class="lineNum">     975</span>                 :             :     `ifdef STOP_COND</span>
<span id="L976"><span class="lineNum">     976</span>                 :             :       if (`STOP_COND) begin</span>
<span id="L977"><span class="lineNum">     977</span>                 :             :     `endif</span>
<span id="L978"><span class="lineNum">     978</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :         if (~_T_38 &amp; _T_3) begin</span></span>
<span id="L979"><span class="lineNum">     979</span>                 :             :           $fatal; // @[Cache.scala 693:9]</span>
<span id="L980"><span class="lineNum">     980</span>                 :             :         end</span>
<span id="L981"><span class="lineNum">     981</span>                 :             :     `ifdef STOP_COND</span>
<span id="L982"><span class="lineNum">     982</span>                 :             :       end</span>
<span id="L983"><span class="lineNum">     983</span>                 :             :     `endif</span>
<span id="L984"><span class="lineNum">     984</span>                 :             :     `endif // SYNTHESIS</span>
<span id="L985"><span class="lineNum">     985</span>                 :             :   end</span>
<span id="L986"><span class="lineNum">     986</span>                 :             : // Register and memory initialization</span>
<span id="L987"><span class="lineNum">     987</span>                 :             : `ifdef RANDOMIZE_GARBAGE_ASSIGN</span>
<span id="L988"><span class="lineNum">     988</span>                 :             : `define RANDOMIZE</span>
<span id="L989"><span class="lineNum">     989</span>                 :             : `endif</span>
<span id="L990"><span class="lineNum">     990</span>                 :             : `ifdef RANDOMIZE_INVALID_ASSIGN</span>
<span id="L991"><span class="lineNum">     991</span>                 :             : `define RANDOMIZE</span>
<span id="L992"><span class="lineNum">     992</span>                 :             : `endif</span>
<span id="L993"><span class="lineNum">     993</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L994"><span class="lineNum">     994</span>                 :             : `define RANDOMIZE</span>
<span id="L995"><span class="lineNum">     995</span>                 :             : `endif</span>
<span id="L996"><span class="lineNum">     996</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L997"><span class="lineNum">     997</span>                 :             : `define RANDOMIZE</span>
<span id="L998"><span class="lineNum">     998</span>                 :             : `endif</span>
<span id="L999"><span class="lineNum">     999</span>                 :             : `ifndef RANDOM</span>
<span id="L1000"><span class="lineNum">    1000</span>                 :             : `define RANDOM $random</span>
<span id="L1001"><span class="lineNum">    1001</span>                 :             : `endif</span>
<span id="L1002"><span class="lineNum">    1002</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1003"><span class="lineNum">    1003</span>                 :             :   integer initvar;</span>
<span id="L1004"><span class="lineNum">    1004</span>                 :             : `endif</span>
<span id="L1005"><span class="lineNum">    1005</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L1006"><span class="lineNum">    1006</span>                 :             : `ifdef FIRRTL_BEFORE_INITIAL</span>
<span id="L1007"><span class="lineNum">    1007</span>                 :             : `FIRRTL_BEFORE_INITIAL</span>
<span id="L1008"><span class="lineNum">    1008</span>                 :             : `endif</span>
<span id="L1009"><span class="lineNum">    1009</span>                 :<span class="tlaGNC">           1 : initial begin</span></span>
<span id="L1010"><span class="lineNum">    1010</span>                 :             :   `ifdef RANDOMIZE</span>
<span id="L1011"><span class="lineNum">    1011</span>                 :             :     `ifdef INIT_RANDOM</span>
<span id="L1012"><span class="lineNum">    1012</span>                 :             :       `INIT_RANDOM</span>
<span id="L1013"><span class="lineNum">    1013</span>                 :             :     `endif</span>
<span id="L1014"><span class="lineNum">    1014</span>                 :             :     `ifndef VERILATOR</span>
<span id="L1015"><span class="lineNum">    1015</span>                 :             :       `ifdef RANDOMIZE_DELAY</span>
<span id="L1016"><span class="lineNum">    1016</span>                 :             :         #`RANDOMIZE_DELAY begin end</span>
<span id="L1017"><span class="lineNum">    1017</span>                 :             :       `else</span>
<span id="L1018"><span class="lineNum">    1018</span>                 :             :         #0.002 begin end</span>
<span id="L1019"><span class="lineNum">    1019</span>                 :             :       `endif</span>
<span id="L1020"><span class="lineNum">    1020</span>                 :             :     `endif</span>
<span id="L1021"><span class="lineNum">    1021</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1022"><span class="lineNum">    1022</span>                 :             :   _RAND_0 = {1{`RANDOM}};</span>
<span id="L1023"><span class="lineNum">    1023</span>                 :             :   writeL2BeatCnt_value = _RAND_0[2:0];</span>
<span id="L1024"><span class="lineNum">    1024</span>                 :             :   _RAND_1 = {1{`RANDOM}};</span>
<span id="L1025"><span class="lineNum">    1025</span>                 :             :   state = _RAND_1[3:0];</span>
<span id="L1026"><span class="lineNum">    1026</span>                 :             :   _RAND_2 = {1{`RANDOM}};</span>
<span id="L1027"><span class="lineNum">    1027</span>                 :             :   needFlush = _RAND_2[0:0];</span>
<span id="L1028"><span class="lineNum">    1028</span>                 :             :   _RAND_3 = {1{`RANDOM}};</span>
<span id="L1029"><span class="lineNum">    1029</span>                 :             :   readBeatCnt_value = _RAND_3[2:0];</span>
<span id="L1030"><span class="lineNum">    1030</span>                 :             :   _RAND_4 = {1{`RANDOM}};</span>
<span id="L1031"><span class="lineNum">    1031</span>                 :             :   writeBeatCnt_value = _RAND_4[2:0];</span>
<span id="L1032"><span class="lineNum">    1032</span>                 :             :   _RAND_5 = {1{`RANDOM}};</span>
<span id="L1033"><span class="lineNum">    1033</span>                 :             :   state2 = _RAND_5[1:0];</span>
<span id="L1034"><span class="lineNum">    1034</span>                 :             :   _RAND_6 = {2{`RANDOM}};</span>
<span id="L1035"><span class="lineNum">    1035</span>                 :             :   dataWay_0_data = _RAND_6[63:0];</span>
<span id="L1036"><span class="lineNum">    1036</span>                 :             :   _RAND_7 = {2{`RANDOM}};</span>
<span id="L1037"><span class="lineNum">    1037</span>                 :             :   dataWay_1_data = _RAND_7[63:0];</span>
<span id="L1038"><span class="lineNum">    1038</span>                 :             :   _RAND_8 = {2{`RANDOM}};</span>
<span id="L1039"><span class="lineNum">    1039</span>                 :             :   dataWay_2_data = _RAND_8[63:0];</span>
<span id="L1040"><span class="lineNum">    1040</span>                 :             :   _RAND_9 = {2{`RANDOM}};</span>
<span id="L1041"><span class="lineNum">    1041</span>                 :             :   dataWay_3_data = _RAND_9[63:0];</span>
<span id="L1042"><span class="lineNum">    1042</span>                 :             :   _RAND_10 = {1{`RANDOM}};</span>
<span id="L1043"><span class="lineNum">    1043</span>                 :             :   afterFirstRead = _RAND_10[0:0];</span>
<span id="L1044"><span class="lineNum">    1044</span>                 :             :   _RAND_11 = {1{`RANDOM}};</span>
<span id="L1045"><span class="lineNum">    1045</span>                 :             :   alreadyOutFire = _RAND_11[0:0];</span>
<span id="L1046"><span class="lineNum">    1046</span>                 :             :   _RAND_12 = {2{`RANDOM}};</span>
<span id="L1047"><span class="lineNum">    1047</span>                 :             :   inRdataRegDemand = _RAND_12[63:0];</span>
<span id="L1048"><span class="lineNum">    1048</span>                 :             :   _RAND_13 = {1{`RANDOM}};</span>
<span id="L1049"><span class="lineNum">    1049</span>                 :             :   releaseLast_c_value = _RAND_13[2:0];</span>
<span id="L1050"><span class="lineNum">    1050</span>                 :             :   _RAND_14 = {1{`RANDOM}};</span>
<span id="L1051"><span class="lineNum">    1051</span>                 :             :   respToL1Last_c_value = _RAND_14[2:0];</span>
<span id="L1052"><span class="lineNum">    1052</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L1053"><span class="lineNum">    1053</span>                 :             :   `endif // RANDOMIZE</span>
<span id="L1054"><span class="lineNum">    1054</span>                 :             : end // initial</span>
<span id="L1055"><span class="lineNum">    1055</span>                 :             : `ifdef FIRRTL_AFTER_INITIAL</span>
<span id="L1056"><span class="lineNum">    1056</span>                 :             : `FIRRTL_AFTER_INITIAL</span>
<span id="L1057"><span class="lineNum">    1057</span>                 :             : `endif</span>
<span id="L1058"><span class="lineNum">    1058</span>                 :             : `endif // SYNTHESIS</span>
<span id="L1059"><span class="lineNum">    1059</span>                 :             : endmodule</span>
<span id="L1060"><span class="lineNum">    1060</span>                 :             : module SRAMTemplate(</span>
<span id="L1061"><span class="lineNum">    1061</span>                 :<span class="tlaGNC">        2527 :   input         clock,</span></span>
<span id="L1062"><span class="lineNum">    1062</span>                 :<span class="tlaGNC">           3 :   input         reset,</span></span>
<span id="L1063"><span class="lineNum">    1063</span>                 :<span class="tlaGNC">           6 :   output        io_r_req_ready,</span></span>
<span id="L1064"><span class="lineNum">    1064</span>                 :<span class="tlaGNC">         509 :   input         io_r_req_valid,</span></span>
<span id="L1065"><span class="lineNum">    1065</span>                 :<span class="tlaGNC">           1 :   input  [6:0]  io_r_req_bits_setIdx,</span></span>
<span id="L1066"><span class="lineNum">    1066</span>                 :<span class="tlaGNC">           1 :   output [18:0] io_r_resp_data_0_tag,</span></span>
<span id="L1067"><span class="lineNum">    1067</span>                 :<span class="tlaGNC">           1 :   output        io_r_resp_data_0_valid,</span></span>
<span id="L1068"><span class="lineNum">    1068</span>                 :<span class="tlaGNC">           1 :   output        io_r_resp_data_0_dirty,</span></span>
<span id="L1069"><span class="lineNum">    1069</span>                 :<span class="tlaGNC">           1 :   output [18:0] io_r_resp_data_1_tag,</span></span>
<span id="L1070"><span class="lineNum">    1070</span>                 :<span class="tlaGNC">           1 :   output        io_r_resp_data_1_valid,</span></span>
<span id="L1071"><span class="lineNum">    1071</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output        io_r_resp_data_1_dirty,</span></span>
<span id="L1072"><span class="lineNum">    1072</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   output [18:0] io_r_resp_data_2_tag,</span></span>
<span id="L1073"><span class="lineNum">    1073</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output        io_r_resp_data_2_valid,</span></span>
<span id="L1074"><span class="lineNum">    1074</span>                 :<span class="tlaUNC">           0 :   output        io_r_resp_data_2_dirty,</span></span>
<span id="L1075"><span class="lineNum">    1075</span>                 :<span class="tlaGNC tlaBgGNC">           2 :   output [18:0] io_r_resp_data_3_tag,</span></span>
<span id="L1076"><span class="lineNum">    1076</span>                 :<span class="tlaGNC">           3 :   output        io_r_resp_data_3_valid,</span></span>
<span id="L1077"><span class="lineNum">    1077</span>                 :<span class="tlaGNC">           4 :   output        io_r_resp_data_3_dirty,</span></span>
<span id="L1078"><span class="lineNum">    1078</span>                 :<span class="tlaGNC">           4 :   input         io_w_req_valid,</span></span>
<span id="L1079"><span class="lineNum">    1079</span>                 :<span class="tlaGNC">           1 :   input  [6:0]  io_w_req_bits_setIdx,</span></span>
<span id="L1080"><span class="lineNum">    1080</span>                 :<span class="tlaGNC">           1 :   input  [18:0] io_w_req_bits_data_tag,</span></span>
<span id="L1081"><span class="lineNum">    1081</span>                 :<span class="tlaGNC">           2 :   input         io_w_req_bits_data_dirty,</span></span>
<span id="L1082"><span class="lineNum">    1082</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_w_req_bits_waymask</span></span>
<span id="L1083"><span class="lineNum">    1083</span>                 :             : );</span>
<span id="L1084"><span class="lineNum">    1084</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1085"><span class="lineNum">    1085</span>                 :             :   reg [31:0] _RAND_0;</span>
<span id="L1086"><span class="lineNum">    1086</span>                 :             :   reg [31:0] _RAND_3;</span>
<span id="L1087"><span class="lineNum">    1087</span>                 :             :   reg [31:0] _RAND_6;</span>
<span id="L1088"><span class="lineNum">    1088</span>                 :             :   reg [31:0] _RAND_9;</span>
<span id="L1089"><span class="lineNum">    1089</span>                 :             : `endif // RANDOMIZE_MEM_INIT</span>
<span id="L1090"><span class="lineNum">    1090</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1091"><span class="lineNum">    1091</span>                 :             :   reg [31:0] _RAND_1;</span>
<span id="L1092"><span class="lineNum">    1092</span>                 :             :   reg [31:0] _RAND_2;</span>
<span id="L1093"><span class="lineNum">    1093</span>                 :             :   reg [31:0] _RAND_4;</span>
<span id="L1094"><span class="lineNum">    1094</span>                 :             :   reg [31:0] _RAND_5;</span>
<span id="L1095"><span class="lineNum">    1095</span>                 :             :   reg [31:0] _RAND_7;</span>
<span id="L1096"><span class="lineNum">    1096</span>                 :             :   reg [31:0] _RAND_8;</span>
<span id="L1097"><span class="lineNum">    1097</span>                 :             :   reg [31:0] _RAND_10;</span>
<span id="L1098"><span class="lineNum">    1098</span>                 :             :   reg [31:0] _RAND_11;</span>
<span id="L1099"><span class="lineNum">    1099</span>                 :             :   reg [31:0] _RAND_12;</span>
<span id="L1100"><span class="lineNum">    1100</span>                 :             :   reg [31:0] _RAND_13;</span>
<span id="L1101"><span class="lineNum">    1101</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L1102"><span class="lineNum">    1102</span>                 :             :   reg [20:0] array_0 [0:127]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1103"><span class="lineNum">    1103</span>                 :<span class="tlaGNC">         510 :   wire  array_0_rdata_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1104"><span class="lineNum">    1104</span>                 :<span class="tlaGNC">           1 :   wire [6:0] array_0_rdata_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1105"><span class="lineNum">    1105</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [20:0] array_0_rdata_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1106"><span class="lineNum">    1106</span>                 :<span class="tlaUNC">           0 :   wire [20:0] array_0_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1107"><span class="lineNum">    1107</span>                 :<span class="tlaGNC tlaBgGNC">           3 :   wire [6:0] array_0_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1108"><span class="lineNum">    1108</span>                 :<span class="tlaGNC">           2 :   wire  array_0_MPORT_mask; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1109"><span class="lineNum">    1109</span>                 :<span class="tlaGNC">           6 :   wire  array_0_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1110"><span class="lineNum">    1110</span>                 :<span class="tlaGNC">         510 :   reg  array_0_rdata_MPORT_en_pipe_0;</span></span>
<span id="L1111"><span class="lineNum">    1111</span>                 :<span class="tlaGNC">           1 :   reg [6:0] array_0_rdata_MPORT_addr_pipe_0;</span></span>
<span id="L1112"><span class="lineNum">    1112</span>                 :             :   reg [20:0] array_1 [0:127]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1113"><span class="lineNum">    1113</span>                 :<span class="tlaGNC">         510 :   wire  array_1_rdata_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1114"><span class="lineNum">    1114</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [6:0] array_1_rdata_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1115"><span class="lineNum">    1115</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [20:0] array_1_rdata_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1116"><span class="lineNum">    1116</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [20:0] array_1_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1117"><span class="lineNum">    1117</span>                 :<span class="tlaGNC tlaBgGNC">           3 :   wire [6:0] array_1_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1118"><span class="lineNum">    1118</span>                 :<span class="tlaGNC">           2 :   wire  array_1_MPORT_mask; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1119"><span class="lineNum">    1119</span>                 :<span class="tlaGNC">           6 :   wire  array_1_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1120"><span class="lineNum">    1120</span>                 :<span class="tlaGNC">         510 :   reg  array_1_rdata_MPORT_en_pipe_0;</span></span>
<span id="L1121"><span class="lineNum">    1121</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [6:0] array_1_rdata_MPORT_addr_pipe_0;</span></span>
<span id="L1122"><span class="lineNum">    1122</span>                 :             :   reg [20:0] array_2 [0:127]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1123"><span class="lineNum">    1123</span>                 :<span class="tlaGNC tlaBgGNC">         509 :   wire  array_2_rdata_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1124"><span class="lineNum">    1124</span>                 :<span class="tlaGNC">           1 :   wire [6:0] array_2_rdata_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1125"><span class="lineNum">    1125</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [20:0] array_2_rdata_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1126"><span class="lineNum">    1126</span>                 :<span class="tlaUNC">           0 :   wire [20:0] array_2_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1127"><span class="lineNum">    1127</span>                 :<span class="tlaGNC tlaBgGNC">           3 :   wire [6:0] array_2_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1128"><span class="lineNum">    1128</span>                 :<span class="tlaGNC">           1 :   wire  array_2_MPORT_mask; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1129"><span class="lineNum">    1129</span>                 :<span class="tlaGNC">           6 :   wire  array_2_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1130"><span class="lineNum">    1130</span>                 :<span class="tlaGNC">         509 :   reg  array_2_rdata_MPORT_en_pipe_0;</span></span>
<span id="L1131"><span class="lineNum">    1131</span>                 :<span class="tlaGNC">           1 :   reg [6:0] array_2_rdata_MPORT_addr_pipe_0;</span></span>
<span id="L1132"><span class="lineNum">    1132</span>                 :             :   reg [20:0] array_3 [0:127]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1133"><span class="lineNum">    1133</span>                 :<span class="tlaGNC">         509 :   wire  array_3_rdata_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1134"><span class="lineNum">    1134</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [6:0] array_3_rdata_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1135"><span class="lineNum">    1135</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [20:0] array_3_rdata_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1136"><span class="lineNum">    1136</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [20:0] array_3_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1137"><span class="lineNum">    1137</span>                 :<span class="tlaGNC tlaBgGNC">           3 :   wire [6:0] array_3_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1138"><span class="lineNum">    1138</span>                 :<span class="tlaGNC">           3 :   wire  array_3_MPORT_mask; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1139"><span class="lineNum">    1139</span>                 :<span class="tlaGNC">           6 :   wire  array_3_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1140"><span class="lineNum">    1140</span>                 :<span class="tlaGNC">         509 :   reg  array_3_rdata_MPORT_en_pipe_0;</span></span>
<span id="L1141"><span class="lineNum">    1141</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [6:0] array_3_rdata_MPORT_addr_pipe_0;</span></span>
<span id="L1142"><span class="lineNum">    1142</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   reg  resetState; // @[SRAMTemplate.scala 80:30]</span></span>
<span id="L1143"><span class="lineNum">    1143</span>                 :<span class="tlaGNC">           3 :   reg [6:0] resetSet; // @[Counter.scala 61:40]</span></span>
<span id="L1144"><span class="lineNum">    1144</span>                 :<span class="tlaGNC">           2 :   wire  wrap_wrap = resetSet == 7'h7f; // @[Counter.scala 73:24]</span></span>
<span id="L1145"><span class="lineNum">    1145</span>                 :             :   wire [6:0] _wrap_value_T_1 = resetSet + 7'h1; // @[Counter.scala 77:24]</span>
<span id="L1146"><span class="lineNum">    1146</span>                 :<span class="tlaGNC">           2 :   wire  resetFinish = resetState &amp; wrap_wrap; // @[Counter.scala 118:{16,23} 117:24]</span></span>
<span id="L1147"><span class="lineNum">    1147</span>                 :             :   wire  _GEN_2 = resetFinish ? 1'h0 : resetState; // @[SRAMTemplate.scala 82:24 80:30 82:38]</span>
<span id="L1148"><span class="lineNum">    1148</span>                 :<span class="tlaGNC">           6 :   wire  wen = io_w_req_valid | resetState; // @[SRAMTemplate.scala 88:52]</span></span>
<span id="L1149"><span class="lineNum">    1149</span>                 :             :   wire  _realRen_T = ~wen; // @[SRAMTemplate.scala 89:41]</span>
<span id="L1150"><span class="lineNum">    1150</span>                 :             :   wire [20:0] _wdataword_T = {io_w_req_bits_data_tag,1'h1,io_w_req_bits_data_dirty}; // @[SRAMTemplate.scala 92:78]</span>
<span id="L1151"><span class="lineNum">    1151</span>                 :<span class="tlaGNC">           1 :   wire [3:0] waymask = resetState ? 4'hf : io_w_req_bits_waymask; // @[SRAMTemplate.scala 93:20]</span></span>
<span id="L1152"><span class="lineNum">    1152</span>                 :             :   wire [20:0] _rdata_WIRE_1 = array_0_rdata_MPORT_data; // @[SRAMTemplate.scala 98:{78,78}]</span>
<span id="L1153"><span class="lineNum">    1153</span>                 :             :   wire [20:0] _rdata_WIRE_2 = array_1_rdata_MPORT_data; // @[SRAMTemplate.scala 98:{78,78}]</span>
<span id="L1154"><span class="lineNum">    1154</span>                 :             :   wire [20:0] _rdata_WIRE_3 = array_2_rdata_MPORT_data; // @[SRAMTemplate.scala 98:{78,78}]</span>
<span id="L1155"><span class="lineNum">    1155</span>                 :             :   wire [20:0] _rdata_WIRE_4 = array_3_rdata_MPORT_data; // @[SRAMTemplate.scala 98:{78,78}]</span>
<span id="L1156"><span class="lineNum">    1156</span>                 :             :   assign array_0_rdata_MPORT_en = array_0_rdata_MPORT_en_pipe_0;</span>
<span id="L1157"><span class="lineNum">    1157</span>                 :             :   assign array_0_rdata_MPORT_addr = array_0_rdata_MPORT_addr_pipe_0;</span>
<span id="L1158"><span class="lineNum">    1158</span>                 :             :   assign array_0_rdata_MPORT_data = array_0[array_0_rdata_MPORT_addr]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1159"><span class="lineNum">    1159</span>                 :             :   assign array_0_MPORT_data = resetState ? 21'h0 : _wdataword_T;</span>
<span id="L1160"><span class="lineNum">    1160</span>                 :             :   assign array_0_MPORT_addr = resetState ? resetSet : io_w_req_bits_setIdx;</span>
<span id="L1161"><span class="lineNum">    1161</span>                 :             :   assign array_0_MPORT_mask = waymask[0];</span>
<span id="L1162"><span class="lineNum">    1162</span>                 :             :   assign array_0_MPORT_en = io_w_req_valid | resetState;</span>
<span id="L1163"><span class="lineNum">    1163</span>                 :             :   assign array_1_rdata_MPORT_en = array_1_rdata_MPORT_en_pipe_0;</span>
<span id="L1164"><span class="lineNum">    1164</span>                 :             :   assign array_1_rdata_MPORT_addr = array_1_rdata_MPORT_addr_pipe_0;</span>
<span id="L1165"><span class="lineNum">    1165</span>                 :             :   assign array_1_rdata_MPORT_data = array_1[array_1_rdata_MPORT_addr]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1166"><span class="lineNum">    1166</span>                 :             :   assign array_1_MPORT_data = resetState ? 21'h0 : _wdataword_T;</span>
<span id="L1167"><span class="lineNum">    1167</span>                 :             :   assign array_1_MPORT_addr = resetState ? resetSet : io_w_req_bits_setIdx;</span>
<span id="L1168"><span class="lineNum">    1168</span>                 :             :   assign array_1_MPORT_mask = waymask[1];</span>
<span id="L1169"><span class="lineNum">    1169</span>                 :             :   assign array_1_MPORT_en = io_w_req_valid | resetState;</span>
<span id="L1170"><span class="lineNum">    1170</span>                 :             :   assign array_2_rdata_MPORT_en = array_2_rdata_MPORT_en_pipe_0;</span>
<span id="L1171"><span class="lineNum">    1171</span>                 :             :   assign array_2_rdata_MPORT_addr = array_2_rdata_MPORT_addr_pipe_0;</span>
<span id="L1172"><span class="lineNum">    1172</span>                 :             :   assign array_2_rdata_MPORT_data = array_2[array_2_rdata_MPORT_addr]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1173"><span class="lineNum">    1173</span>                 :             :   assign array_2_MPORT_data = resetState ? 21'h0 : _wdataword_T;</span>
<span id="L1174"><span class="lineNum">    1174</span>                 :             :   assign array_2_MPORT_addr = resetState ? resetSet : io_w_req_bits_setIdx;</span>
<span id="L1175"><span class="lineNum">    1175</span>                 :             :   assign array_2_MPORT_mask = waymask[2];</span>
<span id="L1176"><span class="lineNum">    1176</span>                 :             :   assign array_2_MPORT_en = io_w_req_valid | resetState;</span>
<span id="L1177"><span class="lineNum">    1177</span>                 :             :   assign array_3_rdata_MPORT_en = array_3_rdata_MPORT_en_pipe_0;</span>
<span id="L1178"><span class="lineNum">    1178</span>                 :             :   assign array_3_rdata_MPORT_addr = array_3_rdata_MPORT_addr_pipe_0;</span>
<span id="L1179"><span class="lineNum">    1179</span>                 :             :   assign array_3_rdata_MPORT_data = array_3[array_3_rdata_MPORT_addr]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1180"><span class="lineNum">    1180</span>                 :             :   assign array_3_MPORT_data = resetState ? 21'h0 : _wdataword_T;</span>
<span id="L1181"><span class="lineNum">    1181</span>                 :             :   assign array_3_MPORT_addr = resetState ? resetSet : io_w_req_bits_setIdx;</span>
<span id="L1182"><span class="lineNum">    1182</span>                 :             :   assign array_3_MPORT_mask = waymask[3];</span>
<span id="L1183"><span class="lineNum">    1183</span>                 :             :   assign array_3_MPORT_en = io_w_req_valid | resetState;</span>
<span id="L1184"><span class="lineNum">    1184</span>                 :             :   assign io_r_req_ready = ~resetState &amp; _realRen_T; // @[SRAMTemplate.scala 101:33]</span>
<span id="L1185"><span class="lineNum">    1185</span>                 :             :   assign io_r_resp_data_0_tag = _rdata_WIRE_1[20:2]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1186"><span class="lineNum">    1186</span>                 :             :   assign io_r_resp_data_0_valid = _rdata_WIRE_1[1]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1187"><span class="lineNum">    1187</span>                 :             :   assign io_r_resp_data_0_dirty = _rdata_WIRE_1[0]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1188"><span class="lineNum">    1188</span>                 :             :   assign io_r_resp_data_1_tag = _rdata_WIRE_2[20:2]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1189"><span class="lineNum">    1189</span>                 :             :   assign io_r_resp_data_1_valid = _rdata_WIRE_2[1]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1190"><span class="lineNum">    1190</span>                 :             :   assign io_r_resp_data_1_dirty = _rdata_WIRE_2[0]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1191"><span class="lineNum">    1191</span>                 :             :   assign io_r_resp_data_2_tag = _rdata_WIRE_3[20:2]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1192"><span class="lineNum">    1192</span>                 :             :   assign io_r_resp_data_2_valid = _rdata_WIRE_3[1]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1193"><span class="lineNum">    1193</span>                 :             :   assign io_r_resp_data_2_dirty = _rdata_WIRE_3[0]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1194"><span class="lineNum">    1194</span>                 :             :   assign io_r_resp_data_3_tag = _rdata_WIRE_4[20:2]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1195"><span class="lineNum">    1195</span>                 :             :   assign io_r_resp_data_3_valid = _rdata_WIRE_4[1]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1196"><span class="lineNum">    1196</span>                 :             :   assign io_r_resp_data_3_dirty = _rdata_WIRE_4[0]; // @[SRAMTemplate.scala 98:78]</span>
<span id="L1197"><span class="lineNum">    1197</span>                 :<span class="tlaGNC">        1264 :   always @(posedge clock) begin</span></span>
<span id="L1198"><span class="lineNum">    1198</span>                 :<span class="tlaGNC">         131 :     if (array_0_MPORT_en &amp; array_0_MPORT_mask) begin</span></span>
<span id="L1199"><span class="lineNum">    1199</span>                 :<span class="tlaGNC">         131 :       array_0[array_0_MPORT_addr] &lt;= array_0_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1200"><span class="lineNum">    1200</span>                 :             :     end</span>
<span id="L1201"><span class="lineNum">    1201</span>                 :<span class="tlaGNC">        1264 :     array_0_rdata_MPORT_en_pipe_0 &lt;= io_r_req_valid &amp; _realRen_T;</span></span>
<span id="L1202"><span class="lineNum">    1202</span>                 :<span class="tlaGNC">         314 :     if (io_r_req_valid &amp; _realRen_T) begin</span></span>
<span id="L1203"><span class="lineNum">    1203</span>                 :<span class="tlaGNC">         314 :       array_0_rdata_MPORT_addr_pipe_0 &lt;= io_r_req_bits_setIdx;</span></span>
<span id="L1204"><span class="lineNum">    1204</span>                 :             :     end</span>
<span id="L1205"><span class="lineNum">    1205</span>                 :<span class="tlaGNC">         131 :     if (array_1_MPORT_en &amp; array_1_MPORT_mask) begin</span></span>
<span id="L1206"><span class="lineNum">    1206</span>                 :<span class="tlaGNC">         131 :       array_1[array_1_MPORT_addr] &lt;= array_1_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1207"><span class="lineNum">    1207</span>                 :             :     end</span>
<span id="L1208"><span class="lineNum">    1208</span>                 :<span class="tlaGNC">        1264 :     array_1_rdata_MPORT_en_pipe_0 &lt;= io_r_req_valid &amp; _realRen_T;</span></span>
<span id="L1209"><span class="lineNum">    1209</span>                 :<span class="tlaGNC">         314 :     if (io_r_req_valid &amp; _realRen_T) begin</span></span>
<span id="L1210"><span class="lineNum">    1210</span>                 :<span class="tlaGNC">         314 :       array_1_rdata_MPORT_addr_pipe_0 &lt;= io_r_req_bits_setIdx;</span></span>
<span id="L1211"><span class="lineNum">    1211</span>                 :             :     end</span>
<span id="L1212"><span class="lineNum">    1212</span>                 :<span class="tlaGNC">         131 :     if (array_2_MPORT_en &amp; array_2_MPORT_mask) begin</span></span>
<span id="L1213"><span class="lineNum">    1213</span>                 :<span class="tlaGNC">         131 :       array_2[array_2_MPORT_addr] &lt;= array_2_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1214"><span class="lineNum">    1214</span>                 :             :     end</span>
<span id="L1215"><span class="lineNum">    1215</span>                 :<span class="tlaGNC">        1264 :     array_2_rdata_MPORT_en_pipe_0 &lt;= io_r_req_valid &amp; _realRen_T;</span></span>
<span id="L1216"><span class="lineNum">    1216</span>                 :<span class="tlaGNC">         314 :     if (io_r_req_valid &amp; _realRen_T) begin</span></span>
<span id="L1217"><span class="lineNum">    1217</span>                 :<span class="tlaGNC">         314 :       array_2_rdata_MPORT_addr_pipe_0 &lt;= io_r_req_bits_setIdx;</span></span>
<span id="L1218"><span class="lineNum">    1218</span>                 :             :     end</span>
<span id="L1219"><span class="lineNum">    1219</span>                 :<span class="tlaGNC">         133 :     if (array_3_MPORT_en &amp; array_3_MPORT_mask) begin</span></span>
<span id="L1220"><span class="lineNum">    1220</span>                 :<span class="tlaGNC">         133 :       array_3[array_3_MPORT_addr] &lt;= array_3_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1221"><span class="lineNum">    1221</span>                 :             :     end</span>
<span id="L1222"><span class="lineNum">    1222</span>                 :<span class="tlaGNC">        1264 :     array_3_rdata_MPORT_en_pipe_0 &lt;= io_r_req_valid &amp; _realRen_T;</span></span>
<span id="L1223"><span class="lineNum">    1223</span>                 :<span class="tlaGNC">         314 :     if (io_r_req_valid &amp; _realRen_T) begin</span></span>
<span id="L1224"><span class="lineNum">    1224</span>                 :<span class="tlaGNC">         314 :       array_3_rdata_MPORT_addr_pipe_0 &lt;= io_r_req_bits_setIdx;</span></span>
<span id="L1225"><span class="lineNum">    1225</span>                 :             :     end</span>
<span id="L1226"><span class="lineNum">    1226</span>                 :<span class="tlaGNC">        1264 :     resetState &lt;= reset | _GEN_2; // @[SRAMTemplate.scala 80:{30,30}]</span></span>
<span id="L1227"><span class="lineNum">    1227</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Counter.scala 61:40]</span></span>
<span id="L1228"><span class="lineNum">    1228</span>                 :<span class="tlaGNC">           2 :       resetSet &lt;= 7'h0; // @[Counter.scala 61:40]</span></span>
<span id="L1229"><span class="lineNum">    1229</span>                 :<span class="tlaGNC">         129 :     end else if (resetState) begin // @[Counter.scala 118:16]</span></span>
<span id="L1230"><span class="lineNum">    1230</span>                 :<span class="tlaGNC">         129 :       resetSet &lt;= _wrap_value_T_1; // @[Counter.scala 77:15]</span></span>
<span id="L1231"><span class="lineNum">    1231</span>                 :             :     end</span>
<span id="L1232"><span class="lineNum">    1232</span>                 :             :   end</span>
<span id="L1233"><span class="lineNum">    1233</span>                 :             : // Register and memory initialization</span>
<span id="L1234"><span class="lineNum">    1234</span>                 :             : `ifdef RANDOMIZE_GARBAGE_ASSIGN</span>
<span id="L1235"><span class="lineNum">    1235</span>                 :             : `define RANDOMIZE</span>
<span id="L1236"><span class="lineNum">    1236</span>                 :             : `endif</span>
<span id="L1237"><span class="lineNum">    1237</span>                 :             : `ifdef RANDOMIZE_INVALID_ASSIGN</span>
<span id="L1238"><span class="lineNum">    1238</span>                 :             : `define RANDOMIZE</span>
<span id="L1239"><span class="lineNum">    1239</span>                 :             : `endif</span>
<span id="L1240"><span class="lineNum">    1240</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1241"><span class="lineNum">    1241</span>                 :             : `define RANDOMIZE</span>
<span id="L1242"><span class="lineNum">    1242</span>                 :             : `endif</span>
<span id="L1243"><span class="lineNum">    1243</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1244"><span class="lineNum">    1244</span>                 :             : `define RANDOMIZE</span>
<span id="L1245"><span class="lineNum">    1245</span>                 :             : `endif</span>
<span id="L1246"><span class="lineNum">    1246</span>                 :             : `ifndef RANDOM</span>
<span id="L1247"><span class="lineNum">    1247</span>                 :             : `define RANDOM $random</span>
<span id="L1248"><span class="lineNum">    1248</span>                 :             : `endif</span>
<span id="L1249"><span class="lineNum">    1249</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1250"><span class="lineNum">    1250</span>                 :             :   integer initvar;</span>
<span id="L1251"><span class="lineNum">    1251</span>                 :             : `endif</span>
<span id="L1252"><span class="lineNum">    1252</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L1253"><span class="lineNum">    1253</span>                 :             : `ifdef FIRRTL_BEFORE_INITIAL</span>
<span id="L1254"><span class="lineNum">    1254</span>                 :             : `FIRRTL_BEFORE_INITIAL</span>
<span id="L1255"><span class="lineNum">    1255</span>                 :             : `endif</span>
<span id="L1256"><span class="lineNum">    1256</span>                 :<span class="tlaGNC">           1 : initial begin</span></span>
<span id="L1257"><span class="lineNum">    1257</span>                 :             :   `ifdef RANDOMIZE</span>
<span id="L1258"><span class="lineNum">    1258</span>                 :             :     `ifdef INIT_RANDOM</span>
<span id="L1259"><span class="lineNum">    1259</span>                 :             :       `INIT_RANDOM</span>
<span id="L1260"><span class="lineNum">    1260</span>                 :             :     `endif</span>
<span id="L1261"><span class="lineNum">    1261</span>                 :             :     `ifndef VERILATOR</span>
<span id="L1262"><span class="lineNum">    1262</span>                 :             :       `ifdef RANDOMIZE_DELAY</span>
<span id="L1263"><span class="lineNum">    1263</span>                 :             :         #`RANDOMIZE_DELAY begin end</span>
<span id="L1264"><span class="lineNum">    1264</span>                 :             :       `else</span>
<span id="L1265"><span class="lineNum">    1265</span>                 :             :         #0.002 begin end</span>
<span id="L1266"><span class="lineNum">    1266</span>                 :             :       `endif</span>
<span id="L1267"><span class="lineNum">    1267</span>                 :             :     `endif</span>
<span id="L1268"><span class="lineNum">    1268</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1269"><span class="lineNum">    1269</span>                 :             :   _RAND_0 = {1{`RANDOM}};</span>
<span id="L1270"><span class="lineNum">    1270</span>                 :             :   for (initvar = 0; initvar &lt; 128; initvar = initvar+1)</span>
<span id="L1271"><span class="lineNum">    1271</span>                 :             :     array_0[initvar] = _RAND_0[20:0];</span>
<span id="L1272"><span class="lineNum">    1272</span>                 :             :   _RAND_3 = {1{`RANDOM}};</span>
<span id="L1273"><span class="lineNum">    1273</span>                 :             :   for (initvar = 0; initvar &lt; 128; initvar = initvar+1)</span>
<span id="L1274"><span class="lineNum">    1274</span>                 :             :     array_1[initvar] = _RAND_3[20:0];</span>
<span id="L1275"><span class="lineNum">    1275</span>                 :             :   _RAND_6 = {1{`RANDOM}};</span>
<span id="L1276"><span class="lineNum">    1276</span>                 :             :   for (initvar = 0; initvar &lt; 128; initvar = initvar+1)</span>
<span id="L1277"><span class="lineNum">    1277</span>                 :             :     array_2[initvar] = _RAND_6[20:0];</span>
<span id="L1278"><span class="lineNum">    1278</span>                 :             :   _RAND_9 = {1{`RANDOM}};</span>
<span id="L1279"><span class="lineNum">    1279</span>                 :             :   for (initvar = 0; initvar &lt; 128; initvar = initvar+1)</span>
<span id="L1280"><span class="lineNum">    1280</span>                 :             :     array_3[initvar] = _RAND_9[20:0];</span>
<span id="L1281"><span class="lineNum">    1281</span>                 :             : `endif // RANDOMIZE_MEM_INIT</span>
<span id="L1282"><span class="lineNum">    1282</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1283"><span class="lineNum">    1283</span>                 :             :   _RAND_1 = {1{`RANDOM}};</span>
<span id="L1284"><span class="lineNum">    1284</span>                 :             :   array_0_rdata_MPORT_en_pipe_0 = _RAND_1[0:0];</span>
<span id="L1285"><span class="lineNum">    1285</span>                 :             :   _RAND_2 = {1{`RANDOM}};</span>
<span id="L1286"><span class="lineNum">    1286</span>                 :             :   array_0_rdata_MPORT_addr_pipe_0 = _RAND_2[6:0];</span>
<span id="L1287"><span class="lineNum">    1287</span>                 :             :   _RAND_4 = {1{`RANDOM}};</span>
<span id="L1288"><span class="lineNum">    1288</span>                 :             :   array_1_rdata_MPORT_en_pipe_0 = _RAND_4[0:0];</span>
<span id="L1289"><span class="lineNum">    1289</span>                 :             :   _RAND_5 = {1{`RANDOM}};</span>
<span id="L1290"><span class="lineNum">    1290</span>                 :             :   array_1_rdata_MPORT_addr_pipe_0 = _RAND_5[6:0];</span>
<span id="L1291"><span class="lineNum">    1291</span>                 :             :   _RAND_7 = {1{`RANDOM}};</span>
<span id="L1292"><span class="lineNum">    1292</span>                 :             :   array_2_rdata_MPORT_en_pipe_0 = _RAND_7[0:0];</span>
<span id="L1293"><span class="lineNum">    1293</span>                 :             :   _RAND_8 = {1{`RANDOM}};</span>
<span id="L1294"><span class="lineNum">    1294</span>                 :             :   array_2_rdata_MPORT_addr_pipe_0 = _RAND_8[6:0];</span>
<span id="L1295"><span class="lineNum">    1295</span>                 :             :   _RAND_10 = {1{`RANDOM}};</span>
<span id="L1296"><span class="lineNum">    1296</span>                 :             :   array_3_rdata_MPORT_en_pipe_0 = _RAND_10[0:0];</span>
<span id="L1297"><span class="lineNum">    1297</span>                 :             :   _RAND_11 = {1{`RANDOM}};</span>
<span id="L1298"><span class="lineNum">    1298</span>                 :             :   array_3_rdata_MPORT_addr_pipe_0 = _RAND_11[6:0];</span>
<span id="L1299"><span class="lineNum">    1299</span>                 :             :   _RAND_12 = {1{`RANDOM}};</span>
<span id="L1300"><span class="lineNum">    1300</span>                 :             :   resetState = _RAND_12[0:0];</span>
<span id="L1301"><span class="lineNum">    1301</span>                 :             :   _RAND_13 = {1{`RANDOM}};</span>
<span id="L1302"><span class="lineNum">    1302</span>                 :             :   resetSet = _RAND_13[6:0];</span>
<span id="L1303"><span class="lineNum">    1303</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L1304"><span class="lineNum">    1304</span>                 :             :   `endif // RANDOMIZE</span>
<span id="L1305"><span class="lineNum">    1305</span>                 :             : end // initial</span>
<span id="L1306"><span class="lineNum">    1306</span>                 :             : `ifdef FIRRTL_AFTER_INITIAL</span>
<span id="L1307"><span class="lineNum">    1307</span>                 :             : `FIRRTL_AFTER_INITIAL</span>
<span id="L1308"><span class="lineNum">    1308</span>                 :             : `endif</span>
<span id="L1309"><span class="lineNum">    1309</span>                 :             : `endif // SYNTHESIS</span>
<span id="L1310"><span class="lineNum">    1310</span>                 :             : endmodule</span>
<span id="L1311"><span class="lineNum">    1311</span>                 :             : module Arbiter_2(</span>
<span id="L1312"><span class="lineNum">    1312</span>                 :<span class="tlaGNC">           6 :   output       io_in_0_ready,</span></span>
<span id="L1313"><span class="lineNum">    1313</span>                 :<span class="tlaGNC">         509 :   input        io_in_0_valid,</span></span>
<span id="L1314"><span class="lineNum">    1314</span>                 :<span class="tlaGNC">           1 :   input  [6:0] io_in_0_bits_setIdx,</span></span>
<span id="L1315"><span class="lineNum">    1315</span>                 :<span class="tlaGNC">           6 :   input        io_out_ready,</span></span>
<span id="L1316"><span class="lineNum">    1316</span>                 :<span class="tlaGNC">         509 :   output       io_out_valid,</span></span>
<span id="L1317"><span class="lineNum">    1317</span>                 :<span class="tlaGNC">           1 :   output [6:0] io_out_bits_setIdx</span></span>
<span id="L1318"><span class="lineNum">    1318</span>                 :             : );</span>
<span id="L1319"><span class="lineNum">    1319</span>                 :             :   assign io_in_0_ready = io_out_ready; // @[Arbiter.scala 146:19]</span>
<span id="L1320"><span class="lineNum">    1320</span>                 :             :   assign io_out_valid = io_in_0_valid; // @[Arbiter.scala 147:31]</span>
<span id="L1321"><span class="lineNum">    1321</span>                 :             :   assign io_out_bits_setIdx = io_in_0_bits_setIdx; // @[Arbiter.scala 136:15]</span>
<span id="L1322"><span class="lineNum">    1322</span>                 :             : endmodule</span>
<span id="L1323"><span class="lineNum">    1323</span>                 :             : module SRAMTemplateWithArbiter(</span>
<span id="L1324"><span class="lineNum">    1324</span>                 :<span class="tlaGNC">        2527 :   input         clock,</span></span>
<span id="L1325"><span class="lineNum">    1325</span>                 :<span class="tlaGNC">           3 :   input         reset,</span></span>
<span id="L1326"><span class="lineNum">    1326</span>                 :<span class="tlaGNC">           6 :   output        io_r_0_req_ready,</span></span>
<span id="L1327"><span class="lineNum">    1327</span>                 :<span class="tlaGNC">         509 :   input         io_r_0_req_valid,</span></span>
<span id="L1328"><span class="lineNum">    1328</span>                 :<span class="tlaGNC">           1 :   input  [6:0]  io_r_0_req_bits_setIdx,</span></span>
<span id="L1329"><span class="lineNum">    1329</span>                 :<span class="tlaGNC">           1 :   output [18:0] io_r_0_resp_data_0_tag,</span></span>
<span id="L1330"><span class="lineNum">    1330</span>                 :<span class="tlaGNC">           2 :   output        io_r_0_resp_data_0_valid,</span></span>
<span id="L1331"><span class="lineNum">    1331</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output        io_r_0_resp_data_0_dirty,</span></span>
<span id="L1332"><span class="lineNum">    1332</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   output [18:0] io_r_0_resp_data_1_tag,</span></span>
<span id="L1333"><span class="lineNum">    1333</span>                 :<span class="tlaGNC">           1 :   output        io_r_0_resp_data_1_valid,</span></span>
<span id="L1334"><span class="lineNum">    1334</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output        io_r_0_resp_data_1_dirty,</span></span>
<span id="L1335"><span class="lineNum">    1335</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   output [18:0] io_r_0_resp_data_2_tag,</span></span>
<span id="L1336"><span class="lineNum">    1336</span>                 :<span class="tlaGNC">           1 :   output        io_r_0_resp_data_2_valid,</span></span>
<span id="L1337"><span class="lineNum">    1337</span>                 :<span class="tlaGNC">           1 :   output        io_r_0_resp_data_2_dirty,</span></span>
<span id="L1338"><span class="lineNum">    1338</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output [18:0] io_r_0_resp_data_3_tag,</span></span>
<span id="L1339"><span class="lineNum">    1339</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   output        io_r_0_resp_data_3_valid,</span></span>
<span id="L1340"><span class="lineNum">    1340</span>                 :<span class="tlaGNC">           3 :   output        io_r_0_resp_data_3_dirty,</span></span>
<span id="L1341"><span class="lineNum">    1341</span>                 :<span class="tlaGNC">           4 :   input         io_w_req_valid,</span></span>
<span id="L1342"><span class="lineNum">    1342</span>                 :<span class="tlaGNC">           1 :   input  [6:0]  io_w_req_bits_setIdx,</span></span>
<span id="L1343"><span class="lineNum">    1343</span>                 :<span class="tlaGNC">           1 :   input  [18:0] io_w_req_bits_data_tag,</span></span>
<span id="L1344"><span class="lineNum">    1344</span>                 :<span class="tlaGNC">           2 :   input         io_w_req_bits_data_dirty,</span></span>
<span id="L1345"><span class="lineNum">    1345</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_w_req_bits_waymask</span></span>
<span id="L1346"><span class="lineNum">    1346</span>                 :             : );</span>
<span id="L1347"><span class="lineNum">    1347</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1348"><span class="lineNum">    1348</span>                 :             :   reg [31:0] _RAND_0;</span>
<span id="L1349"><span class="lineNum">    1349</span>                 :             :   reg [31:0] _RAND_1;</span>
<span id="L1350"><span class="lineNum">    1350</span>                 :             :   reg [31:0] _RAND_2;</span>
<span id="L1351"><span class="lineNum">    1351</span>                 :             :   reg [31:0] _RAND_3;</span>
<span id="L1352"><span class="lineNum">    1352</span>                 :             :   reg [31:0] _RAND_4;</span>
<span id="L1353"><span class="lineNum">    1353</span>                 :             :   reg [31:0] _RAND_5;</span>
<span id="L1354"><span class="lineNum">    1354</span>                 :             :   reg [31:0] _RAND_6;</span>
<span id="L1355"><span class="lineNum">    1355</span>                 :             :   reg [31:0] _RAND_7;</span>
<span id="L1356"><span class="lineNum">    1356</span>                 :             :   reg [31:0] _RAND_8;</span>
<span id="L1357"><span class="lineNum">    1357</span>                 :             :   reg [31:0] _RAND_9;</span>
<span id="L1358"><span class="lineNum">    1358</span>                 :             :   reg [31:0] _RAND_10;</span>
<span id="L1359"><span class="lineNum">    1359</span>                 :             :   reg [31:0] _RAND_11;</span>
<span id="L1360"><span class="lineNum">    1360</span>                 :             :   reg [31:0] _RAND_12;</span>
<span id="L1361"><span class="lineNum">    1361</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L1362"><span class="lineNum">    1362</span>                 :<span class="tlaGNC">        2527 :   wire  ram_clock; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1363"><span class="lineNum">    1363</span>                 :<span class="tlaGNC">           3 :   wire  ram_reset; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1364"><span class="lineNum">    1364</span>                 :<span class="tlaGNC">           6 :   wire  ram_io_r_req_ready; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1365"><span class="lineNum">    1365</span>                 :<span class="tlaGNC">         509 :   wire  ram_io_r_req_valid; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1366"><span class="lineNum">    1366</span>                 :<span class="tlaGNC">           1 :   wire [6:0] ram_io_r_req_bits_setIdx; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1367"><span class="lineNum">    1367</span>                 :<span class="tlaGNC">           1 :   wire [18:0] ram_io_r_resp_data_0_tag; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1368"><span class="lineNum">    1368</span>                 :<span class="tlaGNC">           1 :   wire  ram_io_r_resp_data_0_valid; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1369"><span class="lineNum">    1369</span>                 :<span class="tlaGNC">           1 :   wire  ram_io_r_resp_data_0_dirty; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1370"><span class="lineNum">    1370</span>                 :<span class="tlaGNC">           1 :   wire [18:0] ram_io_r_resp_data_1_tag; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1371"><span class="lineNum">    1371</span>                 :<span class="tlaGNC">           1 :   wire  ram_io_r_resp_data_1_valid; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1372"><span class="lineNum">    1372</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  ram_io_r_resp_data_1_dirty; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1373"><span class="lineNum">    1373</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [18:0] ram_io_r_resp_data_2_tag; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1374"><span class="lineNum">    1374</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  ram_io_r_resp_data_2_valid; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1375"><span class="lineNum">    1375</span>                 :<span class="tlaUNC">           0 :   wire  ram_io_r_resp_data_2_dirty; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1376"><span class="lineNum">    1376</span>                 :<span class="tlaGNC tlaBgGNC">           2 :   wire [18:0] ram_io_r_resp_data_3_tag; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1377"><span class="lineNum">    1377</span>                 :<span class="tlaGNC">           3 :   wire  ram_io_r_resp_data_3_valid; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1378"><span class="lineNum">    1378</span>                 :<span class="tlaGNC">           4 :   wire  ram_io_r_resp_data_3_dirty; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1379"><span class="lineNum">    1379</span>                 :<span class="tlaGNC">           4 :   wire  ram_io_w_req_valid; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1380"><span class="lineNum">    1380</span>                 :<span class="tlaGNC">           1 :   wire [6:0] ram_io_w_req_bits_setIdx; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1381"><span class="lineNum">    1381</span>                 :<span class="tlaGNC">           1 :   wire [18:0] ram_io_w_req_bits_data_tag; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1382"><span class="lineNum">    1382</span>                 :<span class="tlaGNC">           2 :   wire  ram_io_w_req_bits_data_dirty; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1383"><span class="lineNum">    1383</span>                 :<span class="tlaGNC">           1 :   wire [3:0] ram_io_w_req_bits_waymask; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1384"><span class="lineNum">    1384</span>                 :<span class="tlaGNC">           6 :   wire  readArb_io_in_0_ready; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1385"><span class="lineNum">    1385</span>                 :<span class="tlaGNC">         509 :   wire  readArb_io_in_0_valid; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1386"><span class="lineNum">    1386</span>                 :<span class="tlaGNC">           1 :   wire [6:0] readArb_io_in_0_bits_setIdx; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1387"><span class="lineNum">    1387</span>                 :<span class="tlaGNC">           6 :   wire  readArb_io_out_ready; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1388"><span class="lineNum">    1388</span>                 :<span class="tlaGNC">         509 :   wire  readArb_io_out_valid; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1389"><span class="lineNum">    1389</span>                 :<span class="tlaGNC">           1 :   wire [6:0] readArb_io_out_bits_setIdx; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1390"><span class="lineNum">    1390</span>                 :<span class="tlaGNC">         508 :   reg  REG; // @[SRAMTemplate.scala 130:58]</span></span>
<span id="L1391"><span class="lineNum">    1391</span>                 :<span class="tlaGNC">           1 :   reg [18:0] r_0_tag; // @[Reg.scala 35:20]</span></span>
<span id="L1392"><span class="lineNum">    1392</span>                 :<span class="tlaGNC">           1 :   reg  r_0_valid; // @[Reg.scala 35:20]</span></span>
<span id="L1393"><span class="lineNum">    1393</span>                 :<span class="tlaGNC">           1 :   reg  r_0_dirty; // @[Reg.scala 35:20]</span></span>
<span id="L1394"><span class="lineNum">    1394</span>                 :<span class="tlaGNC">           1 :   reg [18:0] r_1_tag; // @[Reg.scala 35:20]</span></span>
<span id="L1395"><span class="lineNum">    1395</span>                 :<span class="tlaGNC">           1 :   reg  r_1_valid; // @[Reg.scala 35:20]</span></span>
<span id="L1396"><span class="lineNum">    1396</span>                 :<span class="tlaGNC">           1 :   reg  r_1_dirty; // @[Reg.scala 35:20]</span></span>
<span id="L1397"><span class="lineNum">    1397</span>                 :<span class="tlaGNC">           1 :   reg [18:0] r_2_tag; // @[Reg.scala 35:20]</span></span>
<span id="L1398"><span class="lineNum">    1398</span>                 :<span class="tlaGNC">           1 :   reg  r_2_valid; // @[Reg.scala 35:20]</span></span>
<span id="L1399"><span class="lineNum">    1399</span>                 :<span class="tlaGNC">           2 :   reg  r_2_dirty; // @[Reg.scala 35:20]</span></span>
<span id="L1400"><span class="lineNum">    1400</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [18:0] r_3_tag; // @[Reg.scala 35:20]</span></span>
<span id="L1401"><span class="lineNum">    1401</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   reg  r_3_valid; // @[Reg.scala 35:20]</span></span>
<span id="L1402"><span class="lineNum">    1402</span>                 :<span class="tlaGNC">           4 :   reg  r_3_dirty; // @[Reg.scala 35:20]</span></span>
<span id="L1403"><span class="lineNum">    1403</span>                 :             :   SRAMTemplate ram ( // @[SRAMTemplate.scala 121:19]</span>
<span id="L1404"><span class="lineNum">    1404</span>                 :             :     .clock(ram_clock),</span>
<span id="L1405"><span class="lineNum">    1405</span>                 :             :     .reset(ram_reset),</span>
<span id="L1406"><span class="lineNum">    1406</span>                 :             :     .io_r_req_ready(ram_io_r_req_ready),</span>
<span id="L1407"><span class="lineNum">    1407</span>                 :             :     .io_r_req_valid(ram_io_r_req_valid),</span>
<span id="L1408"><span class="lineNum">    1408</span>                 :             :     .io_r_req_bits_setIdx(ram_io_r_req_bits_setIdx),</span>
<span id="L1409"><span class="lineNum">    1409</span>                 :             :     .io_r_resp_data_0_tag(ram_io_r_resp_data_0_tag),</span>
<span id="L1410"><span class="lineNum">    1410</span>                 :             :     .io_r_resp_data_0_valid(ram_io_r_resp_data_0_valid),</span>
<span id="L1411"><span class="lineNum">    1411</span>                 :             :     .io_r_resp_data_0_dirty(ram_io_r_resp_data_0_dirty),</span>
<span id="L1412"><span class="lineNum">    1412</span>                 :             :     .io_r_resp_data_1_tag(ram_io_r_resp_data_1_tag),</span>
<span id="L1413"><span class="lineNum">    1413</span>                 :             :     .io_r_resp_data_1_valid(ram_io_r_resp_data_1_valid),</span>
<span id="L1414"><span class="lineNum">    1414</span>                 :             :     .io_r_resp_data_1_dirty(ram_io_r_resp_data_1_dirty),</span>
<span id="L1415"><span class="lineNum">    1415</span>                 :             :     .io_r_resp_data_2_tag(ram_io_r_resp_data_2_tag),</span>
<span id="L1416"><span class="lineNum">    1416</span>                 :             :     .io_r_resp_data_2_valid(ram_io_r_resp_data_2_valid),</span>
<span id="L1417"><span class="lineNum">    1417</span>                 :             :     .io_r_resp_data_2_dirty(ram_io_r_resp_data_2_dirty),</span>
<span id="L1418"><span class="lineNum">    1418</span>                 :             :     .io_r_resp_data_3_tag(ram_io_r_resp_data_3_tag),</span>
<span id="L1419"><span class="lineNum">    1419</span>                 :             :     .io_r_resp_data_3_valid(ram_io_r_resp_data_3_valid),</span>
<span id="L1420"><span class="lineNum">    1420</span>                 :             :     .io_r_resp_data_3_dirty(ram_io_r_resp_data_3_dirty),</span>
<span id="L1421"><span class="lineNum">    1421</span>                 :             :     .io_w_req_valid(ram_io_w_req_valid),</span>
<span id="L1422"><span class="lineNum">    1422</span>                 :             :     .io_w_req_bits_setIdx(ram_io_w_req_bits_setIdx),</span>
<span id="L1423"><span class="lineNum">    1423</span>                 :             :     .io_w_req_bits_data_tag(ram_io_w_req_bits_data_tag),</span>
<span id="L1424"><span class="lineNum">    1424</span>                 :             :     .io_w_req_bits_data_dirty(ram_io_w_req_bits_data_dirty),</span>
<span id="L1425"><span class="lineNum">    1425</span>                 :             :     .io_w_req_bits_waymask(ram_io_w_req_bits_waymask)</span>
<span id="L1426"><span class="lineNum">    1426</span>                 :             :   );</span>
<span id="L1427"><span class="lineNum">    1427</span>                 :             :   Arbiter_2 readArb ( // @[SRAMTemplate.scala 124:23]</span>
<span id="L1428"><span class="lineNum">    1428</span>                 :             :     .io_in_0_ready(readArb_io_in_0_ready),</span>
<span id="L1429"><span class="lineNum">    1429</span>                 :             :     .io_in_0_valid(readArb_io_in_0_valid),</span>
<span id="L1430"><span class="lineNum">    1430</span>                 :             :     .io_in_0_bits_setIdx(readArb_io_in_0_bits_setIdx),</span>
<span id="L1431"><span class="lineNum">    1431</span>                 :             :     .io_out_ready(readArb_io_out_ready),</span>
<span id="L1432"><span class="lineNum">    1432</span>                 :             :     .io_out_valid(readArb_io_out_valid),</span>
<span id="L1433"><span class="lineNum">    1433</span>                 :             :     .io_out_bits_setIdx(readArb_io_out_bits_setIdx)</span>
<span id="L1434"><span class="lineNum">    1434</span>                 :             :   );</span>
<span id="L1435"><span class="lineNum">    1435</span>                 :             :   assign io_r_0_req_ready = readArb_io_in_0_ready; // @[SRAMTemplate.scala 125:17]</span>
<span id="L1436"><span class="lineNum">    1436</span>                 :             :   assign io_r_0_resp_data_0_tag = REG ? ram_io_r_resp_data_0_tag : r_0_tag; // @[Hold.scala 23:48]</span>
<span id="L1437"><span class="lineNum">    1437</span>                 :             :   assign io_r_0_resp_data_0_valid = REG ? ram_io_r_resp_data_0_valid : r_0_valid; // @[Hold.scala 23:48]</span>
<span id="L1438"><span class="lineNum">    1438</span>                 :             :   assign io_r_0_resp_data_0_dirty = REG ? ram_io_r_resp_data_0_dirty : r_0_dirty; // @[Hold.scala 23:48]</span>
<span id="L1439"><span class="lineNum">    1439</span>                 :             :   assign io_r_0_resp_data_1_tag = REG ? ram_io_r_resp_data_1_tag : r_1_tag; // @[Hold.scala 23:48]</span>
<span id="L1440"><span class="lineNum">    1440</span>                 :             :   assign io_r_0_resp_data_1_valid = REG ? ram_io_r_resp_data_1_valid : r_1_valid; // @[Hold.scala 23:48]</span>
<span id="L1441"><span class="lineNum">    1441</span>                 :             :   assign io_r_0_resp_data_1_dirty = REG ? ram_io_r_resp_data_1_dirty : r_1_dirty; // @[Hold.scala 23:48]</span>
<span id="L1442"><span class="lineNum">    1442</span>                 :             :   assign io_r_0_resp_data_2_tag = REG ? ram_io_r_resp_data_2_tag : r_2_tag; // @[Hold.scala 23:48]</span>
<span id="L1443"><span class="lineNum">    1443</span>                 :             :   assign io_r_0_resp_data_2_valid = REG ? ram_io_r_resp_data_2_valid : r_2_valid; // @[Hold.scala 23:48]</span>
<span id="L1444"><span class="lineNum">    1444</span>                 :             :   assign io_r_0_resp_data_2_dirty = REG ? ram_io_r_resp_data_2_dirty : r_2_dirty; // @[Hold.scala 23:48]</span>
<span id="L1445"><span class="lineNum">    1445</span>                 :             :   assign io_r_0_resp_data_3_tag = REG ? ram_io_r_resp_data_3_tag : r_3_tag; // @[Hold.scala 23:48]</span>
<span id="L1446"><span class="lineNum">    1446</span>                 :             :   assign io_r_0_resp_data_3_valid = REG ? ram_io_r_resp_data_3_valid : r_3_valid; // @[Hold.scala 23:48]</span>
<span id="L1447"><span class="lineNum">    1447</span>                 :             :   assign io_r_0_resp_data_3_dirty = REG ? ram_io_r_resp_data_3_dirty : r_3_dirty; // @[Hold.scala 23:48]</span>
<span id="L1448"><span class="lineNum">    1448</span>                 :             :   assign ram_clock = clock;</span>
<span id="L1449"><span class="lineNum">    1449</span>                 :             :   assign ram_reset = reset;</span>
<span id="L1450"><span class="lineNum">    1450</span>                 :             :   assign ram_io_r_req_valid = readArb_io_out_valid; // @[SRAMTemplate.scala 126:16]</span>
<span id="L1451"><span class="lineNum">    1451</span>                 :             :   assign ram_io_r_req_bits_setIdx = readArb_io_out_bits_setIdx; // @[SRAMTemplate.scala 126:16]</span>
<span id="L1452"><span class="lineNum">    1452</span>                 :             :   assign ram_io_w_req_valid = io_w_req_valid; // @[SRAMTemplate.scala 122:12]</span>
<span id="L1453"><span class="lineNum">    1453</span>                 :             :   assign ram_io_w_req_bits_setIdx = io_w_req_bits_setIdx; // @[SRAMTemplate.scala 122:12]</span>
<span id="L1454"><span class="lineNum">    1454</span>                 :             :   assign ram_io_w_req_bits_data_tag = io_w_req_bits_data_tag; // @[SRAMTemplate.scala 122:12]</span>
<span id="L1455"><span class="lineNum">    1455</span>                 :             :   assign ram_io_w_req_bits_data_dirty = io_w_req_bits_data_dirty; // @[SRAMTemplate.scala 122:12]</span>
<span id="L1456"><span class="lineNum">    1456</span>                 :             :   assign ram_io_w_req_bits_waymask = io_w_req_bits_waymask; // @[SRAMTemplate.scala 122:12]</span>
<span id="L1457"><span class="lineNum">    1457</span>                 :             :   assign readArb_io_in_0_valid = io_r_0_req_valid; // @[SRAMTemplate.scala 125:17]</span>
<span id="L1458"><span class="lineNum">    1458</span>                 :             :   assign readArb_io_in_0_bits_setIdx = io_r_0_req_bits_setIdx; // @[SRAMTemplate.scala 125:17]</span>
<span id="L1459"><span class="lineNum">    1459</span>                 :             :   assign readArb_io_out_ready = ram_io_r_req_ready; // @[SRAMTemplate.scala 126:16]</span>
<span id="L1460"><span class="lineNum">    1460</span>                 :<span class="tlaGNC">        1264 :   always @(posedge clock) begin</span></span>
<span id="L1461"><span class="lineNum">    1461</span>                 :<span class="tlaGNC">        1264 :     REG &lt;= io_r_0_req_ready &amp; io_r_0_req_valid; // @[Decoupled.scala 51:35]</span></span>
<span id="L1462"><span class="lineNum">    1462</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1463"><span class="lineNum">    1463</span>                 :<span class="tlaGNC">           2 :       r_0_tag &lt;= 19'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1464"><span class="lineNum">    1464</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1465"><span class="lineNum">    1465</span>                 :<span class="tlaGNC">         314 :       r_0_tag &lt;= ram_io_r_resp_data_0_tag; // @[Reg.scala 36:22]</span></span>
<span id="L1466"><span class="lineNum">    1466</span>                 :             :     end</span>
<span id="L1467"><span class="lineNum">    1467</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1468"><span class="lineNum">    1468</span>                 :<span class="tlaGNC">           2 :       r_0_valid &lt;= 1'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1469"><span class="lineNum">    1469</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1470"><span class="lineNum">    1470</span>                 :<span class="tlaGNC">         314 :       r_0_valid &lt;= ram_io_r_resp_data_0_valid; // @[Reg.scala 36:22]</span></span>
<span id="L1471"><span class="lineNum">    1471</span>                 :             :     end</span>
<span id="L1472"><span class="lineNum">    1472</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1473"><span class="lineNum">    1473</span>                 :<span class="tlaGNC">           2 :       r_0_dirty &lt;= 1'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1474"><span class="lineNum">    1474</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1475"><span class="lineNum">    1475</span>                 :<span class="tlaGNC">         314 :       r_0_dirty &lt;= ram_io_r_resp_data_0_dirty; // @[Reg.scala 36:22]</span></span>
<span id="L1476"><span class="lineNum">    1476</span>                 :             :     end</span>
<span id="L1477"><span class="lineNum">    1477</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1478"><span class="lineNum">    1478</span>                 :<span class="tlaGNC">           2 :       r_1_tag &lt;= 19'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1479"><span class="lineNum">    1479</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1480"><span class="lineNum">    1480</span>                 :<span class="tlaGNC">         314 :       r_1_tag &lt;= ram_io_r_resp_data_1_tag; // @[Reg.scala 36:22]</span></span>
<span id="L1481"><span class="lineNum">    1481</span>                 :             :     end</span>
<span id="L1482"><span class="lineNum">    1482</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1483"><span class="lineNum">    1483</span>                 :<span class="tlaGNC">           2 :       r_1_valid &lt;= 1'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1484"><span class="lineNum">    1484</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1485"><span class="lineNum">    1485</span>                 :<span class="tlaGNC">         314 :       r_1_valid &lt;= ram_io_r_resp_data_1_valid; // @[Reg.scala 36:22]</span></span>
<span id="L1486"><span class="lineNum">    1486</span>                 :             :     end</span>
<span id="L1487"><span class="lineNum">    1487</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1488"><span class="lineNum">    1488</span>                 :<span class="tlaGNC">           2 :       r_1_dirty &lt;= 1'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1489"><span class="lineNum">    1489</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1490"><span class="lineNum">    1490</span>                 :<span class="tlaGNC">         314 :       r_1_dirty &lt;= ram_io_r_resp_data_1_dirty; // @[Reg.scala 36:22]</span></span>
<span id="L1491"><span class="lineNum">    1491</span>                 :             :     end</span>
<span id="L1492"><span class="lineNum">    1492</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1493"><span class="lineNum">    1493</span>                 :<span class="tlaGNC">           2 :       r_2_tag &lt;= 19'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1494"><span class="lineNum">    1494</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1495"><span class="lineNum">    1495</span>                 :<span class="tlaGNC">         314 :       r_2_tag &lt;= ram_io_r_resp_data_2_tag; // @[Reg.scala 36:22]</span></span>
<span id="L1496"><span class="lineNum">    1496</span>                 :             :     end</span>
<span id="L1497"><span class="lineNum">    1497</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1498"><span class="lineNum">    1498</span>                 :<span class="tlaGNC">           2 :       r_2_valid &lt;= 1'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1499"><span class="lineNum">    1499</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1500"><span class="lineNum">    1500</span>                 :<span class="tlaGNC">         314 :       r_2_valid &lt;= ram_io_r_resp_data_2_valid; // @[Reg.scala 36:22]</span></span>
<span id="L1501"><span class="lineNum">    1501</span>                 :             :     end</span>
<span id="L1502"><span class="lineNum">    1502</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1503"><span class="lineNum">    1503</span>                 :<span class="tlaGNC">           2 :       r_2_dirty &lt;= 1'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1504"><span class="lineNum">    1504</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1505"><span class="lineNum">    1505</span>                 :<span class="tlaGNC">         314 :       r_2_dirty &lt;= ram_io_r_resp_data_2_dirty; // @[Reg.scala 36:22]</span></span>
<span id="L1506"><span class="lineNum">    1506</span>                 :             :     end</span>
<span id="L1507"><span class="lineNum">    1507</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1508"><span class="lineNum">    1508</span>                 :<span class="tlaGNC">           2 :       r_3_tag &lt;= 19'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1509"><span class="lineNum">    1509</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1510"><span class="lineNum">    1510</span>                 :<span class="tlaGNC">         314 :       r_3_tag &lt;= ram_io_r_resp_data_3_tag; // @[Reg.scala 36:22]</span></span>
<span id="L1511"><span class="lineNum">    1511</span>                 :             :     end</span>
<span id="L1512"><span class="lineNum">    1512</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1513"><span class="lineNum">    1513</span>                 :<span class="tlaGNC">           2 :       r_3_valid &lt;= 1'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1514"><span class="lineNum">    1514</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1515"><span class="lineNum">    1515</span>                 :<span class="tlaGNC">         314 :       r_3_valid &lt;= ram_io_r_resp_data_3_valid; // @[Reg.scala 36:22]</span></span>
<span id="L1516"><span class="lineNum">    1516</span>                 :             :     end</span>
<span id="L1517"><span class="lineNum">    1517</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1518"><span class="lineNum">    1518</span>                 :<span class="tlaGNC">           2 :       r_3_dirty &lt;= 1'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1519"><span class="lineNum">    1519</span>                 :<span class="tlaGNC">         314 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1520"><span class="lineNum">    1520</span>                 :<span class="tlaGNC">         314 :       r_3_dirty &lt;= ram_io_r_resp_data_3_dirty; // @[Reg.scala 36:22]</span></span>
<span id="L1521"><span class="lineNum">    1521</span>                 :             :     end</span>
<span id="L1522"><span class="lineNum">    1522</span>                 :             :   end</span>
<span id="L1523"><span class="lineNum">    1523</span>                 :             : // Register and memory initialization</span>
<span id="L1524"><span class="lineNum">    1524</span>                 :             : `ifdef RANDOMIZE_GARBAGE_ASSIGN</span>
<span id="L1525"><span class="lineNum">    1525</span>                 :             : `define RANDOMIZE</span>
<span id="L1526"><span class="lineNum">    1526</span>                 :             : `endif</span>
<span id="L1527"><span class="lineNum">    1527</span>                 :             : `ifdef RANDOMIZE_INVALID_ASSIGN</span>
<span id="L1528"><span class="lineNum">    1528</span>                 :             : `define RANDOMIZE</span>
<span id="L1529"><span class="lineNum">    1529</span>                 :             : `endif</span>
<span id="L1530"><span class="lineNum">    1530</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1531"><span class="lineNum">    1531</span>                 :             : `define RANDOMIZE</span>
<span id="L1532"><span class="lineNum">    1532</span>                 :             : `endif</span>
<span id="L1533"><span class="lineNum">    1533</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1534"><span class="lineNum">    1534</span>                 :             : `define RANDOMIZE</span>
<span id="L1535"><span class="lineNum">    1535</span>                 :             : `endif</span>
<span id="L1536"><span class="lineNum">    1536</span>                 :             : `ifndef RANDOM</span>
<span id="L1537"><span class="lineNum">    1537</span>                 :             : `define RANDOM $random</span>
<span id="L1538"><span class="lineNum">    1538</span>                 :             : `endif</span>
<span id="L1539"><span class="lineNum">    1539</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1540"><span class="lineNum">    1540</span>                 :             :   integer initvar;</span>
<span id="L1541"><span class="lineNum">    1541</span>                 :             : `endif</span>
<span id="L1542"><span class="lineNum">    1542</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L1543"><span class="lineNum">    1543</span>                 :             : `ifdef FIRRTL_BEFORE_INITIAL</span>
<span id="L1544"><span class="lineNum">    1544</span>                 :             : `FIRRTL_BEFORE_INITIAL</span>
<span id="L1545"><span class="lineNum">    1545</span>                 :             : `endif</span>
<span id="L1546"><span class="lineNum">    1546</span>                 :<span class="tlaGNC">           1 : initial begin</span></span>
<span id="L1547"><span class="lineNum">    1547</span>                 :             :   `ifdef RANDOMIZE</span>
<span id="L1548"><span class="lineNum">    1548</span>                 :             :     `ifdef INIT_RANDOM</span>
<span id="L1549"><span class="lineNum">    1549</span>                 :             :       `INIT_RANDOM</span>
<span id="L1550"><span class="lineNum">    1550</span>                 :             :     `endif</span>
<span id="L1551"><span class="lineNum">    1551</span>                 :             :     `ifndef VERILATOR</span>
<span id="L1552"><span class="lineNum">    1552</span>                 :             :       `ifdef RANDOMIZE_DELAY</span>
<span id="L1553"><span class="lineNum">    1553</span>                 :             :         #`RANDOMIZE_DELAY begin end</span>
<span id="L1554"><span class="lineNum">    1554</span>                 :             :       `else</span>
<span id="L1555"><span class="lineNum">    1555</span>                 :             :         #0.002 begin end</span>
<span id="L1556"><span class="lineNum">    1556</span>                 :             :       `endif</span>
<span id="L1557"><span class="lineNum">    1557</span>                 :             :     `endif</span>
<span id="L1558"><span class="lineNum">    1558</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1559"><span class="lineNum">    1559</span>                 :             :   _RAND_0 = {1{`RANDOM}};</span>
<span id="L1560"><span class="lineNum">    1560</span>                 :             :   REG = _RAND_0[0:0];</span>
<span id="L1561"><span class="lineNum">    1561</span>                 :             :   _RAND_1 = {1{`RANDOM}};</span>
<span id="L1562"><span class="lineNum">    1562</span>                 :             :   r_0_tag = _RAND_1[18:0];</span>
<span id="L1563"><span class="lineNum">    1563</span>                 :             :   _RAND_2 = {1{`RANDOM}};</span>
<span id="L1564"><span class="lineNum">    1564</span>                 :             :   r_0_valid = _RAND_2[0:0];</span>
<span id="L1565"><span class="lineNum">    1565</span>                 :             :   _RAND_3 = {1{`RANDOM}};</span>
<span id="L1566"><span class="lineNum">    1566</span>                 :             :   r_0_dirty = _RAND_3[0:0];</span>
<span id="L1567"><span class="lineNum">    1567</span>                 :             :   _RAND_4 = {1{`RANDOM}};</span>
<span id="L1568"><span class="lineNum">    1568</span>                 :             :   r_1_tag = _RAND_4[18:0];</span>
<span id="L1569"><span class="lineNum">    1569</span>                 :             :   _RAND_5 = {1{`RANDOM}};</span>
<span id="L1570"><span class="lineNum">    1570</span>                 :             :   r_1_valid = _RAND_5[0:0];</span>
<span id="L1571"><span class="lineNum">    1571</span>                 :             :   _RAND_6 = {1{`RANDOM}};</span>
<span id="L1572"><span class="lineNum">    1572</span>                 :             :   r_1_dirty = _RAND_6[0:0];</span>
<span id="L1573"><span class="lineNum">    1573</span>                 :             :   _RAND_7 = {1{`RANDOM}};</span>
<span id="L1574"><span class="lineNum">    1574</span>                 :             :   r_2_tag = _RAND_7[18:0];</span>
<span id="L1575"><span class="lineNum">    1575</span>                 :             :   _RAND_8 = {1{`RANDOM}};</span>
<span id="L1576"><span class="lineNum">    1576</span>                 :             :   r_2_valid = _RAND_8[0:0];</span>
<span id="L1577"><span class="lineNum">    1577</span>                 :             :   _RAND_9 = {1{`RANDOM}};</span>
<span id="L1578"><span class="lineNum">    1578</span>                 :             :   r_2_dirty = _RAND_9[0:0];</span>
<span id="L1579"><span class="lineNum">    1579</span>                 :             :   _RAND_10 = {1{`RANDOM}};</span>
<span id="L1580"><span class="lineNum">    1580</span>                 :             :   r_3_tag = _RAND_10[18:0];</span>
<span id="L1581"><span class="lineNum">    1581</span>                 :             :   _RAND_11 = {1{`RANDOM}};</span>
<span id="L1582"><span class="lineNum">    1582</span>                 :             :   r_3_valid = _RAND_11[0:0];</span>
<span id="L1583"><span class="lineNum">    1583</span>                 :             :   _RAND_12 = {1{`RANDOM}};</span>
<span id="L1584"><span class="lineNum">    1584</span>                 :             :   r_3_dirty = _RAND_12[0:0];</span>
<span id="L1585"><span class="lineNum">    1585</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L1586"><span class="lineNum">    1586</span>                 :             :   `endif // RANDOMIZE</span>
<span id="L1587"><span class="lineNum">    1587</span>                 :             : end // initial</span>
<span id="L1588"><span class="lineNum">    1588</span>                 :             : `ifdef FIRRTL_AFTER_INITIAL</span>
<span id="L1589"><span class="lineNum">    1589</span>                 :             : `FIRRTL_AFTER_INITIAL</span>
<span id="L1590"><span class="lineNum">    1590</span>                 :             : `endif</span>
<span id="L1591"><span class="lineNum">    1591</span>                 :             : `endif // SYNTHESIS</span>
<span id="L1592"><span class="lineNum">    1592</span>                 :             : endmodule</span>
<span id="L1593"><span class="lineNum">    1593</span>                 :             : module SRAMTemplate_1(</span>
<span id="L1594"><span class="lineNum">    1594</span>                 :<span class="tlaGNC">        2527 :   input         clock,</span></span>
<span id="L1595"><span class="lineNum">    1595</span>                 :<span class="tlaGNC">         129 :   output        io_r_req_ready,</span></span>
<span id="L1596"><span class="lineNum">    1596</span>                 :<span class="tlaGNC">         508 :   input         io_r_req_valid,</span></span>
<span id="L1597"><span class="lineNum">    1597</span>                 :<span class="tlaGNC">           1 :   input  [9:0]  io_r_req_bits_setIdx,</span></span>
<span id="L1598"><span class="lineNum">    1598</span>                 :<span class="tlaGNC">           5 :   output [63:0] io_r_resp_data_0_data,</span></span>
<span id="L1599"><span class="lineNum">    1599</span>                 :<span class="tlaGNC">           7 :   output [63:0] io_r_resp_data_1_data,</span></span>
<span id="L1600"><span class="lineNum">    1600</span>                 :<span class="tlaGNC">           6 :   output [63:0] io_r_resp_data_2_data,</span></span>
<span id="L1601"><span class="lineNum">    1601</span>                 :<span class="tlaGNC">           5 :   output [63:0] io_r_resp_data_3_data,</span></span>
<span id="L1602"><span class="lineNum">    1602</span>                 :<span class="tlaGNC">         129 :   input         io_w_req_valid,</span></span>
<span id="L1603"><span class="lineNum">    1603</span>                 :<span class="tlaGNC">           1 :   input  [9:0]  io_w_req_bits_setIdx,</span></span>
<span id="L1604"><span class="lineNum">    1604</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [63:0] io_w_req_bits_data_data,</span></span>
<span id="L1605"><span class="lineNum">    1605</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [3:0]  io_w_req_bits_waymask</span></span>
<span id="L1606"><span class="lineNum">    1606</span>                 :             : );</span>
<span id="L1607"><span class="lineNum">    1607</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1608"><span class="lineNum">    1608</span>                 :             :   reg [63:0] _RAND_0;</span>
<span id="L1609"><span class="lineNum">    1609</span>                 :             :   reg [63:0] _RAND_3;</span>
<span id="L1610"><span class="lineNum">    1610</span>                 :             :   reg [63:0] _RAND_6;</span>
<span id="L1611"><span class="lineNum">    1611</span>                 :             :   reg [63:0] _RAND_9;</span>
<span id="L1612"><span class="lineNum">    1612</span>                 :             : `endif // RANDOMIZE_MEM_INIT</span>
<span id="L1613"><span class="lineNum">    1613</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1614"><span class="lineNum">    1614</span>                 :             :   reg [31:0] _RAND_1;</span>
<span id="L1615"><span class="lineNum">    1615</span>                 :             :   reg [31:0] _RAND_2;</span>
<span id="L1616"><span class="lineNum">    1616</span>                 :             :   reg [31:0] _RAND_4;</span>
<span id="L1617"><span class="lineNum">    1617</span>                 :             :   reg [31:0] _RAND_5;</span>
<span id="L1618"><span class="lineNum">    1618</span>                 :             :   reg [31:0] _RAND_7;</span>
<span id="L1619"><span class="lineNum">    1619</span>                 :             :   reg [31:0] _RAND_8;</span>
<span id="L1620"><span class="lineNum">    1620</span>                 :             :   reg [31:0] _RAND_10;</span>
<span id="L1621"><span class="lineNum">    1621</span>                 :             :   reg [31:0] _RAND_11;</span>
<span id="L1622"><span class="lineNum">    1622</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L1623"><span class="lineNum">    1623</span>                 :             :   reg [63:0] array_0 [0:1023]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1624"><span class="lineNum">    1624</span>                 :<span class="tlaGNC">         390 :   wire  array_0_rdata_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1625"><span class="lineNum">    1625</span>                 :<span class="tlaGNC">           1 :   wire [9:0] array_0_rdata_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1626"><span class="lineNum">    1626</span>                 :<span class="tlaGNC">           5 :   wire [63:0] array_0_rdata_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1627"><span class="lineNum">    1627</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] array_0_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1628"><span class="lineNum">    1628</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [9:0] array_0_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1629"><span class="lineNum">    1629</span>                 :<span class="tlaGNC">           2 :   wire  array_0_MPORT_mask; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1630"><span class="lineNum">    1630</span>                 :<span class="tlaGNC">         129 :   wire  array_0_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1631"><span class="lineNum">    1631</span>                 :<span class="tlaGNC">         390 :   reg  array_0_rdata_MPORT_en_pipe_0;</span></span>
<span id="L1632"><span class="lineNum">    1632</span>                 :<span class="tlaGNC">           1 :   reg [9:0] array_0_rdata_MPORT_addr_pipe_0;</span></span>
<span id="L1633"><span class="lineNum">    1633</span>                 :             :   reg [63:0] array_1 [0:1023]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1634"><span class="lineNum">    1634</span>                 :<span class="tlaGNC">         390 :   wire  array_1_rdata_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1635"><span class="lineNum">    1635</span>                 :<span class="tlaGNC">           1 :   wire [9:0] array_1_rdata_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1636"><span class="lineNum">    1636</span>                 :<span class="tlaGNC">           7 :   wire [63:0] array_1_rdata_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1637"><span class="lineNum">    1637</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] array_1_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1638"><span class="lineNum">    1638</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [9:0] array_1_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1639"><span class="lineNum">    1639</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  array_1_MPORT_mask; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1640"><span class="lineNum">    1640</span>                 :<span class="tlaGNC tlaBgGNC">         129 :   wire  array_1_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1641"><span class="lineNum">    1641</span>                 :<span class="tlaGNC">         390 :   reg  array_1_rdata_MPORT_en_pipe_0;</span></span>
<span id="L1642"><span class="lineNum">    1642</span>                 :<span class="tlaGNC">           1 :   reg [9:0] array_1_rdata_MPORT_addr_pipe_0;</span></span>
<span id="L1643"><span class="lineNum">    1643</span>                 :             :   reg [63:0] array_2 [0:1023]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1644"><span class="lineNum">    1644</span>                 :<span class="tlaGNC">         388 :   wire  array_2_rdata_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1645"><span class="lineNum">    1645</span>                 :<span class="tlaGNC">           1 :   wire [9:0] array_2_rdata_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1646"><span class="lineNum">    1646</span>                 :<span class="tlaGNC">           6 :   wire [63:0] array_2_rdata_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1647"><span class="lineNum">    1647</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] array_2_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1648"><span class="lineNum">    1648</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [9:0] array_2_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1649"><span class="lineNum">    1649</span>                 :<span class="tlaGNC">           1 :   wire  array_2_MPORT_mask; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1650"><span class="lineNum">    1650</span>                 :<span class="tlaGNC">         129 :   wire  array_2_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1651"><span class="lineNum">    1651</span>                 :<span class="tlaGNC">         388 :   reg  array_2_rdata_MPORT_en_pipe_0;</span></span>
<span id="L1652"><span class="lineNum">    1652</span>                 :<span class="tlaGNC">           1 :   reg [9:0] array_2_rdata_MPORT_addr_pipe_0;</span></span>
<span id="L1653"><span class="lineNum">    1653</span>                 :             :   reg [63:0] array_3 [0:1023]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1654"><span class="lineNum">    1654</span>                 :<span class="tlaGNC">         390 :   wire  array_3_rdata_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1655"><span class="lineNum">    1655</span>                 :<span class="tlaGNC">           1 :   wire [9:0] array_3_rdata_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1656"><span class="lineNum">    1656</span>                 :<span class="tlaGNC">           5 :   wire [63:0] array_3_rdata_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1657"><span class="lineNum">    1657</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] array_3_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1658"><span class="lineNum">    1658</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [9:0] array_3_MPORT_addr; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1659"><span class="lineNum">    1659</span>                 :<span class="tlaGNC">           1 :   wire  array_3_MPORT_mask; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1660"><span class="lineNum">    1660</span>                 :<span class="tlaGNC">         129 :   wire  array_3_MPORT_en; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1661"><span class="lineNum">    1661</span>                 :<span class="tlaGNC">         390 :   reg  array_3_rdata_MPORT_en_pipe_0;</span></span>
<span id="L1662"><span class="lineNum">    1662</span>                 :<span class="tlaGNC">           1 :   reg [9:0] array_3_rdata_MPORT_addr_pipe_0;</span></span>
<span id="L1663"><span class="lineNum">    1663</span>                 :             :   wire  _realRen_T = ~io_w_req_valid; // @[SRAMTemplate.scala 89:41]</span>
<span id="L1664"><span class="lineNum">    1664</span>                 :             :   assign array_0_rdata_MPORT_en = array_0_rdata_MPORT_en_pipe_0;</span>
<span id="L1665"><span class="lineNum">    1665</span>                 :             :   assign array_0_rdata_MPORT_addr = array_0_rdata_MPORT_addr_pipe_0;</span>
<span id="L1666"><span class="lineNum">    1666</span>                 :             :   assign array_0_rdata_MPORT_data = array_0[array_0_rdata_MPORT_addr]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1667"><span class="lineNum">    1667</span>                 :             :   assign array_0_MPORT_data = io_w_req_bits_data_data;</span>
<span id="L1668"><span class="lineNum">    1668</span>                 :             :   assign array_0_MPORT_addr = io_w_req_bits_setIdx;</span>
<span id="L1669"><span class="lineNum">    1669</span>                 :             :   assign array_0_MPORT_mask = io_w_req_bits_waymask[0];</span>
<span id="L1670"><span class="lineNum">    1670</span>                 :             :   assign array_0_MPORT_en = io_w_req_valid;</span>
<span id="L1671"><span class="lineNum">    1671</span>                 :             :   assign array_1_rdata_MPORT_en = array_1_rdata_MPORT_en_pipe_0;</span>
<span id="L1672"><span class="lineNum">    1672</span>                 :             :   assign array_1_rdata_MPORT_addr = array_1_rdata_MPORT_addr_pipe_0;</span>
<span id="L1673"><span class="lineNum">    1673</span>                 :             :   assign array_1_rdata_MPORT_data = array_1[array_1_rdata_MPORT_addr]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1674"><span class="lineNum">    1674</span>                 :             :   assign array_1_MPORT_data = io_w_req_bits_data_data;</span>
<span id="L1675"><span class="lineNum">    1675</span>                 :             :   assign array_1_MPORT_addr = io_w_req_bits_setIdx;</span>
<span id="L1676"><span class="lineNum">    1676</span>                 :             :   assign array_1_MPORT_mask = io_w_req_bits_waymask[1];</span>
<span id="L1677"><span class="lineNum">    1677</span>                 :             :   assign array_1_MPORT_en = io_w_req_valid;</span>
<span id="L1678"><span class="lineNum">    1678</span>                 :             :   assign array_2_rdata_MPORT_en = array_2_rdata_MPORT_en_pipe_0;</span>
<span id="L1679"><span class="lineNum">    1679</span>                 :             :   assign array_2_rdata_MPORT_addr = array_2_rdata_MPORT_addr_pipe_0;</span>
<span id="L1680"><span class="lineNum">    1680</span>                 :             :   assign array_2_rdata_MPORT_data = array_2[array_2_rdata_MPORT_addr]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1681"><span class="lineNum">    1681</span>                 :             :   assign array_2_MPORT_data = io_w_req_bits_data_data;</span>
<span id="L1682"><span class="lineNum">    1682</span>                 :             :   assign array_2_MPORT_addr = io_w_req_bits_setIdx;</span>
<span id="L1683"><span class="lineNum">    1683</span>                 :             :   assign array_2_MPORT_mask = io_w_req_bits_waymask[2];</span>
<span id="L1684"><span class="lineNum">    1684</span>                 :             :   assign array_2_MPORT_en = io_w_req_valid;</span>
<span id="L1685"><span class="lineNum">    1685</span>                 :             :   assign array_3_rdata_MPORT_en = array_3_rdata_MPORT_en_pipe_0;</span>
<span id="L1686"><span class="lineNum">    1686</span>                 :             :   assign array_3_rdata_MPORT_addr = array_3_rdata_MPORT_addr_pipe_0;</span>
<span id="L1687"><span class="lineNum">    1687</span>                 :             :   assign array_3_rdata_MPORT_data = array_3[array_3_rdata_MPORT_addr]; // @[SRAMTemplate.scala 76:26]</span>
<span id="L1688"><span class="lineNum">    1688</span>                 :             :   assign array_3_MPORT_data = io_w_req_bits_data_data;</span>
<span id="L1689"><span class="lineNum">    1689</span>                 :             :   assign array_3_MPORT_addr = io_w_req_bits_setIdx;</span>
<span id="L1690"><span class="lineNum">    1690</span>                 :             :   assign array_3_MPORT_mask = io_w_req_bits_waymask[3];</span>
<span id="L1691"><span class="lineNum">    1691</span>                 :             :   assign array_3_MPORT_en = io_w_req_valid;</span>
<span id="L1692"><span class="lineNum">    1692</span>                 :             :   assign io_r_req_ready = ~io_w_req_valid; // @[SRAMTemplate.scala 101:53]</span>
<span id="L1693"><span class="lineNum">    1693</span>                 :             :   assign io_r_resp_data_0_data = array_0_rdata_MPORT_data; // @[SRAMTemplate.scala 98:{78,78}]</span>
<span id="L1694"><span class="lineNum">    1694</span>                 :             :   assign io_r_resp_data_1_data = array_1_rdata_MPORT_data; // @[SRAMTemplate.scala 98:{78,78}]</span>
<span id="L1695"><span class="lineNum">    1695</span>                 :             :   assign io_r_resp_data_2_data = array_2_rdata_MPORT_data; // @[SRAMTemplate.scala 98:{78,78}]</span>
<span id="L1696"><span class="lineNum">    1696</span>                 :             :   assign io_r_resp_data_3_data = array_3_rdata_MPORT_data; // @[SRAMTemplate.scala 98:{78,78}]</span>
<span id="L1697"><span class="lineNum">    1697</span>                 :<span class="tlaGNC">        1264 :   always @(posedge clock) begin</span></span>
<span id="L1698"><span class="lineNum">    1698</span>                 :<span class="tlaGNC">        1264 :     if (array_0_MPORT_en &amp; array_0_MPORT_mask) begin</span></span>
<span id="L1699"><span class="lineNum">    1699</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       array_0[array_0_MPORT_addr] &lt;= array_0_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1700"><span class="lineNum">    1700</span>                 :             :     end</span>
<span id="L1701"><span class="lineNum">    1701</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :     array_0_rdata_MPORT_en_pipe_0 &lt;= io_r_req_valid &amp; _realRen_T;</span></span>
<span id="L1702"><span class="lineNum">    1702</span>                 :<span class="tlaGNC">         194 :     if (io_r_req_valid &amp; _realRen_T) begin</span></span>
<span id="L1703"><span class="lineNum">    1703</span>                 :<span class="tlaGNC">         194 :       array_0_rdata_MPORT_addr_pipe_0 &lt;= io_r_req_bits_setIdx;</span></span>
<span id="L1704"><span class="lineNum">    1704</span>                 :             :     end</span>
<span id="L1705"><span class="lineNum">    1705</span>                 :<span class="tlaGNC">        1264 :     if (array_1_MPORT_en &amp; array_1_MPORT_mask) begin</span></span>
<span id="L1706"><span class="lineNum">    1706</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       array_1[array_1_MPORT_addr] &lt;= array_1_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1707"><span class="lineNum">    1707</span>                 :             :     end</span>
<span id="L1708"><span class="lineNum">    1708</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :     array_1_rdata_MPORT_en_pipe_0 &lt;= io_r_req_valid &amp; _realRen_T;</span></span>
<span id="L1709"><span class="lineNum">    1709</span>                 :<span class="tlaGNC">         194 :     if (io_r_req_valid &amp; _realRen_T) begin</span></span>
<span id="L1710"><span class="lineNum">    1710</span>                 :<span class="tlaGNC">         194 :       array_1_rdata_MPORT_addr_pipe_0 &lt;= io_r_req_bits_setIdx;</span></span>
<span id="L1711"><span class="lineNum">    1711</span>                 :             :     end</span>
<span id="L1712"><span class="lineNum">    1712</span>                 :<span class="tlaGNC">        1264 :     if (array_2_MPORT_en &amp; array_2_MPORT_mask) begin</span></span>
<span id="L1713"><span class="lineNum">    1713</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       array_2[array_2_MPORT_addr] &lt;= array_2_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1714"><span class="lineNum">    1714</span>                 :             :     end</span>
<span id="L1715"><span class="lineNum">    1715</span>                 :<span class="tlaGNC tlaBgGNC">        1264 :     array_2_rdata_MPORT_en_pipe_0 &lt;= io_r_req_valid &amp; _realRen_T;</span></span>
<span id="L1716"><span class="lineNum">    1716</span>                 :<span class="tlaGNC">         194 :     if (io_r_req_valid &amp; _realRen_T) begin</span></span>
<span id="L1717"><span class="lineNum">    1717</span>                 :<span class="tlaGNC">         194 :       array_2_rdata_MPORT_addr_pipe_0 &lt;= io_r_req_bits_setIdx;</span></span>
<span id="L1718"><span class="lineNum">    1718</span>                 :             :     end</span>
<span id="L1719"><span class="lineNum">    1719</span>                 :<span class="tlaGNC">         130 :     if (array_3_MPORT_en &amp; array_3_MPORT_mask) begin</span></span>
<span id="L1720"><span class="lineNum">    1720</span>                 :<span class="tlaGNC">         130 :       array_3[array_3_MPORT_addr] &lt;= array_3_MPORT_data; // @[SRAMTemplate.scala 76:26]</span></span>
<span id="L1721"><span class="lineNum">    1721</span>                 :             :     end</span>
<span id="L1722"><span class="lineNum">    1722</span>                 :<span class="tlaGNC">        1264 :     array_3_rdata_MPORT_en_pipe_0 &lt;= io_r_req_valid &amp; _realRen_T;</span></span>
<span id="L1723"><span class="lineNum">    1723</span>                 :<span class="tlaGNC">         194 :     if (io_r_req_valid &amp; _realRen_T) begin</span></span>
<span id="L1724"><span class="lineNum">    1724</span>                 :<span class="tlaGNC">         194 :       array_3_rdata_MPORT_addr_pipe_0 &lt;= io_r_req_bits_setIdx;</span></span>
<span id="L1725"><span class="lineNum">    1725</span>                 :             :     end</span>
<span id="L1726"><span class="lineNum">    1726</span>                 :             :   end</span>
<span id="L1727"><span class="lineNum">    1727</span>                 :             : // Register and memory initialization</span>
<span id="L1728"><span class="lineNum">    1728</span>                 :             : `ifdef RANDOMIZE_GARBAGE_ASSIGN</span>
<span id="L1729"><span class="lineNum">    1729</span>                 :             : `define RANDOMIZE</span>
<span id="L1730"><span class="lineNum">    1730</span>                 :             : `endif</span>
<span id="L1731"><span class="lineNum">    1731</span>                 :             : `ifdef RANDOMIZE_INVALID_ASSIGN</span>
<span id="L1732"><span class="lineNum">    1732</span>                 :             : `define RANDOMIZE</span>
<span id="L1733"><span class="lineNum">    1733</span>                 :             : `endif</span>
<span id="L1734"><span class="lineNum">    1734</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1735"><span class="lineNum">    1735</span>                 :             : `define RANDOMIZE</span>
<span id="L1736"><span class="lineNum">    1736</span>                 :             : `endif</span>
<span id="L1737"><span class="lineNum">    1737</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1738"><span class="lineNum">    1738</span>                 :             : `define RANDOMIZE</span>
<span id="L1739"><span class="lineNum">    1739</span>                 :             : `endif</span>
<span id="L1740"><span class="lineNum">    1740</span>                 :             : `ifndef RANDOM</span>
<span id="L1741"><span class="lineNum">    1741</span>                 :             : `define RANDOM $random</span>
<span id="L1742"><span class="lineNum">    1742</span>                 :             : `endif</span>
<span id="L1743"><span class="lineNum">    1743</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1744"><span class="lineNum">    1744</span>                 :             :   integer initvar;</span>
<span id="L1745"><span class="lineNum">    1745</span>                 :             : `endif</span>
<span id="L1746"><span class="lineNum">    1746</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L1747"><span class="lineNum">    1747</span>                 :             : `ifdef FIRRTL_BEFORE_INITIAL</span>
<span id="L1748"><span class="lineNum">    1748</span>                 :             : `FIRRTL_BEFORE_INITIAL</span>
<span id="L1749"><span class="lineNum">    1749</span>                 :             : `endif</span>
<span id="L1750"><span class="lineNum">    1750</span>                 :<span class="tlaGNC">           1 : initial begin</span></span>
<span id="L1751"><span class="lineNum">    1751</span>                 :             :   `ifdef RANDOMIZE</span>
<span id="L1752"><span class="lineNum">    1752</span>                 :             :     `ifdef INIT_RANDOM</span>
<span id="L1753"><span class="lineNum">    1753</span>                 :             :       `INIT_RANDOM</span>
<span id="L1754"><span class="lineNum">    1754</span>                 :             :     `endif</span>
<span id="L1755"><span class="lineNum">    1755</span>                 :             :     `ifndef VERILATOR</span>
<span id="L1756"><span class="lineNum">    1756</span>                 :             :       `ifdef RANDOMIZE_DELAY</span>
<span id="L1757"><span class="lineNum">    1757</span>                 :             :         #`RANDOMIZE_DELAY begin end</span>
<span id="L1758"><span class="lineNum">    1758</span>                 :             :       `else</span>
<span id="L1759"><span class="lineNum">    1759</span>                 :             :         #0.002 begin end</span>
<span id="L1760"><span class="lineNum">    1760</span>                 :             :       `endif</span>
<span id="L1761"><span class="lineNum">    1761</span>                 :             :     `endif</span>
<span id="L1762"><span class="lineNum">    1762</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1763"><span class="lineNum">    1763</span>                 :             :   _RAND_0 = {2{`RANDOM}};</span>
<span id="L1764"><span class="lineNum">    1764</span>                 :             :   for (initvar = 0; initvar &lt; 1024; initvar = initvar+1)</span>
<span id="L1765"><span class="lineNum">    1765</span>                 :             :     array_0[initvar] = _RAND_0[63:0];</span>
<span id="L1766"><span class="lineNum">    1766</span>                 :             :   _RAND_3 = {2{`RANDOM}};</span>
<span id="L1767"><span class="lineNum">    1767</span>                 :             :   for (initvar = 0; initvar &lt; 1024; initvar = initvar+1)</span>
<span id="L1768"><span class="lineNum">    1768</span>                 :             :     array_1[initvar] = _RAND_3[63:0];</span>
<span id="L1769"><span class="lineNum">    1769</span>                 :             :   _RAND_6 = {2{`RANDOM}};</span>
<span id="L1770"><span class="lineNum">    1770</span>                 :             :   for (initvar = 0; initvar &lt; 1024; initvar = initvar+1)</span>
<span id="L1771"><span class="lineNum">    1771</span>                 :             :     array_2[initvar] = _RAND_6[63:0];</span>
<span id="L1772"><span class="lineNum">    1772</span>                 :             :   _RAND_9 = {2{`RANDOM}};</span>
<span id="L1773"><span class="lineNum">    1773</span>                 :             :   for (initvar = 0; initvar &lt; 1024; initvar = initvar+1)</span>
<span id="L1774"><span class="lineNum">    1774</span>                 :             :     array_3[initvar] = _RAND_9[63:0];</span>
<span id="L1775"><span class="lineNum">    1775</span>                 :             : `endif // RANDOMIZE_MEM_INIT</span>
<span id="L1776"><span class="lineNum">    1776</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1777"><span class="lineNum">    1777</span>                 :             :   _RAND_1 = {1{`RANDOM}};</span>
<span id="L1778"><span class="lineNum">    1778</span>                 :             :   array_0_rdata_MPORT_en_pipe_0 = _RAND_1[0:0];</span>
<span id="L1779"><span class="lineNum">    1779</span>                 :             :   _RAND_2 = {1{`RANDOM}};</span>
<span id="L1780"><span class="lineNum">    1780</span>                 :             :   array_0_rdata_MPORT_addr_pipe_0 = _RAND_2[9:0];</span>
<span id="L1781"><span class="lineNum">    1781</span>                 :             :   _RAND_4 = {1{`RANDOM}};</span>
<span id="L1782"><span class="lineNum">    1782</span>                 :             :   array_1_rdata_MPORT_en_pipe_0 = _RAND_4[0:0];</span>
<span id="L1783"><span class="lineNum">    1783</span>                 :             :   _RAND_5 = {1{`RANDOM}};</span>
<span id="L1784"><span class="lineNum">    1784</span>                 :             :   array_1_rdata_MPORT_addr_pipe_0 = _RAND_5[9:0];</span>
<span id="L1785"><span class="lineNum">    1785</span>                 :             :   _RAND_7 = {1{`RANDOM}};</span>
<span id="L1786"><span class="lineNum">    1786</span>                 :             :   array_2_rdata_MPORT_en_pipe_0 = _RAND_7[0:0];</span>
<span id="L1787"><span class="lineNum">    1787</span>                 :             :   _RAND_8 = {1{`RANDOM}};</span>
<span id="L1788"><span class="lineNum">    1788</span>                 :             :   array_2_rdata_MPORT_addr_pipe_0 = _RAND_8[9:0];</span>
<span id="L1789"><span class="lineNum">    1789</span>                 :             :   _RAND_10 = {1{`RANDOM}};</span>
<span id="L1790"><span class="lineNum">    1790</span>                 :             :   array_3_rdata_MPORT_en_pipe_0 = _RAND_10[0:0];</span>
<span id="L1791"><span class="lineNum">    1791</span>                 :             :   _RAND_11 = {1{`RANDOM}};</span>
<span id="L1792"><span class="lineNum">    1792</span>                 :             :   array_3_rdata_MPORT_addr_pipe_0 = _RAND_11[9:0];</span>
<span id="L1793"><span class="lineNum">    1793</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L1794"><span class="lineNum">    1794</span>                 :             :   `endif // RANDOMIZE</span>
<span id="L1795"><span class="lineNum">    1795</span>                 :             : end // initial</span>
<span id="L1796"><span class="lineNum">    1796</span>                 :             : `ifdef FIRRTL_AFTER_INITIAL</span>
<span id="L1797"><span class="lineNum">    1797</span>                 :             : `FIRRTL_AFTER_INITIAL</span>
<span id="L1798"><span class="lineNum">    1798</span>                 :             : `endif</span>
<span id="L1799"><span class="lineNum">    1799</span>                 :             : `endif // SYNTHESIS</span>
<span id="L1800"><span class="lineNum">    1800</span>                 :             : endmodule</span>
<span id="L1801"><span class="lineNum">    1801</span>                 :             : module Arbiter_3(</span>
<span id="L1802"><span class="lineNum">    1802</span>                 :<span class="tlaGNC">         129 :   output       io_in_0_ready,</span></span>
<span id="L1803"><span class="lineNum">    1803</span>                 :<span class="tlaGNC">         509 :   input        io_in_0_valid,</span></span>
<span id="L1804"><span class="lineNum">    1804</span>                 :<span class="tlaGNC">           1 :   input  [9:0] io_in_0_bits_setIdx,</span></span>
<span id="L1805"><span class="lineNum">    1805</span>                 :<span class="tlaGNC">         513 :   output       io_in_1_ready,</span></span>
<span id="L1806"><span class="lineNum">    1806</span>                 :<span class="tlaGNC">           1 :   input        io_in_1_valid,</span></span>
<span id="L1807"><span class="lineNum">    1807</span>                 :<span class="tlaGNC">           1 :   input  [9:0] io_in_1_bits_setIdx,</span></span>
<span id="L1808"><span class="lineNum">    1808</span>                 :<span class="tlaGNC">         129 :   input        io_out_ready,</span></span>
<span id="L1809"><span class="lineNum">    1809</span>                 :<span class="tlaGNC">         508 :   output       io_out_valid,</span></span>
<span id="L1810"><span class="lineNum">    1810</span>                 :<span class="tlaGNC">           1 :   output [9:0] io_out_bits_setIdx</span></span>
<span id="L1811"><span class="lineNum">    1811</span>                 :             : );</span>
<span id="L1812"><span class="lineNum">    1812</span>                 :<span class="tlaGNC">         508 :   wire  grant_1 = ~io_in_0_valid; // @[Arbiter.scala 45:78]</span></span>
<span id="L1813"><span class="lineNum">    1813</span>                 :             :   assign io_in_0_ready = io_out_ready; // @[Arbiter.scala 146:19]</span>
<span id="L1814"><span class="lineNum">    1814</span>                 :             :   assign io_in_1_ready = grant_1 &amp; io_out_ready; // @[Arbiter.scala 146:19]</span>
<span id="L1815"><span class="lineNum">    1815</span>                 :             :   assign io_out_valid = ~grant_1 | io_in_1_valid; // @[Arbiter.scala 147:31]</span>
<span id="L1816"><span class="lineNum">    1816</span>                 :             :   assign io_out_bits_setIdx = io_in_0_valid ? io_in_0_bits_setIdx : io_in_1_bits_setIdx; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L1817"><span class="lineNum">    1817</span>                 :             : endmodule</span>
<span id="L1818"><span class="lineNum">    1818</span>                 :             : module SRAMTemplateWithArbiter_1(</span>
<span id="L1819"><span class="lineNum">    1819</span>                 :<span class="tlaGNC">        2527 :   input         clock,</span></span>
<span id="L1820"><span class="lineNum">    1820</span>                 :<span class="tlaGNC">           3 :   input         reset,</span></span>
<span id="L1821"><span class="lineNum">    1821</span>                 :<span class="tlaGNC">         129 :   output        io_r_0_req_ready,</span></span>
<span id="L1822"><span class="lineNum">    1822</span>                 :<span class="tlaGNC">         509 :   input         io_r_0_req_valid,</span></span>
<span id="L1823"><span class="lineNum">    1823</span>                 :<span class="tlaGNC">           1 :   input  [9:0]  io_r_0_req_bits_setIdx,</span></span>
<span id="L1824"><span class="lineNum">    1824</span>                 :<span class="tlaGNC">           6 :   output [63:0] io_r_0_resp_data_0_data,</span></span>
<span id="L1825"><span class="lineNum">    1825</span>                 :<span class="tlaGNC">           9 :   output [63:0] io_r_0_resp_data_1_data,</span></span>
<span id="L1826"><span class="lineNum">    1826</span>                 :<span class="tlaGNC">           6 :   output [63:0] io_r_0_resp_data_2_data,</span></span>
<span id="L1827"><span class="lineNum">    1827</span>                 :<span class="tlaGNC">           6 :   output [63:0] io_r_0_resp_data_3_data,</span></span>
<span id="L1828"><span class="lineNum">    1828</span>                 :<span class="tlaGNC">         513 :   output        io_r_1_req_ready,</span></span>
<span id="L1829"><span class="lineNum">    1829</span>                 :<span class="tlaGNC">           1 :   input         io_r_1_req_valid,</span></span>
<span id="L1830"><span class="lineNum">    1830</span>                 :<span class="tlaGNC">           1 :   input  [9:0]  io_r_1_req_bits_setIdx,</span></span>
<span id="L1831"><span class="lineNum">    1831</span>                 :<span class="tlaGNC">           1 :   output [63:0] io_r_1_resp_data_0_data,</span></span>
<span id="L1832"><span class="lineNum">    1832</span>                 :<span class="tlaGNC">           2 :   output [63:0] io_r_1_resp_data_1_data,</span></span>
<span id="L1833"><span class="lineNum">    1833</span>                 :<span class="tlaGNC">           1 :   output [63:0] io_r_1_resp_data_2_data,</span></span>
<span id="L1834"><span class="lineNum">    1834</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output [63:0] io_r_1_resp_data_3_data,</span></span>
<span id="L1835"><span class="lineNum">    1835</span>                 :<span class="tlaGNC tlaBgGNC">         129 :   input         io_w_req_valid,</span></span>
<span id="L1836"><span class="lineNum">    1836</span>                 :<span class="tlaGNC">           1 :   input  [9:0]  io_w_req_bits_setIdx,</span></span>
<span id="L1837"><span class="lineNum">    1837</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [63:0] io_w_req_bits_data_data,</span></span>
<span id="L1838"><span class="lineNum">    1838</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [3:0]  io_w_req_bits_waymask</span></span>
<span id="L1839"><span class="lineNum">    1839</span>                 :             : );</span>
<span id="L1840"><span class="lineNum">    1840</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1841"><span class="lineNum">    1841</span>                 :             :   reg [31:0] _RAND_0;</span>
<span id="L1842"><span class="lineNum">    1842</span>                 :             :   reg [63:0] _RAND_1;</span>
<span id="L1843"><span class="lineNum">    1843</span>                 :             :   reg [63:0] _RAND_2;</span>
<span id="L1844"><span class="lineNum">    1844</span>                 :             :   reg [63:0] _RAND_3;</span>
<span id="L1845"><span class="lineNum">    1845</span>                 :             :   reg [63:0] _RAND_4;</span>
<span id="L1846"><span class="lineNum">    1846</span>                 :             :   reg [31:0] _RAND_5;</span>
<span id="L1847"><span class="lineNum">    1847</span>                 :             :   reg [63:0] _RAND_6;</span>
<span id="L1848"><span class="lineNum">    1848</span>                 :             :   reg [63:0] _RAND_7;</span>
<span id="L1849"><span class="lineNum">    1849</span>                 :             :   reg [63:0] _RAND_8;</span>
<span id="L1850"><span class="lineNum">    1850</span>                 :             :   reg [63:0] _RAND_9;</span>
<span id="L1851"><span class="lineNum">    1851</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L1852"><span class="lineNum">    1852</span>                 :<span class="tlaGNC">        2527 :   wire  ram_clock; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1853"><span class="lineNum">    1853</span>                 :<span class="tlaGNC">         129 :   wire  ram_io_r_req_ready; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1854"><span class="lineNum">    1854</span>                 :<span class="tlaGNC">         508 :   wire  ram_io_r_req_valid; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1855"><span class="lineNum">    1855</span>                 :<span class="tlaGNC">           1 :   wire [9:0] ram_io_r_req_bits_setIdx; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1856"><span class="lineNum">    1856</span>                 :<span class="tlaGNC">           5 :   wire [63:0] ram_io_r_resp_data_0_data; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1857"><span class="lineNum">    1857</span>                 :<span class="tlaGNC">           7 :   wire [63:0] ram_io_r_resp_data_1_data; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1858"><span class="lineNum">    1858</span>                 :<span class="tlaGNC">           6 :   wire [63:0] ram_io_r_resp_data_2_data; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1859"><span class="lineNum">    1859</span>                 :<span class="tlaGNC">           5 :   wire [63:0] ram_io_r_resp_data_3_data; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1860"><span class="lineNum">    1860</span>                 :<span class="tlaGNC">         129 :   wire  ram_io_w_req_valid; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1861"><span class="lineNum">    1861</span>                 :<span class="tlaGNC">           1 :   wire [9:0] ram_io_w_req_bits_setIdx; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1862"><span class="lineNum">    1862</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] ram_io_w_req_bits_data_data; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1863"><span class="lineNum">    1863</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [3:0] ram_io_w_req_bits_waymask; // @[SRAMTemplate.scala 121:19]</span></span>
<span id="L1864"><span class="lineNum">    1864</span>                 :<span class="tlaGNC">         129 :   wire  readArb_io_in_0_ready; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1865"><span class="lineNum">    1865</span>                 :<span class="tlaGNC">         509 :   wire  readArb_io_in_0_valid; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1866"><span class="lineNum">    1866</span>                 :<span class="tlaGNC">           1 :   wire [9:0] readArb_io_in_0_bits_setIdx; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1867"><span class="lineNum">    1867</span>                 :<span class="tlaGNC">         513 :   wire  readArb_io_in_1_ready; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1868"><span class="lineNum">    1868</span>                 :<span class="tlaGNC">           1 :   wire  readArb_io_in_1_valid; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1869"><span class="lineNum">    1869</span>                 :<span class="tlaGNC">           1 :   wire [9:0] readArb_io_in_1_bits_setIdx; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1870"><span class="lineNum">    1870</span>                 :<span class="tlaGNC">         129 :   wire  readArb_io_out_ready; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1871"><span class="lineNum">    1871</span>                 :<span class="tlaGNC">         508 :   wire  readArb_io_out_valid; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1872"><span class="lineNum">    1872</span>                 :<span class="tlaGNC">           1 :   wire [9:0] readArb_io_out_bits_setIdx; // @[SRAMTemplate.scala 124:23]</span></span>
<span id="L1873"><span class="lineNum">    1873</span>                 :<span class="tlaGNC">         388 :   reg  REG; // @[SRAMTemplate.scala 130:58]</span></span>
<span id="L1874"><span class="lineNum">    1874</span>                 :<span class="tlaGNC">           6 :   reg [63:0] r__0_data; // @[Reg.scala 35:20]</span></span>
<span id="L1875"><span class="lineNum">    1875</span>                 :<span class="tlaGNC">           9 :   reg [63:0] r__1_data; // @[Reg.scala 35:20]</span></span>
<span id="L1876"><span class="lineNum">    1876</span>                 :<span class="tlaGNC">           5 :   reg [63:0] r__2_data; // @[Reg.scala 35:20]</span></span>
<span id="L1877"><span class="lineNum">    1877</span>                 :<span class="tlaGNC">           5 :   reg [63:0] r__3_data; // @[Reg.scala 35:20]</span></span>
<span id="L1878"><span class="lineNum">    1878</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg  REG_1; // @[SRAMTemplate.scala 130:58]</span></span>
<span id="L1879"><span class="lineNum">    1879</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   reg [63:0] r_1_0_data; // @[Reg.scala 35:20]</span></span>
<span id="L1880"><span class="lineNum">    1880</span>                 :<span class="tlaGNC">           1 :   reg [63:0] r_1_1_data; // @[Reg.scala 35:20]</span></span>
<span id="L1881"><span class="lineNum">    1881</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [63:0] r_1_2_data; // @[Reg.scala 35:20]</span></span>
<span id="L1882"><span class="lineNum">    1882</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   reg [63:0] r_1_3_data; // @[Reg.scala 35:20]</span></span>
<span id="L1883"><span class="lineNum">    1883</span>                 :             :   SRAMTemplate_1 ram ( // @[SRAMTemplate.scala 121:19]</span>
<span id="L1884"><span class="lineNum">    1884</span>                 :             :     .clock(ram_clock),</span>
<span id="L1885"><span class="lineNum">    1885</span>                 :             :     .io_r_req_ready(ram_io_r_req_ready),</span>
<span id="L1886"><span class="lineNum">    1886</span>                 :             :     .io_r_req_valid(ram_io_r_req_valid),</span>
<span id="L1887"><span class="lineNum">    1887</span>                 :             :     .io_r_req_bits_setIdx(ram_io_r_req_bits_setIdx),</span>
<span id="L1888"><span class="lineNum">    1888</span>                 :             :     .io_r_resp_data_0_data(ram_io_r_resp_data_0_data),</span>
<span id="L1889"><span class="lineNum">    1889</span>                 :             :     .io_r_resp_data_1_data(ram_io_r_resp_data_1_data),</span>
<span id="L1890"><span class="lineNum">    1890</span>                 :             :     .io_r_resp_data_2_data(ram_io_r_resp_data_2_data),</span>
<span id="L1891"><span class="lineNum">    1891</span>                 :             :     .io_r_resp_data_3_data(ram_io_r_resp_data_3_data),</span>
<span id="L1892"><span class="lineNum">    1892</span>                 :             :     .io_w_req_valid(ram_io_w_req_valid),</span>
<span id="L1893"><span class="lineNum">    1893</span>                 :             :     .io_w_req_bits_setIdx(ram_io_w_req_bits_setIdx),</span>
<span id="L1894"><span class="lineNum">    1894</span>                 :             :     .io_w_req_bits_data_data(ram_io_w_req_bits_data_data),</span>
<span id="L1895"><span class="lineNum">    1895</span>                 :             :     .io_w_req_bits_waymask(ram_io_w_req_bits_waymask)</span>
<span id="L1896"><span class="lineNum">    1896</span>                 :             :   );</span>
<span id="L1897"><span class="lineNum">    1897</span>                 :             :   Arbiter_3 readArb ( // @[SRAMTemplate.scala 124:23]</span>
<span id="L1898"><span class="lineNum">    1898</span>                 :             :     .io_in_0_ready(readArb_io_in_0_ready),</span>
<span id="L1899"><span class="lineNum">    1899</span>                 :             :     .io_in_0_valid(readArb_io_in_0_valid),</span>
<span id="L1900"><span class="lineNum">    1900</span>                 :             :     .io_in_0_bits_setIdx(readArb_io_in_0_bits_setIdx),</span>
<span id="L1901"><span class="lineNum">    1901</span>                 :             :     .io_in_1_ready(readArb_io_in_1_ready),</span>
<span id="L1902"><span class="lineNum">    1902</span>                 :             :     .io_in_1_valid(readArb_io_in_1_valid),</span>
<span id="L1903"><span class="lineNum">    1903</span>                 :             :     .io_in_1_bits_setIdx(readArb_io_in_1_bits_setIdx),</span>
<span id="L1904"><span class="lineNum">    1904</span>                 :             :     .io_out_ready(readArb_io_out_ready),</span>
<span id="L1905"><span class="lineNum">    1905</span>                 :             :     .io_out_valid(readArb_io_out_valid),</span>
<span id="L1906"><span class="lineNum">    1906</span>                 :             :     .io_out_bits_setIdx(readArb_io_out_bits_setIdx)</span>
<span id="L1907"><span class="lineNum">    1907</span>                 :             :   );</span>
<span id="L1908"><span class="lineNum">    1908</span>                 :             :   assign io_r_0_req_ready = readArb_io_in_0_ready; // @[SRAMTemplate.scala 125:17]</span>
<span id="L1909"><span class="lineNum">    1909</span>                 :             :   assign io_r_0_resp_data_0_data = REG ? ram_io_r_resp_data_0_data : r__0_data; // @[Hold.scala 23:48]</span>
<span id="L1910"><span class="lineNum">    1910</span>                 :             :   assign io_r_0_resp_data_1_data = REG ? ram_io_r_resp_data_1_data : r__1_data; // @[Hold.scala 23:48]</span>
<span id="L1911"><span class="lineNum">    1911</span>                 :             :   assign io_r_0_resp_data_2_data = REG ? ram_io_r_resp_data_2_data : r__2_data; // @[Hold.scala 23:48]</span>
<span id="L1912"><span class="lineNum">    1912</span>                 :             :   assign io_r_0_resp_data_3_data = REG ? ram_io_r_resp_data_3_data : r__3_data; // @[Hold.scala 23:48]</span>
<span id="L1913"><span class="lineNum">    1913</span>                 :             :   assign io_r_1_req_ready = readArb_io_in_1_ready; // @[SRAMTemplate.scala 125:17]</span>
<span id="L1914"><span class="lineNum">    1914</span>                 :             :   assign io_r_1_resp_data_0_data = REG_1 ? ram_io_r_resp_data_0_data : r_1_0_data; // @[Hold.scala 23:48]</span>
<span id="L1915"><span class="lineNum">    1915</span>                 :             :   assign io_r_1_resp_data_1_data = REG_1 ? ram_io_r_resp_data_1_data : r_1_1_data; // @[Hold.scala 23:48]</span>
<span id="L1916"><span class="lineNum">    1916</span>                 :             :   assign io_r_1_resp_data_2_data = REG_1 ? ram_io_r_resp_data_2_data : r_1_2_data; // @[Hold.scala 23:48]</span>
<span id="L1917"><span class="lineNum">    1917</span>                 :             :   assign io_r_1_resp_data_3_data = REG_1 ? ram_io_r_resp_data_3_data : r_1_3_data; // @[Hold.scala 23:48]</span>
<span id="L1918"><span class="lineNum">    1918</span>                 :             :   assign ram_clock = clock;</span>
<span id="L1919"><span class="lineNum">    1919</span>                 :             :   assign ram_io_r_req_valid = readArb_io_out_valid; // @[SRAMTemplate.scala 126:16]</span>
<span id="L1920"><span class="lineNum">    1920</span>                 :             :   assign ram_io_r_req_bits_setIdx = readArb_io_out_bits_setIdx; // @[SRAMTemplate.scala 126:16]</span>
<span id="L1921"><span class="lineNum">    1921</span>                 :             :   assign ram_io_w_req_valid = io_w_req_valid; // @[SRAMTemplate.scala 122:12]</span>
<span id="L1922"><span class="lineNum">    1922</span>                 :             :   assign ram_io_w_req_bits_setIdx = io_w_req_bits_setIdx; // @[SRAMTemplate.scala 122:12]</span>
<span id="L1923"><span class="lineNum">    1923</span>                 :             :   assign ram_io_w_req_bits_data_data = io_w_req_bits_data_data; // @[SRAMTemplate.scala 122:12]</span>
<span id="L1924"><span class="lineNum">    1924</span>                 :             :   assign ram_io_w_req_bits_waymask = io_w_req_bits_waymask; // @[SRAMTemplate.scala 122:12]</span>
<span id="L1925"><span class="lineNum">    1925</span>                 :             :   assign readArb_io_in_0_valid = io_r_0_req_valid; // @[SRAMTemplate.scala 125:17]</span>
<span id="L1926"><span class="lineNum">    1926</span>                 :             :   assign readArb_io_in_0_bits_setIdx = io_r_0_req_bits_setIdx; // @[SRAMTemplate.scala 125:17]</span>
<span id="L1927"><span class="lineNum">    1927</span>                 :             :   assign readArb_io_in_1_valid = io_r_1_req_valid; // @[SRAMTemplate.scala 125:17]</span>
<span id="L1928"><span class="lineNum">    1928</span>                 :             :   assign readArb_io_in_1_bits_setIdx = io_r_1_req_bits_setIdx; // @[SRAMTemplate.scala 125:17]</span>
<span id="L1929"><span class="lineNum">    1929</span>                 :             :   assign readArb_io_out_ready = ram_io_r_req_ready; // @[SRAMTemplate.scala 126:16]</span>
<span id="L1930"><span class="lineNum">    1930</span>                 :<span class="tlaGNC">        1264 :   always @(posedge clock) begin</span></span>
<span id="L1931"><span class="lineNum">    1931</span>                 :<span class="tlaGNC">        1264 :     REG &lt;= io_r_0_req_ready &amp; io_r_0_req_valid; // @[Decoupled.scala 51:35]</span></span>
<span id="L1932"><span class="lineNum">    1932</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1933"><span class="lineNum">    1933</span>                 :<span class="tlaGNC">           2 :       r__0_data &lt;= 64'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1934"><span class="lineNum">    1934</span>                 :<span class="tlaGNC">         194 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1935"><span class="lineNum">    1935</span>                 :<span class="tlaGNC">         194 :       r__0_data &lt;= ram_io_r_resp_data_0_data; // @[Reg.scala 36:22]</span></span>
<span id="L1936"><span class="lineNum">    1936</span>                 :             :     end</span>
<span id="L1937"><span class="lineNum">    1937</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1938"><span class="lineNum">    1938</span>                 :<span class="tlaGNC">           2 :       r__1_data &lt;= 64'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1939"><span class="lineNum">    1939</span>                 :<span class="tlaGNC">         194 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1940"><span class="lineNum">    1940</span>                 :<span class="tlaGNC">         194 :       r__1_data &lt;= ram_io_r_resp_data_1_data; // @[Reg.scala 36:22]</span></span>
<span id="L1941"><span class="lineNum">    1941</span>                 :             :     end</span>
<span id="L1942"><span class="lineNum">    1942</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1943"><span class="lineNum">    1943</span>                 :<span class="tlaGNC">           2 :       r__2_data &lt;= 64'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1944"><span class="lineNum">    1944</span>                 :<span class="tlaGNC">         194 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1945"><span class="lineNum">    1945</span>                 :<span class="tlaGNC">         194 :       r__2_data &lt;= ram_io_r_resp_data_2_data; // @[Reg.scala 36:22]</span></span>
<span id="L1946"><span class="lineNum">    1946</span>                 :             :     end</span>
<span id="L1947"><span class="lineNum">    1947</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1948"><span class="lineNum">    1948</span>                 :<span class="tlaGNC">           2 :       r__3_data &lt;= 64'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1949"><span class="lineNum">    1949</span>                 :<span class="tlaGNC">         194 :     end else if (REG) begin // @[Reg.scala 36:18]</span></span>
<span id="L1950"><span class="lineNum">    1950</span>                 :<span class="tlaGNC">         194 :       r__3_data &lt;= ram_io_r_resp_data_3_data; // @[Reg.scala 36:22]</span></span>
<span id="L1951"><span class="lineNum">    1951</span>                 :             :     end</span>
<span id="L1952"><span class="lineNum">    1952</span>                 :<span class="tlaGNC">        1264 :     REG_1 &lt;= io_r_1_req_ready &amp; io_r_1_req_valid; // @[Decoupled.scala 51:35]</span></span>
<span id="L1953"><span class="lineNum">    1953</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1954"><span class="lineNum">    1954</span>                 :<span class="tlaGNC">           2 :       r_1_0_data &lt;= 64'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1955"><span class="lineNum">    1955</span>                 :<span class="tlaGNC">        1262 :     end else if (REG_1) begin // @[Reg.scala 36:18]</span></span>
<span id="L1956"><span class="lineNum">    1956</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       r_1_0_data &lt;= ram_io_r_resp_data_0_data; // @[Reg.scala 36:22]</span></span>
<span id="L1957"><span class="lineNum">    1957</span>                 :             :     end</span>
<span id="L1958"><span class="lineNum">    1958</span>                 :<span class="tlaGNC tlaBgGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1959"><span class="lineNum">    1959</span>                 :<span class="tlaGNC">           2 :       r_1_1_data &lt;= 64'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1960"><span class="lineNum">    1960</span>                 :<span class="tlaGNC">        1262 :     end else if (REG_1) begin // @[Reg.scala 36:18]</span></span>
<span id="L1961"><span class="lineNum">    1961</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       r_1_1_data &lt;= ram_io_r_resp_data_1_data; // @[Reg.scala 36:22]</span></span>
<span id="L1962"><span class="lineNum">    1962</span>                 :             :     end</span>
<span id="L1963"><span class="lineNum">    1963</span>                 :<span class="tlaGNC tlaBgGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1964"><span class="lineNum">    1964</span>                 :<span class="tlaGNC">           2 :       r_1_2_data &lt;= 64'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1965"><span class="lineNum">    1965</span>                 :<span class="tlaGNC">        1262 :     end else if (REG_1) begin // @[Reg.scala 36:18]</span></span>
<span id="L1966"><span class="lineNum">    1966</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       r_1_2_data &lt;= ram_io_r_resp_data_2_data; // @[Reg.scala 36:22]</span></span>
<span id="L1967"><span class="lineNum">    1967</span>                 :             :     end</span>
<span id="L1968"><span class="lineNum">    1968</span>                 :<span class="tlaGNC tlaBgGNC">           2 :     if (reset) begin // @[Reg.scala 35:20]</span></span>
<span id="L1969"><span class="lineNum">    1969</span>                 :<span class="tlaGNC">           2 :       r_1_3_data &lt;= 64'h0; // @[Reg.scala 35:20]</span></span>
<span id="L1970"><span class="lineNum">    1970</span>                 :<span class="tlaGNC">        1262 :     end else if (REG_1) begin // @[Reg.scala 36:18]</span></span>
<span id="L1971"><span class="lineNum">    1971</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       r_1_3_data &lt;= ram_io_r_resp_data_3_data; // @[Reg.scala 36:22]</span></span>
<span id="L1972"><span class="lineNum">    1972</span>                 :             :     end</span>
<span id="L1973"><span class="lineNum">    1973</span>                 :             :   end</span>
<span id="L1974"><span class="lineNum">    1974</span>                 :             : // Register and memory initialization</span>
<span id="L1975"><span class="lineNum">    1975</span>                 :             : `ifdef RANDOMIZE_GARBAGE_ASSIGN</span>
<span id="L1976"><span class="lineNum">    1976</span>                 :             : `define RANDOMIZE</span>
<span id="L1977"><span class="lineNum">    1977</span>                 :             : `endif</span>
<span id="L1978"><span class="lineNum">    1978</span>                 :             : `ifdef RANDOMIZE_INVALID_ASSIGN</span>
<span id="L1979"><span class="lineNum">    1979</span>                 :             : `define RANDOMIZE</span>
<span id="L1980"><span class="lineNum">    1980</span>                 :             : `endif</span>
<span id="L1981"><span class="lineNum">    1981</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L1982"><span class="lineNum">    1982</span>                 :             : `define RANDOMIZE</span>
<span id="L1983"><span class="lineNum">    1983</span>                 :             : `endif</span>
<span id="L1984"><span class="lineNum">    1984</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1985"><span class="lineNum">    1985</span>                 :             : `define RANDOMIZE</span>
<span id="L1986"><span class="lineNum">    1986</span>                 :             : `endif</span>
<span id="L1987"><span class="lineNum">    1987</span>                 :             : `ifndef RANDOM</span>
<span id="L1988"><span class="lineNum">    1988</span>                 :             : `define RANDOM $random</span>
<span id="L1989"><span class="lineNum">    1989</span>                 :             : `endif</span>
<span id="L1990"><span class="lineNum">    1990</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L1991"><span class="lineNum">    1991</span>                 :             :   integer initvar;</span>
<span id="L1992"><span class="lineNum">    1992</span>                 :             : `endif</span>
<span id="L1993"><span class="lineNum">    1993</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L1994"><span class="lineNum">    1994</span>                 :             : `ifdef FIRRTL_BEFORE_INITIAL</span>
<span id="L1995"><span class="lineNum">    1995</span>                 :             : `FIRRTL_BEFORE_INITIAL</span>
<span id="L1996"><span class="lineNum">    1996</span>                 :             : `endif</span>
<span id="L1997"><span class="lineNum">    1997</span>                 :<span class="tlaGNC tlaBgGNC">           1 : initial begin</span></span>
<span id="L1998"><span class="lineNum">    1998</span>                 :             :   `ifdef RANDOMIZE</span>
<span id="L1999"><span class="lineNum">    1999</span>                 :             :     `ifdef INIT_RANDOM</span>
<span id="L2000"><span class="lineNum">    2000</span>                 :             :       `INIT_RANDOM</span>
<span id="L2001"><span class="lineNum">    2001</span>                 :             :     `endif</span>
<span id="L2002"><span class="lineNum">    2002</span>                 :             :     `ifndef VERILATOR</span>
<span id="L2003"><span class="lineNum">    2003</span>                 :             :       `ifdef RANDOMIZE_DELAY</span>
<span id="L2004"><span class="lineNum">    2004</span>                 :             :         #`RANDOMIZE_DELAY begin end</span>
<span id="L2005"><span class="lineNum">    2005</span>                 :             :       `else</span>
<span id="L2006"><span class="lineNum">    2006</span>                 :             :         #0.002 begin end</span>
<span id="L2007"><span class="lineNum">    2007</span>                 :             :       `endif</span>
<span id="L2008"><span class="lineNum">    2008</span>                 :             :     `endif</span>
<span id="L2009"><span class="lineNum">    2009</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L2010"><span class="lineNum">    2010</span>                 :             :   _RAND_0 = {1{`RANDOM}};</span>
<span id="L2011"><span class="lineNum">    2011</span>                 :             :   REG = _RAND_0[0:0];</span>
<span id="L2012"><span class="lineNum">    2012</span>                 :             :   _RAND_1 = {2{`RANDOM}};</span>
<span id="L2013"><span class="lineNum">    2013</span>                 :             :   r__0_data = _RAND_1[63:0];</span>
<span id="L2014"><span class="lineNum">    2014</span>                 :             :   _RAND_2 = {2{`RANDOM}};</span>
<span id="L2015"><span class="lineNum">    2015</span>                 :             :   r__1_data = _RAND_2[63:0];</span>
<span id="L2016"><span class="lineNum">    2016</span>                 :             :   _RAND_3 = {2{`RANDOM}};</span>
<span id="L2017"><span class="lineNum">    2017</span>                 :             :   r__2_data = _RAND_3[63:0];</span>
<span id="L2018"><span class="lineNum">    2018</span>                 :             :   _RAND_4 = {2{`RANDOM}};</span>
<span id="L2019"><span class="lineNum">    2019</span>                 :             :   r__3_data = _RAND_4[63:0];</span>
<span id="L2020"><span class="lineNum">    2020</span>                 :             :   _RAND_5 = {1{`RANDOM}};</span>
<span id="L2021"><span class="lineNum">    2021</span>                 :             :   REG_1 = _RAND_5[0:0];</span>
<span id="L2022"><span class="lineNum">    2022</span>                 :             :   _RAND_6 = {2{`RANDOM}};</span>
<span id="L2023"><span class="lineNum">    2023</span>                 :             :   r_1_0_data = _RAND_6[63:0];</span>
<span id="L2024"><span class="lineNum">    2024</span>                 :             :   _RAND_7 = {2{`RANDOM}};</span>
<span id="L2025"><span class="lineNum">    2025</span>                 :             :   r_1_1_data = _RAND_7[63:0];</span>
<span id="L2026"><span class="lineNum">    2026</span>                 :             :   _RAND_8 = {2{`RANDOM}};</span>
<span id="L2027"><span class="lineNum">    2027</span>                 :             :   r_1_2_data = _RAND_8[63:0];</span>
<span id="L2028"><span class="lineNum">    2028</span>                 :             :   _RAND_9 = {2{`RANDOM}};</span>
<span id="L2029"><span class="lineNum">    2029</span>                 :             :   r_1_3_data = _RAND_9[63:0];</span>
<span id="L2030"><span class="lineNum">    2030</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L2031"><span class="lineNum">    2031</span>                 :             :   `endif // RANDOMIZE</span>
<span id="L2032"><span class="lineNum">    2032</span>                 :             : end // initial</span>
<span id="L2033"><span class="lineNum">    2033</span>                 :             : `ifdef FIRRTL_AFTER_INITIAL</span>
<span id="L2034"><span class="lineNum">    2034</span>                 :             : `FIRRTL_AFTER_INITIAL</span>
<span id="L2035"><span class="lineNum">    2035</span>                 :             : `endif</span>
<span id="L2036"><span class="lineNum">    2036</span>                 :             : `endif // SYNTHESIS</span>
<span id="L2037"><span class="lineNum">    2037</span>                 :             : endmodule</span>
<span id="L2038"><span class="lineNum">    2038</span>                 :             : module Arbiter_4(</span>
<span id="L2039"><span class="lineNum">    2039</span>                 :<span class="tlaGNC">         518 :   output        io_in_0_ready,</span></span>
<span id="L2040"><span class="lineNum">    2040</span>                 :<span class="tlaGNC">           1 :   input         io_in_0_valid,</span></span>
<span id="L2041"><span class="lineNum">    2041</span>                 :<span class="tlaGNC">           1 :   input  [31:0] io_in_0_bits_addr,</span></span>
<span id="L2042"><span class="lineNum">    2042</span>                 :<span class="tlaGNC">           1 :   input  [2:0]  io_in_0_bits_size,</span></span>
<span id="L2043"><span class="lineNum">    2043</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_in_0_bits_cmd,</span></span>
<span id="L2044"><span class="lineNum">    2044</span>                 :<span class="tlaGNC">           1 :   input  [7:0]  io_in_0_bits_wmask,</span></span>
<span id="L2045"><span class="lineNum">    2045</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_in_0_bits_wdata,</span></span>
<span id="L2046"><span class="lineNum">    2046</span>                 :<span class="tlaGNC">         518 :   output        io_in_1_ready,</span></span>
<span id="L2047"><span class="lineNum">    2047</span>                 :<span class="tlaGNC">         513 :   input         io_in_1_valid,</span></span>
<span id="L2048"><span class="lineNum">    2048</span>                 :<span class="tlaGNC">           1 :   input  [31:0] io_in_1_bits_addr,</span></span>
<span id="L2049"><span class="lineNum">    2049</span>                 :<span class="tlaGNC">           1 :   input  [2:0]  io_in_1_bits_size,</span></span>
<span id="L2050"><span class="lineNum">    2050</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [3:0]  io_in_1_bits_cmd,</span></span>
<span id="L2051"><span class="lineNum">    2051</span>                 :<span class="tlaGNC tlaBgGNC">           2 :   input  [7:0]  io_in_1_bits_wmask,</span></span>
<span id="L2052"><span class="lineNum">    2052</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_in_1_bits_wdata,</span></span>
<span id="L2053"><span class="lineNum">    2053</span>                 :<span class="tlaGNC">           1 :   input  [15:0] io_in_1_bits_user,</span></span>
<span id="L2054"><span class="lineNum">    2054</span>                 :<span class="tlaGNC">         518 :   input         io_out_ready,</span></span>
<span id="L2055"><span class="lineNum">    2055</span>                 :<span class="tlaGNC">         513 :   output        io_out_valid,</span></span>
<span id="L2056"><span class="lineNum">    2056</span>                 :<span class="tlaGNC">           1 :   output [31:0] io_out_bits_addr,</span></span>
<span id="L2057"><span class="lineNum">    2057</span>                 :<span class="tlaGNC">           1 :   output [2:0]  io_out_bits_size,</span></span>
<span id="L2058"><span class="lineNum">    2058</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_out_bits_cmd,</span></span>
<span id="L2059"><span class="lineNum">    2059</span>                 :<span class="tlaGNC">           2 :   output [7:0]  io_out_bits_wmask,</span></span>
<span id="L2060"><span class="lineNum">    2060</span>                 :<span class="tlaGNC">           1 :   output [63:0] io_out_bits_wdata,</span></span>
<span id="L2061"><span class="lineNum">    2061</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output [15:0] io_out_bits_user</span></span>
<span id="L2062"><span class="lineNum">    2062</span>                 :             : );</span>
<span id="L2063"><span class="lineNum">    2063</span>                 :<span class="tlaUNC">           0 :   wire  grant_1 = ~io_in_0_valid; // @[Arbiter.scala 45:78]</span></span>
<span id="L2064"><span class="lineNum">    2064</span>                 :             :   assign io_in_0_ready = io_out_ready; // @[Arbiter.scala 146:19]</span>
<span id="L2065"><span class="lineNum">    2065</span>                 :             :   assign io_in_1_ready = grant_1 &amp; io_out_ready; // @[Arbiter.scala 146:19]</span>
<span id="L2066"><span class="lineNum">    2066</span>                 :             :   assign io_out_valid = ~grant_1 | io_in_1_valid; // @[Arbiter.scala 147:31]</span>
<span id="L2067"><span class="lineNum">    2067</span>                 :             :   assign io_out_bits_addr = io_in_0_valid ? io_in_0_bits_addr : io_in_1_bits_addr; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L2068"><span class="lineNum">    2068</span>                 :             :   assign io_out_bits_size = io_in_0_valid ? io_in_0_bits_size : io_in_1_bits_size; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L2069"><span class="lineNum">    2069</span>                 :             :   assign io_out_bits_cmd = io_in_0_valid ? io_in_0_bits_cmd : io_in_1_bits_cmd; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L2070"><span class="lineNum">    2070</span>                 :             :   assign io_out_bits_wmask = io_in_0_valid ? io_in_0_bits_wmask : io_in_1_bits_wmask; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L2071"><span class="lineNum">    2071</span>                 :             :   assign io_out_bits_wdata = io_in_0_valid ? io_in_0_bits_wdata : io_in_1_bits_wdata; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L2072"><span class="lineNum">    2072</span>                 :             :   assign io_out_bits_user = io_in_0_valid ? 16'h0 : io_in_1_bits_user; // @[Arbiter.scala 136:15 138:26 140:19]</span>
<span id="L2073"><span class="lineNum">    2073</span>                 :             : endmodule</span>
<span id="L2074"><span class="lineNum">    2074</span>                 :             : module Cache(</span>
<span id="L2075"><span class="lineNum">    2075</span>                 :<span class="tlaGNC tlaBgGNC">        2527 :   input         clock,</span></span>
<span id="L2076"><span class="lineNum">    2076</span>                 :<span class="tlaGNC">           3 :   input         reset,</span></span>
<span id="L2077"><span class="lineNum">    2077</span>                 :<span class="tlaGNC">         518 :   output        io_in_req_ready,</span></span>
<span id="L2078"><span class="lineNum">    2078</span>                 :<span class="tlaGNC">         513 :   input         io_in_req_valid,</span></span>
<span id="L2079"><span class="lineNum">    2079</span>                 :<span class="tlaGNC">           1 :   input  [31:0] io_in_req_bits_addr,</span></span>
<span id="L2080"><span class="lineNum">    2080</span>                 :<span class="tlaGNC">           1 :   input  [2:0]  io_in_req_bits_size,</span></span>
<span id="L2081"><span class="lineNum">    2081</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   input  [3:0]  io_in_req_bits_cmd,</span></span>
<span id="L2082"><span class="lineNum">    2082</span>                 :<span class="tlaGNC tlaBgGNC">           2 :   input  [7:0]  io_in_req_bits_wmask,</span></span>
<span id="L2083"><span class="lineNum">    2083</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_in_req_bits_wdata,</span></span>
<span id="L2084"><span class="lineNum">    2084</span>                 :<span class="tlaGNC">           1 :   input  [15:0] io_in_req_bits_user,</span></span>
<span id="L2085"><span class="lineNum">    2085</span>                 :<span class="tlaGNC">        1136 :   input         io_in_resp_ready,</span></span>
<span id="L2086"><span class="lineNum">    2086</span>                 :<span class="tlaGNC">         385 :   output        io_in_resp_valid,</span></span>
<span id="L2087"><span class="lineNum">    2087</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_in_resp_bits_cmd,</span></span>
<span id="L2088"><span class="lineNum">    2088</span>                 :<span class="tlaGNC">           7 :   output [63:0] io_in_resp_bits_rdata,</span></span>
<span id="L2089"><span class="lineNum">    2089</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   output [15:0] io_in_resp_bits_user,</span></span>
<span id="L2090"><span class="lineNum">    2090</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   input  [1:0]  io_flush,</span></span>
<span id="L2091"><span class="lineNum">    2091</span>                 :<span class="tlaGNC">           4 :   input         io_out_mem_req_ready,</span></span>
<span id="L2092"><span class="lineNum">    2092</span>                 :<span class="tlaGNC">           5 :   output        io_out_mem_req_valid,</span></span>
<span id="L2093"><span class="lineNum">    2093</span>                 :<span class="tlaGNC">           2 :   output [31:0] io_out_mem_req_bits_addr,</span></span>
<span id="L2094"><span class="lineNum">    2094</span>                 :<span class="tlaGNC">           1 :   output [2:0]  io_out_mem_req_bits_size,</span></span>
<span id="L2095"><span class="lineNum">    2095</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_out_mem_req_bits_cmd,</span></span>
<span id="L2096"><span class="lineNum">    2096</span>                 :<span class="tlaGNC">           1 :   output [7:0]  io_out_mem_req_bits_wmask,</span></span>
<span id="L2097"><span class="lineNum">    2097</span>                 :<span class="tlaGNC">           1 :   output [63:0] io_out_mem_req_bits_wdata,</span></span>
<span id="L2098"><span class="lineNum">    2098</span>                 :<span class="tlaGNC">           1 :   output        io_out_mem_resp_ready,</span></span>
<span id="L2099"><span class="lineNum">    2099</span>                 :<span class="tlaGNC">          32 :   input         io_out_mem_resp_valid,</span></span>
<span id="L2100"><span class="lineNum">    2100</span>                 :<span class="tlaGNC">           2 :   input  [3:0]  io_out_mem_resp_bits_cmd,</span></span>
<span id="L2101"><span class="lineNum">    2101</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_out_mem_resp_bits_rdata,</span></span>
<span id="L2102"><span class="lineNum">    2102</span>                 :<span class="tlaGNC">         518 :   output        io_out_coh_req_ready,</span></span>
<span id="L2103"><span class="lineNum">    2103</span>                 :<span class="tlaGNC">           1 :   input         io_out_coh_req_valid,</span></span>
<span id="L2104"><span class="lineNum">    2104</span>                 :<span class="tlaGNC">           1 :   input  [31:0] io_out_coh_req_bits_addr,</span></span>
<span id="L2105"><span class="lineNum">    2105</span>                 :<span class="tlaGNC">           1 :   input  [2:0]  io_out_coh_req_bits_size,</span></span>
<span id="L2106"><span class="lineNum">    2106</span>                 :<span class="tlaGNC">           1 :   input  [3:0]  io_out_coh_req_bits_cmd,</span></span>
<span id="L2107"><span class="lineNum">    2107</span>                 :<span class="tlaGNC">           1 :   input  [7:0]  io_out_coh_req_bits_wmask,</span></span>
<span id="L2108"><span class="lineNum">    2108</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_out_coh_req_bits_wdata,</span></span>
<span id="L2109"><span class="lineNum">    2109</span>                 :<span class="tlaGNC">           1 :   input         io_out_coh_resp_ready,</span></span>
<span id="L2110"><span class="lineNum">    2110</span>                 :<span class="tlaGNC">           1 :   output        io_out_coh_resp_valid,</span></span>
<span id="L2111"><span class="lineNum">    2111</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_out_coh_resp_bits_cmd,</span></span>
<span id="L2112"><span class="lineNum">    2112</span>                 :<span class="tlaGNC">           1 :   output [63:0] io_out_coh_resp_bits_rdata,</span></span>
<span id="L2113"><span class="lineNum">    2113</span>                 :<span class="tlaGNC">           1 :   input         io_mmio_req_ready,</span></span>
<span id="L2114"><span class="lineNum">    2114</span>                 :<span class="tlaGNC">           1 :   output        io_mmio_req_valid,</span></span>
<span id="L2115"><span class="lineNum">    2115</span>                 :<span class="tlaGNC">           1 :   output [31:0] io_mmio_req_bits_addr,</span></span>
<span id="L2116"><span class="lineNum">    2116</span>                 :<span class="tlaGNC">           1 :   output [2:0]  io_mmio_req_bits_size,</span></span>
<span id="L2117"><span class="lineNum">    2117</span>                 :<span class="tlaGNC">           1 :   output [3:0]  io_mmio_req_bits_cmd,</span></span>
<span id="L2118"><span class="lineNum">    2118</span>                 :<span class="tlaGNC">           2 :   output [7:0]  io_mmio_req_bits_wmask,</span></span>
<span id="L2119"><span class="lineNum">    2119</span>                 :<span class="tlaGNC">           1 :   output [63:0] io_mmio_req_bits_wdata,</span></span>
<span id="L2120"><span class="lineNum">    2120</span>                 :<span class="tlaGNC">           1 :   output        io_mmio_resp_ready,</span></span>
<span id="L2121"><span class="lineNum">    2121</span>                 :<span class="tlaGNC">           1 :   input         io_mmio_resp_valid,</span></span>
<span id="L2122"><span class="lineNum">    2122</span>                 :<span class="tlaGNC">           2 :   input  [3:0]  io_mmio_resp_bits_cmd,</span></span>
<span id="L2123"><span class="lineNum">    2123</span>                 :<span class="tlaGNC">           1 :   input  [63:0] io_mmio_resp_bits_rdata,</span></span>
<span id="L2124"><span class="lineNum">    2124</span>                 :<span class="tlaGNC">         381 :   output        io_empty</span></span>
<span id="L2125"><span class="lineNum">    2125</span>                 :             : );</span>
<span id="L2126"><span class="lineNum">    2126</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L2127"><span class="lineNum">    2127</span>                 :             :   reg [31:0] _RAND_0;</span>
<span id="L2128"><span class="lineNum">    2128</span>                 :             :   reg [31:0] _RAND_1;</span>
<span id="L2129"><span class="lineNum">    2129</span>                 :             :   reg [31:0] _RAND_2;</span>
<span id="L2130"><span class="lineNum">    2130</span>                 :             :   reg [31:0] _RAND_3;</span>
<span id="L2131"><span class="lineNum">    2131</span>                 :             :   reg [31:0] _RAND_4;</span>
<span id="L2132"><span class="lineNum">    2132</span>                 :             :   reg [63:0] _RAND_5;</span>
<span id="L2133"><span class="lineNum">    2133</span>                 :             :   reg [31:0] _RAND_6;</span>
<span id="L2134"><span class="lineNum">    2134</span>                 :             :   reg [31:0] _RAND_7;</span>
<span id="L2135"><span class="lineNum">    2135</span>                 :             :   reg [31:0] _RAND_8;</span>
<span id="L2136"><span class="lineNum">    2136</span>                 :             :   reg [31:0] _RAND_9;</span>
<span id="L2137"><span class="lineNum">    2137</span>                 :             :   reg [31:0] _RAND_10;</span>
<span id="L2138"><span class="lineNum">    2138</span>                 :             :   reg [31:0] _RAND_11;</span>
<span id="L2139"><span class="lineNum">    2139</span>                 :             :   reg [63:0] _RAND_12;</span>
<span id="L2140"><span class="lineNum">    2140</span>                 :             :   reg [31:0] _RAND_13;</span>
<span id="L2141"><span class="lineNum">    2141</span>                 :             :   reg [31:0] _RAND_14;</span>
<span id="L2142"><span class="lineNum">    2142</span>                 :             :   reg [31:0] _RAND_15;</span>
<span id="L2143"><span class="lineNum">    2143</span>                 :             :   reg [31:0] _RAND_16;</span>
<span id="L2144"><span class="lineNum">    2144</span>                 :             :   reg [31:0] _RAND_17;</span>
<span id="L2145"><span class="lineNum">    2145</span>                 :             :   reg [31:0] _RAND_18;</span>
<span id="L2146"><span class="lineNum">    2146</span>                 :             :   reg [31:0] _RAND_19;</span>
<span id="L2147"><span class="lineNum">    2147</span>                 :             :   reg [31:0] _RAND_20;</span>
<span id="L2148"><span class="lineNum">    2148</span>                 :             :   reg [31:0] _RAND_21;</span>
<span id="L2149"><span class="lineNum">    2149</span>                 :             :   reg [63:0] _RAND_22;</span>
<span id="L2150"><span class="lineNum">    2150</span>                 :             :   reg [63:0] _RAND_23;</span>
<span id="L2151"><span class="lineNum">    2151</span>                 :             :   reg [63:0] _RAND_24;</span>
<span id="L2152"><span class="lineNum">    2152</span>                 :             :   reg [63:0] _RAND_25;</span>
<span id="L2153"><span class="lineNum">    2153</span>                 :             :   reg [31:0] _RAND_26;</span>
<span id="L2154"><span class="lineNum">    2154</span>                 :             :   reg [31:0] _RAND_27;</span>
<span id="L2155"><span class="lineNum">    2155</span>                 :             :   reg [31:0] _RAND_28;</span>
<span id="L2156"><span class="lineNum">    2156</span>                 :             :   reg [31:0] _RAND_29;</span>
<span id="L2157"><span class="lineNum">    2157</span>                 :             :   reg [63:0] _RAND_30;</span>
<span id="L2158"><span class="lineNum">    2158</span>                 :             :   reg [31:0] _RAND_31;</span>
<span id="L2159"><span class="lineNum">    2159</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L2160"><span class="lineNum">    2160</span>                 :<span class="tlaGNC">         518 :   wire  s1_io_in_ready; // @[Cache.scala 804:18]</span></span>
<span id="L2161"><span class="lineNum">    2161</span>                 :<span class="tlaGNC">         513 :   wire  s1_io_in_valid; // @[Cache.scala 804:18]</span></span>
<span id="L2162"><span class="lineNum">    2162</span>                 :<span class="tlaGNC">           1 :   wire [31:0] s1_io_in_bits_addr; // @[Cache.scala 804:18]</span></span>
<span id="L2163"><span class="lineNum">    2163</span>                 :<span class="tlaGNC">           1 :   wire [2:0] s1_io_in_bits_size; // @[Cache.scala 804:18]</span></span>
<span id="L2164"><span class="lineNum">    2164</span>                 :<span class="tlaGNC">           1 :   wire [3:0] s1_io_in_bits_cmd; // @[Cache.scala 804:18]</span></span>
<span id="L2165"><span class="lineNum">    2165</span>                 :<span class="tlaGNC">           2 :   wire [7:0] s1_io_in_bits_wmask; // @[Cache.scala 804:18]</span></span>
<span id="L2166"><span class="lineNum">    2166</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s1_io_in_bits_wdata; // @[Cache.scala 804:18]</span></span>
<span id="L2167"><span class="lineNum">    2167</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [15:0] s1_io_in_bits_user; // @[Cache.scala 804:18]</span></span>
<span id="L2168"><span class="lineNum">    2168</span>                 :<span class="tlaGNC tlaBgGNC">         393 :   wire  s1_io_out_ready; // @[Cache.scala 804:18]</span></span>
<span id="L2169"><span class="lineNum">    2169</span>                 :<span class="tlaGNC">         513 :   wire  s1_io_out_valid; // @[Cache.scala 804:18]</span></span>
<span id="L2170"><span class="lineNum">    2170</span>                 :<span class="tlaGNC">           1 :   wire [31:0] s1_io_out_bits_req_addr; // @[Cache.scala 804:18]</span></span>
<span id="L2171"><span class="lineNum">    2171</span>                 :<span class="tlaGNC">           1 :   wire [2:0] s1_io_out_bits_req_size; // @[Cache.scala 804:18]</span></span>
<span id="L2172"><span class="lineNum">    2172</span>                 :<span class="tlaGNC">           1 :   wire [3:0] s1_io_out_bits_req_cmd; // @[Cache.scala 804:18]</span></span>
<span id="L2173"><span class="lineNum">    2173</span>                 :<span class="tlaGNC">           2 :   wire [7:0] s1_io_out_bits_req_wmask; // @[Cache.scala 804:18]</span></span>
<span id="L2174"><span class="lineNum">    2174</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s1_io_out_bits_req_wdata; // @[Cache.scala 804:18]</span></span>
<span id="L2175"><span class="lineNum">    2175</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [15:0] s1_io_out_bits_req_user; // @[Cache.scala 804:18]</span></span>
<span id="L2176"><span class="lineNum">    2176</span>                 :<span class="tlaGNC tlaBgGNC">           6 :   wire  s1_io_metaReadBus_req_ready; // @[Cache.scala 804:18]</span></span>
<span id="L2177"><span class="lineNum">    2177</span>                 :<span class="tlaGNC">         509 :   wire  s1_io_metaReadBus_req_valid; // @[Cache.scala 804:18]</span></span>
<span id="L2178"><span class="lineNum">    2178</span>                 :<span class="tlaGNC">           1 :   wire [6:0] s1_io_metaReadBus_req_bits_setIdx; // @[Cache.scala 804:18]</span></span>
<span id="L2179"><span class="lineNum">    2179</span>                 :<span class="tlaGNC">           1 :   wire [18:0] s1_io_metaReadBus_resp_data_0_tag; // @[Cache.scala 804:18]</span></span>
<span id="L2180"><span class="lineNum">    2180</span>                 :<span class="tlaGNC">           2 :   wire  s1_io_metaReadBus_resp_data_0_valid; // @[Cache.scala 804:18]</span></span>
<span id="L2181"><span class="lineNum">    2181</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  s1_io_metaReadBus_resp_data_0_dirty; // @[Cache.scala 804:18]</span></span>
<span id="L2182"><span class="lineNum">    2182</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [18:0] s1_io_metaReadBus_resp_data_1_tag; // @[Cache.scala 804:18]</span></span>
<span id="L2183"><span class="lineNum">    2183</span>                 :<span class="tlaGNC">           1 :   wire  s1_io_metaReadBus_resp_data_1_valid; // @[Cache.scala 804:18]</span></span>
<span id="L2184"><span class="lineNum">    2184</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  s1_io_metaReadBus_resp_data_1_dirty; // @[Cache.scala 804:18]</span></span>
<span id="L2185"><span class="lineNum">    2185</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [18:0] s1_io_metaReadBus_resp_data_2_tag; // @[Cache.scala 804:18]</span></span>
<span id="L2186"><span class="lineNum">    2186</span>                 :<span class="tlaGNC">           1 :   wire  s1_io_metaReadBus_resp_data_2_valid; // @[Cache.scala 804:18]</span></span>
<span id="L2187"><span class="lineNum">    2187</span>                 :<span class="tlaGNC">           1 :   wire  s1_io_metaReadBus_resp_data_2_dirty; // @[Cache.scala 804:18]</span></span>
<span id="L2188"><span class="lineNum">    2188</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [18:0] s1_io_metaReadBus_resp_data_3_tag; // @[Cache.scala 804:18]</span></span>
<span id="L2189"><span class="lineNum">    2189</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   wire  s1_io_metaReadBus_resp_data_3_valid; // @[Cache.scala 804:18]</span></span>
<span id="L2190"><span class="lineNum">    2190</span>                 :<span class="tlaGNC">           3 :   wire  s1_io_metaReadBus_resp_data_3_dirty; // @[Cache.scala 804:18]</span></span>
<span id="L2191"><span class="lineNum">    2191</span>                 :<span class="tlaGNC">         129 :   wire  s1_io_dataReadBus_req_ready; // @[Cache.scala 804:18]</span></span>
<span id="L2192"><span class="lineNum">    2192</span>                 :<span class="tlaGNC">         509 :   wire  s1_io_dataReadBus_req_valid; // @[Cache.scala 804:18]</span></span>
<span id="L2193"><span class="lineNum">    2193</span>                 :<span class="tlaGNC">           1 :   wire [9:0] s1_io_dataReadBus_req_bits_setIdx; // @[Cache.scala 804:18]</span></span>
<span id="L2194"><span class="lineNum">    2194</span>                 :<span class="tlaGNC">           6 :   wire [63:0] s1_io_dataReadBus_resp_data_0_data; // @[Cache.scala 804:18]</span></span>
<span id="L2195"><span class="lineNum">    2195</span>                 :<span class="tlaGNC">           9 :   wire [63:0] s1_io_dataReadBus_resp_data_1_data; // @[Cache.scala 804:18]</span></span>
<span id="L2196"><span class="lineNum">    2196</span>                 :<span class="tlaGNC">           6 :   wire [63:0] s1_io_dataReadBus_resp_data_2_data; // @[Cache.scala 804:18]</span></span>
<span id="L2197"><span class="lineNum">    2197</span>                 :<span class="tlaGNC">           6 :   wire [63:0] s1_io_dataReadBus_resp_data_3_data; // @[Cache.scala 804:18]</span></span>
<span id="L2198"><span class="lineNum">    2198</span>                 :<span class="tlaGNC">        2527 :   wire  s2_clock; // @[Cache.scala 805:18]</span></span>
<span id="L2199"><span class="lineNum">    2199</span>                 :<span class="tlaGNC">           3 :   wire  s2_reset; // @[Cache.scala 805:18]</span></span>
<span id="L2200"><span class="lineNum">    2200</span>                 :<span class="tlaGNC">         393 :   wire  s2_io_in_ready; // @[Cache.scala 805:18]</span></span>
<span id="L2201"><span class="lineNum">    2201</span>                 :<span class="tlaGNC">         385 :   wire  s2_io_in_valid; // @[Cache.scala 805:18]</span></span>
<span id="L2202"><span class="lineNum">    2202</span>                 :<span class="tlaGNC">           1 :   wire [31:0] s2_io_in_bits_req_addr; // @[Cache.scala 805:18]</span></span>
<span id="L2203"><span class="lineNum">    2203</span>                 :<span class="tlaGNC">           1 :   wire [2:0] s2_io_in_bits_req_size; // @[Cache.scala 805:18]</span></span>
<span id="L2204"><span class="lineNum">    2204</span>                 :<span class="tlaGNC">           2 :   wire [3:0] s2_io_in_bits_req_cmd; // @[Cache.scala 805:18]</span></span>
<span id="L2205"><span class="lineNum">    2205</span>                 :<span class="tlaGNC">           1 :   wire [7:0] s2_io_in_bits_req_wmask; // @[Cache.scala 805:18]</span></span>
<span id="L2206"><span class="lineNum">    2206</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] s2_io_in_bits_req_wdata; // @[Cache.scala 805:18]</span></span>
<span id="L2207"><span class="lineNum">    2207</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [15:0] s2_io_in_bits_req_user; // @[Cache.scala 805:18]</span></span>
<span id="L2208"><span class="lineNum">    2208</span>                 :<span class="tlaGNC">        1127 :   wire  s2_io_out_ready; // @[Cache.scala 805:18]</span></span>
<span id="L2209"><span class="lineNum">    2209</span>                 :<span class="tlaGNC">         385 :   wire  s2_io_out_valid; // @[Cache.scala 805:18]</span></span>
<span id="L2210"><span class="lineNum">    2210</span>                 :<span class="tlaGNC">           1 :   wire [31:0] s2_io_out_bits_req_addr; // @[Cache.scala 805:18]</span></span>
<span id="L2211"><span class="lineNum">    2211</span>                 :<span class="tlaGNC">           1 :   wire [2:0] s2_io_out_bits_req_size; // @[Cache.scala 805:18]</span></span>
<span id="L2212"><span class="lineNum">    2212</span>                 :<span class="tlaGNC">           2 :   wire [3:0] s2_io_out_bits_req_cmd; // @[Cache.scala 805:18]</span></span>
<span id="L2213"><span class="lineNum">    2213</span>                 :<span class="tlaGNC">           1 :   wire [7:0] s2_io_out_bits_req_wmask; // @[Cache.scala 805:18]</span></span>
<span id="L2214"><span class="lineNum">    2214</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] s2_io_out_bits_req_wdata; // @[Cache.scala 805:18]</span></span>
<span id="L2215"><span class="lineNum">    2215</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [15:0] s2_io_out_bits_req_user; // @[Cache.scala 805:18]</span></span>
<span id="L2216"><span class="lineNum">    2216</span>                 :<span class="tlaGNC">           1 :   wire [18:0] s2_io_out_bits_metas_0_tag; // @[Cache.scala 805:18]</span></span>
<span id="L2217"><span class="lineNum">    2217</span>                 :<span class="tlaGNC">           1 :   wire  s2_io_out_bits_metas_0_dirty; // @[Cache.scala 805:18]</span></span>
<span id="L2218"><span class="lineNum">    2218</span>                 :<span class="tlaGNC">           1 :   wire [18:0] s2_io_out_bits_metas_1_tag; // @[Cache.scala 805:18]</span></span>
<span id="L2219"><span class="lineNum">    2219</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  s2_io_out_bits_metas_1_dirty; // @[Cache.scala 805:18]</span></span>
<span id="L2220"><span class="lineNum">    2220</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [18:0] s2_io_out_bits_metas_2_tag; // @[Cache.scala 805:18]</span></span>
<span id="L2221"><span class="lineNum">    2221</span>                 :<span class="tlaGNC">           1 :   wire  s2_io_out_bits_metas_2_dirty; // @[Cache.scala 805:18]</span></span>
<span id="L2222"><span class="lineNum">    2222</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [18:0] s2_io_out_bits_metas_3_tag; // @[Cache.scala 805:18]</span></span>
<span id="L2223"><span class="lineNum">    2223</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   wire  s2_io_out_bits_metas_3_dirty; // @[Cache.scala 805:18]</span></span>
<span id="L2224"><span class="lineNum">    2224</span>                 :<span class="tlaGNC">           6 :   wire [63:0] s2_io_out_bits_datas_0_data; // @[Cache.scala 805:18]</span></span>
<span id="L2225"><span class="lineNum">    2225</span>                 :<span class="tlaGNC">           9 :   wire [63:0] s2_io_out_bits_datas_1_data; // @[Cache.scala 805:18]</span></span>
<span id="L2226"><span class="lineNum">    2226</span>                 :<span class="tlaGNC">           6 :   wire [63:0] s2_io_out_bits_datas_2_data; // @[Cache.scala 805:18]</span></span>
<span id="L2227"><span class="lineNum">    2227</span>                 :<span class="tlaGNC">           6 :   wire [63:0] s2_io_out_bits_datas_3_data; // @[Cache.scala 805:18]</span></span>
<span id="L2228"><span class="lineNum">    2228</span>                 :<span class="tlaGNC">         381 :   wire  s2_io_out_bits_hit; // @[Cache.scala 805:18]</span></span>
<span id="L2229"><span class="lineNum">    2229</span>                 :<span class="tlaGNC">         379 :   wire [3:0] s2_io_out_bits_waymask; // @[Cache.scala 805:18]</span></span>
<span id="L2230"><span class="lineNum">    2230</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  s2_io_out_bits_mmio; // @[Cache.scala 805:18]</span></span>
<span id="L2231"><span class="lineNum">    2231</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   wire  s2_io_out_bits_isForwardData; // @[Cache.scala 805:18]</span></span>
<span id="L2232"><span class="lineNum">    2232</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s2_io_out_bits_forwardData_data_data; // @[Cache.scala 805:18]</span></span>
<span id="L2233"><span class="lineNum">    2233</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [3:0] s2_io_out_bits_forwardData_waymask; // @[Cache.scala 805:18]</span></span>
<span id="L2234"><span class="lineNum">    2234</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [18:0] s2_io_metaReadResp_0_tag; // @[Cache.scala 805:18]</span></span>
<span id="L2235"><span class="lineNum">    2235</span>                 :<span class="tlaGNC">           2 :   wire  s2_io_metaReadResp_0_valid; // @[Cache.scala 805:18]</span></span>
<span id="L2236"><span class="lineNum">    2236</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  s2_io_metaReadResp_0_dirty; // @[Cache.scala 805:18]</span></span>
<span id="L2237"><span class="lineNum">    2237</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [18:0] s2_io_metaReadResp_1_tag; // @[Cache.scala 805:18]</span></span>
<span id="L2238"><span class="lineNum">    2238</span>                 :<span class="tlaGNC">           1 :   wire  s2_io_metaReadResp_1_valid; // @[Cache.scala 805:18]</span></span>
<span id="L2239"><span class="lineNum">    2239</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  s2_io_metaReadResp_1_dirty; // @[Cache.scala 805:18]</span></span>
<span id="L2240"><span class="lineNum">    2240</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [18:0] s2_io_metaReadResp_2_tag; // @[Cache.scala 805:18]</span></span>
<span id="L2241"><span class="lineNum">    2241</span>                 :<span class="tlaGNC">           1 :   wire  s2_io_metaReadResp_2_valid; // @[Cache.scala 805:18]</span></span>
<span id="L2242"><span class="lineNum">    2242</span>                 :<span class="tlaGNC">           1 :   wire  s2_io_metaReadResp_2_dirty; // @[Cache.scala 805:18]</span></span>
<span id="L2243"><span class="lineNum">    2243</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [18:0] s2_io_metaReadResp_3_tag; // @[Cache.scala 805:18]</span></span>
<span id="L2244"><span class="lineNum">    2244</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   wire  s2_io_metaReadResp_3_valid; // @[Cache.scala 805:18]</span></span>
<span id="L2245"><span class="lineNum">    2245</span>                 :<span class="tlaGNC">           3 :   wire  s2_io_metaReadResp_3_dirty; // @[Cache.scala 805:18]</span></span>
<span id="L2246"><span class="lineNum">    2246</span>                 :<span class="tlaGNC">           6 :   wire [63:0] s2_io_dataReadResp_0_data; // @[Cache.scala 805:18]</span></span>
<span id="L2247"><span class="lineNum">    2247</span>                 :<span class="tlaGNC">           9 :   wire [63:0] s2_io_dataReadResp_1_data; // @[Cache.scala 805:18]</span></span>
<span id="L2248"><span class="lineNum">    2248</span>                 :<span class="tlaGNC">           6 :   wire [63:0] s2_io_dataReadResp_2_data; // @[Cache.scala 805:18]</span></span>
<span id="L2249"><span class="lineNum">    2249</span>                 :<span class="tlaGNC">           6 :   wire [63:0] s2_io_dataReadResp_3_data; // @[Cache.scala 805:18]</span></span>
<span id="L2250"><span class="lineNum">    2250</span>                 :<span class="tlaGNC">           4 :   wire  s2_io_metaWriteBus_req_valid; // @[Cache.scala 805:18]</span></span>
<span id="L2251"><span class="lineNum">    2251</span>                 :<span class="tlaGNC">           1 :   wire [6:0] s2_io_metaWriteBus_req_bits_setIdx; // @[Cache.scala 805:18]</span></span>
<span id="L2252"><span class="lineNum">    2252</span>                 :<span class="tlaGNC">           1 :   wire [18:0] s2_io_metaWriteBus_req_bits_data_tag; // @[Cache.scala 805:18]</span></span>
<span id="L2253"><span class="lineNum">    2253</span>                 :<span class="tlaGNC">           2 :   wire  s2_io_metaWriteBus_req_bits_data_dirty; // @[Cache.scala 805:18]</span></span>
<span id="L2254"><span class="lineNum">    2254</span>                 :<span class="tlaGNC">           1 :   wire [3:0] s2_io_metaWriteBus_req_bits_waymask; // @[Cache.scala 805:18]</span></span>
<span id="L2255"><span class="lineNum">    2255</span>                 :<span class="tlaGNC">         129 :   wire  s2_io_dataWriteBus_req_valid; // @[Cache.scala 805:18]</span></span>
<span id="L2256"><span class="lineNum">    2256</span>                 :<span class="tlaGNC">           1 :   wire [9:0] s2_io_dataWriteBus_req_bits_setIdx; // @[Cache.scala 805:18]</span></span>
<span id="L2257"><span class="lineNum">    2257</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] s2_io_dataWriteBus_req_bits_data_data; // @[Cache.scala 805:18]</span></span>
<span id="L2258"><span class="lineNum">    2258</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [3:0] s2_io_dataWriteBus_req_bits_waymask; // @[Cache.scala 805:18]</span></span>
<span id="L2259"><span class="lineNum">    2259</span>                 :<span class="tlaGNC">        2527 :   wire  s3_clock; // @[Cache.scala 806:18]</span></span>
<span id="L2260"><span class="lineNum">    2260</span>                 :<span class="tlaGNC">           3 :   wire  s3_reset; // @[Cache.scala 806:18]</span></span>
<span id="L2261"><span class="lineNum">    2261</span>                 :<span class="tlaGNC">        1127 :   wire  s3_io_in_ready; // @[Cache.scala 806:18]</span></span>
<span id="L2262"><span class="lineNum">    2262</span>                 :<span class="tlaGNC">         384 :   wire  s3_io_in_valid; // @[Cache.scala 806:18]</span></span>
<span id="L2263"><span class="lineNum">    2263</span>                 :<span class="tlaGNC">           1 :   wire [31:0] s3_io_in_bits_req_addr; // @[Cache.scala 806:18]</span></span>
<span id="L2264"><span class="lineNum">    2264</span>                 :<span class="tlaGNC">           1 :   wire [2:0] s3_io_in_bits_req_size; // @[Cache.scala 806:18]</span></span>
<span id="L2265"><span class="lineNum">    2265</span>                 :<span class="tlaGNC">           1 :   wire [3:0] s3_io_in_bits_req_cmd; // @[Cache.scala 806:18]</span></span>
<span id="L2266"><span class="lineNum">    2266</span>                 :<span class="tlaGNC">           2 :   wire [7:0] s3_io_in_bits_req_wmask; // @[Cache.scala 806:18]</span></span>
<span id="L2267"><span class="lineNum">    2267</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s3_io_in_bits_req_wdata; // @[Cache.scala 806:18]</span></span>
<span id="L2268"><span class="lineNum">    2268</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [15:0] s3_io_in_bits_req_user; // @[Cache.scala 806:18]</span></span>
<span id="L2269"><span class="lineNum">    2269</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [18:0] s3_io_in_bits_metas_0_tag; // @[Cache.scala 806:18]</span></span>
<span id="L2270"><span class="lineNum">    2270</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_in_bits_metas_0_dirty; // @[Cache.scala 806:18]</span></span>
<span id="L2271"><span class="lineNum">    2271</span>                 :<span class="tlaGNC">           1 :   wire [18:0] s3_io_in_bits_metas_1_tag; // @[Cache.scala 806:18]</span></span>
<span id="L2272"><span class="lineNum">    2272</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_in_bits_metas_1_dirty; // @[Cache.scala 806:18]</span></span>
<span id="L2273"><span class="lineNum">    2273</span>                 :<span class="tlaGNC">           2 :   wire [18:0] s3_io_in_bits_metas_2_tag; // @[Cache.scala 806:18]</span></span>
<span id="L2274"><span class="lineNum">    2274</span>                 :<span class="tlaGNC">           2 :   wire  s3_io_in_bits_metas_2_dirty; // @[Cache.scala 806:18]</span></span>
<span id="L2275"><span class="lineNum">    2275</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [18:0] s3_io_in_bits_metas_3_tag; // @[Cache.scala 806:18]</span></span>
<span id="L2276"><span class="lineNum">    2276</span>                 :<span class="tlaGNC tlaBgGNC">           3 :   wire  s3_io_in_bits_metas_3_dirty; // @[Cache.scala 806:18]</span></span>
<span id="L2277"><span class="lineNum">    2277</span>                 :<span class="tlaGNC">           5 :   wire [63:0] s3_io_in_bits_datas_0_data; // @[Cache.scala 806:18]</span></span>
<span id="L2278"><span class="lineNum">    2278</span>                 :<span class="tlaGNC">           8 :   wire [63:0] s3_io_in_bits_datas_1_data; // @[Cache.scala 806:18]</span></span>
<span id="L2279"><span class="lineNum">    2279</span>                 :<span class="tlaGNC">           5 :   wire [63:0] s3_io_in_bits_datas_2_data; // @[Cache.scala 806:18]</span></span>
<span id="L2280"><span class="lineNum">    2280</span>                 :<span class="tlaGNC">           5 :   wire [63:0] s3_io_in_bits_datas_3_data; // @[Cache.scala 806:18]</span></span>
<span id="L2281"><span class="lineNum">    2281</span>                 :<span class="tlaGNC">           3 :   wire  s3_io_in_bits_hit; // @[Cache.scala 806:18]</span></span>
<span id="L2282"><span class="lineNum">    2282</span>                 :<span class="tlaGNC">           1 :   wire [3:0] s3_io_in_bits_waymask; // @[Cache.scala 806:18]</span></span>
<span id="L2283"><span class="lineNum">    2283</span>                 :<span class="tlaGNC">           2 :   wire  s3_io_in_bits_mmio; // @[Cache.scala 806:18]</span></span>
<span id="L2284"><span class="lineNum">    2284</span>                 :<span class="tlaGNC">           5 :   wire  s3_io_in_bits_isForwardData; // @[Cache.scala 806:18]</span></span>
<span id="L2285"><span class="lineNum">    2285</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s3_io_in_bits_forwardData_data_data; // @[Cache.scala 806:18]</span></span>
<span id="L2286"><span class="lineNum">    2286</span>                 :<span class="tlaGNC">           1 :   wire [3:0] s3_io_in_bits_forwardData_waymask; // @[Cache.scala 806:18]</span></span>
<span id="L2287"><span class="lineNum">    2287</span>                 :<span class="tlaGNC">        1136 :   wire  s3_io_out_ready; // @[Cache.scala 806:18]</span></span>
<span id="L2288"><span class="lineNum">    2288</span>                 :<span class="tlaGNC">         384 :   wire  s3_io_out_valid; // @[Cache.scala 806:18]</span></span>
<span id="L2289"><span class="lineNum">    2289</span>                 :<span class="tlaGNC">           1 :   wire [3:0] s3_io_out_bits_cmd; // @[Cache.scala 806:18]</span></span>
<span id="L2290"><span class="lineNum">    2290</span>                 :<span class="tlaGNC">           7 :   wire [63:0] s3_io_out_bits_rdata; // @[Cache.scala 806:18]</span></span>
<span id="L2291"><span class="lineNum">    2291</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [15:0] s3_io_out_bits_user; // @[Cache.scala 806:18]</span></span>
<span id="L2292"><span class="lineNum">    2292</span>                 :<span class="tlaGNC tlaBgGNC">         517 :   wire  s3_io_isFinish; // @[Cache.scala 806:18]</span></span>
<span id="L2293"><span class="lineNum">    2293</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_flush; // @[Cache.scala 806:18]</span></span>
<span id="L2294"><span class="lineNum">    2294</span>                 :<span class="tlaGNC">         513 :   wire  s3_io_dataReadBus_req_ready; // @[Cache.scala 806:18]</span></span>
<span id="L2295"><span class="lineNum">    2295</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_dataReadBus_req_valid; // @[Cache.scala 806:18]</span></span>
<span id="L2296"><span class="lineNum">    2296</span>                 :<span class="tlaGNC">           1 :   wire [9:0] s3_io_dataReadBus_req_bits_setIdx; // @[Cache.scala 806:18]</span></span>
<span id="L2297"><span class="lineNum">    2297</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s3_io_dataReadBus_resp_data_0_data; // @[Cache.scala 806:18]</span></span>
<span id="L2298"><span class="lineNum">    2298</span>                 :<span class="tlaGNC">           2 :   wire [63:0] s3_io_dataReadBus_resp_data_1_data; // @[Cache.scala 806:18]</span></span>
<span id="L2299"><span class="lineNum">    2299</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s3_io_dataReadBus_resp_data_2_data; // @[Cache.scala 806:18]</span></span>
<span id="L2300"><span class="lineNum">    2300</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] s3_io_dataReadBus_resp_data_3_data; // @[Cache.scala 806:18]</span></span>
<span id="L2301"><span class="lineNum">    2301</span>                 :<span class="tlaGNC tlaBgGNC">         129 :   wire  s3_io_dataWriteBus_req_valid; // @[Cache.scala 806:18]</span></span>
<span id="L2302"><span class="lineNum">    2302</span>                 :<span class="tlaGNC">           1 :   wire [9:0] s3_io_dataWriteBus_req_bits_setIdx; // @[Cache.scala 806:18]</span></span>
<span id="L2303"><span class="lineNum">    2303</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] s3_io_dataWriteBus_req_bits_data_data; // @[Cache.scala 806:18]</span></span>
<span id="L2304"><span class="lineNum">    2304</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [3:0] s3_io_dataWriteBus_req_bits_waymask; // @[Cache.scala 806:18]</span></span>
<span id="L2305"><span class="lineNum">    2305</span>                 :<span class="tlaGNC">           4 :   wire  s3_io_metaWriteBus_req_valid; // @[Cache.scala 806:18]</span></span>
<span id="L2306"><span class="lineNum">    2306</span>                 :<span class="tlaGNC">           1 :   wire [6:0] s3_io_metaWriteBus_req_bits_setIdx; // @[Cache.scala 806:18]</span></span>
<span id="L2307"><span class="lineNum">    2307</span>                 :<span class="tlaGNC">           1 :   wire [18:0] s3_io_metaWriteBus_req_bits_data_tag; // @[Cache.scala 806:18]</span></span>
<span id="L2308"><span class="lineNum">    2308</span>                 :<span class="tlaGNC">           2 :   wire  s3_io_metaWriteBus_req_bits_data_dirty; // @[Cache.scala 806:18]</span></span>
<span id="L2309"><span class="lineNum">    2309</span>                 :<span class="tlaGNC">           1 :   wire [3:0] s3_io_metaWriteBus_req_bits_waymask; // @[Cache.scala 806:18]</span></span>
<span id="L2310"><span class="lineNum">    2310</span>                 :<span class="tlaGNC">           4 :   wire  s3_io_mem_req_ready; // @[Cache.scala 806:18]</span></span>
<span id="L2311"><span class="lineNum">    2311</span>                 :<span class="tlaGNC">           5 :   wire  s3_io_mem_req_valid; // @[Cache.scala 806:18]</span></span>
<span id="L2312"><span class="lineNum">    2312</span>                 :<span class="tlaGNC">           2 :   wire [31:0] s3_io_mem_req_bits_addr; // @[Cache.scala 806:18]</span></span>
<span id="L2313"><span class="lineNum">    2313</span>                 :<span class="tlaGNC">           1 :   wire [3:0] s3_io_mem_req_bits_cmd; // @[Cache.scala 806:18]</span></span>
<span id="L2314"><span class="lineNum">    2314</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s3_io_mem_req_bits_wdata; // @[Cache.scala 806:18]</span></span>
<span id="L2315"><span class="lineNum">    2315</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_mem_resp_ready; // @[Cache.scala 806:18]</span></span>
<span id="L2316"><span class="lineNum">    2316</span>                 :<span class="tlaGNC">          32 :   wire  s3_io_mem_resp_valid; // @[Cache.scala 806:18]</span></span>
<span id="L2317"><span class="lineNum">    2317</span>                 :<span class="tlaGNC">           2 :   wire [3:0] s3_io_mem_resp_bits_cmd; // @[Cache.scala 806:18]</span></span>
<span id="L2318"><span class="lineNum">    2318</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s3_io_mem_resp_bits_rdata; // @[Cache.scala 806:18]</span></span>
<span id="L2319"><span class="lineNum">    2319</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_mmio_req_ready; // @[Cache.scala 806:18]</span></span>
<span id="L2320"><span class="lineNum">    2320</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_mmio_req_valid; // @[Cache.scala 806:18]</span></span>
<span id="L2321"><span class="lineNum">    2321</span>                 :<span class="tlaGNC">           1 :   wire [31:0] s3_io_mmio_req_bits_addr; // @[Cache.scala 806:18]</span></span>
<span id="L2322"><span class="lineNum">    2322</span>                 :<span class="tlaGNC">           1 :   wire [2:0] s3_io_mmio_req_bits_size; // @[Cache.scala 806:18]</span></span>
<span id="L2323"><span class="lineNum">    2323</span>                 :<span class="tlaGNC">           1 :   wire [3:0] s3_io_mmio_req_bits_cmd; // @[Cache.scala 806:18]</span></span>
<span id="L2324"><span class="lineNum">    2324</span>                 :<span class="tlaGNC">           2 :   wire [7:0] s3_io_mmio_req_bits_wmask; // @[Cache.scala 806:18]</span></span>
<span id="L2325"><span class="lineNum">    2325</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s3_io_mmio_req_bits_wdata; // @[Cache.scala 806:18]</span></span>
<span id="L2326"><span class="lineNum">    2326</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_mmio_resp_ready; // @[Cache.scala 806:18]</span></span>
<span id="L2327"><span class="lineNum">    2327</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_mmio_resp_valid; // @[Cache.scala 806:18]</span></span>
<span id="L2328"><span class="lineNum">    2328</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s3_io_mmio_resp_bits_rdata; // @[Cache.scala 806:18]</span></span>
<span id="L2329"><span class="lineNum">    2329</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_cohResp_ready; // @[Cache.scala 806:18]</span></span>
<span id="L2330"><span class="lineNum">    2330</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_cohResp_valid; // @[Cache.scala 806:18]</span></span>
<span id="L2331"><span class="lineNum">    2331</span>                 :<span class="tlaGNC">           1 :   wire [3:0] s3_io_cohResp_bits_cmd; // @[Cache.scala 806:18]</span></span>
<span id="L2332"><span class="lineNum">    2332</span>                 :<span class="tlaGNC">           1 :   wire [63:0] s3_io_cohResp_bits_rdata; // @[Cache.scala 806:18]</span></span>
<span id="L2333"><span class="lineNum">    2333</span>                 :<span class="tlaGNC">           1 :   wire  s3_io_dataReadRespToL1; // @[Cache.scala 806:18]</span></span>
<span id="L2334"><span class="lineNum">    2334</span>                 :<span class="tlaGNC">        2527 :   wire  metaArray_clock; // @[Cache.scala 807:25]</span></span>
<span id="L2335"><span class="lineNum">    2335</span>                 :<span class="tlaGNC">           3 :   wire  metaArray_reset; // @[Cache.scala 807:25]</span></span>
<span id="L2336"><span class="lineNum">    2336</span>                 :<span class="tlaGNC">           6 :   wire  metaArray_io_r_0_req_ready; // @[Cache.scala 807:25]</span></span>
<span id="L2337"><span class="lineNum">    2337</span>                 :<span class="tlaGNC">         509 :   wire  metaArray_io_r_0_req_valid; // @[Cache.scala 807:25]</span></span>
<span id="L2338"><span class="lineNum">    2338</span>                 :<span class="tlaGNC">           1 :   wire [6:0] metaArray_io_r_0_req_bits_setIdx; // @[Cache.scala 807:25]</span></span>
<span id="L2339"><span class="lineNum">    2339</span>                 :<span class="tlaGNC">           1 :   wire [18:0] metaArray_io_r_0_resp_data_0_tag; // @[Cache.scala 807:25]</span></span>
<span id="L2340"><span class="lineNum">    2340</span>                 :<span class="tlaGNC">           2 :   wire  metaArray_io_r_0_resp_data_0_valid; // @[Cache.scala 807:25]</span></span>
<span id="L2341"><span class="lineNum">    2341</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  metaArray_io_r_0_resp_data_0_dirty; // @[Cache.scala 807:25]</span></span>
<span id="L2342"><span class="lineNum">    2342</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [18:0] metaArray_io_r_0_resp_data_1_tag; // @[Cache.scala 807:25]</span></span>
<span id="L2343"><span class="lineNum">    2343</span>                 :<span class="tlaGNC">           1 :   wire  metaArray_io_r_0_resp_data_1_valid; // @[Cache.scala 807:25]</span></span>
<span id="L2344"><span class="lineNum">    2344</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire  metaArray_io_r_0_resp_data_1_dirty; // @[Cache.scala 807:25]</span></span>
<span id="L2345"><span class="lineNum">    2345</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [18:0] metaArray_io_r_0_resp_data_2_tag; // @[Cache.scala 807:25]</span></span>
<span id="L2346"><span class="lineNum">    2346</span>                 :<span class="tlaGNC">           1 :   wire  metaArray_io_r_0_resp_data_2_valid; // @[Cache.scala 807:25]</span></span>
<span id="L2347"><span class="lineNum">    2347</span>                 :<span class="tlaGNC">           1 :   wire  metaArray_io_r_0_resp_data_2_dirty; // @[Cache.scala 807:25]</span></span>
<span id="L2348"><span class="lineNum">    2348</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [18:0] metaArray_io_r_0_resp_data_3_tag; // @[Cache.scala 807:25]</span></span>
<span id="L2349"><span class="lineNum">    2349</span>                 :<span class="tlaGNC tlaBgGNC">           4 :   wire  metaArray_io_r_0_resp_data_3_valid; // @[Cache.scala 807:25]</span></span>
<span id="L2350"><span class="lineNum">    2350</span>                 :<span class="tlaGNC">           3 :   wire  metaArray_io_r_0_resp_data_3_dirty; // @[Cache.scala 807:25]</span></span>
<span id="L2351"><span class="lineNum">    2351</span>                 :<span class="tlaGNC">           4 :   wire  metaArray_io_w_req_valid; // @[Cache.scala 807:25]</span></span>
<span id="L2352"><span class="lineNum">    2352</span>                 :<span class="tlaGNC">           1 :   wire [6:0] metaArray_io_w_req_bits_setIdx; // @[Cache.scala 807:25]</span></span>
<span id="L2353"><span class="lineNum">    2353</span>                 :<span class="tlaGNC">           1 :   wire [18:0] metaArray_io_w_req_bits_data_tag; // @[Cache.scala 807:25]</span></span>
<span id="L2354"><span class="lineNum">    2354</span>                 :<span class="tlaGNC">           2 :   wire  metaArray_io_w_req_bits_data_dirty; // @[Cache.scala 807:25]</span></span>
<span id="L2355"><span class="lineNum">    2355</span>                 :<span class="tlaGNC">           1 :   wire [3:0] metaArray_io_w_req_bits_waymask; // @[Cache.scala 807:25]</span></span>
<span id="L2356"><span class="lineNum">    2356</span>                 :<span class="tlaGNC">        2527 :   wire  dataArray_clock; // @[Cache.scala 816:25]</span></span>
<span id="L2357"><span class="lineNum">    2357</span>                 :<span class="tlaGNC">           3 :   wire  dataArray_reset; // @[Cache.scala 816:25]</span></span>
<span id="L2358"><span class="lineNum">    2358</span>                 :<span class="tlaGNC">         129 :   wire  dataArray_io_r_0_req_ready; // @[Cache.scala 816:25]</span></span>
<span id="L2359"><span class="lineNum">    2359</span>                 :<span class="tlaGNC">         509 :   wire  dataArray_io_r_0_req_valid; // @[Cache.scala 816:25]</span></span>
<span id="L2360"><span class="lineNum">    2360</span>                 :<span class="tlaGNC">           1 :   wire [9:0] dataArray_io_r_0_req_bits_setIdx; // @[Cache.scala 816:25]</span></span>
<span id="L2361"><span class="lineNum">    2361</span>                 :<span class="tlaGNC">           6 :   wire [63:0] dataArray_io_r_0_resp_data_0_data; // @[Cache.scala 816:25]</span></span>
<span id="L2362"><span class="lineNum">    2362</span>                 :<span class="tlaGNC">           9 :   wire [63:0] dataArray_io_r_0_resp_data_1_data; // @[Cache.scala 816:25]</span></span>
<span id="L2363"><span class="lineNum">    2363</span>                 :<span class="tlaGNC">           6 :   wire [63:0] dataArray_io_r_0_resp_data_2_data; // @[Cache.scala 816:25]</span></span>
<span id="L2364"><span class="lineNum">    2364</span>                 :<span class="tlaGNC">           6 :   wire [63:0] dataArray_io_r_0_resp_data_3_data; // @[Cache.scala 816:25]</span></span>
<span id="L2365"><span class="lineNum">    2365</span>                 :<span class="tlaGNC">         513 :   wire  dataArray_io_r_1_req_ready; // @[Cache.scala 816:25]</span></span>
<span id="L2366"><span class="lineNum">    2366</span>                 :<span class="tlaGNC">           1 :   wire  dataArray_io_r_1_req_valid; // @[Cache.scala 816:25]</span></span>
<span id="L2367"><span class="lineNum">    2367</span>                 :<span class="tlaGNC">           1 :   wire [9:0] dataArray_io_r_1_req_bits_setIdx; // @[Cache.scala 816:25]</span></span>
<span id="L2368"><span class="lineNum">    2368</span>                 :<span class="tlaGNC">           1 :   wire [63:0] dataArray_io_r_1_resp_data_0_data; // @[Cache.scala 816:25]</span></span>
<span id="L2369"><span class="lineNum">    2369</span>                 :<span class="tlaGNC">           2 :   wire [63:0] dataArray_io_r_1_resp_data_1_data; // @[Cache.scala 816:25]</span></span>
<span id="L2370"><span class="lineNum">    2370</span>                 :<span class="tlaGNC">           1 :   wire [63:0] dataArray_io_r_1_resp_data_2_data; // @[Cache.scala 816:25]</span></span>
<span id="L2371"><span class="lineNum">    2371</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] dataArray_io_r_1_resp_data_3_data; // @[Cache.scala 816:25]</span></span>
<span id="L2372"><span class="lineNum">    2372</span>                 :<span class="tlaGNC tlaBgGNC">         129 :   wire  dataArray_io_w_req_valid; // @[Cache.scala 816:25]</span></span>
<span id="L2373"><span class="lineNum">    2373</span>                 :<span class="tlaGNC">           1 :   wire [9:0] dataArray_io_w_req_bits_setIdx; // @[Cache.scala 816:25]</span></span>
<span id="L2374"><span class="lineNum">    2374</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [63:0] dataArray_io_w_req_bits_data_data; // @[Cache.scala 816:25]</span></span>
<span id="L2375"><span class="lineNum">    2375</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   wire [3:0] dataArray_io_w_req_bits_waymask; // @[Cache.scala 816:25]</span></span>
<span id="L2376"><span class="lineNum">    2376</span>                 :<span class="tlaGNC">         518 :   wire  arb_io_in_0_ready; // @[Cache.scala 832:19]</span></span>
<span id="L2377"><span class="lineNum">    2377</span>                 :<span class="tlaGNC">           1 :   wire  arb_io_in_0_valid; // @[Cache.scala 832:19]</span></span>
<span id="L2378"><span class="lineNum">    2378</span>                 :<span class="tlaGNC">           1 :   wire [31:0] arb_io_in_0_bits_addr; // @[Cache.scala 832:19]</span></span>
<span id="L2379"><span class="lineNum">    2379</span>                 :<span class="tlaGNC">           1 :   wire [2:0] arb_io_in_0_bits_size; // @[Cache.scala 832:19]</span></span>
<span id="L2380"><span class="lineNum">    2380</span>                 :<span class="tlaGNC">           1 :   wire [3:0] arb_io_in_0_bits_cmd; // @[Cache.scala 832:19]</span></span>
<span id="L2381"><span class="lineNum">    2381</span>                 :<span class="tlaGNC">           1 :   wire [7:0] arb_io_in_0_bits_wmask; // @[Cache.scala 832:19]</span></span>
<span id="L2382"><span class="lineNum">    2382</span>                 :<span class="tlaGNC">           1 :   wire [63:0] arb_io_in_0_bits_wdata; // @[Cache.scala 832:19]</span></span>
<span id="L2383"><span class="lineNum">    2383</span>                 :<span class="tlaGNC">         518 :   wire  arb_io_in_1_ready; // @[Cache.scala 832:19]</span></span>
<span id="L2384"><span class="lineNum">    2384</span>                 :<span class="tlaGNC">         513 :   wire  arb_io_in_1_valid; // @[Cache.scala 832:19]</span></span>
<span id="L2385"><span class="lineNum">    2385</span>                 :<span class="tlaGNC">           1 :   wire [31:0] arb_io_in_1_bits_addr; // @[Cache.scala 832:19]</span></span>
<span id="L2386"><span class="lineNum">    2386</span>                 :<span class="tlaGNC">           1 :   wire [2:0] arb_io_in_1_bits_size; // @[Cache.scala 832:19]</span></span>
<span id="L2387"><span class="lineNum">    2387</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [3:0] arb_io_in_1_bits_cmd; // @[Cache.scala 832:19]</span></span>
<span id="L2388"><span class="lineNum">    2388</span>                 :<span class="tlaGNC tlaBgGNC">           2 :   wire [7:0] arb_io_in_1_bits_wmask; // @[Cache.scala 832:19]</span></span>
<span id="L2389"><span class="lineNum">    2389</span>                 :<span class="tlaGNC">           1 :   wire [63:0] arb_io_in_1_bits_wdata; // @[Cache.scala 832:19]</span></span>
<span id="L2390"><span class="lineNum">    2390</span>                 :<span class="tlaGNC">           1 :   wire [15:0] arb_io_in_1_bits_user; // @[Cache.scala 832:19]</span></span>
<span id="L2391"><span class="lineNum">    2391</span>                 :<span class="tlaGNC">         518 :   wire  arb_io_out_ready; // @[Cache.scala 832:19]</span></span>
<span id="L2392"><span class="lineNum">    2392</span>                 :<span class="tlaGNC">         513 :   wire  arb_io_out_valid; // @[Cache.scala 832:19]</span></span>
<span id="L2393"><span class="lineNum">    2393</span>                 :<span class="tlaGNC">           1 :   wire [31:0] arb_io_out_bits_addr; // @[Cache.scala 832:19]</span></span>
<span id="L2394"><span class="lineNum">    2394</span>                 :<span class="tlaGNC">           1 :   wire [2:0] arb_io_out_bits_size; // @[Cache.scala 832:19]</span></span>
<span id="L2395"><span class="lineNum">    2395</span>                 :<span class="tlaGNC">           1 :   wire [3:0] arb_io_out_bits_cmd; // @[Cache.scala 832:19]</span></span>
<span id="L2396"><span class="lineNum">    2396</span>                 :<span class="tlaGNC">           2 :   wire [7:0] arb_io_out_bits_wmask; // @[Cache.scala 832:19]</span></span>
<span id="L2397"><span class="lineNum">    2397</span>                 :<span class="tlaGNC">           1 :   wire [63:0] arb_io_out_bits_wdata; // @[Cache.scala 832:19]</span></span>
<span id="L2398"><span class="lineNum">    2398</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   wire [15:0] arb_io_out_bits_user; // @[Cache.scala 832:19]</span></span>
<span id="L2399"><span class="lineNum">    2399</span>                 :             :   wire  _T = s2_io_out_ready &amp; s2_io_out_valid; // @[Decoupled.scala 51:35]</span>
<span id="L2400"><span class="lineNum">    2400</span>                 :<span class="tlaGNC tlaBgGNC">         385 :   reg  valid; // @[Pipeline.scala 24:24]</span></span>
<span id="L2401"><span class="lineNum">    2401</span>                 :             :   wire  _GEN_0 = _T ? 1'h0 : valid; // @[Pipeline.scala 24:24 25:{25,33}]</span>
<span id="L2402"><span class="lineNum">    2402</span>                 :             :   wire  _T_2 = s1_io_out_valid &amp; s2_io_in_ready; // @[Pipeline.scala 26:22]</span>
<span id="L2403"><span class="lineNum">    2403</span>                 :             :   wire  _GEN_1 = s1_io_out_valid &amp; s2_io_in_ready | _GEN_0; // @[Pipeline.scala 26:{38,46}]</span>
<span id="L2404"><span class="lineNum">    2404</span>                 :<span class="tlaGNC">           1 :   reg [31:0] s2_io_in_bits_r_req_addr; // @[Reg.scala 19:16]</span></span>
<span id="L2405"><span class="lineNum">    2405</span>                 :<span class="tlaGNC">           1 :   reg [2:0] s2_io_in_bits_r_req_size; // @[Reg.scala 19:16]</span></span>
<span id="L2406"><span class="lineNum">    2406</span>                 :<span class="tlaGNC">           2 :   reg [3:0] s2_io_in_bits_r_req_cmd; // @[Reg.scala 19:16]</span></span>
<span id="L2407"><span class="lineNum">    2407</span>                 :<span class="tlaGNC">           1 :   reg [7:0] s2_io_in_bits_r_req_wmask; // @[Reg.scala 19:16]</span></span>
<span id="L2408"><span class="lineNum">    2408</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [63:0] s2_io_in_bits_r_req_wdata; // @[Reg.scala 19:16]</span></span>
<span id="L2409"><span class="lineNum">    2409</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   reg [15:0] s2_io_in_bits_r_req_user; // @[Reg.scala 19:16]</span></span>
<span id="L2410"><span class="lineNum">    2410</span>                 :<span class="tlaGNC">         384 :   reg  valid_1; // @[Pipeline.scala 24:24]</span></span>
<span id="L2411"><span class="lineNum">    2411</span>                 :             :   wire  _GEN_9 = s3_io_isFinish ? 1'h0 : valid_1; // @[Pipeline.scala 24:24 25:{25,33}]</span>
<span id="L2412"><span class="lineNum">    2412</span>                 :             :   wire  _T_4 = s2_io_out_valid &amp; s3_io_in_ready; // @[Pipeline.scala 26:22]</span>
<span id="L2413"><span class="lineNum">    2413</span>                 :             :   wire  _GEN_10 = s2_io_out_valid &amp; s3_io_in_ready | _GEN_9; // @[Pipeline.scala 26:{38,46}]</span>
<span id="L2414"><span class="lineNum">    2414</span>                 :<span class="tlaGNC">           1 :   reg [31:0] s3_io_in_bits_r_req_addr; // @[Reg.scala 19:16]</span></span>
<span id="L2415"><span class="lineNum">    2415</span>                 :<span class="tlaGNC">           1 :   reg [2:0] s3_io_in_bits_r_req_size; // @[Reg.scala 19:16]</span></span>
<span id="L2416"><span class="lineNum">    2416</span>                 :<span class="tlaGNC">           1 :   reg [3:0] s3_io_in_bits_r_req_cmd; // @[Reg.scala 19:16]</span></span>
<span id="L2417"><span class="lineNum">    2417</span>                 :<span class="tlaGNC">           1 :   reg [7:0] s3_io_in_bits_r_req_wmask; // @[Reg.scala 19:16]</span></span>
<span id="L2418"><span class="lineNum">    2418</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [63:0] s3_io_in_bits_r_req_wdata; // @[Reg.scala 19:16]</span></span>
<span id="L2419"><span class="lineNum">    2419</span>                 :<span class="tlaUNC">           0 :   reg [15:0] s3_io_in_bits_r_req_user; // @[Reg.scala 19:16]</span></span>
<span id="L2420"><span class="lineNum">    2420</span>                 :<span class="tlaGNC tlaBgGNC">           1 :   reg [18:0] s3_io_in_bits_r_metas_0_tag; // @[Reg.scala 19:16]</span></span>
<span id="L2421"><span class="lineNum">    2421</span>                 :<span class="tlaGNC">           1 :   reg  s3_io_in_bits_r_metas_0_dirty; // @[Reg.scala 19:16]</span></span>
<span id="L2422"><span class="lineNum">    2422</span>                 :<span class="tlaGNC">           1 :   reg [18:0] s3_io_in_bits_r_metas_1_tag; // @[Reg.scala 19:16]</span></span>
<span id="L2423"><span class="lineNum">    2423</span>                 :<span class="tlaGNC">           1 :   reg  s3_io_in_bits_r_metas_1_dirty; // @[Reg.scala 19:16]</span></span>
<span id="L2424"><span class="lineNum">    2424</span>                 :<span class="tlaGNC">           2 :   reg [18:0] s3_io_in_bits_r_metas_2_tag; // @[Reg.scala 19:16]</span></span>
<span id="L2425"><span class="lineNum">    2425</span>                 :<span class="tlaGNC">           2 :   reg  s3_io_in_bits_r_metas_2_dirty; // @[Reg.scala 19:16]</span></span>
<span id="L2426"><span class="lineNum">    2426</span>                 :<span class="tlaUNC tlaBgUNC">           0 :   reg [18:0] s3_io_in_bits_r_metas_3_tag; // @[Reg.scala 19:16]</span></span>
<span id="L2427"><span class="lineNum">    2427</span>                 :<span class="tlaGNC tlaBgGNC">           3 :   reg  s3_io_in_bits_r_metas_3_dirty; // @[Reg.scala 19:16]</span></span>
<span id="L2428"><span class="lineNum">    2428</span>                 :<span class="tlaGNC">           5 :   reg [63:0] s3_io_in_bits_r_datas_0_data; // @[Reg.scala 19:16]</span></span>
<span id="L2429"><span class="lineNum">    2429</span>                 :<span class="tlaGNC">           8 :   reg [63:0] s3_io_in_bits_r_datas_1_data; // @[Reg.scala 19:16]</span></span>
<span id="L2430"><span class="lineNum">    2430</span>                 :<span class="tlaGNC">           5 :   reg [63:0] s3_io_in_bits_r_datas_2_data; // @[Reg.scala 19:16]</span></span>
<span id="L2431"><span class="lineNum">    2431</span>                 :<span class="tlaGNC">           5 :   reg [63:0] s3_io_in_bits_r_datas_3_data; // @[Reg.scala 19:16]</span></span>
<span id="L2432"><span class="lineNum">    2432</span>                 :<span class="tlaGNC">           3 :   reg  s3_io_in_bits_r_hit; // @[Reg.scala 19:16]</span></span>
<span id="L2433"><span class="lineNum">    2433</span>                 :<span class="tlaGNC">           1 :   reg [3:0] s3_io_in_bits_r_waymask; // @[Reg.scala 19:16]</span></span>
<span id="L2434"><span class="lineNum">    2434</span>                 :<span class="tlaGNC">           2 :   reg  s3_io_in_bits_r_mmio; // @[Reg.scala 19:16]</span></span>
<span id="L2435"><span class="lineNum">    2435</span>                 :<span class="tlaGNC">           5 :   reg  s3_io_in_bits_r_isForwardData; // @[Reg.scala 19:16]</span></span>
<span id="L2436"><span class="lineNum">    2436</span>                 :<span class="tlaGNC">           1 :   reg [63:0] s3_io_in_bits_r_forwardData_data_data; // @[Reg.scala 19:16]</span></span>
<span id="L2437"><span class="lineNum">    2437</span>                 :<span class="tlaGNC">           1 :   reg [3:0] s3_io_in_bits_r_forwardData_waymask; // @[Reg.scala 19:16]</span></span>
<span id="L2438"><span class="lineNum">    2438</span>                 :             :   wire  _io_in_resp_valid_T = s3_io_out_bits_cmd == 4'h4; // @[SimpleBus.scala 95:24]</span>
<span id="L2439"><span class="lineNum">    2439</span>                 :             :   wire  _io_in_resp_valid_T_1 = s3_io_out_valid &amp; _io_in_resp_valid_T; // @[Cache.scala 855:21]</span>
<span id="L2440"><span class="lineNum">    2440</span>                 :             :   wire  _io_in_resp_valid_T_2 = s3_io_out_valid | s3_io_dataReadRespToL1; // @[Cache.scala 857:21]</span>
<span id="L2441"><span class="lineNum">    2441</span>                 :             :   CacheStage1 s1 ( // @[Cache.scala 804:18]</span>
<span id="L2442"><span class="lineNum">    2442</span>                 :             :     .io_in_ready(s1_io_in_ready),</span>
<span id="L2443"><span class="lineNum">    2443</span>                 :             :     .io_in_valid(s1_io_in_valid),</span>
<span id="L2444"><span class="lineNum">    2444</span>                 :             :     .io_in_bits_addr(s1_io_in_bits_addr),</span>
<span id="L2445"><span class="lineNum">    2445</span>                 :             :     .io_in_bits_size(s1_io_in_bits_size),</span>
<span id="L2446"><span class="lineNum">    2446</span>                 :             :     .io_in_bits_cmd(s1_io_in_bits_cmd),</span>
<span id="L2447"><span class="lineNum">    2447</span>                 :             :     .io_in_bits_wmask(s1_io_in_bits_wmask),</span>
<span id="L2448"><span class="lineNum">    2448</span>                 :             :     .io_in_bits_wdata(s1_io_in_bits_wdata),</span>
<span id="L2449"><span class="lineNum">    2449</span>                 :             :     .io_in_bits_user(s1_io_in_bits_user),</span>
<span id="L2450"><span class="lineNum">    2450</span>                 :             :     .io_out_ready(s1_io_out_ready),</span>
<span id="L2451"><span class="lineNum">    2451</span>                 :             :     .io_out_valid(s1_io_out_valid),</span>
<span id="L2452"><span class="lineNum">    2452</span>                 :             :     .io_out_bits_req_addr(s1_io_out_bits_req_addr),</span>
<span id="L2453"><span class="lineNum">    2453</span>                 :             :     .io_out_bits_req_size(s1_io_out_bits_req_size),</span>
<span id="L2454"><span class="lineNum">    2454</span>                 :             :     .io_out_bits_req_cmd(s1_io_out_bits_req_cmd),</span>
<span id="L2455"><span class="lineNum">    2455</span>                 :             :     .io_out_bits_req_wmask(s1_io_out_bits_req_wmask),</span>
<span id="L2456"><span class="lineNum">    2456</span>                 :             :     .io_out_bits_req_wdata(s1_io_out_bits_req_wdata),</span>
<span id="L2457"><span class="lineNum">    2457</span>                 :             :     .io_out_bits_req_user(s1_io_out_bits_req_user),</span>
<span id="L2458"><span class="lineNum">    2458</span>                 :             :     .io_metaReadBus_req_ready(s1_io_metaReadBus_req_ready),</span>
<span id="L2459"><span class="lineNum">    2459</span>                 :             :     .io_metaReadBus_req_valid(s1_io_metaReadBus_req_valid),</span>
<span id="L2460"><span class="lineNum">    2460</span>                 :             :     .io_metaReadBus_req_bits_setIdx(s1_io_metaReadBus_req_bits_setIdx),</span>
<span id="L2461"><span class="lineNum">    2461</span>                 :             :     .io_metaReadBus_resp_data_0_tag(s1_io_metaReadBus_resp_data_0_tag),</span>
<span id="L2462"><span class="lineNum">    2462</span>                 :             :     .io_metaReadBus_resp_data_0_valid(s1_io_metaReadBus_resp_data_0_valid),</span>
<span id="L2463"><span class="lineNum">    2463</span>                 :             :     .io_metaReadBus_resp_data_0_dirty(s1_io_metaReadBus_resp_data_0_dirty),</span>
<span id="L2464"><span class="lineNum">    2464</span>                 :             :     .io_metaReadBus_resp_data_1_tag(s1_io_metaReadBus_resp_data_1_tag),</span>
<span id="L2465"><span class="lineNum">    2465</span>                 :             :     .io_metaReadBus_resp_data_1_valid(s1_io_metaReadBus_resp_data_1_valid),</span>
<span id="L2466"><span class="lineNum">    2466</span>                 :             :     .io_metaReadBus_resp_data_1_dirty(s1_io_metaReadBus_resp_data_1_dirty),</span>
<span id="L2467"><span class="lineNum">    2467</span>                 :             :     .io_metaReadBus_resp_data_2_tag(s1_io_metaReadBus_resp_data_2_tag),</span>
<span id="L2468"><span class="lineNum">    2468</span>                 :             :     .io_metaReadBus_resp_data_2_valid(s1_io_metaReadBus_resp_data_2_valid),</span>
<span id="L2469"><span class="lineNum">    2469</span>                 :             :     .io_metaReadBus_resp_data_2_dirty(s1_io_metaReadBus_resp_data_2_dirty),</span>
<span id="L2470"><span class="lineNum">    2470</span>                 :             :     .io_metaReadBus_resp_data_3_tag(s1_io_metaReadBus_resp_data_3_tag),</span>
<span id="L2471"><span class="lineNum">    2471</span>                 :             :     .io_metaReadBus_resp_data_3_valid(s1_io_metaReadBus_resp_data_3_valid),</span>
<span id="L2472"><span class="lineNum">    2472</span>                 :             :     .io_metaReadBus_resp_data_3_dirty(s1_io_metaReadBus_resp_data_3_dirty),</span>
<span id="L2473"><span class="lineNum">    2473</span>                 :             :     .io_dataReadBus_req_ready(s1_io_dataReadBus_req_ready),</span>
<span id="L2474"><span class="lineNum">    2474</span>                 :             :     .io_dataReadBus_req_valid(s1_io_dataReadBus_req_valid),</span>
<span id="L2475"><span class="lineNum">    2475</span>                 :             :     .io_dataReadBus_req_bits_setIdx(s1_io_dataReadBus_req_bits_setIdx),</span>
<span id="L2476"><span class="lineNum">    2476</span>                 :             :     .io_dataReadBus_resp_data_0_data(s1_io_dataReadBus_resp_data_0_data),</span>
<span id="L2477"><span class="lineNum">    2477</span>                 :             :     .io_dataReadBus_resp_data_1_data(s1_io_dataReadBus_resp_data_1_data),</span>
<span id="L2478"><span class="lineNum">    2478</span>                 :             :     .io_dataReadBus_resp_data_2_data(s1_io_dataReadBus_resp_data_2_data),</span>
<span id="L2479"><span class="lineNum">    2479</span>                 :             :     .io_dataReadBus_resp_data_3_data(s1_io_dataReadBus_resp_data_3_data)</span>
<span id="L2480"><span class="lineNum">    2480</span>                 :             :   );</span>
<span id="L2481"><span class="lineNum">    2481</span>                 :             :   CacheStage2 s2 ( // @[Cache.scala 805:18]</span>
<span id="L2482"><span class="lineNum">    2482</span>                 :             :     .clock(s2_clock),</span>
<span id="L2483"><span class="lineNum">    2483</span>                 :             :     .reset(s2_reset),</span>
<span id="L2484"><span class="lineNum">    2484</span>                 :             :     .io_in_ready(s2_io_in_ready),</span>
<span id="L2485"><span class="lineNum">    2485</span>                 :             :     .io_in_valid(s2_io_in_valid),</span>
<span id="L2486"><span class="lineNum">    2486</span>                 :             :     .io_in_bits_req_addr(s2_io_in_bits_req_addr),</span>
<span id="L2487"><span class="lineNum">    2487</span>                 :             :     .io_in_bits_req_size(s2_io_in_bits_req_size),</span>
<span id="L2488"><span class="lineNum">    2488</span>                 :             :     .io_in_bits_req_cmd(s2_io_in_bits_req_cmd),</span>
<span id="L2489"><span class="lineNum">    2489</span>                 :             :     .io_in_bits_req_wmask(s2_io_in_bits_req_wmask),</span>
<span id="L2490"><span class="lineNum">    2490</span>                 :             :     .io_in_bits_req_wdata(s2_io_in_bits_req_wdata),</span>
<span id="L2491"><span class="lineNum">    2491</span>                 :             :     .io_in_bits_req_user(s2_io_in_bits_req_user),</span>
<span id="L2492"><span class="lineNum">    2492</span>                 :             :     .io_out_ready(s2_io_out_ready),</span>
<span id="L2493"><span class="lineNum">    2493</span>                 :             :     .io_out_valid(s2_io_out_valid),</span>
<span id="L2494"><span class="lineNum">    2494</span>                 :             :     .io_out_bits_req_addr(s2_io_out_bits_req_addr),</span>
<span id="L2495"><span class="lineNum">    2495</span>                 :             :     .io_out_bits_req_size(s2_io_out_bits_req_size),</span>
<span id="L2496"><span class="lineNum">    2496</span>                 :             :     .io_out_bits_req_cmd(s2_io_out_bits_req_cmd),</span>
<span id="L2497"><span class="lineNum">    2497</span>                 :             :     .io_out_bits_req_wmask(s2_io_out_bits_req_wmask),</span>
<span id="L2498"><span class="lineNum">    2498</span>                 :             :     .io_out_bits_req_wdata(s2_io_out_bits_req_wdata),</span>
<span id="L2499"><span class="lineNum">    2499</span>                 :             :     .io_out_bits_req_user(s2_io_out_bits_req_user),</span>
<span id="L2500"><span class="lineNum">    2500</span>                 :             :     .io_out_bits_metas_0_tag(s2_io_out_bits_metas_0_tag),</span>
<span id="L2501"><span class="lineNum">    2501</span>                 :             :     .io_out_bits_metas_0_dirty(s2_io_out_bits_metas_0_dirty),</span>
<span id="L2502"><span class="lineNum">    2502</span>                 :             :     .io_out_bits_metas_1_tag(s2_io_out_bits_metas_1_tag),</span>
<span id="L2503"><span class="lineNum">    2503</span>                 :             :     .io_out_bits_metas_1_dirty(s2_io_out_bits_metas_1_dirty),</span>
<span id="L2504"><span class="lineNum">    2504</span>                 :             :     .io_out_bits_metas_2_tag(s2_io_out_bits_metas_2_tag),</span>
<span id="L2505"><span class="lineNum">    2505</span>                 :             :     .io_out_bits_metas_2_dirty(s2_io_out_bits_metas_2_dirty),</span>
<span id="L2506"><span class="lineNum">    2506</span>                 :             :     .io_out_bits_metas_3_tag(s2_io_out_bits_metas_3_tag),</span>
<span id="L2507"><span class="lineNum">    2507</span>                 :             :     .io_out_bits_metas_3_dirty(s2_io_out_bits_metas_3_dirty),</span>
<span id="L2508"><span class="lineNum">    2508</span>                 :             :     .io_out_bits_datas_0_data(s2_io_out_bits_datas_0_data),</span>
<span id="L2509"><span class="lineNum">    2509</span>                 :             :     .io_out_bits_datas_1_data(s2_io_out_bits_datas_1_data),</span>
<span id="L2510"><span class="lineNum">    2510</span>                 :             :     .io_out_bits_datas_2_data(s2_io_out_bits_datas_2_data),</span>
<span id="L2511"><span class="lineNum">    2511</span>                 :             :     .io_out_bits_datas_3_data(s2_io_out_bits_datas_3_data),</span>
<span id="L2512"><span class="lineNum">    2512</span>                 :             :     .io_out_bits_hit(s2_io_out_bits_hit),</span>
<span id="L2513"><span class="lineNum">    2513</span>                 :             :     .io_out_bits_waymask(s2_io_out_bits_waymask),</span>
<span id="L2514"><span class="lineNum">    2514</span>                 :             :     .io_out_bits_mmio(s2_io_out_bits_mmio),</span>
<span id="L2515"><span class="lineNum">    2515</span>                 :             :     .io_out_bits_isForwardData(s2_io_out_bits_isForwardData),</span>
<span id="L2516"><span class="lineNum">    2516</span>                 :             :     .io_out_bits_forwardData_data_data(s2_io_out_bits_forwardData_data_data),</span>
<span id="L2517"><span class="lineNum">    2517</span>                 :             :     .io_out_bits_forwardData_waymask(s2_io_out_bits_forwardData_waymask),</span>
<span id="L2518"><span class="lineNum">    2518</span>                 :             :     .io_metaReadResp_0_tag(s2_io_metaReadResp_0_tag),</span>
<span id="L2519"><span class="lineNum">    2519</span>                 :             :     .io_metaReadResp_0_valid(s2_io_metaReadResp_0_valid),</span>
<span id="L2520"><span class="lineNum">    2520</span>                 :             :     .io_metaReadResp_0_dirty(s2_io_metaReadResp_0_dirty),</span>
<span id="L2521"><span class="lineNum">    2521</span>                 :             :     .io_metaReadResp_1_tag(s2_io_metaReadResp_1_tag),</span>
<span id="L2522"><span class="lineNum">    2522</span>                 :             :     .io_metaReadResp_1_valid(s2_io_metaReadResp_1_valid),</span>
<span id="L2523"><span class="lineNum">    2523</span>                 :             :     .io_metaReadResp_1_dirty(s2_io_metaReadResp_1_dirty),</span>
<span id="L2524"><span class="lineNum">    2524</span>                 :             :     .io_metaReadResp_2_tag(s2_io_metaReadResp_2_tag),</span>
<span id="L2525"><span class="lineNum">    2525</span>                 :             :     .io_metaReadResp_2_valid(s2_io_metaReadResp_2_valid),</span>
<span id="L2526"><span class="lineNum">    2526</span>                 :             :     .io_metaReadResp_2_dirty(s2_io_metaReadResp_2_dirty),</span>
<span id="L2527"><span class="lineNum">    2527</span>                 :             :     .io_metaReadResp_3_tag(s2_io_metaReadResp_3_tag),</span>
<span id="L2528"><span class="lineNum">    2528</span>                 :             :     .io_metaReadResp_3_valid(s2_io_metaReadResp_3_valid),</span>
<span id="L2529"><span class="lineNum">    2529</span>                 :             :     .io_metaReadResp_3_dirty(s2_io_metaReadResp_3_dirty),</span>
<span id="L2530"><span class="lineNum">    2530</span>                 :             :     .io_dataReadResp_0_data(s2_io_dataReadResp_0_data),</span>
<span id="L2531"><span class="lineNum">    2531</span>                 :             :     .io_dataReadResp_1_data(s2_io_dataReadResp_1_data),</span>
<span id="L2532"><span class="lineNum">    2532</span>                 :             :     .io_dataReadResp_2_data(s2_io_dataReadResp_2_data),</span>
<span id="L2533"><span class="lineNum">    2533</span>                 :             :     .io_dataReadResp_3_data(s2_io_dataReadResp_3_data),</span>
<span id="L2534"><span class="lineNum">    2534</span>                 :             :     .io_metaWriteBus_req_valid(s2_io_metaWriteBus_req_valid),</span>
<span id="L2535"><span class="lineNum">    2535</span>                 :             :     .io_metaWriteBus_req_bits_setIdx(s2_io_metaWriteBus_req_bits_setIdx),</span>
<span id="L2536"><span class="lineNum">    2536</span>                 :             :     .io_metaWriteBus_req_bits_data_tag(s2_io_metaWriteBus_req_bits_data_tag),</span>
<span id="L2537"><span class="lineNum">    2537</span>                 :             :     .io_metaWriteBus_req_bits_data_dirty(s2_io_metaWriteBus_req_bits_data_dirty),</span>
<span id="L2538"><span class="lineNum">    2538</span>                 :             :     .io_metaWriteBus_req_bits_waymask(s2_io_metaWriteBus_req_bits_waymask),</span>
<span id="L2539"><span class="lineNum">    2539</span>                 :             :     .io_dataWriteBus_req_valid(s2_io_dataWriteBus_req_valid),</span>
<span id="L2540"><span class="lineNum">    2540</span>                 :             :     .io_dataWriteBus_req_bits_setIdx(s2_io_dataWriteBus_req_bits_setIdx),</span>
<span id="L2541"><span class="lineNum">    2541</span>                 :             :     .io_dataWriteBus_req_bits_data_data(s2_io_dataWriteBus_req_bits_data_data),</span>
<span id="L2542"><span class="lineNum">    2542</span>                 :             :     .io_dataWriteBus_req_bits_waymask(s2_io_dataWriteBus_req_bits_waymask)</span>
<span id="L2543"><span class="lineNum">    2543</span>                 :             :   );</span>
<span id="L2544"><span class="lineNum">    2544</span>                 :             :   CacheStage3 s3 ( // @[Cache.scala 806:18]</span>
<span id="L2545"><span class="lineNum">    2545</span>                 :             :     .clock(s3_clock),</span>
<span id="L2546"><span class="lineNum">    2546</span>                 :             :     .reset(s3_reset),</span>
<span id="L2547"><span class="lineNum">    2547</span>                 :             :     .io_in_ready(s3_io_in_ready),</span>
<span id="L2548"><span class="lineNum">    2548</span>                 :             :     .io_in_valid(s3_io_in_valid),</span>
<span id="L2549"><span class="lineNum">    2549</span>                 :             :     .io_in_bits_req_addr(s3_io_in_bits_req_addr),</span>
<span id="L2550"><span class="lineNum">    2550</span>                 :             :     .io_in_bits_req_size(s3_io_in_bits_req_size),</span>
<span id="L2551"><span class="lineNum">    2551</span>                 :             :     .io_in_bits_req_cmd(s3_io_in_bits_req_cmd),</span>
<span id="L2552"><span class="lineNum">    2552</span>                 :             :     .io_in_bits_req_wmask(s3_io_in_bits_req_wmask),</span>
<span id="L2553"><span class="lineNum">    2553</span>                 :             :     .io_in_bits_req_wdata(s3_io_in_bits_req_wdata),</span>
<span id="L2554"><span class="lineNum">    2554</span>                 :             :     .io_in_bits_req_user(s3_io_in_bits_req_user),</span>
<span id="L2555"><span class="lineNum">    2555</span>                 :             :     .io_in_bits_metas_0_tag(s3_io_in_bits_metas_0_tag),</span>
<span id="L2556"><span class="lineNum">    2556</span>                 :             :     .io_in_bits_metas_0_dirty(s3_io_in_bits_metas_0_dirty),</span>
<span id="L2557"><span class="lineNum">    2557</span>                 :             :     .io_in_bits_metas_1_tag(s3_io_in_bits_metas_1_tag),</span>
<span id="L2558"><span class="lineNum">    2558</span>                 :             :     .io_in_bits_metas_1_dirty(s3_io_in_bits_metas_1_dirty),</span>
<span id="L2559"><span class="lineNum">    2559</span>                 :             :     .io_in_bits_metas_2_tag(s3_io_in_bits_metas_2_tag),</span>
<span id="L2560"><span class="lineNum">    2560</span>                 :             :     .io_in_bits_metas_2_dirty(s3_io_in_bits_metas_2_dirty),</span>
<span id="L2561"><span class="lineNum">    2561</span>                 :             :     .io_in_bits_metas_3_tag(s3_io_in_bits_metas_3_tag),</span>
<span id="L2562"><span class="lineNum">    2562</span>                 :             :     .io_in_bits_metas_3_dirty(s3_io_in_bits_metas_3_dirty),</span>
<span id="L2563"><span class="lineNum">    2563</span>                 :             :     .io_in_bits_datas_0_data(s3_io_in_bits_datas_0_data),</span>
<span id="L2564"><span class="lineNum">    2564</span>                 :             :     .io_in_bits_datas_1_data(s3_io_in_bits_datas_1_data),</span>
<span id="L2565"><span class="lineNum">    2565</span>                 :             :     .io_in_bits_datas_2_data(s3_io_in_bits_datas_2_data),</span>
<span id="L2566"><span class="lineNum">    2566</span>                 :             :     .io_in_bits_datas_3_data(s3_io_in_bits_datas_3_data),</span>
<span id="L2567"><span class="lineNum">    2567</span>                 :             :     .io_in_bits_hit(s3_io_in_bits_hit),</span>
<span id="L2568"><span class="lineNum">    2568</span>                 :             :     .io_in_bits_waymask(s3_io_in_bits_waymask),</span>
<span id="L2569"><span class="lineNum">    2569</span>                 :             :     .io_in_bits_mmio(s3_io_in_bits_mmio),</span>
<span id="L2570"><span class="lineNum">    2570</span>                 :             :     .io_in_bits_isForwardData(s3_io_in_bits_isForwardData),</span>
<span id="L2571"><span class="lineNum">    2571</span>                 :             :     .io_in_bits_forwardData_data_data(s3_io_in_bits_forwardData_data_data),</span>
<span id="L2572"><span class="lineNum">    2572</span>                 :             :     .io_in_bits_forwardData_waymask(s3_io_in_bits_forwardData_waymask),</span>
<span id="L2573"><span class="lineNum">    2573</span>                 :             :     .io_out_ready(s3_io_out_ready),</span>
<span id="L2574"><span class="lineNum">    2574</span>                 :             :     .io_out_valid(s3_io_out_valid),</span>
<span id="L2575"><span class="lineNum">    2575</span>                 :             :     .io_out_bits_cmd(s3_io_out_bits_cmd),</span>
<span id="L2576"><span class="lineNum">    2576</span>                 :             :     .io_out_bits_rdata(s3_io_out_bits_rdata),</span>
<span id="L2577"><span class="lineNum">    2577</span>                 :             :     .io_out_bits_user(s3_io_out_bits_user),</span>
<span id="L2578"><span class="lineNum">    2578</span>                 :             :     .io_isFinish(s3_io_isFinish),</span>
<span id="L2579"><span class="lineNum">    2579</span>                 :             :     .io_flush(s3_io_flush),</span>
<span id="L2580"><span class="lineNum">    2580</span>                 :             :     .io_dataReadBus_req_ready(s3_io_dataReadBus_req_ready),</span>
<span id="L2581"><span class="lineNum">    2581</span>                 :             :     .io_dataReadBus_req_valid(s3_io_dataReadBus_req_valid),</span>
<span id="L2582"><span class="lineNum">    2582</span>                 :             :     .io_dataReadBus_req_bits_setIdx(s3_io_dataReadBus_req_bits_setIdx),</span>
<span id="L2583"><span class="lineNum">    2583</span>                 :             :     .io_dataReadBus_resp_data_0_data(s3_io_dataReadBus_resp_data_0_data),</span>
<span id="L2584"><span class="lineNum">    2584</span>                 :             :     .io_dataReadBus_resp_data_1_data(s3_io_dataReadBus_resp_data_1_data),</span>
<span id="L2585"><span class="lineNum">    2585</span>                 :             :     .io_dataReadBus_resp_data_2_data(s3_io_dataReadBus_resp_data_2_data),</span>
<span id="L2586"><span class="lineNum">    2586</span>                 :             :     .io_dataReadBus_resp_data_3_data(s3_io_dataReadBus_resp_data_3_data),</span>
<span id="L2587"><span class="lineNum">    2587</span>                 :             :     .io_dataWriteBus_req_valid(s3_io_dataWriteBus_req_valid),</span>
<span id="L2588"><span class="lineNum">    2588</span>                 :             :     .io_dataWriteBus_req_bits_setIdx(s3_io_dataWriteBus_req_bits_setIdx),</span>
<span id="L2589"><span class="lineNum">    2589</span>                 :             :     .io_dataWriteBus_req_bits_data_data(s3_io_dataWriteBus_req_bits_data_data),</span>
<span id="L2590"><span class="lineNum">    2590</span>                 :             :     .io_dataWriteBus_req_bits_waymask(s3_io_dataWriteBus_req_bits_waymask),</span>
<span id="L2591"><span class="lineNum">    2591</span>                 :             :     .io_metaWriteBus_req_valid(s3_io_metaWriteBus_req_valid),</span>
<span id="L2592"><span class="lineNum">    2592</span>                 :             :     .io_metaWriteBus_req_bits_setIdx(s3_io_metaWriteBus_req_bits_setIdx),</span>
<span id="L2593"><span class="lineNum">    2593</span>                 :             :     .io_metaWriteBus_req_bits_data_tag(s3_io_metaWriteBus_req_bits_data_tag),</span>
<span id="L2594"><span class="lineNum">    2594</span>                 :             :     .io_metaWriteBus_req_bits_data_dirty(s3_io_metaWriteBus_req_bits_data_dirty),</span>
<span id="L2595"><span class="lineNum">    2595</span>                 :             :     .io_metaWriteBus_req_bits_waymask(s3_io_metaWriteBus_req_bits_waymask),</span>
<span id="L2596"><span class="lineNum">    2596</span>                 :             :     .io_mem_req_ready(s3_io_mem_req_ready),</span>
<span id="L2597"><span class="lineNum">    2597</span>                 :             :     .io_mem_req_valid(s3_io_mem_req_valid),</span>
<span id="L2598"><span class="lineNum">    2598</span>                 :             :     .io_mem_req_bits_addr(s3_io_mem_req_bits_addr),</span>
<span id="L2599"><span class="lineNum">    2599</span>                 :             :     .io_mem_req_bits_cmd(s3_io_mem_req_bits_cmd),</span>
<span id="L2600"><span class="lineNum">    2600</span>                 :             :     .io_mem_req_bits_wdata(s3_io_mem_req_bits_wdata),</span>
<span id="L2601"><span class="lineNum">    2601</span>                 :             :     .io_mem_resp_ready(s3_io_mem_resp_ready),</span>
<span id="L2602"><span class="lineNum">    2602</span>                 :             :     .io_mem_resp_valid(s3_io_mem_resp_valid),</span>
<span id="L2603"><span class="lineNum">    2603</span>                 :             :     .io_mem_resp_bits_cmd(s3_io_mem_resp_bits_cmd),</span>
<span id="L2604"><span class="lineNum">    2604</span>                 :             :     .io_mem_resp_bits_rdata(s3_io_mem_resp_bits_rdata),</span>
<span id="L2605"><span class="lineNum">    2605</span>                 :             :     .io_mmio_req_ready(s3_io_mmio_req_ready),</span>
<span id="L2606"><span class="lineNum">    2606</span>                 :             :     .io_mmio_req_valid(s3_io_mmio_req_valid),</span>
<span id="L2607"><span class="lineNum">    2607</span>                 :             :     .io_mmio_req_bits_addr(s3_io_mmio_req_bits_addr),</span>
<span id="L2608"><span class="lineNum">    2608</span>                 :             :     .io_mmio_req_bits_size(s3_io_mmio_req_bits_size),</span>
<span id="L2609"><span class="lineNum">    2609</span>                 :             :     .io_mmio_req_bits_cmd(s3_io_mmio_req_bits_cmd),</span>
<span id="L2610"><span class="lineNum">    2610</span>                 :             :     .io_mmio_req_bits_wmask(s3_io_mmio_req_bits_wmask),</span>
<span id="L2611"><span class="lineNum">    2611</span>                 :             :     .io_mmio_req_bits_wdata(s3_io_mmio_req_bits_wdata),</span>
<span id="L2612"><span class="lineNum">    2612</span>                 :             :     .io_mmio_resp_ready(s3_io_mmio_resp_ready),</span>
<span id="L2613"><span class="lineNum">    2613</span>                 :             :     .io_mmio_resp_valid(s3_io_mmio_resp_valid),</span>
<span id="L2614"><span class="lineNum">    2614</span>                 :             :     .io_mmio_resp_bits_rdata(s3_io_mmio_resp_bits_rdata),</span>
<span id="L2615"><span class="lineNum">    2615</span>                 :             :     .io_cohResp_ready(s3_io_cohResp_ready),</span>
<span id="L2616"><span class="lineNum">    2616</span>                 :             :     .io_cohResp_valid(s3_io_cohResp_valid),</span>
<span id="L2617"><span class="lineNum">    2617</span>                 :             :     .io_cohResp_bits_cmd(s3_io_cohResp_bits_cmd),</span>
<span id="L2618"><span class="lineNum">    2618</span>                 :             :     .io_cohResp_bits_rdata(s3_io_cohResp_bits_rdata),</span>
<span id="L2619"><span class="lineNum">    2619</span>                 :             :     .io_dataReadRespToL1(s3_io_dataReadRespToL1)</span>
<span id="L2620"><span class="lineNum">    2620</span>                 :             :   );</span>
<span id="L2621"><span class="lineNum">    2621</span>                 :             :   SRAMTemplateWithArbiter metaArray ( // @[Cache.scala 807:25]</span>
<span id="L2622"><span class="lineNum">    2622</span>                 :             :     .clock(metaArray_clock),</span>
<span id="L2623"><span class="lineNum">    2623</span>                 :             :     .reset(metaArray_reset),</span>
<span id="L2624"><span class="lineNum">    2624</span>                 :             :     .io_r_0_req_ready(metaArray_io_r_0_req_ready),</span>
<span id="L2625"><span class="lineNum">    2625</span>                 :             :     .io_r_0_req_valid(metaArray_io_r_0_req_valid),</span>
<span id="L2626"><span class="lineNum">    2626</span>                 :             :     .io_r_0_req_bits_setIdx(metaArray_io_r_0_req_bits_setIdx),</span>
<span id="L2627"><span class="lineNum">    2627</span>                 :             :     .io_r_0_resp_data_0_tag(metaArray_io_r_0_resp_data_0_tag),</span>
<span id="L2628"><span class="lineNum">    2628</span>                 :             :     .io_r_0_resp_data_0_valid(metaArray_io_r_0_resp_data_0_valid),</span>
<span id="L2629"><span class="lineNum">    2629</span>                 :             :     .io_r_0_resp_data_0_dirty(metaArray_io_r_0_resp_data_0_dirty),</span>
<span id="L2630"><span class="lineNum">    2630</span>                 :             :     .io_r_0_resp_data_1_tag(metaArray_io_r_0_resp_data_1_tag),</span>
<span id="L2631"><span class="lineNum">    2631</span>                 :             :     .io_r_0_resp_data_1_valid(metaArray_io_r_0_resp_data_1_valid),</span>
<span id="L2632"><span class="lineNum">    2632</span>                 :             :     .io_r_0_resp_data_1_dirty(metaArray_io_r_0_resp_data_1_dirty),</span>
<span id="L2633"><span class="lineNum">    2633</span>                 :             :     .io_r_0_resp_data_2_tag(metaArray_io_r_0_resp_data_2_tag),</span>
<span id="L2634"><span class="lineNum">    2634</span>                 :             :     .io_r_0_resp_data_2_valid(metaArray_io_r_0_resp_data_2_valid),</span>
<span id="L2635"><span class="lineNum">    2635</span>                 :             :     .io_r_0_resp_data_2_dirty(metaArray_io_r_0_resp_data_2_dirty),</span>
<span id="L2636"><span class="lineNum">    2636</span>                 :             :     .io_r_0_resp_data_3_tag(metaArray_io_r_0_resp_data_3_tag),</span>
<span id="L2637"><span class="lineNum">    2637</span>                 :             :     .io_r_0_resp_data_3_valid(metaArray_io_r_0_resp_data_3_valid),</span>
<span id="L2638"><span class="lineNum">    2638</span>                 :             :     .io_r_0_resp_data_3_dirty(metaArray_io_r_0_resp_data_3_dirty),</span>
<span id="L2639"><span class="lineNum">    2639</span>                 :             :     .io_w_req_valid(metaArray_io_w_req_valid),</span>
<span id="L2640"><span class="lineNum">    2640</span>                 :             :     .io_w_req_bits_setIdx(metaArray_io_w_req_bits_setIdx),</span>
<span id="L2641"><span class="lineNum">    2641</span>                 :             :     .io_w_req_bits_data_tag(metaArray_io_w_req_bits_data_tag),</span>
<span id="L2642"><span class="lineNum">    2642</span>                 :             :     .io_w_req_bits_data_dirty(metaArray_io_w_req_bits_data_dirty),</span>
<span id="L2643"><span class="lineNum">    2643</span>                 :             :     .io_w_req_bits_waymask(metaArray_io_w_req_bits_waymask)</span>
<span id="L2644"><span class="lineNum">    2644</span>                 :             :   );</span>
<span id="L2645"><span class="lineNum">    2645</span>                 :             :   SRAMTemplateWithArbiter_1 dataArray ( // @[Cache.scala 816:25]</span>
<span id="L2646"><span class="lineNum">    2646</span>                 :             :     .clock(dataArray_clock),</span>
<span id="L2647"><span class="lineNum">    2647</span>                 :             :     .reset(dataArray_reset),</span>
<span id="L2648"><span class="lineNum">    2648</span>                 :             :     .io_r_0_req_ready(dataArray_io_r_0_req_ready),</span>
<span id="L2649"><span class="lineNum">    2649</span>                 :             :     .io_r_0_req_valid(dataArray_io_r_0_req_valid),</span>
<span id="L2650"><span class="lineNum">    2650</span>                 :             :     .io_r_0_req_bits_setIdx(dataArray_io_r_0_req_bits_setIdx),</span>
<span id="L2651"><span class="lineNum">    2651</span>                 :             :     .io_r_0_resp_data_0_data(dataArray_io_r_0_resp_data_0_data),</span>
<span id="L2652"><span class="lineNum">    2652</span>                 :             :     .io_r_0_resp_data_1_data(dataArray_io_r_0_resp_data_1_data),</span>
<span id="L2653"><span class="lineNum">    2653</span>                 :             :     .io_r_0_resp_data_2_data(dataArray_io_r_0_resp_data_2_data),</span>
<span id="L2654"><span class="lineNum">    2654</span>                 :             :     .io_r_0_resp_data_3_data(dataArray_io_r_0_resp_data_3_data),</span>
<span id="L2655"><span class="lineNum">    2655</span>                 :             :     .io_r_1_req_ready(dataArray_io_r_1_req_ready),</span>
<span id="L2656"><span class="lineNum">    2656</span>                 :             :     .io_r_1_req_valid(dataArray_io_r_1_req_valid),</span>
<span id="L2657"><span class="lineNum">    2657</span>                 :             :     .io_r_1_req_bits_setIdx(dataArray_io_r_1_req_bits_setIdx),</span>
<span id="L2658"><span class="lineNum">    2658</span>                 :             :     .io_r_1_resp_data_0_data(dataArray_io_r_1_resp_data_0_data),</span>
<span id="L2659"><span class="lineNum">    2659</span>                 :             :     .io_r_1_resp_data_1_data(dataArray_io_r_1_resp_data_1_data),</span>
<span id="L2660"><span class="lineNum">    2660</span>                 :             :     .io_r_1_resp_data_2_data(dataArray_io_r_1_resp_data_2_data),</span>
<span id="L2661"><span class="lineNum">    2661</span>                 :             :     .io_r_1_resp_data_3_data(dataArray_io_r_1_resp_data_3_data),</span>
<span id="L2662"><span class="lineNum">    2662</span>                 :             :     .io_w_req_valid(dataArray_io_w_req_valid),</span>
<span id="L2663"><span class="lineNum">    2663</span>                 :             :     .io_w_req_bits_setIdx(dataArray_io_w_req_bits_setIdx),</span>
<span id="L2664"><span class="lineNum">    2664</span>                 :             :     .io_w_req_bits_data_data(dataArray_io_w_req_bits_data_data),</span>
<span id="L2665"><span class="lineNum">    2665</span>                 :             :     .io_w_req_bits_waymask(dataArray_io_w_req_bits_waymask)</span>
<span id="L2666"><span class="lineNum">    2666</span>                 :             :   );</span>
<span id="L2667"><span class="lineNum">    2667</span>                 :             :   Arbiter_4 arb ( // @[Cache.scala 832:19]</span>
<span id="L2668"><span class="lineNum">    2668</span>                 :             :     .io_in_0_ready(arb_io_in_0_ready),</span>
<span id="L2669"><span class="lineNum">    2669</span>                 :             :     .io_in_0_valid(arb_io_in_0_valid),</span>
<span id="L2670"><span class="lineNum">    2670</span>                 :             :     .io_in_0_bits_addr(arb_io_in_0_bits_addr),</span>
<span id="L2671"><span class="lineNum">    2671</span>                 :             :     .io_in_0_bits_size(arb_io_in_0_bits_size),</span>
<span id="L2672"><span class="lineNum">    2672</span>                 :             :     .io_in_0_bits_cmd(arb_io_in_0_bits_cmd),</span>
<span id="L2673"><span class="lineNum">    2673</span>                 :             :     .io_in_0_bits_wmask(arb_io_in_0_bits_wmask),</span>
<span id="L2674"><span class="lineNum">    2674</span>                 :             :     .io_in_0_bits_wdata(arb_io_in_0_bits_wdata),</span>
<span id="L2675"><span class="lineNum">    2675</span>                 :             :     .io_in_1_ready(arb_io_in_1_ready),</span>
<span id="L2676"><span class="lineNum">    2676</span>                 :             :     .io_in_1_valid(arb_io_in_1_valid),</span>
<span id="L2677"><span class="lineNum">    2677</span>                 :             :     .io_in_1_bits_addr(arb_io_in_1_bits_addr),</span>
<span id="L2678"><span class="lineNum">    2678</span>                 :             :     .io_in_1_bits_size(arb_io_in_1_bits_size),</span>
<span id="L2679"><span class="lineNum">    2679</span>                 :             :     .io_in_1_bits_cmd(arb_io_in_1_bits_cmd),</span>
<span id="L2680"><span class="lineNum">    2680</span>                 :             :     .io_in_1_bits_wmask(arb_io_in_1_bits_wmask),</span>
<span id="L2681"><span class="lineNum">    2681</span>                 :             :     .io_in_1_bits_wdata(arb_io_in_1_bits_wdata),</span>
<span id="L2682"><span class="lineNum">    2682</span>                 :             :     .io_in_1_bits_user(arb_io_in_1_bits_user),</span>
<span id="L2683"><span class="lineNum">    2683</span>                 :             :     .io_out_ready(arb_io_out_ready),</span>
<span id="L2684"><span class="lineNum">    2684</span>                 :             :     .io_out_valid(arb_io_out_valid),</span>
<span id="L2685"><span class="lineNum">    2685</span>                 :             :     .io_out_bits_addr(arb_io_out_bits_addr),</span>
<span id="L2686"><span class="lineNum">    2686</span>                 :             :     .io_out_bits_size(arb_io_out_bits_size),</span>
<span id="L2687"><span class="lineNum">    2687</span>                 :             :     .io_out_bits_cmd(arb_io_out_bits_cmd),</span>
<span id="L2688"><span class="lineNum">    2688</span>                 :             :     .io_out_bits_wmask(arb_io_out_bits_wmask),</span>
<span id="L2689"><span class="lineNum">    2689</span>                 :             :     .io_out_bits_wdata(arb_io_out_bits_wdata),</span>
<span id="L2690"><span class="lineNum">    2690</span>                 :             :     .io_out_bits_user(arb_io_out_bits_user)</span>
<span id="L2691"><span class="lineNum">    2691</span>                 :             :   );</span>
<span id="L2692"><span class="lineNum">    2692</span>                 :             :   assign io_in_req_ready = arb_io_in_1_ready; // @[Cache.scala 838:28]</span>
<span id="L2693"><span class="lineNum">    2693</span>                 :             :   assign io_in_resp_valid = _io_in_resp_valid_T_1 ? 1'h0 : _io_in_resp_valid_T_2; // @[Cache.scala 854:26]</span>
<span id="L2694"><span class="lineNum">    2694</span>                 :             :   assign io_in_resp_bits_cmd = s3_io_out_bits_cmd; // @[Cache.scala 848:14]</span>
<span id="L2695"><span class="lineNum">    2695</span>                 :             :   assign io_in_resp_bits_rdata = s3_io_out_bits_rdata; // @[Cache.scala 848:14]</span>
<span id="L2696"><span class="lineNum">    2696</span>                 :             :   assign io_in_resp_bits_user = s3_io_out_bits_user; // @[Cache.scala 848:14]</span>
<span id="L2697"><span class="lineNum">    2697</span>                 :             :   assign io_out_mem_req_valid = s3_io_mem_req_valid; // @[Cache.scala 850:14]</span>
<span id="L2698"><span class="lineNum">    2698</span>                 :             :   assign io_out_mem_req_bits_addr = s3_io_mem_req_bits_addr; // @[Cache.scala 850:14]</span>
<span id="L2699"><span class="lineNum">    2699</span>                 :             :   assign io_out_mem_req_bits_size = 3'h3; // @[Cache.scala 850:14]</span>
<span id="L2700"><span class="lineNum">    2700</span>                 :             :   assign io_out_mem_req_bits_cmd = s3_io_mem_req_bits_cmd; // @[Cache.scala 850:14]</span>
<span id="L2701"><span class="lineNum">    2701</span>                 :             :   assign io_out_mem_req_bits_wmask = 8'hff; // @[Cache.scala 850:14]</span>
<span id="L2702"><span class="lineNum">    2702</span>                 :             :   assign io_out_mem_req_bits_wdata = s3_io_mem_req_bits_wdata; // @[Cache.scala 850:14]</span>
<span id="L2703"><span class="lineNum">    2703</span>                 :             :   assign io_out_mem_resp_ready = 1'h1; // @[Cache.scala 850:14]</span>
<span id="L2704"><span class="lineNum">    2704</span>                 :             :   assign io_out_coh_req_ready = arb_io_in_0_ready; // @[Cache.scala 873:26]</span>
<span id="L2705"><span class="lineNum">    2705</span>                 :             :   assign io_out_coh_resp_valid = s3_io_cohResp_valid; // @[Cache.scala 874:21]</span>
<span id="L2706"><span class="lineNum">    2706</span>                 :             :   assign io_out_coh_resp_bits_cmd = s3_io_cohResp_bits_cmd; // @[Cache.scala 874:21]</span>
<span id="L2707"><span class="lineNum">    2707</span>                 :             :   assign io_out_coh_resp_bits_rdata = s3_io_cohResp_bits_rdata; // @[Cache.scala 874:21]</span>
<span id="L2708"><span class="lineNum">    2708</span>                 :             :   assign io_mmio_req_valid = s3_io_mmio_req_valid; // @[Cache.scala 851:11]</span>
<span id="L2709"><span class="lineNum">    2709</span>                 :             :   assign io_mmio_req_bits_addr = s3_io_mmio_req_bits_addr; // @[Cache.scala 851:11]</span>
<span id="L2710"><span class="lineNum">    2710</span>                 :             :   assign io_mmio_req_bits_size = s3_io_mmio_req_bits_size; // @[Cache.scala 851:11]</span>
<span id="L2711"><span class="lineNum">    2711</span>                 :             :   assign io_mmio_req_bits_cmd = s3_io_mmio_req_bits_cmd; // @[Cache.scala 851:11]</span>
<span id="L2712"><span class="lineNum">    2712</span>                 :             :   assign io_mmio_req_bits_wmask = s3_io_mmio_req_bits_wmask; // @[Cache.scala 851:11]</span>
<span id="L2713"><span class="lineNum">    2713</span>                 :             :   assign io_mmio_req_bits_wdata = s3_io_mmio_req_bits_wdata; // @[Cache.scala 851:11]</span>
<span id="L2714"><span class="lineNum">    2714</span>                 :             :   assign io_mmio_resp_ready = 1'h1; // @[Cache.scala 851:11]</span>
<span id="L2715"><span class="lineNum">    2715</span>                 :             :   assign io_empty = ~s2_io_in_valid &amp; ~s3_io_in_valid; // @[Cache.scala 852:31]</span>
<span id="L2716"><span class="lineNum">    2716</span>                 :             :   assign s1_io_in_valid = arb_io_out_valid; // @[Cache.scala 840:12]</span>
<span id="L2717"><span class="lineNum">    2717</span>                 :             :   assign s1_io_in_bits_addr = arb_io_out_bits_addr; // @[Cache.scala 840:12]</span>
<span id="L2718"><span class="lineNum">    2718</span>                 :             :   assign s1_io_in_bits_size = arb_io_out_bits_size; // @[Cache.scala 840:12]</span>
<span id="L2719"><span class="lineNum">    2719</span>                 :             :   assign s1_io_in_bits_cmd = arb_io_out_bits_cmd; // @[Cache.scala 840:12]</span>
<span id="L2720"><span class="lineNum">    2720</span>                 :             :   assign s1_io_in_bits_wmask = arb_io_out_bits_wmask; // @[Cache.scala 840:12]</span>
<span id="L2721"><span class="lineNum">    2721</span>                 :             :   assign s1_io_in_bits_wdata = arb_io_out_bits_wdata; // @[Cache.scala 840:12]</span>
<span id="L2722"><span class="lineNum">    2722</span>                 :             :   assign s1_io_in_bits_user = arb_io_out_bits_user; // @[Cache.scala 840:12]</span>
<span id="L2723"><span class="lineNum">    2723</span>                 :             :   assign s1_io_out_ready = s2_io_in_ready; // @[Pipeline.scala 29:16]</span>
<span id="L2724"><span class="lineNum">    2724</span>                 :             :   assign s1_io_metaReadBus_req_ready = metaArray_io_r_0_req_ready; // @[Cache.scala 882:21]</span>
<span id="L2725"><span class="lineNum">    2725</span>                 :             :   assign s1_io_metaReadBus_resp_data_0_tag = metaArray_io_r_0_resp_data_0_tag; // @[Cache.scala 882:21]</span>
<span id="L2726"><span class="lineNum">    2726</span>                 :             :   assign s1_io_metaReadBus_resp_data_0_valid = metaArray_io_r_0_resp_data_0_valid; // @[Cache.scala 882:21]</span>
<span id="L2727"><span class="lineNum">    2727</span>                 :             :   assign s1_io_metaReadBus_resp_data_0_dirty = metaArray_io_r_0_resp_data_0_dirty; // @[Cache.scala 882:21]</span>
<span id="L2728"><span class="lineNum">    2728</span>                 :             :   assign s1_io_metaReadBus_resp_data_1_tag = metaArray_io_r_0_resp_data_1_tag; // @[Cache.scala 882:21]</span>
<span id="L2729"><span class="lineNum">    2729</span>                 :             :   assign s1_io_metaReadBus_resp_data_1_valid = metaArray_io_r_0_resp_data_1_valid; // @[Cache.scala 882:21]</span>
<span id="L2730"><span class="lineNum">    2730</span>                 :             :   assign s1_io_metaReadBus_resp_data_1_dirty = metaArray_io_r_0_resp_data_1_dirty; // @[Cache.scala 882:21]</span>
<span id="L2731"><span class="lineNum">    2731</span>                 :             :   assign s1_io_metaReadBus_resp_data_2_tag = metaArray_io_r_0_resp_data_2_tag; // @[Cache.scala 882:21]</span>
<span id="L2732"><span class="lineNum">    2732</span>                 :             :   assign s1_io_metaReadBus_resp_data_2_valid = metaArray_io_r_0_resp_data_2_valid; // @[Cache.scala 882:21]</span>
<span id="L2733"><span class="lineNum">    2733</span>                 :             :   assign s1_io_metaReadBus_resp_data_2_dirty = metaArray_io_r_0_resp_data_2_dirty; // @[Cache.scala 882:21]</span>
<span id="L2734"><span class="lineNum">    2734</span>                 :             :   assign s1_io_metaReadBus_resp_data_3_tag = metaArray_io_r_0_resp_data_3_tag; // @[Cache.scala 882:21]</span>
<span id="L2735"><span class="lineNum">    2735</span>                 :             :   assign s1_io_metaReadBus_resp_data_3_valid = metaArray_io_r_0_resp_data_3_valid; // @[Cache.scala 882:21]</span>
<span id="L2736"><span class="lineNum">    2736</span>                 :             :   assign s1_io_metaReadBus_resp_data_3_dirty = metaArray_io_r_0_resp_data_3_dirty; // @[Cache.scala 882:21]</span>
<span id="L2737"><span class="lineNum">    2737</span>                 :             :   assign s1_io_dataReadBus_req_ready = dataArray_io_r_0_req_ready; // @[Cache.scala 883:21]</span>
<span id="L2738"><span class="lineNum">    2738</span>                 :             :   assign s1_io_dataReadBus_resp_data_0_data = dataArray_io_r_0_resp_data_0_data; // @[Cache.scala 883:21]</span>
<span id="L2739"><span class="lineNum">    2739</span>                 :             :   assign s1_io_dataReadBus_resp_data_1_data = dataArray_io_r_0_resp_data_1_data; // @[Cache.scala 883:21]</span>
<span id="L2740"><span class="lineNum">    2740</span>                 :             :   assign s1_io_dataReadBus_resp_data_2_data = dataArray_io_r_0_resp_data_2_data; // @[Cache.scala 883:21]</span>
<span id="L2741"><span class="lineNum">    2741</span>                 :             :   assign s1_io_dataReadBus_resp_data_3_data = dataArray_io_r_0_resp_data_3_data; // @[Cache.scala 883:21]</span>
<span id="L2742"><span class="lineNum">    2742</span>                 :             :   assign s2_clock = clock;</span>
<span id="L2743"><span class="lineNum">    2743</span>                 :             :   assign s2_reset = reset;</span>
<span id="L2744"><span class="lineNum">    2744</span>                 :             :   assign s2_io_in_valid = valid; // @[Pipeline.scala 31:17]</span>
<span id="L2745"><span class="lineNum">    2745</span>                 :             :   assign s2_io_in_bits_req_addr = s2_io_in_bits_r_req_addr; // @[Pipeline.scala 30:16]</span>
<span id="L2746"><span class="lineNum">    2746</span>                 :             :   assign s2_io_in_bits_req_size = s2_io_in_bits_r_req_size; // @[Pipeline.scala 30:16]</span>
<span id="L2747"><span class="lineNum">    2747</span>                 :             :   assign s2_io_in_bits_req_cmd = s2_io_in_bits_r_req_cmd; // @[Pipeline.scala 30:16]</span>
<span id="L2748"><span class="lineNum">    2748</span>                 :             :   assign s2_io_in_bits_req_wmask = s2_io_in_bits_r_req_wmask; // @[Pipeline.scala 30:16]</span>
<span id="L2749"><span class="lineNum">    2749</span>                 :             :   assign s2_io_in_bits_req_wdata = s2_io_in_bits_r_req_wdata; // @[Pipeline.scala 30:16]</span>
<span id="L2750"><span class="lineNum">    2750</span>                 :             :   assign s2_io_in_bits_req_user = s2_io_in_bits_r_req_user; // @[Pipeline.scala 30:16]</span>
<span id="L2751"><span class="lineNum">    2751</span>                 :             :   assign s2_io_out_ready = s3_io_in_ready; // @[Pipeline.scala 29:16]</span>
<span id="L2752"><span class="lineNum">    2752</span>                 :             :   assign s2_io_metaReadResp_0_tag = s1_io_metaReadBus_resp_data_0_tag; // @[Cache.scala 889:22]</span>
<span id="L2753"><span class="lineNum">    2753</span>                 :             :   assign s2_io_metaReadResp_0_valid = s1_io_metaReadBus_resp_data_0_valid; // @[Cache.scala 889:22]</span>
<span id="L2754"><span class="lineNum">    2754</span>                 :             :   assign s2_io_metaReadResp_0_dirty = s1_io_metaReadBus_resp_data_0_dirty; // @[Cache.scala 889:22]</span>
<span id="L2755"><span class="lineNum">    2755</span>                 :             :   assign s2_io_metaReadResp_1_tag = s1_io_metaReadBus_resp_data_1_tag; // @[Cache.scala 889:22]</span>
<span id="L2756"><span class="lineNum">    2756</span>                 :             :   assign s2_io_metaReadResp_1_valid = s1_io_metaReadBus_resp_data_1_valid; // @[Cache.scala 889:22]</span>
<span id="L2757"><span class="lineNum">    2757</span>                 :             :   assign s2_io_metaReadResp_1_dirty = s1_io_metaReadBus_resp_data_1_dirty; // @[Cache.scala 889:22]</span>
<span id="L2758"><span class="lineNum">    2758</span>                 :             :   assign s2_io_metaReadResp_2_tag = s1_io_metaReadBus_resp_data_2_tag; // @[Cache.scala 889:22]</span>
<span id="L2759"><span class="lineNum">    2759</span>                 :             :   assign s2_io_metaReadResp_2_valid = s1_io_metaReadBus_resp_data_2_valid; // @[Cache.scala 889:22]</span>
<span id="L2760"><span class="lineNum">    2760</span>                 :             :   assign s2_io_metaReadResp_2_dirty = s1_io_metaReadBus_resp_data_2_dirty; // @[Cache.scala 889:22]</span>
<span id="L2761"><span class="lineNum">    2761</span>                 :             :   assign s2_io_metaReadResp_3_tag = s1_io_metaReadBus_resp_data_3_tag; // @[Cache.scala 889:22]</span>
<span id="L2762"><span class="lineNum">    2762</span>                 :             :   assign s2_io_metaReadResp_3_valid = s1_io_metaReadBus_resp_data_3_valid; // @[Cache.scala 889:22]</span>
<span id="L2763"><span class="lineNum">    2763</span>                 :             :   assign s2_io_metaReadResp_3_dirty = s1_io_metaReadBus_resp_data_3_dirty; // @[Cache.scala 889:22]</span>
<span id="L2764"><span class="lineNum">    2764</span>                 :             :   assign s2_io_dataReadResp_0_data = s1_io_dataReadBus_resp_data_0_data; // @[Cache.scala 890:22]</span>
<span id="L2765"><span class="lineNum">    2765</span>                 :             :   assign s2_io_dataReadResp_1_data = s1_io_dataReadBus_resp_data_1_data; // @[Cache.scala 890:22]</span>
<span id="L2766"><span class="lineNum">    2766</span>                 :             :   assign s2_io_dataReadResp_2_data = s1_io_dataReadBus_resp_data_2_data; // @[Cache.scala 890:22]</span>
<span id="L2767"><span class="lineNum">    2767</span>                 :             :   assign s2_io_dataReadResp_3_data = s1_io_dataReadBus_resp_data_3_data; // @[Cache.scala 890:22]</span>
<span id="L2768"><span class="lineNum">    2768</span>                 :             :   assign s2_io_metaWriteBus_req_valid = s3_io_metaWriteBus_req_valid; // @[Cache.scala 892:22]</span>
<span id="L2769"><span class="lineNum">    2769</span>                 :             :   assign s2_io_metaWriteBus_req_bits_setIdx = s3_io_metaWriteBus_req_bits_setIdx; // @[Cache.scala 892:22]</span>
<span id="L2770"><span class="lineNum">    2770</span>                 :             :   assign s2_io_metaWriteBus_req_bits_data_tag = s3_io_metaWriteBus_req_bits_data_tag; // @[Cache.scala 892:22]</span>
<span id="L2771"><span class="lineNum">    2771</span>                 :             :   assign s2_io_metaWriteBus_req_bits_data_dirty = s3_io_metaWriteBus_req_bits_data_dirty; // @[Cache.scala 892:22]</span>
<span id="L2772"><span class="lineNum">    2772</span>                 :             :   assign s2_io_metaWriteBus_req_bits_waymask = s3_io_metaWriteBus_req_bits_waymask; // @[Cache.scala 892:22]</span>
<span id="L2773"><span class="lineNum">    2773</span>                 :             :   assign s2_io_dataWriteBus_req_valid = s3_io_dataWriteBus_req_valid; // @[Cache.scala 891:22]</span>
<span id="L2774"><span class="lineNum">    2774</span>                 :             :   assign s2_io_dataWriteBus_req_bits_setIdx = s3_io_dataWriteBus_req_bits_setIdx; // @[Cache.scala 891:22]</span>
<span id="L2775"><span class="lineNum">    2775</span>                 :             :   assign s2_io_dataWriteBus_req_bits_data_data = s3_io_dataWriteBus_req_bits_data_data; // @[Cache.scala 891:22]</span>
<span id="L2776"><span class="lineNum">    2776</span>                 :             :   assign s2_io_dataWriteBus_req_bits_waymask = s3_io_dataWriteBus_req_bits_waymask; // @[Cache.scala 891:22]</span>
<span id="L2777"><span class="lineNum">    2777</span>                 :             :   assign s3_clock = clock;</span>
<span id="L2778"><span class="lineNum">    2778</span>                 :             :   assign s3_reset = reset;</span>
<span id="L2779"><span class="lineNum">    2779</span>                 :             :   assign s3_io_in_valid = valid_1; // @[Pipeline.scala 31:17]</span>
<span id="L2780"><span class="lineNum">    2780</span>                 :             :   assign s3_io_in_bits_req_addr = s3_io_in_bits_r_req_addr; // @[Pipeline.scala 30:16]</span>
<span id="L2781"><span class="lineNum">    2781</span>                 :             :   assign s3_io_in_bits_req_size = s3_io_in_bits_r_req_size; // @[Pipeline.scala 30:16]</span>
<span id="L2782"><span class="lineNum">    2782</span>                 :             :   assign s3_io_in_bits_req_cmd = s3_io_in_bits_r_req_cmd; // @[Pipeline.scala 30:16]</span>
<span id="L2783"><span class="lineNum">    2783</span>                 :             :   assign s3_io_in_bits_req_wmask = s3_io_in_bits_r_req_wmask; // @[Pipeline.scala 30:16]</span>
<span id="L2784"><span class="lineNum">    2784</span>                 :             :   assign s3_io_in_bits_req_wdata = s3_io_in_bits_r_req_wdata; // @[Pipeline.scala 30:16]</span>
<span id="L2785"><span class="lineNum">    2785</span>                 :             :   assign s3_io_in_bits_req_user = s3_io_in_bits_r_req_user; // @[Pipeline.scala 30:16]</span>
<span id="L2786"><span class="lineNum">    2786</span>                 :             :   assign s3_io_in_bits_metas_0_tag = s3_io_in_bits_r_metas_0_tag; // @[Pipeline.scala 30:16]</span>
<span id="L2787"><span class="lineNum">    2787</span>                 :             :   assign s3_io_in_bits_metas_0_dirty = s3_io_in_bits_r_metas_0_dirty; // @[Pipeline.scala 30:16]</span>
<span id="L2788"><span class="lineNum">    2788</span>                 :             :   assign s3_io_in_bits_metas_1_tag = s3_io_in_bits_r_metas_1_tag; // @[Pipeline.scala 30:16]</span>
<span id="L2789"><span class="lineNum">    2789</span>                 :             :   assign s3_io_in_bits_metas_1_dirty = s3_io_in_bits_r_metas_1_dirty; // @[Pipeline.scala 30:16]</span>
<span id="L2790"><span class="lineNum">    2790</span>                 :             :   assign s3_io_in_bits_metas_2_tag = s3_io_in_bits_r_metas_2_tag; // @[Pipeline.scala 30:16]</span>
<span id="L2791"><span class="lineNum">    2791</span>                 :             :   assign s3_io_in_bits_metas_2_dirty = s3_io_in_bits_r_metas_2_dirty; // @[Pipeline.scala 30:16]</span>
<span id="L2792"><span class="lineNum">    2792</span>                 :             :   assign s3_io_in_bits_metas_3_tag = s3_io_in_bits_r_metas_3_tag; // @[Pipeline.scala 30:16]</span>
<span id="L2793"><span class="lineNum">    2793</span>                 :             :   assign s3_io_in_bits_metas_3_dirty = s3_io_in_bits_r_metas_3_dirty; // @[Pipeline.scala 30:16]</span>
<span id="L2794"><span class="lineNum">    2794</span>                 :             :   assign s3_io_in_bits_datas_0_data = s3_io_in_bits_r_datas_0_data; // @[Pipeline.scala 30:16]</span>
<span id="L2795"><span class="lineNum">    2795</span>                 :             :   assign s3_io_in_bits_datas_1_data = s3_io_in_bits_r_datas_1_data; // @[Pipeline.scala 30:16]</span>
<span id="L2796"><span class="lineNum">    2796</span>                 :             :   assign s3_io_in_bits_datas_2_data = s3_io_in_bits_r_datas_2_data; // @[Pipeline.scala 30:16]</span>
<span id="L2797"><span class="lineNum">    2797</span>                 :             :   assign s3_io_in_bits_datas_3_data = s3_io_in_bits_r_datas_3_data; // @[Pipeline.scala 30:16]</span>
<span id="L2798"><span class="lineNum">    2798</span>                 :             :   assign s3_io_in_bits_hit = s3_io_in_bits_r_hit; // @[Pipeline.scala 30:16]</span>
<span id="L2799"><span class="lineNum">    2799</span>                 :             :   assign s3_io_in_bits_waymask = s3_io_in_bits_r_waymask; // @[Pipeline.scala 30:16]</span>
<span id="L2800"><span class="lineNum">    2800</span>                 :             :   assign s3_io_in_bits_mmio = s3_io_in_bits_r_mmio; // @[Pipeline.scala 30:16]</span>
<span id="L2801"><span class="lineNum">    2801</span>                 :             :   assign s3_io_in_bits_isForwardData = s3_io_in_bits_r_isForwardData; // @[Pipeline.scala 30:16]</span>
<span id="L2802"><span class="lineNum">    2802</span>                 :             :   assign s3_io_in_bits_forwardData_data_data = s3_io_in_bits_r_forwardData_data_data; // @[Pipeline.scala 30:16]</span>
<span id="L2803"><span class="lineNum">    2803</span>                 :             :   assign s3_io_in_bits_forwardData_waymask = s3_io_in_bits_r_forwardData_waymask; // @[Pipeline.scala 30:16]</span>
<span id="L2804"><span class="lineNum">    2804</span>                 :             :   assign s3_io_out_ready = io_in_resp_ready; // @[Cache.scala 848:14]</span>
<span id="L2805"><span class="lineNum">    2805</span>                 :             :   assign s3_io_flush = io_flush[1]; // @[Cache.scala 849:26]</span>
<span id="L2806"><span class="lineNum">    2806</span>                 :             :   assign s3_io_dataReadBus_req_ready = dataArray_io_r_1_req_ready; // @[Cache.scala 884:21]</span>
<span id="L2807"><span class="lineNum">    2807</span>                 :             :   assign s3_io_dataReadBus_resp_data_0_data = dataArray_io_r_1_resp_data_0_data; // @[Cache.scala 884:21]</span>
<span id="L2808"><span class="lineNum">    2808</span>                 :             :   assign s3_io_dataReadBus_resp_data_1_data = dataArray_io_r_1_resp_data_1_data; // @[Cache.scala 884:21]</span>
<span id="L2809"><span class="lineNum">    2809</span>                 :             :   assign s3_io_dataReadBus_resp_data_2_data = dataArray_io_r_1_resp_data_2_data; // @[Cache.scala 884:21]</span>
<span id="L2810"><span class="lineNum">    2810</span>                 :             :   assign s3_io_dataReadBus_resp_data_3_data = dataArray_io_r_1_resp_data_3_data; // @[Cache.scala 884:21]</span>
<span id="L2811"><span class="lineNum">    2811</span>                 :             :   assign s3_io_mem_req_ready = io_out_mem_req_ready; // @[Cache.scala 850:14]</span>
<span id="L2812"><span class="lineNum">    2812</span>                 :             :   assign s3_io_mem_resp_valid = io_out_mem_resp_valid; // @[Cache.scala 850:14]</span>
<span id="L2813"><span class="lineNum">    2813</span>                 :             :   assign s3_io_mem_resp_bits_cmd = io_out_mem_resp_bits_cmd; // @[Cache.scala 850:14]</span>
<span id="L2814"><span class="lineNum">    2814</span>                 :             :   assign s3_io_mem_resp_bits_rdata = io_out_mem_resp_bits_rdata; // @[Cache.scala 850:14]</span>
<span id="L2815"><span class="lineNum">    2815</span>                 :             :   assign s3_io_mmio_req_ready = io_mmio_req_ready; // @[Cache.scala 851:11]</span>
<span id="L2816"><span class="lineNum">    2816</span>                 :             :   assign s3_io_mmio_resp_valid = io_mmio_resp_valid; // @[Cache.scala 851:11]</span>
<span id="L2817"><span class="lineNum">    2817</span>                 :             :   assign s3_io_mmio_resp_bits_rdata = io_mmio_resp_bits_rdata; // @[Cache.scala 851:11]</span>
<span id="L2818"><span class="lineNum">    2818</span>                 :             :   assign s3_io_cohResp_ready = io_out_coh_resp_ready; // @[Cache.scala 874:21]</span>
<span id="L2819"><span class="lineNum">    2819</span>                 :             :   assign metaArray_clock = clock;</span>
<span id="L2820"><span class="lineNum">    2820</span>                 :             :   assign metaArray_reset = reset;</span>
<span id="L2821"><span class="lineNum">    2821</span>                 :             :   assign metaArray_io_r_0_req_valid = s1_io_metaReadBus_req_valid; // @[Cache.scala 882:21]</span>
<span id="L2822"><span class="lineNum">    2822</span>                 :             :   assign metaArray_io_r_0_req_bits_setIdx = s1_io_metaReadBus_req_bits_setIdx; // @[Cache.scala 882:21]</span>
<span id="L2823"><span class="lineNum">    2823</span>                 :             :   assign metaArray_io_w_req_valid = s3_io_metaWriteBus_req_valid; // @[Cache.scala 886:18]</span>
<span id="L2824"><span class="lineNum">    2824</span>                 :             :   assign metaArray_io_w_req_bits_setIdx = s3_io_metaWriteBus_req_bits_setIdx; // @[Cache.scala 886:18]</span>
<span id="L2825"><span class="lineNum">    2825</span>                 :             :   assign metaArray_io_w_req_bits_data_tag = s3_io_metaWriteBus_req_bits_data_tag; // @[Cache.scala 886:18]</span>
<span id="L2826"><span class="lineNum">    2826</span>                 :             :   assign metaArray_io_w_req_bits_data_dirty = s3_io_metaWriteBus_req_bits_data_dirty; // @[Cache.scala 886:18]</span>
<span id="L2827"><span class="lineNum">    2827</span>                 :             :   assign metaArray_io_w_req_bits_waymask = s3_io_metaWriteBus_req_bits_waymask; // @[Cache.scala 886:18]</span>
<span id="L2828"><span class="lineNum">    2828</span>                 :             :   assign dataArray_clock = clock;</span>
<span id="L2829"><span class="lineNum">    2829</span>                 :             :   assign dataArray_reset = reset;</span>
<span id="L2830"><span class="lineNum">    2830</span>                 :             :   assign dataArray_io_r_0_req_valid = s1_io_dataReadBus_req_valid; // @[Cache.scala 883:21]</span>
<span id="L2831"><span class="lineNum">    2831</span>                 :             :   assign dataArray_io_r_0_req_bits_setIdx = s1_io_dataReadBus_req_bits_setIdx; // @[Cache.scala 883:21]</span>
<span id="L2832"><span class="lineNum">    2832</span>                 :             :   assign dataArray_io_r_1_req_valid = s3_io_dataReadBus_req_valid; // @[Cache.scala 884:21]</span>
<span id="L2833"><span class="lineNum">    2833</span>                 :             :   assign dataArray_io_r_1_req_bits_setIdx = s3_io_dataReadBus_req_bits_setIdx; // @[Cache.scala 884:21]</span>
<span id="L2834"><span class="lineNum">    2834</span>                 :             :   assign dataArray_io_w_req_valid = s3_io_dataWriteBus_req_valid; // @[Cache.scala 887:18]</span>
<span id="L2835"><span class="lineNum">    2835</span>                 :             :   assign dataArray_io_w_req_bits_setIdx = s3_io_dataWriteBus_req_bits_setIdx; // @[Cache.scala 887:18]</span>
<span id="L2836"><span class="lineNum">    2836</span>                 :             :   assign dataArray_io_w_req_bits_data_data = s3_io_dataWriteBus_req_bits_data_data; // @[Cache.scala 887:18]</span>
<span id="L2837"><span class="lineNum">    2837</span>                 :             :   assign dataArray_io_w_req_bits_waymask = s3_io_dataWriteBus_req_bits_waymask; // @[Cache.scala 887:18]</span>
<span id="L2838"><span class="lineNum">    2838</span>                 :             :   assign arb_io_in_0_valid = io_out_coh_req_valid; // @[Cache.scala 872:24]</span>
<span id="L2839"><span class="lineNum">    2839</span>                 :             :   assign arb_io_in_0_bits_addr = io_out_coh_req_bits_addr; // @[Cache.scala 863:19 SimpleBus.scala 64:15]</span>
<span id="L2840"><span class="lineNum">    2840</span>                 :             :   assign arb_io_in_0_bits_size = io_out_coh_req_bits_size; // @[Cache.scala 863:19 SimpleBus.scala 66:15]</span>
<span id="L2841"><span class="lineNum">    2841</span>                 :             :   assign arb_io_in_0_bits_cmd = io_out_coh_req_bits_cmd; // @[Cache.scala 863:19 SimpleBus.scala 65:14]</span>
<span id="L2842"><span class="lineNum">    2842</span>                 :             :   assign arb_io_in_0_bits_wmask = io_out_coh_req_bits_wmask; // @[Cache.scala 863:19 SimpleBus.scala 68:16]</span>
<span id="L2843"><span class="lineNum">    2843</span>                 :             :   assign arb_io_in_0_bits_wdata = io_out_coh_req_bits_wdata; // @[Cache.scala 863:19 SimpleBus.scala 67:16]</span>
<span id="L2844"><span class="lineNum">    2844</span>                 :             :   assign arb_io_in_1_valid = io_in_req_valid; // @[Cache.scala 838:28]</span>
<span id="L2845"><span class="lineNum">    2845</span>                 :             :   assign arb_io_in_1_bits_addr = io_in_req_bits_addr; // @[Cache.scala 838:28]</span>
<span id="L2846"><span class="lineNum">    2846</span>                 :             :   assign arb_io_in_1_bits_size = io_in_req_bits_size; // @[Cache.scala 838:28]</span>
<span id="L2847"><span class="lineNum">    2847</span>                 :             :   assign arb_io_in_1_bits_cmd = io_in_req_bits_cmd; // @[Cache.scala 838:28]</span>
<span id="L2848"><span class="lineNum">    2848</span>                 :             :   assign arb_io_in_1_bits_wmask = io_in_req_bits_wmask; // @[Cache.scala 838:28]</span>
<span id="L2849"><span class="lineNum">    2849</span>                 :             :   assign arb_io_in_1_bits_wdata = io_in_req_bits_wdata; // @[Cache.scala 838:28]</span>
<span id="L2850"><span class="lineNum">    2850</span>                 :             :   assign arb_io_in_1_bits_user = io_in_req_bits_user; // @[Cache.scala 838:28]</span>
<span id="L2851"><span class="lineNum">    2851</span>                 :             :   assign arb_io_out_ready = s1_io_in_ready; // @[Cache.scala 840:12]</span>
<span id="L2852"><span class="lineNum">    2852</span>                 :<span class="tlaGNC">        1264 :   always @(posedge clock) begin</span></span>
<span id="L2853"><span class="lineNum">    2853</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Pipeline.scala 24:24]</span></span>
<span id="L2854"><span class="lineNum">    2854</span>                 :<span class="tlaGNC">           2 :       valid &lt;= 1'h0; // @[Pipeline.scala 24:24]</span></span>
<span id="L2855"><span class="lineNum">    2855</span>                 :<span class="tlaGNC">           1 :     end else if (io_flush[0]) begin // @[Pipeline.scala 27:20]</span></span>
<span id="L2856"><span class="lineNum">    2856</span>                 :<span class="tlaGNC">           1 :       valid &lt;= 1'h0; // @[Pipeline.scala 27:28]</span></span>
<span id="L2857"><span class="lineNum">    2857</span>                 :<span class="tlaGNC">        1261 :     end else begin</span></span>
<span id="L2858"><span class="lineNum">    2858</span>                 :<span class="tlaGNC">        1261 :       valid &lt;= _GEN_1;</span></span>
<span id="L2859"><span class="lineNum">    2859</span>                 :             :     end</span>
<span id="L2860"><span class="lineNum">    2860</span>                 :<span class="tlaGNC">         194 :     if (_T_2) begin // @[Reg.scala 20:18]</span></span>
<span id="L2861"><span class="lineNum">    2861</span>                 :<span class="tlaGNC">         194 :       s2_io_in_bits_r_req_addr &lt;= s1_io_out_bits_req_addr; // @[Reg.scala 20:22]</span></span>
<span id="L2862"><span class="lineNum">    2862</span>                 :             :     end</span>
<span id="L2863"><span class="lineNum">    2863</span>                 :<span class="tlaGNC">         194 :     if (_T_2) begin // @[Reg.scala 20:18]</span></span>
<span id="L2864"><span class="lineNum">    2864</span>                 :<span class="tlaGNC">         194 :       s2_io_in_bits_r_req_size &lt;= s1_io_out_bits_req_size; // @[Reg.scala 20:22]</span></span>
<span id="L2865"><span class="lineNum">    2865</span>                 :             :     end</span>
<span id="L2866"><span class="lineNum">    2866</span>                 :<span class="tlaGNC">         194 :     if (_T_2) begin // @[Reg.scala 20:18]</span></span>
<span id="L2867"><span class="lineNum">    2867</span>                 :<span class="tlaGNC">         194 :       s2_io_in_bits_r_req_cmd &lt;= s1_io_out_bits_req_cmd; // @[Reg.scala 20:22]</span></span>
<span id="L2868"><span class="lineNum">    2868</span>                 :             :     end</span>
<span id="L2869"><span class="lineNum">    2869</span>                 :<span class="tlaGNC">         194 :     if (_T_2) begin // @[Reg.scala 20:18]</span></span>
<span id="L2870"><span class="lineNum">    2870</span>                 :<span class="tlaGNC">         194 :       s2_io_in_bits_r_req_wmask &lt;= s1_io_out_bits_req_wmask; // @[Reg.scala 20:22]</span></span>
<span id="L2871"><span class="lineNum">    2871</span>                 :             :     end</span>
<span id="L2872"><span class="lineNum">    2872</span>                 :<span class="tlaGNC">         194 :     if (_T_2) begin // @[Reg.scala 20:18]</span></span>
<span id="L2873"><span class="lineNum">    2873</span>                 :<span class="tlaGNC">         194 :       s2_io_in_bits_r_req_wdata &lt;= s1_io_out_bits_req_wdata; // @[Reg.scala 20:22]</span></span>
<span id="L2874"><span class="lineNum">    2874</span>                 :             :     end</span>
<span id="L2875"><span class="lineNum">    2875</span>                 :<span class="tlaGNC">         194 :     if (_T_2) begin // @[Reg.scala 20:18]</span></span>
<span id="L2876"><span class="lineNum">    2876</span>                 :<span class="tlaGNC">         194 :       s2_io_in_bits_r_req_user &lt;= s1_io_out_bits_req_user; // @[Reg.scala 20:22]</span></span>
<span id="L2877"><span class="lineNum">    2877</span>                 :             :     end</span>
<span id="L2878"><span class="lineNum">    2878</span>                 :<span class="tlaGNC">           2 :     if (reset) begin // @[Pipeline.scala 24:24]</span></span>
<span id="L2879"><span class="lineNum">    2879</span>                 :<span class="tlaGNC">           2 :       valid_1 &lt;= 1'h0; // @[Pipeline.scala 24:24]</span></span>
<span id="L2880"><span class="lineNum">    2880</span>                 :<span class="tlaGNC">        1262 :     end else if (io_flush[1]) begin // @[Pipeline.scala 27:20]</span></span>
<span id="L2881"><span class="lineNum">    2881</span>                 :<span class="tlaUNC tlaBgUNC">           0 :       valid_1 &lt;= 1'h0; // @[Pipeline.scala 27:28]</span></span>
<span id="L2882"><span class="lineNum">    2882</span>                 :<span class="tlaGNC tlaBgGNC">        1262 :     end else begin</span></span>
<span id="L2883"><span class="lineNum">    2883</span>                 :<span class="tlaGNC">        1262 :       valid_1 &lt;= _GEN_10;</span></span>
<span id="L2884"><span class="lineNum">    2884</span>                 :             :     end</span>
<span id="L2885"><span class="lineNum">    2885</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2886"><span class="lineNum">    2886</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_req_addr &lt;= s2_io_out_bits_req_addr; // @[Reg.scala 20:22]</span></span>
<span id="L2887"><span class="lineNum">    2887</span>                 :             :     end</span>
<span id="L2888"><span class="lineNum">    2888</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2889"><span class="lineNum">    2889</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_req_size &lt;= s2_io_out_bits_req_size; // @[Reg.scala 20:22]</span></span>
<span id="L2890"><span class="lineNum">    2890</span>                 :             :     end</span>
<span id="L2891"><span class="lineNum">    2891</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2892"><span class="lineNum">    2892</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_req_cmd &lt;= s2_io_out_bits_req_cmd; // @[Reg.scala 20:22]</span></span>
<span id="L2893"><span class="lineNum">    2893</span>                 :             :     end</span>
<span id="L2894"><span class="lineNum">    2894</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2895"><span class="lineNum">    2895</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_req_wmask &lt;= s2_io_out_bits_req_wmask; // @[Reg.scala 20:22]</span></span>
<span id="L2896"><span class="lineNum">    2896</span>                 :             :     end</span>
<span id="L2897"><span class="lineNum">    2897</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2898"><span class="lineNum">    2898</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_req_wdata &lt;= s2_io_out_bits_req_wdata; // @[Reg.scala 20:22]</span></span>
<span id="L2899"><span class="lineNum">    2899</span>                 :             :     end</span>
<span id="L2900"><span class="lineNum">    2900</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2901"><span class="lineNum">    2901</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_req_user &lt;= s2_io_out_bits_req_user; // @[Reg.scala 20:22]</span></span>
<span id="L2902"><span class="lineNum">    2902</span>                 :             :     end</span>
<span id="L2903"><span class="lineNum">    2903</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2904"><span class="lineNum">    2904</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_metas_0_tag &lt;= s2_io_out_bits_metas_0_tag; // @[Reg.scala 20:22]</span></span>
<span id="L2905"><span class="lineNum">    2905</span>                 :             :     end</span>
<span id="L2906"><span class="lineNum">    2906</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2907"><span class="lineNum">    2907</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_metas_0_dirty &lt;= s2_io_out_bits_metas_0_dirty; // @[Reg.scala 20:22]</span></span>
<span id="L2908"><span class="lineNum">    2908</span>                 :             :     end</span>
<span id="L2909"><span class="lineNum">    2909</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2910"><span class="lineNum">    2910</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_metas_1_tag &lt;= s2_io_out_bits_metas_1_tag; // @[Reg.scala 20:22]</span></span>
<span id="L2911"><span class="lineNum">    2911</span>                 :             :     end</span>
<span id="L2912"><span class="lineNum">    2912</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2913"><span class="lineNum">    2913</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_metas_1_dirty &lt;= s2_io_out_bits_metas_1_dirty; // @[Reg.scala 20:22]</span></span>
<span id="L2914"><span class="lineNum">    2914</span>                 :             :     end</span>
<span id="L2915"><span class="lineNum">    2915</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2916"><span class="lineNum">    2916</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_metas_2_tag &lt;= s2_io_out_bits_metas_2_tag; // @[Reg.scala 20:22]</span></span>
<span id="L2917"><span class="lineNum">    2917</span>                 :             :     end</span>
<span id="L2918"><span class="lineNum">    2918</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2919"><span class="lineNum">    2919</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_metas_2_dirty &lt;= s2_io_out_bits_metas_2_dirty; // @[Reg.scala 20:22]</span></span>
<span id="L2920"><span class="lineNum">    2920</span>                 :             :     end</span>
<span id="L2921"><span class="lineNum">    2921</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2922"><span class="lineNum">    2922</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_metas_3_tag &lt;= s2_io_out_bits_metas_3_tag; // @[Reg.scala 20:22]</span></span>
<span id="L2923"><span class="lineNum">    2923</span>                 :             :     end</span>
<span id="L2924"><span class="lineNum">    2924</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2925"><span class="lineNum">    2925</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_metas_3_dirty &lt;= s2_io_out_bits_metas_3_dirty; // @[Reg.scala 20:22]</span></span>
<span id="L2926"><span class="lineNum">    2926</span>                 :             :     end</span>
<span id="L2927"><span class="lineNum">    2927</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2928"><span class="lineNum">    2928</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_datas_0_data &lt;= s2_io_out_bits_datas_0_data; // @[Reg.scala 20:22]</span></span>
<span id="L2929"><span class="lineNum">    2929</span>                 :             :     end</span>
<span id="L2930"><span class="lineNum">    2930</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2931"><span class="lineNum">    2931</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_datas_1_data &lt;= s2_io_out_bits_datas_1_data; // @[Reg.scala 20:22]</span></span>
<span id="L2932"><span class="lineNum">    2932</span>                 :             :     end</span>
<span id="L2933"><span class="lineNum">    2933</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2934"><span class="lineNum">    2934</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_datas_2_data &lt;= s2_io_out_bits_datas_2_data; // @[Reg.scala 20:22]</span></span>
<span id="L2935"><span class="lineNum">    2935</span>                 :             :     end</span>
<span id="L2936"><span class="lineNum">    2936</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2937"><span class="lineNum">    2937</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_datas_3_data &lt;= s2_io_out_bits_datas_3_data; // @[Reg.scala 20:22]</span></span>
<span id="L2938"><span class="lineNum">    2938</span>                 :             :     end</span>
<span id="L2939"><span class="lineNum">    2939</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2940"><span class="lineNum">    2940</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_hit &lt;= s2_io_out_bits_hit; // @[Reg.scala 20:22]</span></span>
<span id="L2941"><span class="lineNum">    2941</span>                 :             :     end</span>
<span id="L2942"><span class="lineNum">    2942</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2943"><span class="lineNum">    2943</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_waymask &lt;= s2_io_out_bits_waymask; // @[Reg.scala 20:22]</span></span>
<span id="L2944"><span class="lineNum">    2944</span>                 :             :     end</span>
<span id="L2945"><span class="lineNum">    2945</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2946"><span class="lineNum">    2946</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_mmio &lt;= s2_io_out_bits_mmio; // @[Reg.scala 20:22]</span></span>
<span id="L2947"><span class="lineNum">    2947</span>                 :             :     end</span>
<span id="L2948"><span class="lineNum">    2948</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2949"><span class="lineNum">    2949</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_isForwardData &lt;= s2_io_out_bits_isForwardData; // @[Reg.scala 20:22]</span></span>
<span id="L2950"><span class="lineNum">    2950</span>                 :             :     end</span>
<span id="L2951"><span class="lineNum">    2951</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2952"><span class="lineNum">    2952</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_forwardData_data_data &lt;= s2_io_out_bits_forwardData_data_data; // @[Reg.scala 20:22]</span></span>
<span id="L2953"><span class="lineNum">    2953</span>                 :             :     end</span>
<span id="L2954"><span class="lineNum">    2954</span>                 :<span class="tlaGNC">         194 :     if (_T_4) begin // @[Reg.scala 20:18]</span></span>
<span id="L2955"><span class="lineNum">    2955</span>                 :<span class="tlaGNC">         194 :       s3_io_in_bits_r_forwardData_waymask &lt;= s2_io_out_bits_forwardData_waymask; // @[Reg.scala 20:22]</span></span>
<span id="L2956"><span class="lineNum">    2956</span>                 :             :     end</span>
<span id="L2957"><span class="lineNum">    2957</span>                 :             :   end</span>
<span id="L2958"><span class="lineNum">    2958</span>                 :             : // Register and memory initialization</span>
<span id="L2959"><span class="lineNum">    2959</span>                 :             : `ifdef RANDOMIZE_GARBAGE_ASSIGN</span>
<span id="L2960"><span class="lineNum">    2960</span>                 :             : `define RANDOMIZE</span>
<span id="L2961"><span class="lineNum">    2961</span>                 :             : `endif</span>
<span id="L2962"><span class="lineNum">    2962</span>                 :             : `ifdef RANDOMIZE_INVALID_ASSIGN</span>
<span id="L2963"><span class="lineNum">    2963</span>                 :             : `define RANDOMIZE</span>
<span id="L2964"><span class="lineNum">    2964</span>                 :             : `endif</span>
<span id="L2965"><span class="lineNum">    2965</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L2966"><span class="lineNum">    2966</span>                 :             : `define RANDOMIZE</span>
<span id="L2967"><span class="lineNum">    2967</span>                 :             : `endif</span>
<span id="L2968"><span class="lineNum">    2968</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L2969"><span class="lineNum">    2969</span>                 :             : `define RANDOMIZE</span>
<span id="L2970"><span class="lineNum">    2970</span>                 :             : `endif</span>
<span id="L2971"><span class="lineNum">    2971</span>                 :             : `ifndef RANDOM</span>
<span id="L2972"><span class="lineNum">    2972</span>                 :             : `define RANDOM $random</span>
<span id="L2973"><span class="lineNum">    2973</span>                 :             : `endif</span>
<span id="L2974"><span class="lineNum">    2974</span>                 :             : `ifdef RANDOMIZE_MEM_INIT</span>
<span id="L2975"><span class="lineNum">    2975</span>                 :             :   integer initvar;</span>
<span id="L2976"><span class="lineNum">    2976</span>                 :             : `endif</span>
<span id="L2977"><span class="lineNum">    2977</span>                 :             : `ifndef SYNTHESIS</span>
<span id="L2978"><span class="lineNum">    2978</span>                 :             : `ifdef FIRRTL_BEFORE_INITIAL</span>
<span id="L2979"><span class="lineNum">    2979</span>                 :             : `FIRRTL_BEFORE_INITIAL</span>
<span id="L2980"><span class="lineNum">    2980</span>                 :             : `endif</span>
<span id="L2981"><span class="lineNum">    2981</span>                 :<span class="tlaGNC">           1 : initial begin</span></span>
<span id="L2982"><span class="lineNum">    2982</span>                 :             :   `ifdef RANDOMIZE</span>
<span id="L2983"><span class="lineNum">    2983</span>                 :             :     `ifdef INIT_RANDOM</span>
<span id="L2984"><span class="lineNum">    2984</span>                 :             :       `INIT_RANDOM</span>
<span id="L2985"><span class="lineNum">    2985</span>                 :             :     `endif</span>
<span id="L2986"><span class="lineNum">    2986</span>                 :             :     `ifndef VERILATOR</span>
<span id="L2987"><span class="lineNum">    2987</span>                 :             :       `ifdef RANDOMIZE_DELAY</span>
<span id="L2988"><span class="lineNum">    2988</span>                 :             :         #`RANDOMIZE_DELAY begin end</span>
<span id="L2989"><span class="lineNum">    2989</span>                 :             :       `else</span>
<span id="L2990"><span class="lineNum">    2990</span>                 :             :         #0.002 begin end</span>
<span id="L2991"><span class="lineNum">    2991</span>                 :             :       `endif</span>
<span id="L2992"><span class="lineNum">    2992</span>                 :             :     `endif</span>
<span id="L2993"><span class="lineNum">    2993</span>                 :             : `ifdef RANDOMIZE_REG_INIT</span>
<span id="L2994"><span class="lineNum">    2994</span>                 :             :   _RAND_0 = {1{`RANDOM}};</span>
<span id="L2995"><span class="lineNum">    2995</span>                 :             :   valid = _RAND_0[0:0];</span>
<span id="L2996"><span class="lineNum">    2996</span>                 :             :   _RAND_1 = {1{`RANDOM}};</span>
<span id="L2997"><span class="lineNum">    2997</span>                 :             :   s2_io_in_bits_r_req_addr = _RAND_1[31:0];</span>
<span id="L2998"><span class="lineNum">    2998</span>                 :             :   _RAND_2 = {1{`RANDOM}};</span>
<span id="L2999"><span class="lineNum">    2999</span>                 :             :   s2_io_in_bits_r_req_size = _RAND_2[2:0];</span>
<span id="L3000"><span class="lineNum">    3000</span>                 :             :   _RAND_3 = {1{`RANDOM}};</span>
<span id="L3001"><span class="lineNum">    3001</span>                 :             :   s2_io_in_bits_r_req_cmd = _RAND_3[3:0];</span>
<span id="L3002"><span class="lineNum">    3002</span>                 :             :   _RAND_4 = {1{`RANDOM}};</span>
<span id="L3003"><span class="lineNum">    3003</span>                 :             :   s2_io_in_bits_r_req_wmask = _RAND_4[7:0];</span>
<span id="L3004"><span class="lineNum">    3004</span>                 :             :   _RAND_5 = {2{`RANDOM}};</span>
<span id="L3005"><span class="lineNum">    3005</span>                 :             :   s2_io_in_bits_r_req_wdata = _RAND_5[63:0];</span>
<span id="L3006"><span class="lineNum">    3006</span>                 :             :   _RAND_6 = {1{`RANDOM}};</span>
<span id="L3007"><span class="lineNum">    3007</span>                 :             :   s2_io_in_bits_r_req_user = _RAND_6[15:0];</span>
<span id="L3008"><span class="lineNum">    3008</span>                 :             :   _RAND_7 = {1{`RANDOM}};</span>
<span id="L3009"><span class="lineNum">    3009</span>                 :             :   valid_1 = _RAND_7[0:0];</span>
<span id="L3010"><span class="lineNum">    3010</span>                 :             :   _RAND_8 = {1{`RANDOM}};</span>
<span id="L3011"><span class="lineNum">    3011</span>                 :             :   s3_io_in_bits_r_req_addr = _RAND_8[31:0];</span>
<span id="L3012"><span class="lineNum">    3012</span>                 :             :   _RAND_9 = {1{`RANDOM}};</span>
<span id="L3013"><span class="lineNum">    3013</span>                 :             :   s3_io_in_bits_r_req_size = _RAND_9[2:0];</span>
<span id="L3014"><span class="lineNum">    3014</span>                 :             :   _RAND_10 = {1{`RANDOM}};</span>
<span id="L3015"><span class="lineNum">    3015</span>                 :             :   s3_io_in_bits_r_req_cmd = _RAND_10[3:0];</span>
<span id="L3016"><span class="lineNum">    3016</span>                 :             :   _RAND_11 = {1{`RANDOM}};</span>
<span id="L3017"><span class="lineNum">    3017</span>                 :             :   s3_io_in_bits_r_req_wmask = _RAND_11[7:0];</span>
<span id="L3018"><span class="lineNum">    3018</span>                 :             :   _RAND_12 = {2{`RANDOM}};</span>
<span id="L3019"><span class="lineNum">    3019</span>                 :             :   s3_io_in_bits_r_req_wdata = _RAND_12[63:0];</span>
<span id="L3020"><span class="lineNum">    3020</span>                 :             :   _RAND_13 = {1{`RANDOM}};</span>
<span id="L3021"><span class="lineNum">    3021</span>                 :             :   s3_io_in_bits_r_req_user = _RAND_13[15:0];</span>
<span id="L3022"><span class="lineNum">    3022</span>                 :             :   _RAND_14 = {1{`RANDOM}};</span>
<span id="L3023"><span class="lineNum">    3023</span>                 :             :   s3_io_in_bits_r_metas_0_tag = _RAND_14[18:0];</span>
<span id="L3024"><span class="lineNum">    3024</span>                 :             :   _RAND_15 = {1{`RANDOM}};</span>
<span id="L3025"><span class="lineNum">    3025</span>                 :             :   s3_io_in_bits_r_metas_0_dirty = _RAND_15[0:0];</span>
<span id="L3026"><span class="lineNum">    3026</span>                 :             :   _RAND_16 = {1{`RANDOM}};</span>
<span id="L3027"><span class="lineNum">    3027</span>                 :             :   s3_io_in_bits_r_metas_1_tag = _RAND_16[18:0];</span>
<span id="L3028"><span class="lineNum">    3028</span>                 :             :   _RAND_17 = {1{`RANDOM}};</span>
<span id="L3029"><span class="lineNum">    3029</span>                 :             :   s3_io_in_bits_r_metas_1_dirty = _RAND_17[0:0];</span>
<span id="L3030"><span class="lineNum">    3030</span>                 :             :   _RAND_18 = {1{`RANDOM}};</span>
<span id="L3031"><span class="lineNum">    3031</span>                 :             :   s3_io_in_bits_r_metas_2_tag = _RAND_18[18:0];</span>
<span id="L3032"><span class="lineNum">    3032</span>                 :             :   _RAND_19 = {1{`RANDOM}};</span>
<span id="L3033"><span class="lineNum">    3033</span>                 :             :   s3_io_in_bits_r_metas_2_dirty = _RAND_19[0:0];</span>
<span id="L3034"><span class="lineNum">    3034</span>                 :             :   _RAND_20 = {1{`RANDOM}};</span>
<span id="L3035"><span class="lineNum">    3035</span>                 :             :   s3_io_in_bits_r_metas_3_tag = _RAND_20[18:0];</span>
<span id="L3036"><span class="lineNum">    3036</span>                 :             :   _RAND_21 = {1{`RANDOM}};</span>
<span id="L3037"><span class="lineNum">    3037</span>                 :             :   s3_io_in_bits_r_metas_3_dirty = _RAND_21[0:0];</span>
<span id="L3038"><span class="lineNum">    3038</span>                 :             :   _RAND_22 = {2{`RANDOM}};</span>
<span id="L3039"><span class="lineNum">    3039</span>                 :             :   s3_io_in_bits_r_datas_0_data = _RAND_22[63:0];</span>
<span id="L3040"><span class="lineNum">    3040</span>                 :             :   _RAND_23 = {2{`RANDOM}};</span>
<span id="L3041"><span class="lineNum">    3041</span>                 :             :   s3_io_in_bits_r_datas_1_data = _RAND_23[63:0];</span>
<span id="L3042"><span class="lineNum">    3042</span>                 :             :   _RAND_24 = {2{`RANDOM}};</span>
<span id="L3043"><span class="lineNum">    3043</span>                 :             :   s3_io_in_bits_r_datas_2_data = _RAND_24[63:0];</span>
<span id="L3044"><span class="lineNum">    3044</span>                 :             :   _RAND_25 = {2{`RANDOM}};</span>
<span id="L3045"><span class="lineNum">    3045</span>                 :             :   s3_io_in_bits_r_datas_3_data = _RAND_25[63:0];</span>
<span id="L3046"><span class="lineNum">    3046</span>                 :             :   _RAND_26 = {1{`RANDOM}};</span>
<span id="L3047"><span class="lineNum">    3047</span>                 :             :   s3_io_in_bits_r_hit = _RAND_26[0:0];</span>
<span id="L3048"><span class="lineNum">    3048</span>                 :             :   _RAND_27 = {1{`RANDOM}};</span>
<span id="L3049"><span class="lineNum">    3049</span>                 :             :   s3_io_in_bits_r_waymask = _RAND_27[3:0];</span>
<span id="L3050"><span class="lineNum">    3050</span>                 :             :   _RAND_28 = {1{`RANDOM}};</span>
<span id="L3051"><span class="lineNum">    3051</span>                 :             :   s3_io_in_bits_r_mmio = _RAND_28[0:0];</span>
<span id="L3052"><span class="lineNum">    3052</span>                 :             :   _RAND_29 = {1{`RANDOM}};</span>
<span id="L3053"><span class="lineNum">    3053</span>                 :             :   s3_io_in_bits_r_isForwardData = _RAND_29[0:0];</span>
<span id="L3054"><span class="lineNum">    3054</span>                 :             :   _RAND_30 = {2{`RANDOM}};</span>
<span id="L3055"><span class="lineNum">    3055</span>                 :             :   s3_io_in_bits_r_forwardData_data_data = _RAND_30[63:0];</span>
<span id="L3056"><span class="lineNum">    3056</span>                 :             :   _RAND_31 = {1{`RANDOM}};</span>
<span id="L3057"><span class="lineNum">    3057</span>                 :             :   s3_io_in_bits_r_forwardData_waymask = _RAND_31[3:0];</span>
<span id="L3058"><span class="lineNum">    3058</span>                 :             : `endif // RANDOMIZE_REG_INIT</span>
<span id="L3059"><span class="lineNum">    3059</span>                 :             :   `endif // RANDOMIZE</span>
<span id="L3060"><span class="lineNum">    3060</span>                 :             : end // initial</span>
<span id="L3061"><span class="lineNum">    3061</span>                 :             : `ifdef FIRRTL_AFTER_INITIAL</span>
<span id="L3062"><span class="lineNum">    3062</span>                 :             : `FIRRTL_AFTER_INITIAL</span>
<span id="L3063"><span class="lineNum">    3063</span>                 :             : `endif</span>
<span id="L3064"><span class="lineNum">    3064</span>                 :             : `endif // SYNTHESIS</span>
<span id="L3065"><span class="lineNum">    3065</span>                 :             : endmodule</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
