Running: D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Xilinx_Projects/USB_Research/usb1.1/usb1_ep_TEST_isim_beh.exe -prj D:/Xilinx_Projects/USB_Research/usb1.1/usb1_ep_TEST_beh.prj work.usb1_ep_TEST work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx_Projects/USB_Research/usb1.1/generic_dpram.v" into library work
Analyzing Verilog file "D:/Xilinx_Projects/USB_Research/usb1.1/usb1_fifo.v" into library work
Analyzing Verilog file "D:/Xilinx_Projects/USB_Research/usb1.1/usb1_ep.v" into library work
Analyzing Verilog file "D:/Xilinx_Projects/USB_Research/usb1.1/usb1_ep_TEST.v" into library work
Analyzing Verilog file "D:/Programs/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 193668 KB
Fuse CPU Usage: 265 ms
Compiling module generic_dpram(aw=6,dw=8)
Compiling module usb1_fifo(aw=6)
Compiling module usb1_ep
Compiling module usb1_ep_TEST
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
