#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Feb  6 14:22:19 2020
# Process ID: 9928
# Current directory: D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5672 D:\College\Masters\Winter_2019-20\ECEC661\HW4\pe\pe.xpr
# Log file: D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/vivado.log
# Journal file: D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 833.672 ; gain = 153.172
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 11
[Thu Feb  6 15:39:32 2020] Launched synth_1...
Run output will be captured here: D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 11
[Thu Feb  6 15:43:34 2020] Launched synth_1...
Run output will be captured here: D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pe_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.srcs/sources_1/new/pe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pe'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.sim/sim_1/behav/xsim'
"xelab -wto d217baa9b9f649659c7b0985033bdb28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pe_behav xil_defaultlib.pe -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d217baa9b9f649659c7b0985033bdb28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pe_behav xil_defaultlib.pe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.pe
Built simulation snapshot pe_behav

****** Webtalk v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.sim/sim_1/behav/xsim/xsim.dir/pe_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.sim/sim_1/behav/xsim/xsim.dir/pe_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  6 15:46:43 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  6 15:46:43 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 870.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pe_behav -key {Behavioral:sim_1:Functional:pe} -tclbatch {pe.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source pe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 882.867 ; gain = 11.930
add_force {/pe/ck} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/pe/ck} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/pe/ck} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/pe/ck} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/pe/ck} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/pe/ck} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run 100 ns
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/pe/reset} -radix hex {1 0ns}
run 100 ns
add_force {/pe/reset} -radix hex {0 0ns}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.runs/synth_1

launch_runs synth_1 -jobs 11
[Thu Feb  6 15:59:46 2020] Launched synth_1...
Run output will be captured here: D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 908.813 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pe_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.srcs/sources_1/new/pe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pe'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.sim/sim_1/behav/xsim'
"xelab -wto d217baa9b9f649659c7b0985033bdb28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pe_behav xil_defaultlib.pe -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d217baa9b9f649659c7b0985033bdb28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pe_behav xil_defaultlib.pe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.pe
Built simulation snapshot pe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pe_behav -key {Behavioral:sim_1:Functional:pe} -tclbatch {pe.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source pe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 908.813 ; gain = 0.000
add_force {/pe/ck} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps -cancel_after 0
ERROR: [Simtcl 6-124] Cancel time must be strictly greater than start time
add_force {/pe/ck} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/pe/reset} -radix hex {1 0ns}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/pe/ck} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/pe/reset} -radix hex {1 0ns}
add_force {/pe/reset} -radix hex {1 0ns}
run 100 ns
add_force {/pe/reset} -radix hex {0 0ns}
run 100 ns
add_force {/pe/run} -radix hex {1 0ns}
run 100 ns
add_force {/pe/even} -radix hex {1 0ns}
run 100 ns
add_force {/pe/left_in} -radix hex {5 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/pe/download} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/pe/run} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/pe/ck} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/pe/temp} -radix hex {5 0ns}
add_force {/pe/ck} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/pe/reset} -radix hex {0 0ns}
add_force {/pe/run} -radix hex {0 0ns}
add_force {/pe/download} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/pe/temp} -radix hex {4 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 21:13:23 2020...
