
Motor PID Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008374  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800854c  0800854c  0001854c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800858c  0800858c  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  0800858c  0800858c  0001858c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008594  08008594  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008594  08008594  00018594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008598  08008598  00018598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  0800859c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006ec  20000020  080085b8  00020020  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000070c  080085b8  0002070c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001817b  00000000  00000000  0002008f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002af3  00000000  00000000  0003820a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001508  00000000  00000000  0003ad00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001081  00000000  00000000  0003c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028b63  00000000  00000000  0003d289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017d75  00000000  00000000  00065dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001139f5  00000000  00000000  0007db61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005b6c  00000000  00000000  00191558  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  001970c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000020 	.word	0x20000020
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008534 	.word	0x08008534

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000024 	.word	0x20000024
 8000214:	08008534 	.word	0x08008534

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b970 	b.w	8000510 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	460d      	mov	r5, r1
 8000250:	4604      	mov	r4, r0
 8000252:	460f      	mov	r7, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4694      	mov	ip, r2
 800025c:	d965      	bls.n	800032a <__udivmoddi4+0xe2>
 800025e:	fab2 f382 	clz	r3, r2
 8000262:	b143      	cbz	r3, 8000276 <__udivmoddi4+0x2e>
 8000264:	fa02 fc03 	lsl.w	ip, r2, r3
 8000268:	f1c3 0220 	rsb	r2, r3, #32
 800026c:	409f      	lsls	r7, r3
 800026e:	fa20 f202 	lsr.w	r2, r0, r2
 8000272:	4317      	orrs	r7, r2
 8000274:	409c      	lsls	r4, r3
 8000276:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800027a:	fa1f f58c 	uxth.w	r5, ip
 800027e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000282:	0c22      	lsrs	r2, r4, #16
 8000284:	fb0e 7711 	mls	r7, lr, r1, r7
 8000288:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800028c:	fb01 f005 	mul.w	r0, r1, r5
 8000290:	4290      	cmp	r0, r2
 8000292:	d90a      	bls.n	80002aa <__udivmoddi4+0x62>
 8000294:	eb1c 0202 	adds.w	r2, ip, r2
 8000298:	f101 37ff 	add.w	r7, r1, #4294967295
 800029c:	f080 811c 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002a0:	4290      	cmp	r0, r2
 80002a2:	f240 8119 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002a6:	3902      	subs	r1, #2
 80002a8:	4462      	add	r2, ip
 80002aa:	1a12      	subs	r2, r2, r0
 80002ac:	b2a4      	uxth	r4, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ba:	fb00 f505 	mul.w	r5, r0, r5
 80002be:	42a5      	cmp	r5, r4
 80002c0:	d90a      	bls.n	80002d8 <__udivmoddi4+0x90>
 80002c2:	eb1c 0404 	adds.w	r4, ip, r4
 80002c6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ca:	f080 8107 	bcs.w	80004dc <__udivmoddi4+0x294>
 80002ce:	42a5      	cmp	r5, r4
 80002d0:	f240 8104 	bls.w	80004dc <__udivmoddi4+0x294>
 80002d4:	4464      	add	r4, ip
 80002d6:	3802      	subs	r0, #2
 80002d8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002dc:	1b64      	subs	r4, r4, r5
 80002de:	2100      	movs	r1, #0
 80002e0:	b11e      	cbz	r6, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40dc      	lsrs	r4, r3
 80002e4:	2300      	movs	r3, #0
 80002e6:	e9c6 4300 	strd	r4, r3, [r6]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d908      	bls.n	8000304 <__udivmoddi4+0xbc>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80ed 	beq.w	80004d2 <__udivmoddi4+0x28a>
 80002f8:	2100      	movs	r1, #0
 80002fa:	e9c6 0500 	strd	r0, r5, [r6]
 80002fe:	4608      	mov	r0, r1
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	fab3 f183 	clz	r1, r3
 8000308:	2900      	cmp	r1, #0
 800030a:	d149      	bne.n	80003a0 <__udivmoddi4+0x158>
 800030c:	42ab      	cmp	r3, r5
 800030e:	d302      	bcc.n	8000316 <__udivmoddi4+0xce>
 8000310:	4282      	cmp	r2, r0
 8000312:	f200 80f8 	bhi.w	8000506 <__udivmoddi4+0x2be>
 8000316:	1a84      	subs	r4, r0, r2
 8000318:	eb65 0203 	sbc.w	r2, r5, r3
 800031c:	2001      	movs	r0, #1
 800031e:	4617      	mov	r7, r2
 8000320:	2e00      	cmp	r6, #0
 8000322:	d0e2      	beq.n	80002ea <__udivmoddi4+0xa2>
 8000324:	e9c6 4700 	strd	r4, r7, [r6]
 8000328:	e7df      	b.n	80002ea <__udivmoddi4+0xa2>
 800032a:	b902      	cbnz	r2, 800032e <__udivmoddi4+0xe6>
 800032c:	deff      	udf	#255	; 0xff
 800032e:	fab2 f382 	clz	r3, r2
 8000332:	2b00      	cmp	r3, #0
 8000334:	f040 8090 	bne.w	8000458 <__udivmoddi4+0x210>
 8000338:	1a8a      	subs	r2, r1, r2
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2101      	movs	r1, #1
 8000344:	fbb2 f5f7 	udiv	r5, r2, r7
 8000348:	fb07 2015 	mls	r0, r7, r5, r2
 800034c:	0c22      	lsrs	r2, r4, #16
 800034e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000352:	fb0e f005 	mul.w	r0, lr, r5
 8000356:	4290      	cmp	r0, r2
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x124>
 800035a:	eb1c 0202 	adds.w	r2, ip, r2
 800035e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4290      	cmp	r0, r2
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2b8>
 800036a:	4645      	mov	r5, r8
 800036c:	1a12      	subs	r2, r2, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb2 f0f7 	udiv	r0, r2, r7
 8000374:	fb07 2210 	mls	r2, r7, r0, r2
 8000378:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x14e>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 32ff 	add.w	r2, r0, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x14c>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2c2>
 8000394:	4610      	mov	r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x98>
 80003a0:	f1c1 0720 	rsb	r7, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa05 f401 	lsl.w	r4, r5, r1
 80003b2:	fa20 f307 	lsr.w	r3, r0, r7
 80003b6:	40fd      	lsrs	r5, r7
 80003b8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003bc:	4323      	orrs	r3, r4
 80003be:	fbb5 f8f9 	udiv	r8, r5, r9
 80003c2:	fa1f fe8c 	uxth.w	lr, ip
 80003c6:	fb09 5518 	mls	r5, r9, r8, r5
 80003ca:	0c1c      	lsrs	r4, r3, #16
 80003cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d0:	fb08 f50e 	mul.w	r5, r8, lr
 80003d4:	42a5      	cmp	r5, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	fa00 f001 	lsl.w	r0, r0, r1
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1c 0404 	adds.w	r4, ip, r4
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2b4>
 80003ec:	42a5      	cmp	r5, r4
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2b4>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4464      	add	r4, ip
 80003f8:	1b64      	subs	r4, r4, r5
 80003fa:	b29d      	uxth	r5, r3
 80003fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000400:	fb09 4413 	mls	r4, r9, r3, r4
 8000404:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000408:	fb03 fe0e 	mul.w	lr, r3, lr
 800040c:	45a6      	cmp	lr, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f103 35ff 	add.w	r5, r3, #4294967295
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2ac>
 800041a:	45a6      	cmp	lr, r4
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2ac>
 800041e:	3b02      	subs	r3, #2
 8000420:	4464      	add	r4, ip
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fba3 9502 	umull	r9, r5, r3, r2
 800042a:	eba4 040e 	sub.w	r4, r4, lr
 800042e:	42ac      	cmp	r4, r5
 8000430:	46c8      	mov	r8, r9
 8000432:	46ae      	mov	lr, r5
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x29c>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x298>
 8000438:	b156      	cbz	r6, 8000450 <__udivmoddi4+0x208>
 800043a:	ebb0 0208 	subs.w	r2, r0, r8
 800043e:	eb64 040e 	sbc.w	r4, r4, lr
 8000442:	fa04 f707 	lsl.w	r7, r4, r7
 8000446:	40ca      	lsrs	r2, r1
 8000448:	40cc      	lsrs	r4, r1
 800044a:	4317      	orrs	r7, r2
 800044c:	e9c6 7400 	strd	r7, r4, [r6]
 8000450:	4618      	mov	r0, r3
 8000452:	2100      	movs	r1, #0
 8000454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000458:	f1c3 0120 	rsb	r1, r3, #32
 800045c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000460:	fa20 f201 	lsr.w	r2, r0, r1
 8000464:	fa25 f101 	lsr.w	r1, r5, r1
 8000468:	409d      	lsls	r5, r3
 800046a:	432a      	orrs	r2, r5
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb1 f0f7 	udiv	r0, r1, r7
 8000478:	fb07 1510 	mls	r5, r7, r0, r1
 800047c:	0c11      	lsrs	r1, r2, #16
 800047e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000482:	fb00 f50e 	mul.w	r5, r0, lr
 8000486:	428d      	cmp	r5, r1
 8000488:	fa04 f403 	lsl.w	r4, r4, r3
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x258>
 800048e:	eb1c 0101 	adds.w	r1, ip, r1
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 8000498:	428d      	cmp	r5, r1
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 800049c:	3802      	subs	r0, #2
 800049e:	4461      	add	r1, ip
 80004a0:	1b49      	subs	r1, r1, r5
 80004a2:	b292      	uxth	r2, r2
 80004a4:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a8:	fb07 1115 	mls	r1, r7, r5, r1
 80004ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b0:	fb05 f10e 	mul.w	r1, r5, lr
 80004b4:	4291      	cmp	r1, r2
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x282>
 80004b8:	eb1c 0202 	adds.w	r2, ip, r2
 80004bc:	f105 38ff 	add.w	r8, r5, #4294967295
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 80004c2:	4291      	cmp	r1, r2
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 80004c6:	3d02      	subs	r5, #2
 80004c8:	4462      	add	r2, ip
 80004ca:	1a52      	subs	r2, r2, r1
 80004cc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0xfc>
 80004d2:	4631      	mov	r1, r6
 80004d4:	4630      	mov	r0, r6
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xa2>
 80004d8:	4639      	mov	r1, r7
 80004da:	e6e6      	b.n	80002aa <__udivmoddi4+0x62>
 80004dc:	4610      	mov	r0, r2
 80004de:	e6fb      	b.n	80002d8 <__udivmoddi4+0x90>
 80004e0:	4548      	cmp	r0, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ec:	3b01      	subs	r3, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004f0:	4645      	mov	r5, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x282>
 80004f4:	462b      	mov	r3, r5
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x258>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b0>
 8000500:	3d02      	subs	r5, #2
 8000502:	4462      	add	r2, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x124>
 8000506:	4608      	mov	r0, r1
 8000508:	e70a      	b.n	8000320 <__udivmoddi4+0xd8>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x14e>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000518:	f001 f977 	bl	800180a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051c:	f000 f8a0 	bl	8000660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000520:	f000 fb54 	bl	8000bcc <MX_GPIO_Init>
  MX_DMA_Init();
 8000524:	f000 fb0c 	bl	8000b40 <MX_DMA_Init>
  MX_TIM3_Init();
 8000528:	f000 f9ba 	bl	80008a0 <MX_TIM3_Init>
  MX_ADC1_Init();
 800052c:	f000 f8e4 	bl	80006f8 <MX_ADC1_Init>
  MX_TIM15_Init();
 8000530:	f000 fab4 	bl	8000a9c <MX_TIM15_Init>
  MX_TIM5_Init();
 8000534:	f000 fa64 	bl	8000a00 <MX_TIM5_Init>
  MX_TIM4_Init();
 8000538:	f000 fa08 	bl	800094c <MX_TIM4_Init>
  MX_LPUART1_UART_Init();
 800053c:	f000 f966 	bl	800080c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
    UARTDMAconfig();
 8000540:	f000 fde6 	bl	8001110 <UARTDMAconfig>

//	HAL_UART_Receive_DMA(&hlpuart1, RxBuffer, 4);
  HAL_ADC_Start_DMA(&hadc1,InputRead, 400); // DMA Read
 8000544:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000548:	4935      	ldr	r1, [pc, #212]	; (8000620 <main+0x10c>)
 800054a:	4836      	ldr	r0, [pc, #216]	; (8000624 <main+0x110>)
 800054c:	f001 fdca 	bl	80020e4 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim15);
 8000550:	4835      	ldr	r0, [pc, #212]	; (8000628 <main+0x114>)
 8000552:	f004 fef3 	bl	800533c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim5); // system time clock
 8000556:	4835      	ldr	r0, [pc, #212]	; (800062c <main+0x118>)
 8000558:	f004 fe80 	bl	800525c <HAL_TIM_Base_Start>

  HAL_TIM_Base_Start(&htim4);  //motor A2
 800055c:	4834      	ldr	r0, [pc, #208]	; (8000630 <main+0x11c>)
 800055e:	f004 fe7d 	bl	800525c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000562:	2100      	movs	r1, #0
 8000564:	4832      	ldr	r0, [pc, #200]	; (8000630 <main+0x11c>)
 8000566:	f004 ffb9 	bl	80054dc <HAL_TIM_PWM_Start>

  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0); //for Check Timer
 800056a:	4b31      	ldr	r3, [pc, #196]	; (8000630 <main+0x11c>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	2200      	movs	r2, #0
 8000570:	635a      	str	r2, [r3, #52]	; 0x34



  A0 = Kp + Ki + Kd;
 8000572:	4b30      	ldr	r3, [pc, #192]	; (8000634 <main+0x120>)
 8000574:	ed93 7a00 	vldr	s14, [r3]
 8000578:	4b2f      	ldr	r3, [pc, #188]	; (8000638 <main+0x124>)
 800057a:	edd3 7a00 	vldr	s15, [r3]
 800057e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000582:	4b2e      	ldr	r3, [pc, #184]	; (800063c <main+0x128>)
 8000584:	edd3 7a00 	vldr	s15, [r3]
 8000588:	ee77 7a27 	vadd.f32	s15, s14, s15
 800058c:	4b2c      	ldr	r3, [pc, #176]	; (8000640 <main+0x12c>)
 800058e:	edc3 7a00 	vstr	s15, [r3]
  A1 = -Kp - (2*Kd);
 8000592:	4b28      	ldr	r3, [pc, #160]	; (8000634 <main+0x120>)
 8000594:	edd3 7a00 	vldr	s15, [r3]
 8000598:	eeb1 7a67 	vneg.f32	s14, s15
 800059c:	4b27      	ldr	r3, [pc, #156]	; (800063c <main+0x128>)
 800059e:	edd3 7a00 	vldr	s15, [r3]
 80005a2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80005a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80005aa:	4b26      	ldr	r3, [pc, #152]	; (8000644 <main+0x130>)
 80005ac:	edc3 7a00 	vstr	s15, [r3]
  A2 = Kd;
 80005b0:	4b22      	ldr	r3, [pc, #136]	; (800063c <main+0x128>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a24      	ldr	r2, [pc, #144]	; (8000648 <main+0x134>)
 80005b6:	6013      	str	r3, [r2, #0]

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 80005b8:	2201      	movs	r2, #1
 80005ba:	2101      	movs	r1, #1
 80005bc:	4823      	ldr	r0, [pc, #140]	; (800064c <main+0x138>)
 80005be:	f003 fd7b 	bl	80040b8 <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  test = __HAL_TIM_GET_COUNTER(&htim5);
	  Mode_LD2();
 80005c2:	f000 fde5 	bl	8001190 <Mode_LD2>
	  Communication();
 80005c6:	f000 fcb5 	bl	8000f34 <Communication>

	  		if (mode_status == 1) {
 80005ca:	4b21      	ldr	r3, [pc, #132]	; (8000650 <main+0x13c>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d020      	beq.n	8000614 <main+0x100>
	  		} else if (mode_status == 2) {
 80005d2:	4b1f      	ldr	r3, [pc, #124]	; (8000650 <main+0x13c>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2b02      	cmp	r3, #2
 80005d8:	d103      	bne.n	80005e2 <main+0xce>
	  			PWM = 0;
 80005da:	4b1e      	ldr	r3, [pc, #120]	; (8000654 <main+0x140>)
 80005dc:	2200      	movs	r2, #0
 80005de:	801a      	strh	r2, [r3, #0]
 80005e0:	e018      	b.n	8000614 <main+0x100>
	  		} else if (mode_status == 3) {
 80005e2:	4b1b      	ldr	r3, [pc, #108]	; (8000650 <main+0x13c>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2b03      	cmp	r3, #3
 80005e8:	d114      	bne.n	8000614 <main+0x100>
	  			PWM = abs(RxInt);
 80005ea:	4b1b      	ldr	r3, [pc, #108]	; (8000658 <main+0x144>)
 80005ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	bfb8      	it	lt
 80005f4:	425b      	neglt	r3, r3
 80005f6:	b29a      	uxth	r2, r3
 80005f8:	4b16      	ldr	r3, [pc, #88]	; (8000654 <main+0x140>)
 80005fa:	801a      	strh	r2, [r3, #0]
	  			if(RxInt >= 0) direction = 1;
 80005fc:	4b16      	ldr	r3, [pc, #88]	; (8000658 <main+0x144>)
 80005fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000602:	2b00      	cmp	r3, #0
 8000604:	db03      	blt.n	800060e <main+0xfa>
 8000606:	4b15      	ldr	r3, [pc, #84]	; (800065c <main+0x148>)
 8000608:	2201      	movs	r2, #1
 800060a:	701a      	strb	r2, [r3, #0]
 800060c:	e002      	b.n	8000614 <main+0x100>
	  			else direction = 0;
 800060e:	4b13      	ldr	r3, [pc, #76]	; (800065c <main+0x148>)
 8000610:	2200      	movs	r2, #0
 8000612:	701a      	strb	r2, [r3, #0]
	  		}
  			motorControl();
 8000614:	f000 fc52 	bl	8000ebc <motorControl>



	  updateInput();
 8000618:	f000 fb8e 	bl	8000d38 <updateInput>
	  Mode_LD2();
 800061c:	e7d1      	b.n	80005c2 <main+0xae>
 800061e:	bf00      	nop
 8000620:	20000398 	.word	0x20000398
 8000624:	2000003c 	.word	0x2000003c
 8000628:	20000340 	.word	0x20000340
 800062c:	200002f4 	.word	0x200002f4
 8000630:	200002a8 	.word	0x200002a8
 8000634:	20000004 	.word	0x20000004
 8000638:	20000008 	.word	0x20000008
 800063c:	2000000c 	.word	0x2000000c
 8000640:	200006e8 	.word	0x200006e8
 8000644:	200006ec 	.word	0x200006ec
 8000648:	200006f0 	.word	0x200006f0
 800064c:	48000800 	.word	0x48000800
 8000650:	20000000 	.word	0x20000000
 8000654:	200006e0 	.word	0x200006e0
 8000658:	200006ce 	.word	0x200006ce
 800065c:	200006e2 	.word	0x200006e2

08000660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b094      	sub	sp, #80	; 0x50
 8000664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000666:	f107 0318 	add.w	r3, r7, #24
 800066a:	2238      	movs	r2, #56	; 0x38
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f007 ff34 	bl	80084dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
 800067a:	605a      	str	r2, [r3, #4]
 800067c:	609a      	str	r2, [r3, #8]
 800067e:	60da      	str	r2, [r3, #12]
 8000680:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000682:	2000      	movs	r0, #0
 8000684:	f003 fd62 	bl	800414c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000688:	2302      	movs	r3, #2
 800068a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800068c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000690:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000692:	2340      	movs	r3, #64	; 0x40
 8000694:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000696:	2302      	movs	r3, #2
 8000698:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800069a:	2302      	movs	r3, #2
 800069c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800069e:	2304      	movs	r3, #4
 80006a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80006a2:	2355      	movs	r3, #85	; 0x55
 80006a4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006ae:	2302      	movs	r3, #2
 80006b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b2:	f107 0318 	add.w	r3, r7, #24
 80006b6:	4618      	mov	r0, r3
 80006b8:	f003 fdfc 	bl	80042b4 <HAL_RCC_OscConfig>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006c2:	f000 fd9b 	bl	80011fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c6:	230f      	movs	r3, #15
 80006c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ca:	2303      	movs	r3, #3
 80006cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d6:	2300      	movs	r3, #0
 80006d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006da:	1d3b      	adds	r3, r7, #4
 80006dc:	2104      	movs	r1, #4
 80006de:	4618      	mov	r0, r3
 80006e0:	f004 f8fa 	bl	80048d8 <HAL_RCC_ClockConfig>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006ea:	f000 fd87 	bl	80011fc <Error_Handler>
  }
}
 80006ee:	bf00      	nop
 80006f0:	3750      	adds	r7, #80	; 0x50
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
	...

080006f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b08c      	sub	sp, #48	; 0x30
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	2220      	movs	r2, #32
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f007 fee3 	bl	80084dc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000716:	4b3a      	ldr	r3, [pc, #232]	; (8000800 <MX_ADC1_Init+0x108>)
 8000718:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800071c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800071e:	4b38      	ldr	r3, [pc, #224]	; (8000800 <MX_ADC1_Init+0x108>)
 8000720:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000724:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000726:	4b36      	ldr	r3, [pc, #216]	; (8000800 <MX_ADC1_Init+0x108>)
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800072c:	4b34      	ldr	r3, [pc, #208]	; (8000800 <MX_ADC1_Init+0x108>)
 800072e:	2200      	movs	r2, #0
 8000730:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000732:	4b33      	ldr	r3, [pc, #204]	; (8000800 <MX_ADC1_Init+0x108>)
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000738:	4b31      	ldr	r3, [pc, #196]	; (8000800 <MX_ADC1_Init+0x108>)
 800073a:	2201      	movs	r2, #1
 800073c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800073e:	4b30      	ldr	r3, [pc, #192]	; (8000800 <MX_ADC1_Init+0x108>)
 8000740:	2204      	movs	r2, #4
 8000742:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000744:	4b2e      	ldr	r3, [pc, #184]	; (8000800 <MX_ADC1_Init+0x108>)
 8000746:	2200      	movs	r2, #0
 8000748:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800074a:	4b2d      	ldr	r3, [pc, #180]	; (8000800 <MX_ADC1_Init+0x108>)
 800074c:	2201      	movs	r2, #1
 800074e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8000750:	4b2b      	ldr	r3, [pc, #172]	; (8000800 <MX_ADC1_Init+0x108>)
 8000752:	2202      	movs	r2, #2
 8000754:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000756:	4b2a      	ldr	r3, [pc, #168]	; (8000800 <MX_ADC1_Init+0x108>)
 8000758:	2200      	movs	r2, #0
 800075a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 800075e:	4b28      	ldr	r3, [pc, #160]	; (8000800 <MX_ADC1_Init+0x108>)
 8000760:	f44f 62b8 	mov.w	r2, #1472	; 0x5c0
 8000764:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000766:	4b26      	ldr	r3, [pc, #152]	; (8000800 <MX_ADC1_Init+0x108>)
 8000768:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800076c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800076e:	4b24      	ldr	r3, [pc, #144]	; (8000800 <MX_ADC1_Init+0x108>)
 8000770:	2201      	movs	r2, #1
 8000772:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000776:	4b22      	ldr	r3, [pc, #136]	; (8000800 <MX_ADC1_Init+0x108>)
 8000778:	2200      	movs	r2, #0
 800077a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800077c:	4b20      	ldr	r3, [pc, #128]	; (8000800 <MX_ADC1_Init+0x108>)
 800077e:	2200      	movs	r2, #0
 8000780:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000784:	481e      	ldr	r0, [pc, #120]	; (8000800 <MX_ADC1_Init+0x108>)
 8000786:	f001 faf1 	bl	8001d6c <HAL_ADC_Init>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000790:	f000 fd34 	bl	80011fc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000794:	2300      	movs	r3, #0
 8000796:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000798:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800079c:	4619      	mov	r1, r3
 800079e:	4818      	ldr	r0, [pc, #96]	; (8000800 <MX_ADC1_Init+0x108>)
 80007a0:	f002 fdbe 	bl	8003320 <HAL_ADCEx_MultiModeConfigChannel>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80007aa:	f000 fd27 	bl	80011fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007ae:	4b15      	ldr	r3, [pc, #84]	; (8000804 <MX_ADC1_Init+0x10c>)
 80007b0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007b2:	2306      	movs	r3, #6
 80007b4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80007b6:	2307      	movs	r3, #7
 80007b8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007ba:	237f      	movs	r3, #127	; 0x7f
 80007bc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007be:	2304      	movs	r3, #4
 80007c0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	4619      	mov	r1, r3
 80007ca:	480d      	ldr	r0, [pc, #52]	; (8000800 <MX_ADC1_Init+0x108>)
 80007cc:	f001 ffe6 	bl	800279c <HAL_ADC_ConfigChannel>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80007d6:	f000 fd11 	bl	80011fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80007da:	4b0b      	ldr	r3, [pc, #44]	; (8000808 <MX_ADC1_Init+0x110>)
 80007dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007de:	230c      	movs	r3, #12
 80007e0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	4619      	mov	r1, r3
 80007e6:	4806      	ldr	r0, [pc, #24]	; (8000800 <MX_ADC1_Init+0x108>)
 80007e8:	f001 ffd8 	bl	800279c <HAL_ADC_ConfigChannel>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80007f2:	f000 fd03 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007f6:	bf00      	nop
 80007f8:	3730      	adds	r7, #48	; 0x30
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	2000003c 	.word	0x2000003c
 8000804:	04300002 	.word	0x04300002
 8000808:	08600004 	.word	0x08600004

0800080c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000810:	4b21      	ldr	r3, [pc, #132]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 8000812:	4a22      	ldr	r2, [pc, #136]	; (800089c <MX_LPUART1_UART_Init+0x90>)
 8000814:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000816:	4b20      	ldr	r3, [pc, #128]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 8000818:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800081c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800081e:	4b1e      	ldr	r3, [pc, #120]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000824:	4b1c      	ldr	r3, [pc, #112]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 8000826:	2200      	movs	r2, #0
 8000828:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800082a:	4b1b      	ldr	r3, [pc, #108]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 800082c:	2200      	movs	r2, #0
 800082e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000830:	4b19      	ldr	r3, [pc, #100]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 8000832:	220c      	movs	r2, #12
 8000834:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000836:	4b18      	ldr	r3, [pc, #96]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 8000838:	2200      	movs	r2, #0
 800083a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800083c:	4b16      	ldr	r3, [pc, #88]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 800083e:	2200      	movs	r2, #0
 8000840:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000842:	4b15      	ldr	r3, [pc, #84]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 8000844:	2200      	movs	r2, #0
 8000846:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000848:	4b13      	ldr	r3, [pc, #76]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 800084a:	2200      	movs	r2, #0
 800084c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800084e:	4812      	ldr	r0, [pc, #72]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 8000850:	f006 f91a 	bl	8006a88 <HAL_UART_Init>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800085a:	f000 fccf 	bl	80011fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800085e:	2100      	movs	r1, #0
 8000860:	480d      	ldr	r0, [pc, #52]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 8000862:	f007 fd70 	bl	8008346 <HAL_UARTEx_SetTxFifoThreshold>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800086c:	f000 fcc6 	bl	80011fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000870:	2100      	movs	r1, #0
 8000872:	4809      	ldr	r0, [pc, #36]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 8000874:	f007 fda5 	bl	80083c2 <HAL_UARTEx_SetRxFifoThreshold>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800087e:	f000 fcbd 	bl	80011fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000882:	4805      	ldr	r0, [pc, #20]	; (8000898 <MX_LPUART1_UART_Init+0x8c>)
 8000884:	f007 fd26 	bl	80082d4 <HAL_UARTEx_DisableFifoMode>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800088e:	f000 fcb5 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	20000108 	.word	0x20000108
 800089c:	40008000 	.word	0x40008000

080008a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08c      	sub	sp, #48	; 0x30
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80008a6:	f107 030c 	add.w	r3, r7, #12
 80008aa:	2224      	movs	r2, #36	; 0x24
 80008ac:	2100      	movs	r1, #0
 80008ae:	4618      	mov	r0, r3
 80008b0:	f007 fe14 	bl	80084dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008b4:	463b      	mov	r3, r7
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	605a      	str	r2, [r3, #4]
 80008bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008be:	4b21      	ldr	r3, [pc, #132]	; (8000944 <MX_TIM3_Init+0xa4>)
 80008c0:	4a21      	ldr	r2, [pc, #132]	; (8000948 <MX_TIM3_Init+0xa8>)
 80008c2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80008c4:	4b1f      	ldr	r3, [pc, #124]	; (8000944 <MX_TIM3_Init+0xa4>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ca:	4b1e      	ldr	r3, [pc, #120]	; (8000944 <MX_TIM3_Init+0xa4>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80008d0:	4b1c      	ldr	r3, [pc, #112]	; (8000944 <MX_TIM3_Init+0xa4>)
 80008d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008d6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008d8:	4b1a      	ldr	r3, [pc, #104]	; (8000944 <MX_TIM3_Init+0xa4>)
 80008da:	2200      	movs	r2, #0
 80008dc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008de:	4b19      	ldr	r3, [pc, #100]	; (8000944 <MX_TIM3_Init+0xa4>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80008e4:	2303      	movs	r3, #3
 80008e6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80008e8:	2300      	movs	r3, #0
 80008ea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80008ec:	2301      	movs	r3, #1
 80008ee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80008f8:	2300      	movs	r3, #0
 80008fa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80008fc:	2301      	movs	r3, #1
 80008fe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000900:	2300      	movs	r3, #0
 8000902:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000904:	2300      	movs	r3, #0
 8000906:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000908:	f107 030c 	add.w	r3, r7, #12
 800090c:	4619      	mov	r1, r3
 800090e:	480d      	ldr	r0, [pc, #52]	; (8000944 <MX_TIM3_Init+0xa4>)
 8000910:	f004 fef6 	bl	8005700 <HAL_TIM_Encoder_Init>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800091a:	f000 fc6f 	bl	80011fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800091e:	2300      	movs	r3, #0
 8000920:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000922:	2300      	movs	r3, #0
 8000924:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000926:	463b      	mov	r3, r7
 8000928:	4619      	mov	r1, r3
 800092a:	4806      	ldr	r0, [pc, #24]	; (8000944 <MX_TIM3_Init+0xa4>)
 800092c:	f005 ffd0 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000936:	f000 fc61 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	3730      	adds	r7, #48	; 0x30
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	2000025c 	.word	0x2000025c
 8000948:	40000400 	.word	0x40000400

0800094c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08a      	sub	sp, #40	; 0x28
 8000950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800095e:	463b      	mov	r3, r7
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
 800096c:	615a      	str	r2, [r3, #20]
 800096e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000970:	4b21      	ldr	r3, [pc, #132]	; (80009f8 <MX_TIM4_Init+0xac>)
 8000972:	4a22      	ldr	r2, [pc, #136]	; (80009fc <MX_TIM4_Init+0xb0>)
 8000974:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 8000976:	4b20      	ldr	r3, [pc, #128]	; (80009f8 <MX_TIM4_Init+0xac>)
 8000978:	22a9      	movs	r2, #169	; 0xa9
 800097a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097c:	4b1e      	ldr	r3, [pc, #120]	; (80009f8 <MX_TIM4_Init+0xac>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8000982:	4b1d      	ldr	r3, [pc, #116]	; (80009f8 <MX_TIM4_Init+0xac>)
 8000984:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000988:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800098a:	4b1b      	ldr	r3, [pc, #108]	; (80009f8 <MX_TIM4_Init+0xac>)
 800098c:	2200      	movs	r2, #0
 800098e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000990:	4b19      	ldr	r3, [pc, #100]	; (80009f8 <MX_TIM4_Init+0xac>)
 8000992:	2200      	movs	r2, #0
 8000994:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000996:	4818      	ldr	r0, [pc, #96]	; (80009f8 <MX_TIM4_Init+0xac>)
 8000998:	f004 fd48 	bl	800542c <HAL_TIM_PWM_Init>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80009a2:	f000 fc2b 	bl	80011fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009a6:	2300      	movs	r3, #0
 80009a8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009aa:	2300      	movs	r3, #0
 80009ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80009ae:	f107 031c 	add.w	r3, r7, #28
 80009b2:	4619      	mov	r1, r3
 80009b4:	4810      	ldr	r0, [pc, #64]	; (80009f8 <MX_TIM4_Init+0xac>)
 80009b6:	f005 ff8b 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80009c0:	f000 fc1c 	bl	80011fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009c4:	2360      	movs	r3, #96	; 0x60
 80009c6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009cc:	2300      	movs	r3, #0
 80009ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009d0:	2300      	movs	r3, #0
 80009d2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009d4:	463b      	mov	r3, r7
 80009d6:	2200      	movs	r2, #0
 80009d8:	4619      	mov	r1, r3
 80009da:	4807      	ldr	r0, [pc, #28]	; (80009f8 <MX_TIM4_Init+0xac>)
 80009dc:	f005 f886 	bl	8005aec <HAL_TIM_PWM_ConfigChannel>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80009e6:	f000 fc09 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80009ea:	4803      	ldr	r0, [pc, #12]	; (80009f8 <MX_TIM4_Init+0xac>)
 80009ec:	f000 fe2c 	bl	8001648 <HAL_TIM_MspPostInit>

}
 80009f0:	bf00      	nop
 80009f2:	3728      	adds	r7, #40	; 0x28
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	200002a8 	.word	0x200002a8
 80009fc:	40000800 	.word	0x40000800

08000a00 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b088      	sub	sp, #32
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a06:	f107 0310 	add.w	r3, r7, #16
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a14:	1d3b      	adds	r3, r7, #4
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000a1e:	4b1d      	ldr	r3, [pc, #116]	; (8000a94 <MX_TIM5_Init+0x94>)
 8000a20:	4a1d      	ldr	r2, [pc, #116]	; (8000a98 <MX_TIM5_Init+0x98>)
 8000a22:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8000a24:	4b1b      	ldr	r3, [pc, #108]	; (8000a94 <MX_TIM5_Init+0x94>)
 8000a26:	22a9      	movs	r2, #169	; 0xa9
 8000a28:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a2a:	4b1a      	ldr	r3, [pc, #104]	; (8000a94 <MX_TIM5_Init+0x94>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4.294967295E9;
 8000a30:	4b18      	ldr	r3, [pc, #96]	; (8000a94 <MX_TIM5_Init+0x94>)
 8000a32:	f04f 32ff 	mov.w	r2, #4294967295
 8000a36:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a38:	4b16      	ldr	r3, [pc, #88]	; (8000a94 <MX_TIM5_Init+0x94>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a3e:	4b15      	ldr	r3, [pc, #84]	; (8000a94 <MX_TIM5_Init+0x94>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000a44:	4813      	ldr	r0, [pc, #76]	; (8000a94 <MX_TIM5_Init+0x94>)
 8000a46:	f004 fbb1 	bl	80051ac <HAL_TIM_Base_Init>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000a50:	f000 fbd4 	bl	80011fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a58:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000a5a:	f107 0310 	add.w	r3, r7, #16
 8000a5e:	4619      	mov	r1, r3
 8000a60:	480c      	ldr	r0, [pc, #48]	; (8000a94 <MX_TIM5_Init+0x94>)
 8000a62:	f005 f957 	bl	8005d14 <HAL_TIM_ConfigClockSource>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8000a6c:	f000 fbc6 	bl	80011fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a70:	2300      	movs	r3, #0
 8000a72:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a74:	2300      	movs	r3, #0
 8000a76:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000a78:	1d3b      	adds	r3, r7, #4
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4805      	ldr	r0, [pc, #20]	; (8000a94 <MX_TIM5_Init+0x94>)
 8000a7e:	f005 ff27 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8000a88:	f000 fbb8 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000a8c:	bf00      	nop
 8000a8e:	3720      	adds	r7, #32
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	200002f4 	.word	0x200002f4
 8000a98:	40000c00 	.word	0x40000c00

08000a9c <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b088      	sub	sp, #32
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aa2:	f107 0310 	add.w	r3, r7, #16
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]
 8000aaa:	605a      	str	r2, [r3, #4]
 8000aac:	609a      	str	r2, [r3, #8]
 8000aae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab0:	1d3b      	adds	r3, r7, #4
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	605a      	str	r2, [r3, #4]
 8000ab8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000aba:	4b1f      	ldr	r3, [pc, #124]	; (8000b38 <MX_TIM15_Init+0x9c>)
 8000abc:	4a1f      	ldr	r2, [pc, #124]	; (8000b3c <MX_TIM15_Init+0xa0>)
 8000abe:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 169;
 8000ac0:	4b1d      	ldr	r3, [pc, #116]	; (8000b38 <MX_TIM15_Init+0x9c>)
 8000ac2:	22a9      	movs	r2, #169	; 0xa9
 8000ac4:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac6:	4b1c      	ldr	r3, [pc, #112]	; (8000b38 <MX_TIM15_Init+0x9c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 8000acc:	4b1a      	ldr	r3, [pc, #104]	; (8000b38 <MX_TIM15_Init+0x9c>)
 8000ace:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ad2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ad4:	4b18      	ldr	r3, [pc, #96]	; (8000b38 <MX_TIM15_Init+0x9c>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000ada:	4b17      	ldr	r3, [pc, #92]	; (8000b38 <MX_TIM15_Init+0x9c>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae0:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <MX_TIM15_Init+0x9c>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000ae6:	4814      	ldr	r0, [pc, #80]	; (8000b38 <MX_TIM15_Init+0x9c>)
 8000ae8:	f004 fb60 	bl	80051ac <HAL_TIM_Base_Init>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8000af2:	f000 fb83 	bl	80011fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000af6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000afa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000afc:	f107 0310 	add.w	r3, r7, #16
 8000b00:	4619      	mov	r1, r3
 8000b02:	480d      	ldr	r0, [pc, #52]	; (8000b38 <MX_TIM15_Init+0x9c>)
 8000b04:	f005 f906 	bl	8005d14 <HAL_TIM_ConfigClockSource>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8000b0e:	f000 fb75 	bl	80011fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000b12:	2320      	movs	r3, #32
 8000b14:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b16:	2300      	movs	r3, #0
 8000b18:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4806      	ldr	r0, [pc, #24]	; (8000b38 <MX_TIM15_Init+0x9c>)
 8000b20:	f005 fed6 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8000b2a:	f000 fb67 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8000b2e:	bf00      	nop
 8000b30:	3720      	adds	r7, #32
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	20000340 	.word	0x20000340
 8000b3c:	40014000 	.word	0x40014000

08000b40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000b46:	4b20      	ldr	r3, [pc, #128]	; (8000bc8 <MX_DMA_Init+0x88>)
 8000b48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b4a:	4a1f      	ldr	r2, [pc, #124]	; (8000bc8 <MX_DMA_Init+0x88>)
 8000b4c:	f043 0304 	orr.w	r3, r3, #4
 8000b50:	6493      	str	r3, [r2, #72]	; 0x48
 8000b52:	4b1d      	ldr	r3, [pc, #116]	; (8000bc8 <MX_DMA_Init+0x88>)
 8000b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b56:	f003 0304 	and.w	r3, r3, #4
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000b5e:	4b1a      	ldr	r3, [pc, #104]	; (8000bc8 <MX_DMA_Init+0x88>)
 8000b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b62:	4a19      	ldr	r2, [pc, #100]	; (8000bc8 <MX_DMA_Init+0x88>)
 8000b64:	f043 0302 	orr.w	r3, r3, #2
 8000b68:	6493      	str	r3, [r2, #72]	; 0x48
 8000b6a:	4b17      	ldr	r3, [pc, #92]	; (8000bc8 <MX_DMA_Init+0x88>)
 8000b6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b6e:	f003 0302 	and.w	r3, r3, #2
 8000b72:	60bb      	str	r3, [r7, #8]
 8000b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b76:	4b14      	ldr	r3, [pc, #80]	; (8000bc8 <MX_DMA_Init+0x88>)
 8000b78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b7a:	4a13      	ldr	r2, [pc, #76]	; (8000bc8 <MX_DMA_Init+0x88>)
 8000b7c:	f043 0301 	orr.w	r3, r3, #1
 8000b80:	6493      	str	r3, [r2, #72]	; 0x48
 8000b82:	4b11      	ldr	r3, [pc, #68]	; (8000bc8 <MX_DMA_Init+0x88>)
 8000b84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b86:	f003 0301 	and.w	r3, r3, #1
 8000b8a:	607b      	str	r3, [r7, #4]
 8000b8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b8e:	2200      	movs	r2, #0
 8000b90:	2100      	movs	r1, #0
 8000b92:	200b      	movs	r0, #11
 8000b94:	f002 fda7 	bl	80036e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b98:	200b      	movs	r0, #11
 8000b9a:	f002 fdbe 	bl	800371a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	200c      	movs	r0, #12
 8000ba4:	f002 fd9f 	bl	80036e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000ba8:	200c      	movs	r0, #12
 8000baa:	f002 fdb6 	bl	800371a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2038      	movs	r0, #56	; 0x38
 8000bb4:	f002 fd97 	bl	80036e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000bb8:	2038      	movs	r0, #56	; 0x38
 8000bba:	f002 fdae 	bl	800371a <HAL_NVIC_EnableIRQ>

}
 8000bbe:	bf00      	nop
 8000bc0:	3710      	adds	r7, #16
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40021000 	.word	0x40021000

08000bcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08a      	sub	sp, #40	; 0x28
 8000bd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd2:	f107 0314 	add.w	r3, r7, #20
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	605a      	str	r2, [r3, #4]
 8000bdc:	609a      	str	r2, [r3, #8]
 8000bde:	60da      	str	r2, [r3, #12]
 8000be0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be2:	4b39      	ldr	r3, [pc, #228]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000be6:	4a38      	ldr	r2, [pc, #224]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000be8:	f043 0304 	orr.w	r3, r3, #4
 8000bec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bee:	4b36      	ldr	r3, [pc, #216]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf2:	f003 0304 	and.w	r3, r3, #4
 8000bf6:	613b      	str	r3, [r7, #16]
 8000bf8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bfa:	4b33      	ldr	r3, [pc, #204]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bfe:	4a32      	ldr	r2, [pc, #200]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000c00:	f043 0320 	orr.w	r3, r3, #32
 8000c04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c06:	4b30      	ldr	r3, [pc, #192]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c0a:	f003 0320 	and.w	r3, r3, #32
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c12:	4b2d      	ldr	r3, [pc, #180]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c16:	4a2c      	ldr	r2, [pc, #176]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000c18:	f043 0301 	orr.w	r3, r3, #1
 8000c1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c1e:	4b2a      	ldr	r3, [pc, #168]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2a:	4b27      	ldr	r3, [pc, #156]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c2e:	4a26      	ldr	r2, [pc, #152]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000c30:	f043 0302 	orr.w	r3, r3, #2
 8000c34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c36:	4b24      	ldr	r3, [pc, #144]	; (8000cc8 <MX_GPIO_Init+0xfc>)
 8000c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c3a:	f003 0302 	and.w	r3, r3, #2
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000c42:	2200      	movs	r2, #0
 8000c44:	2101      	movs	r1, #1
 8000c46:	4821      	ldr	r0, [pc, #132]	; (8000ccc <MX_GPIO_Init+0x100>)
 8000c48:	f003 fa36 	bl	80040b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2120      	movs	r1, #32
 8000c50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c54:	f003 fa30 	bl	80040b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c5e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c68:	f107 0314 	add.w	r3, r7, #20
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4817      	ldr	r0, [pc, #92]	; (8000ccc <MX_GPIO_Init+0x100>)
 8000c70:	f003 f8a0 	bl	8003db4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c74:	2301      	movs	r3, #1
 8000c76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c84:	f107 0314 	add.w	r3, r7, #20
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4810      	ldr	r0, [pc, #64]	; (8000ccc <MX_GPIO_Init+0x100>)
 8000c8c:	f003 f892 	bl	8003db4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c90:	2320      	movs	r3, #32
 8000c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c94:	2301      	movs	r3, #1
 8000c96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000caa:	f003 f883 	bl	8003db4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	2028      	movs	r0, #40	; 0x28
 8000cb4:	f002 fd17 	bl	80036e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000cb8:	2028      	movs	r0, #40	; 0x28
 8000cba:	f002 fd2e 	bl	800371a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cbe:	bf00      	nop
 8000cc0:	3728      	adds	r7, #40	; 0x28
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	48000800 	.word	0x48000800

08000cd0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cd0:	b4b0      	push	{r4, r5, r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
	if(htim == &htim5)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4a08      	ldr	r2, [pc, #32]	; (8000cfc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d108      	bne.n	8000cf2 <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		_micros += UINT32_MAX;
 8000ce0:	4b07      	ldr	r3, [pc, #28]	; (8000d00 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ce6:	1e54      	subs	r4, r2, #1
 8000ce8:	f143 0500 	adc.w	r5, r3, #0
 8000cec:	4b04      	ldr	r3, [pc, #16]	; (8000d00 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000cee:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8000cf2:	bf00      	nop
 8000cf4:	370c      	adds	r7, #12
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bcb0      	pop	{r4, r5, r7}
 8000cfa:	4770      	bx	lr
 8000cfc:	200002f4 	.word	0x200002f4
 8000d00:	20000390 	.word	0x20000390

08000d04 <micros>:

uint64_t micros()
{
 8000d04:	b4b0      	push	{r4, r5, r7}
 8000d06:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5)+_micros;
 8000d08:	4b09      	ldr	r3, [pc, #36]	; (8000d30 <micros+0x2c>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d0e:	2200      	movs	r2, #0
 8000d10:	4618      	mov	r0, r3
 8000d12:	4611      	mov	r1, r2
 8000d14:	4b07      	ldr	r3, [pc, #28]	; (8000d34 <micros+0x30>)
 8000d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d1a:	1884      	adds	r4, r0, r2
 8000d1c:	eb41 0503 	adc.w	r5, r1, r3
 8000d20:	4622      	mov	r2, r4
 8000d22:	462b      	mov	r3, r5
}
 8000d24:	4610      	mov	r0, r2
 8000d26:	4619      	mov	r1, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bcb0      	pop	{r4, r5, r7}
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	200002f4 	.word	0x200002f4
 8000d34:	20000390 	.word	0x20000390

08000d38 <updateInput>:

void updateInput()
{
 8000d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d3c:	b083      	sub	sp, #12
 8000d3e:	af00      	add	r7, sp, #0
	sumEncode = 0;
 8000d40:	4e55      	ldr	r6, [pc, #340]	; (8000e98 <updateInput+0x160>)
 8000d42:	f04f 0200 	mov.w	r2, #0
 8000d46:	f04f 0300 	mov.w	r3, #0
 8000d4a:	e9c6 2300 	strd	r2, r3, [r6]
	sumTrimpot = 0;
 8000d4e:	4e53      	ldr	r6, [pc, #332]	; (8000e9c <updateInput+0x164>)
 8000d50:	f04f 0200 	mov.w	r2, #0
 8000d54:	f04f 0300 	mov.w	r3, #0
 8000d58:	e9c6 2300 	strd	r2, r3, [r6]
	for(int i = 0 ; i<200 ; i++ )
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	e029      	b.n	8000db6 <updateInput+0x7e>
	{
		sumEncode += InputRead[2*i];
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	005b      	lsls	r3, r3, #1
 8000d66:	4a4e      	ldr	r2, [pc, #312]	; (8000ea0 <updateInput+0x168>)
 8000d68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	2200      	movs	r2, #0
 8000d70:	4618      	mov	r0, r3
 8000d72:	4611      	mov	r1, r2
 8000d74:	4b48      	ldr	r3, [pc, #288]	; (8000e98 <updateInput+0x160>)
 8000d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d7a:	eb10 0802 	adds.w	r8, r0, r2
 8000d7e:	eb41 0903 	adc.w	r9, r1, r3
 8000d82:	4b45      	ldr	r3, [pc, #276]	; (8000e98 <updateInput+0x160>)
 8000d84:	e9c3 8900 	strd	r8, r9, [r3]
		sumTrimpot += InputRead[1 + (2*i)];
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	4a44      	ldr	r2, [pc, #272]	; (8000ea0 <updateInput+0x168>)
 8000d90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d94:	b29b      	uxth	r3, r3
 8000d96:	2200      	movs	r2, #0
 8000d98:	461c      	mov	r4, r3
 8000d9a:	4615      	mov	r5, r2
 8000d9c:	4b3f      	ldr	r3, [pc, #252]	; (8000e9c <updateInput+0x164>)
 8000d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000da2:	eb14 0a02 	adds.w	sl, r4, r2
 8000da6:	eb45 0b03 	adc.w	fp, r5, r3
 8000daa:	4b3c      	ldr	r3, [pc, #240]	; (8000e9c <updateInput+0x164>)
 8000dac:	e9c3 ab00 	strd	sl, fp, [r3]
	for(int i = 0 ; i<200 ; i++ )
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	3301      	adds	r3, #1
 8000db4:	607b      	str	r3, [r7, #4]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2bc7      	cmp	r3, #199	; 0xc7
 8000dba:	ddd2      	ble.n	8000d62 <updateInput+0x2a>
	}
	avgEncode = sumEncode/200;
 8000dbc:	4b36      	ldr	r3, [pc, #216]	; (8000e98 <updateInput+0x160>)
 8000dbe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000dc2:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 8000dc6:	f04f 0300 	mov.w	r3, #0
 8000dca:	f7ff fa25 	bl	8000218 <__aeabi_uldivmod>
 8000dce:	4602      	mov	r2, r0
 8000dd0:	460b      	mov	r3, r1
 8000dd2:	4b34      	ldr	r3, [pc, #208]	; (8000ea4 <updateInput+0x16c>)
 8000dd4:	601a      	str	r2, [r3, #0]
	avgTrimpot = sumTrimpot/200;
 8000dd6:	4b31      	ldr	r3, [pc, #196]	; (8000e9c <updateInput+0x164>)
 8000dd8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ddc:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	f7ff fa18 	bl	8000218 <__aeabi_uldivmod>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	b292      	uxth	r2, r2
 8000dee:	4b2e      	ldr	r3, [pc, #184]	; (8000ea8 <updateInput+0x170>)
 8000df0:	801a      	strh	r2, [r3, #0]
	directError = avgTrimpot - avgEncode;
 8000df2:	4b2d      	ldr	r3, [pc, #180]	; (8000ea8 <updateInput+0x170>)
 8000df4:	881a      	ldrh	r2, [r3, #0]
 8000df6:	4b2b      	ldr	r3, [pc, #172]	; (8000ea4 <updateInput+0x16c>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	b21a      	sxth	r2, r3
 8000e02:	4b2a      	ldr	r3, [pc, #168]	; (8000eac <updateInput+0x174>)
 8000e04:	801a      	strh	r2, [r3, #0]

	if (directError > 0)
 8000e06:	4b29      	ldr	r3, [pc, #164]	; (8000eac <updateInput+0x174>)
 8000e08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	dd0a      	ble.n	8000e26 <updateInput+0xee>
	{
		wrappedError = directError - 4096; // Moving backward with wrap-around
 8000e10:	4b26      	ldr	r3, [pc, #152]	; (8000eac <updateInput+0x174>)
 8000e12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	b21a      	sxth	r2, r3
 8000e20:	4b23      	ldr	r3, [pc, #140]	; (8000eb0 <updateInput+0x178>)
 8000e22:	801a      	strh	r2, [r3, #0]
 8000e24:	e009      	b.n	8000e3a <updateInput+0x102>
	}
	else
	{
		wrappedError = directError + 4096; // Moving forward with wrap-around
 8000e26:	4b21      	ldr	r3, [pc, #132]	; (8000eac <updateInput+0x174>)
 8000e28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	b21a      	sxth	r2, r3
 8000e36:	4b1e      	ldr	r3, [pc, #120]	; (8000eb0 <updateInput+0x178>)
 8000e38:	801a      	strh	r2, [r3, #0]
	}

	if (abs(directError) < abs(wrappedError))
 8000e3a:	4b1c      	ldr	r3, [pc, #112]	; (8000eac <updateInput+0x174>)
 8000e3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	bfb8      	it	lt
 8000e44:	425b      	neglt	r3, r3
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	4b19      	ldr	r3, [pc, #100]	; (8000eb0 <updateInput+0x178>)
 8000e4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	bfb8      	it	lt
 8000e52:	425b      	neglt	r3, r3
 8000e54:	b29b      	uxth	r3, r3
 8000e56:	429a      	cmp	r2, r3
 8000e58:	d205      	bcs.n	8000e66 <updateInput+0x12e>
	{
		Error = directError;
 8000e5a:	4b14      	ldr	r3, [pc, #80]	; (8000eac <updateInput+0x174>)
 8000e5c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000e60:	4b14      	ldr	r3, [pc, #80]	; (8000eb4 <updateInput+0x17c>)
 8000e62:	801a      	strh	r2, [r3, #0]
 8000e64:	e004      	b.n	8000e70 <updateInput+0x138>
	}
	else
	{
		Error = wrappedError;
 8000e66:	4b12      	ldr	r3, [pc, #72]	; (8000eb0 <updateInput+0x178>)
 8000e68:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000e6c:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <updateInput+0x17c>)
 8000e6e:	801a      	strh	r2, [r3, #0]
	}

	if (Error < 0)
 8000e70:	4b10      	ldr	r3, [pc, #64]	; (8000eb4 <updateInput+0x17c>)
 8000e72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	da03      	bge.n	8000e82 <updateInput+0x14a>
	{
		direction = 0; // Counter-clockwise / backward
 8000e7a:	4b0f      	ldr	r3, [pc, #60]	; (8000eb8 <updateInput+0x180>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	701a      	strb	r2, [r3, #0]
 8000e80:	e002      	b.n	8000e88 <updateInput+0x150>
	}
	else
	{
		direction = 1; // Clockwise / forward
 8000e82:	4b0d      	ldr	r3, [pc, #52]	; (8000eb8 <updateInput+0x180>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	701a      	strb	r2, [r3, #0]
	}

	PIDcalculate();
 8000e88:	f000 f8ac 	bl	8000fe4 <PIDcalculate>

//	PWM = arm_pid_f32(&PID, Error);
}
 8000e8c:	bf00      	nop
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e96:	bf00      	nop
 8000e98:	200006b8 	.word	0x200006b8
 8000e9c:	200006c0 	.word	0x200006c0
 8000ea0:	20000398 	.word	0x20000398
 8000ea4:	200006c8 	.word	0x200006c8
 8000ea8:	200006cc 	.word	0x200006cc
 8000eac:	200006de 	.word	0x200006de
 8000eb0:	200006e4 	.word	0x200006e4
 8000eb4:	200006d8 	.word	0x200006d8
 8000eb8:	200006e2 	.word	0x200006e2

08000ebc <motorControl>:

void motorControl()
{
 8000ebc:	b598      	push	{r3, r4, r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
	static uint16_t motorTime = 0;
	if(motorTime < HAL_GetTick())
 8000ec0:	4b17      	ldr	r3, [pc, #92]	; (8000f20 <motorControl+0x64>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	461c      	mov	r4, r3
 8000ec6:	f000 fd05 	bl	80018d4 <HAL_GetTick>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	429c      	cmp	r4, r3
 8000ece:	d224      	bcs.n	8000f1a <motorControl+0x5e>
	{
		motorTime = HAL_GetTick()+1;
 8000ed0:	f000 fd00 	bl	80018d4 <HAL_GetTick>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	3301      	adds	r3, #1
 8000eda:	b29a      	uxth	r2, r3
 8000edc:	4b10      	ldr	r3, [pc, #64]	; (8000f20 <motorControl+0x64>)
 8000ede:	801a      	strh	r2, [r3, #0]
		if(direction == 0) // ???
 8000ee0:	4b10      	ldr	r3, [pc, #64]	; (8000f24 <motorControl+0x68>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d10a      	bne.n	8000efe <motorControl+0x42>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2101      	movs	r1, #1
 8000eec:	480e      	ldr	r0, [pc, #56]	; (8000f28 <motorControl+0x6c>)
 8000eee:	f003 f8e3 	bl	80040b8 <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, PWM);
 8000ef2:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <motorControl+0x70>)
 8000ef4:	881a      	ldrh	r2, [r3, #0]
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	; (8000f30 <motorControl+0x74>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, PWM);
		}

	}
}
 8000efc:	e00d      	b.n	8000f1a <motorControl+0x5e>
		else if(direction == 1) // ??
 8000efe:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <motorControl+0x68>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d109      	bne.n	8000f1a <motorControl+0x5e>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 8000f06:	2201      	movs	r2, #1
 8000f08:	2101      	movs	r1, #1
 8000f0a:	4807      	ldr	r0, [pc, #28]	; (8000f28 <motorControl+0x6c>)
 8000f0c:	f003 f8d4 	bl	80040b8 <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, PWM);
 8000f10:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <motorControl+0x70>)
 8000f12:	881a      	ldrh	r2, [r3, #0]
 8000f14:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <motorControl+0x74>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000f1a:	bf00      	nop
 8000f1c:	bd98      	pop	{r3, r4, r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	200006fe 	.word	0x200006fe
 8000f24:	200006e2 	.word	0x200006e2
 8000f28:	48000800 	.word	0x48000800
 8000f2c:	200006e0 	.word	0x200006e0
 8000f30:	200002a8 	.word	0x200002a8

08000f34 <Communication>:

void Communication()
{
 8000f34:	b5b0      	push	{r4, r5, r7, lr}
 8000f36:	af00      	add	r7, sp, #0
	static uint16_t CommTime = 0;
		if(CommTime < micros())
 8000f38:	4b22      	ldr	r3, [pc, #136]	; (8000fc4 <Communication+0x90>)
 8000f3a:	881b      	ldrh	r3, [r3, #0]
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	2200      	movs	r2, #0
 8000f40:	461c      	mov	r4, r3
 8000f42:	4615      	mov	r5, r2
 8000f44:	f7ff fede 	bl	8000d04 <micros>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	4294      	cmp	r4, r2
 8000f4e:	eb75 0303 	sbcs.w	r3, r5, r3
 8000f52:	d235      	bcs.n	8000fc0 <Communication+0x8c>
		{
			CommTime = micros()+5000;
 8000f54:	f7ff fed6 	bl	8000d04 <micros>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	b293      	uxth	r3, r2
 8000f5e:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8000f62:	3308      	adds	r3, #8
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <Communication+0x90>)
 8000f68:	801a      	strh	r2, [r3, #0]
			HigherPos = (uint8_t)(avgEncode >> 8);
 8000f6a:	4b17      	ldr	r3, [pc, #92]	; (8000fc8 <Communication+0x94>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4b16      	ldr	r3, [pc, #88]	; (8000fcc <Communication+0x98>)
 8000f74:	701a      	strb	r2, [r3, #0]
			LowerPos = (uint8_t)avgEncode;
 8000f76:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <Communication+0x94>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	4b14      	ldr	r3, [pc, #80]	; (8000fd0 <Communication+0x9c>)
 8000f7e:	701a      	strb	r2, [r3, #0]
			TxBuffer[0] = 69;
 8000f80:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <Communication+0xa0>)
 8000f82:	2245      	movs	r2, #69	; 0x45
 8000f84:	701a      	strb	r2, [r3, #0]
			TxBuffer[1] = HigherPos;
 8000f86:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <Communication+0x98>)
 8000f88:	781a      	ldrb	r2, [r3, #0]
 8000f8a:	4b12      	ldr	r3, [pc, #72]	; (8000fd4 <Communication+0xa0>)
 8000f8c:	705a      	strb	r2, [r3, #1]
			TxBuffer[2] = LowerPos;
 8000f8e:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <Communication+0x9c>)
 8000f90:	781a      	ldrb	r2, [r3, #0]
 8000f92:	4b10      	ldr	r3, [pc, #64]	; (8000fd4 <Communication+0xa0>)
 8000f94:	709a      	strb	r2, [r3, #2]
			TxBuffer[3] = 10;
 8000f96:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <Communication+0xa0>)
 8000f98:	220a      	movs	r2, #10
 8000f9a:	70da      	strb	r2, [r3, #3]
			HAL_UART_Transmit_DMA(&hlpuart1, TxBuffer, 4);
 8000f9c:	2204      	movs	r2, #4
 8000f9e:	490d      	ldr	r1, [pc, #52]	; (8000fd4 <Communication+0xa0>)
 8000fa0:	480d      	ldr	r0, [pc, #52]	; (8000fd8 <Communication+0xa4>)
 8000fa2:	f005 fdc1 	bl	8006b28 <HAL_UART_Transmit_DMA>
			RxInt = ((RxBuffer[2] << 8)) | ((int8_t)(RxBuffer[1]));
 8000fa6:	4b0d      	ldr	r3, [pc, #52]	; (8000fdc <Communication+0xa8>)
 8000fa8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000fac:	021b      	lsls	r3, r3, #8
 8000fae:	b21a      	sxth	r2, r3
 8000fb0:	4b0a      	ldr	r3, [pc, #40]	; (8000fdc <Communication+0xa8>)
 8000fb2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000fb6:	b21b      	sxth	r3, r3
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	b21a      	sxth	r2, r3
 8000fbc:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <Communication+0xac>)
 8000fbe:	801a      	strh	r2, [r3, #0]

		}
}
 8000fc0:	bf00      	nop
 8000fc2:	bdb0      	pop	{r4, r5, r7, pc}
 8000fc4:	20000700 	.word	0x20000700
 8000fc8:	200006c8 	.word	0x200006c8
 8000fcc:	200006fc 	.word	0x200006fc
 8000fd0:	200006fd 	.word	0x200006fd
 8000fd4:	200006f4 	.word	0x200006f4
 8000fd8:	20000108 	.word	0x20000108
 8000fdc:	200006f8 	.word	0x200006f8
 8000fe0:	200006ce 	.word	0x200006ce

08000fe4 <PIDcalculate>:

void PIDcalculate()
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
	cmd = cmd_1 + A0*Error + A1*Error_1 + A2 * Error_2;
 8000fe8:	4b3b      	ldr	r3, [pc, #236]	; (80010d8 <PIDcalculate+0xf4>)
 8000fea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fee:	ee07 3a90 	vmov	s15, r3
 8000ff2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ff6:	4b39      	ldr	r3, [pc, #228]	; (80010dc <PIDcalculate+0xf8>)
 8000ff8:	edd3 7a00 	vldr	s15, [r3]
 8000ffc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001000:	4b37      	ldr	r3, [pc, #220]	; (80010e0 <PIDcalculate+0xfc>)
 8001002:	edd3 7a00 	vldr	s15, [r3]
 8001006:	ee37 7a27 	vadd.f32	s14, s14, s15
 800100a:	4b36      	ldr	r3, [pc, #216]	; (80010e4 <PIDcalculate+0x100>)
 800100c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001010:	ee07 3a90 	vmov	s15, r3
 8001014:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001018:	4b33      	ldr	r3, [pc, #204]	; (80010e8 <PIDcalculate+0x104>)
 800101a:	edd3 7a00 	vldr	s15, [r3]
 800101e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001022:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001026:	4b31      	ldr	r3, [pc, #196]	; (80010ec <PIDcalculate+0x108>)
 8001028:	f9b3 3000 	ldrsh.w	r3, [r3]
 800102c:	ee07 3a90 	vmov	s15, r3
 8001030:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001034:	4b2e      	ldr	r3, [pc, #184]	; (80010f0 <PIDcalculate+0x10c>)
 8001036:	edd3 7a00 	vldr	s15, [r3]
 800103a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800103e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001042:	4b2c      	ldr	r3, [pc, #176]	; (80010f4 <PIDcalculate+0x110>)
 8001044:	edc3 7a00 	vstr	s15, [r3]
	if (cmd > 20000 && direction == 1) // ?? Anti windup
 8001048:	4b2a      	ldr	r3, [pc, #168]	; (80010f4 <PIDcalculate+0x110>)
 800104a:	edd3 7a00 	vldr	s15, [r3]
 800104e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80010f8 <PIDcalculate+0x114>
 8001052:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800105a:	dd0a      	ble.n	8001072 <PIDcalculate+0x8e>
 800105c:	4b27      	ldr	r3, [pc, #156]	; (80010fc <PIDcalculate+0x118>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d106      	bne.n	8001072 <PIDcalculate+0x8e>
	{
		cmd = 20000;
 8001064:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <PIDcalculate+0x110>)
 8001066:	4a26      	ldr	r2, [pc, #152]	; (8001100 <PIDcalculate+0x11c>)
 8001068:	601a      	str	r2, [r3, #0]
		direction = 1;
 800106a:	4b24      	ldr	r3, [pc, #144]	; (80010fc <PIDcalculate+0x118>)
 800106c:	2201      	movs	r2, #1
 800106e:	701a      	strb	r2, [r3, #0]
 8001070:	e013      	b.n	800109a <PIDcalculate+0xb6>
	}
	else if (cmd < -20000 && direction == 0) // ???
 8001072:	4b20      	ldr	r3, [pc, #128]	; (80010f4 <PIDcalculate+0x110>)
 8001074:	edd3 7a00 	vldr	s15, [r3]
 8001078:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001104 <PIDcalculate+0x120>
 800107c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001084:	d509      	bpl.n	800109a <PIDcalculate+0xb6>
 8001086:	4b1d      	ldr	r3, [pc, #116]	; (80010fc <PIDcalculate+0x118>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d105      	bne.n	800109a <PIDcalculate+0xb6>
	{
		cmd = -20000;
 800108e:	4b19      	ldr	r3, [pc, #100]	; (80010f4 <PIDcalculate+0x110>)
 8001090:	4a1d      	ldr	r2, [pc, #116]	; (8001108 <PIDcalculate+0x124>)
 8001092:	601a      	str	r2, [r3, #0]
		direction = 0;
 8001094:	4b19      	ldr	r3, [pc, #100]	; (80010fc <PIDcalculate+0x118>)
 8001096:	2200      	movs	r2, #0
 8001098:	701a      	strb	r2, [r3, #0]
	}
	cmd_1 = cmd;
 800109a:	4b16      	ldr	r3, [pc, #88]	; (80010f4 <PIDcalculate+0x110>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a10      	ldr	r2, [pc, #64]	; (80010e0 <PIDcalculate+0xfc>)
 80010a0:	6013      	str	r3, [r2, #0]
	Error_2 = Error_1;
 80010a2:	4b10      	ldr	r3, [pc, #64]	; (80010e4 <PIDcalculate+0x100>)
 80010a4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80010a8:	4b10      	ldr	r3, [pc, #64]	; (80010ec <PIDcalculate+0x108>)
 80010aa:	801a      	strh	r2, [r3, #0]
	Error_1 = Error;
 80010ac:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <PIDcalculate+0xf4>)
 80010ae:	f9b3 2000 	ldrsh.w	r2, [r3]
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <PIDcalculate+0x100>)
 80010b4:	801a      	strh	r2, [r3, #0]

	PWM = fabs(cmd);
 80010b6:	4b0f      	ldr	r3, [pc, #60]	; (80010f4 <PIDcalculate+0x110>)
 80010b8:	edd3 7a00 	vldr	s15, [r3]
 80010bc:	eef0 7ae7 	vabs.f32	s15, s15
 80010c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010c4:	ee17 3a90 	vmov	r3, s15
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	4b10      	ldr	r3, [pc, #64]	; (800110c <PIDcalculate+0x128>)
 80010cc:	801a      	strh	r2, [r3, #0]
}
 80010ce:	bf00      	nop
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	200006d8 	.word	0x200006d8
 80010dc:	200006e8 	.word	0x200006e8
 80010e0:	200006d4 	.word	0x200006d4
 80010e4:	200006da 	.word	0x200006da
 80010e8:	200006ec 	.word	0x200006ec
 80010ec:	200006dc 	.word	0x200006dc
 80010f0:	200006f0 	.word	0x200006f0
 80010f4:	200006d0 	.word	0x200006d0
 80010f8:	469c4000 	.word	0x469c4000
 80010fc:	200006e2 	.word	0x200006e2
 8001100:	469c4000 	.word	0x469c4000
 8001104:	c69c4000 	.word	0xc69c4000
 8001108:	c69c4000 	.word	0xc69c4000
 800110c:	200006e0 	.word	0x200006e0

08001110 <UARTDMAconfig>:

void UARTDMAconfig()
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&hlpuart1, RxBuffer, 4);
 8001114:	2204      	movs	r2, #4
 8001116:	4903      	ldr	r1, [pc, #12]	; (8001124 <UARTDMAconfig+0x14>)
 8001118:	4803      	ldr	r0, [pc, #12]	; (8001128 <UARTDMAconfig+0x18>)
 800111a:	f005 fd85 	bl	8006c28 <HAL_UART_Receive_DMA>
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200006f8 	.word	0x200006f8
 8001128:	20000108 	.word	0x20000108

0800112c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uart)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]

}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13) {
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001150:	d116      	bne.n	8001180 <HAL_GPIO_EXTI_Callback+0x40>
		int pre_mode_status = mode_status;
 8001152:	4b0e      	ldr	r3, [pc, #56]	; (800118c <HAL_GPIO_EXTI_Callback+0x4c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	60fb      	str	r3, [r7, #12]
		if (pre_mode_status == 3) {
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2b03      	cmp	r3, #3
 800115c:	d103      	bne.n	8001166 <HAL_GPIO_EXTI_Callback+0x26>
			mode_status = 1;
 800115e:	4b0b      	ldr	r3, [pc, #44]	; (800118c <HAL_GPIO_EXTI_Callback+0x4c>)
 8001160:	2201      	movs	r2, #1
 8001162:	601a      	str	r2, [r3, #0]
			mode_status = 2;
		} else if (pre_mode_status == 2) {
			mode_status = 3;
		}
	}
}
 8001164:	e00c      	b.n	8001180 <HAL_GPIO_EXTI_Callback+0x40>
		} else if (pre_mode_status == 1) {
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d103      	bne.n	8001174 <HAL_GPIO_EXTI_Callback+0x34>
			mode_status = 2;
 800116c:	4b07      	ldr	r3, [pc, #28]	; (800118c <HAL_GPIO_EXTI_Callback+0x4c>)
 800116e:	2202      	movs	r2, #2
 8001170:	601a      	str	r2, [r3, #0]
}
 8001172:	e005      	b.n	8001180 <HAL_GPIO_EXTI_Callback+0x40>
		} else if (pre_mode_status == 2) {
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	2b02      	cmp	r3, #2
 8001178:	d102      	bne.n	8001180 <HAL_GPIO_EXTI_Callback+0x40>
			mode_status = 3;
 800117a:	4b04      	ldr	r3, [pc, #16]	; (800118c <HAL_GPIO_EXTI_Callback+0x4c>)
 800117c:	2203      	movs	r2, #3
 800117e:	601a      	str	r2, [r3, #0]
}
 8001180:	bf00      	nop
 8001182:	3714      	adds	r7, #20
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	20000000 	.word	0x20000000

08001190 <Mode_LD2>:
void Mode_LD2() {
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
	if (mode_status == 1) {
 8001194:	4b17      	ldr	r3, [pc, #92]	; (80011f4 <Mode_LD2+0x64>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2b01      	cmp	r3, #1
 800119a:	d106      	bne.n	80011aa <Mode_LD2+0x1a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); //
 800119c:	2201      	movs	r2, #1
 800119e:	2120      	movs	r1, #32
 80011a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011a4:	f002 ff88 	bl	80040b8 <HAL_GPIO_WritePin>
		if (timestamp <= HAL_GetTick()) {
			timestamp = HAL_GetTick() + 1000;
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //  LED
		}
	}
}
 80011a8:	e021      	b.n	80011ee <Mode_LD2+0x5e>
	} else if (mode_status == 2) {
 80011aa:	4b12      	ldr	r3, [pc, #72]	; (80011f4 <Mode_LD2+0x64>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d106      	bne.n	80011c0 <Mode_LD2+0x30>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //
 80011b2:	2200      	movs	r2, #0
 80011b4:	2120      	movs	r1, #32
 80011b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ba:	f002 ff7d 	bl	80040b8 <HAL_GPIO_WritePin>
}
 80011be:	e016      	b.n	80011ee <Mode_LD2+0x5e>
	} else if (mode_status == 3) {
 80011c0:	4b0c      	ldr	r3, [pc, #48]	; (80011f4 <Mode_LD2+0x64>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b03      	cmp	r3, #3
 80011c6:	d112      	bne.n	80011ee <Mode_LD2+0x5e>
		if (timestamp <= HAL_GetTick()) {
 80011c8:	f000 fb84 	bl	80018d4 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	4b0a      	ldr	r3, [pc, #40]	; (80011f8 <Mode_LD2+0x68>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d30b      	bcc.n	80011ee <Mode_LD2+0x5e>
			timestamp = HAL_GetTick() + 1000;
 80011d6:	f000 fb7d 	bl	80018d4 <HAL_GetTick>
 80011da:	4603      	mov	r3, r0
 80011dc:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80011e0:	4a05      	ldr	r2, [pc, #20]	; (80011f8 <Mode_LD2+0x68>)
 80011e2:	6013      	str	r3, [r2, #0]
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //  LED
 80011e4:	2120      	movs	r1, #32
 80011e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ea:	f002 ff7d 	bl	80040e8 <HAL_GPIO_TogglePin>
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000000 	.word	0x20000000
 80011f8:	20000704 	.word	0x20000704

080011fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001200:	b672      	cpsid	i
}
 8001202:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001204:	e7fe      	b.n	8001204 <Error_Handler+0x8>
	...

08001208 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	4b0f      	ldr	r3, [pc, #60]	; (800124c <HAL_MspInit+0x44>)
 8001210:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001212:	4a0e      	ldr	r2, [pc, #56]	; (800124c <HAL_MspInit+0x44>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	6613      	str	r3, [r2, #96]	; 0x60
 800121a:	4b0c      	ldr	r3, [pc, #48]	; (800124c <HAL_MspInit+0x44>)
 800121c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800121e:	f003 0301 	and.w	r3, r3, #1
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001226:	4b09      	ldr	r3, [pc, #36]	; (800124c <HAL_MspInit+0x44>)
 8001228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800122a:	4a08      	ldr	r2, [pc, #32]	; (800124c <HAL_MspInit+0x44>)
 800122c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001230:	6593      	str	r3, [r2, #88]	; 0x58
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <HAL_MspInit+0x44>)
 8001234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123a:	603b      	str	r3, [r7, #0]
 800123c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800123e:	f003 f829 	bl	8004294 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40021000 	.word	0x40021000

08001250 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b0a0      	sub	sp, #128	; 0x80
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001268:	f107 0318 	add.w	r3, r7, #24
 800126c:	2254      	movs	r2, #84	; 0x54
 800126e:	2100      	movs	r1, #0
 8001270:	4618      	mov	r0, r3
 8001272:	f007 f933 	bl	80084dc <memset>
  if(hadc->Instance==ADC1)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800127e:	d17f      	bne.n	8001380 <HAL_ADC_MspInit+0x130>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001280:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001284:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001286:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800128a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800128c:	f107 0318 	add.w	r3, r7, #24
 8001290:	4618      	mov	r0, r3
 8001292:	f003 fd3d 	bl	8004d10 <HAL_RCCEx_PeriphCLKConfig>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800129c:	f7ff ffae 	bl	80011fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80012a0:	4b39      	ldr	r3, [pc, #228]	; (8001388 <HAL_ADC_MspInit+0x138>)
 80012a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a4:	4a38      	ldr	r2, [pc, #224]	; (8001388 <HAL_ADC_MspInit+0x138>)
 80012a6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ac:	4b36      	ldr	r3, [pc, #216]	; (8001388 <HAL_ADC_MspInit+0x138>)
 80012ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012b4:	617b      	str	r3, [r7, #20]
 80012b6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b8:	4b33      	ldr	r3, [pc, #204]	; (8001388 <HAL_ADC_MspInit+0x138>)
 80012ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012bc:	4a32      	ldr	r2, [pc, #200]	; (8001388 <HAL_ADC_MspInit+0x138>)
 80012be:	f043 0304 	orr.w	r3, r3, #4
 80012c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012c4:	4b30      	ldr	r3, [pc, #192]	; (8001388 <HAL_ADC_MspInit+0x138>)
 80012c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c8:	f003 0304 	and.w	r3, r3, #4
 80012cc:	613b      	str	r3, [r7, #16]
 80012ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d0:	4b2d      	ldr	r3, [pc, #180]	; (8001388 <HAL_ADC_MspInit+0x138>)
 80012d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d4:	4a2c      	ldr	r2, [pc, #176]	; (8001388 <HAL_ADC_MspInit+0x138>)
 80012d6:	f043 0301 	orr.w	r3, r3, #1
 80012da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012dc:	4b2a      	ldr	r3, [pc, #168]	; (8001388 <HAL_ADC_MspInit+0x138>)
 80012de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	68fb      	ldr	r3, [r7, #12]
    PC1     ------> ADC1_IN7
    PC2     ------> ADC1_IN8
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80012e8:	2306      	movs	r3, #6
 80012ea:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ec:	2303      	movs	r3, #3
 80012ee:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80012f8:	4619      	mov	r1, r3
 80012fa:	4824      	ldr	r0, [pc, #144]	; (800138c <HAL_ADC_MspInit+0x13c>)
 80012fc:	f002 fd5a 	bl	8003db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001300:	2303      	movs	r3, #3
 8001302:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001304:	2303      	movs	r3, #3
 8001306:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001310:	4619      	mov	r1, r3
 8001312:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001316:	f002 fd4d 	bl	8003db4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Channel1;
 800131a:	4b1d      	ldr	r3, [pc, #116]	; (8001390 <HAL_ADC_MspInit+0x140>)
 800131c:	4a1d      	ldr	r2, [pc, #116]	; (8001394 <HAL_ADC_MspInit+0x144>)
 800131e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001320:	4b1b      	ldr	r3, [pc, #108]	; (8001390 <HAL_ADC_MspInit+0x140>)
 8001322:	2205      	movs	r2, #5
 8001324:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001326:	4b1a      	ldr	r3, [pc, #104]	; (8001390 <HAL_ADC_MspInit+0x140>)
 8001328:	2200      	movs	r2, #0
 800132a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800132c:	4b18      	ldr	r3, [pc, #96]	; (8001390 <HAL_ADC_MspInit+0x140>)
 800132e:	2200      	movs	r2, #0
 8001330:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001332:	4b17      	ldr	r3, [pc, #92]	; (8001390 <HAL_ADC_MspInit+0x140>)
 8001334:	2280      	movs	r2, #128	; 0x80
 8001336:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001338:	4b15      	ldr	r3, [pc, #84]	; (8001390 <HAL_ADC_MspInit+0x140>)
 800133a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800133e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <HAL_ADC_MspInit+0x140>)
 8001342:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001346:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <HAL_ADC_MspInit+0x140>)
 800134a:	2220      	movs	r2, #32
 800134c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800134e:	4b10      	ldr	r3, [pc, #64]	; (8001390 <HAL_ADC_MspInit+0x140>)
 8001350:	2200      	movs	r2, #0
 8001352:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001354:	480e      	ldr	r0, [pc, #56]	; (8001390 <HAL_ADC_MspInit+0x140>)
 8001356:	f002 f9fb 	bl	8003750 <HAL_DMA_Init>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 8001360:	f7ff ff4c 	bl	80011fc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <HAL_ADC_MspInit+0x140>)
 8001368:	655a      	str	r2, [r3, #84]	; 0x54
 800136a:	4a09      	ldr	r2, [pc, #36]	; (8001390 <HAL_ADC_MspInit+0x140>)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001370:	2200      	movs	r2, #0
 8001372:	2100      	movs	r1, #0
 8001374:	2012      	movs	r0, #18
 8001376:	f002 f9b6 	bl	80036e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800137a:	2012      	movs	r0, #18
 800137c:	f002 f9cd 	bl	800371a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001380:	bf00      	nop
 8001382:	3780      	adds	r7, #128	; 0x80
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40021000 	.word	0x40021000
 800138c:	48000800 	.word	0x48000800
 8001390:	200000a8 	.word	0x200000a8
 8001394:	40020408 	.word	0x40020408

08001398 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b09e      	sub	sp, #120	; 0x78
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013b0:	f107 0310 	add.w	r3, r7, #16
 80013b4:	2254      	movs	r2, #84	; 0x54
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f007 f88f 	bl	80084dc <memset>
  if(huart->Instance==LPUART1)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a4d      	ldr	r2, [pc, #308]	; (80014f8 <HAL_UART_MspInit+0x160>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	f040 8092 	bne.w	80014ee <HAL_UART_MspInit+0x156>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80013ca:	2320      	movs	r3, #32
 80013cc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80013ce:	2300      	movs	r3, #0
 80013d0:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013d2:	f107 0310 	add.w	r3, r7, #16
 80013d6:	4618      	mov	r0, r3
 80013d8:	f003 fc9a 	bl	8004d10 <HAL_RCCEx_PeriphCLKConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80013e2:	f7ff ff0b 	bl	80011fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80013e6:	4b45      	ldr	r3, [pc, #276]	; (80014fc <HAL_UART_MspInit+0x164>)
 80013e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013ea:	4a44      	ldr	r2, [pc, #272]	; (80014fc <HAL_UART_MspInit+0x164>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	65d3      	str	r3, [r2, #92]	; 0x5c
 80013f2:	4b42      	ldr	r3, [pc, #264]	; (80014fc <HAL_UART_MspInit+0x164>)
 80013f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fe:	4b3f      	ldr	r3, [pc, #252]	; (80014fc <HAL_UART_MspInit+0x164>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001402:	4a3e      	ldr	r2, [pc, #248]	; (80014fc <HAL_UART_MspInit+0x164>)
 8001404:	f043 0301 	orr.w	r3, r3, #1
 8001408:	64d3      	str	r3, [r2, #76]	; 0x4c
 800140a:	4b3c      	ldr	r3, [pc, #240]	; (80014fc <HAL_UART_MspInit+0x164>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	60bb      	str	r3, [r7, #8]
 8001414:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|LPUART1_RX_Pin;
 8001416:	230c      	movs	r3, #12
 8001418:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141a:	2302      	movs	r3, #2
 800141c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001422:	2300      	movs	r3, #0
 8001424:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001426:	230c      	movs	r3, #12
 8001428:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800142e:	4619      	mov	r1, r3
 8001430:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001434:	f002 fcbe 	bl	8003db4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 8001438:	4b31      	ldr	r3, [pc, #196]	; (8001500 <HAL_UART_MspInit+0x168>)
 800143a:	4a32      	ldr	r2, [pc, #200]	; (8001504 <HAL_UART_MspInit+0x16c>)
 800143c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800143e:	4b30      	ldr	r3, [pc, #192]	; (8001500 <HAL_UART_MspInit+0x168>)
 8001440:	2222      	movs	r2, #34	; 0x22
 8001442:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001444:	4b2e      	ldr	r3, [pc, #184]	; (8001500 <HAL_UART_MspInit+0x168>)
 8001446:	2200      	movs	r2, #0
 8001448:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800144a:	4b2d      	ldr	r3, [pc, #180]	; (8001500 <HAL_UART_MspInit+0x168>)
 800144c:	2200      	movs	r2, #0
 800144e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001450:	4b2b      	ldr	r3, [pc, #172]	; (8001500 <HAL_UART_MspInit+0x168>)
 8001452:	2280      	movs	r2, #128	; 0x80
 8001454:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001456:	4b2a      	ldr	r3, [pc, #168]	; (8001500 <HAL_UART_MspInit+0x168>)
 8001458:	2200      	movs	r2, #0
 800145a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800145c:	4b28      	ldr	r3, [pc, #160]	; (8001500 <HAL_UART_MspInit+0x168>)
 800145e:	2200      	movs	r2, #0
 8001460:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8001462:	4b27      	ldr	r3, [pc, #156]	; (8001500 <HAL_UART_MspInit+0x168>)
 8001464:	2220      	movs	r2, #32
 8001466:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001468:	4b25      	ldr	r3, [pc, #148]	; (8001500 <HAL_UART_MspInit+0x168>)
 800146a:	2200      	movs	r2, #0
 800146c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 800146e:	4824      	ldr	r0, [pc, #144]	; (8001500 <HAL_UART_MspInit+0x168>)
 8001470:	f002 f96e 	bl	8003750 <HAL_DMA_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800147a:	f7ff febf 	bl	80011fc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a1f      	ldr	r2, [pc, #124]	; (8001500 <HAL_UART_MspInit+0x168>)
 8001482:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001486:	4a1e      	ldr	r2, [pc, #120]	; (8001500 <HAL_UART_MspInit+0x168>)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 800148c:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <HAL_UART_MspInit+0x170>)
 800148e:	4a1f      	ldr	r2, [pc, #124]	; (800150c <HAL_UART_MspInit+0x174>)
 8001490:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8001492:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <HAL_UART_MspInit+0x170>)
 8001494:	2223      	movs	r2, #35	; 0x23
 8001496:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001498:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <HAL_UART_MspInit+0x170>)
 800149a:	2210      	movs	r2, #16
 800149c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800149e:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <HAL_UART_MspInit+0x170>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014a4:	4b18      	ldr	r3, [pc, #96]	; (8001508 <HAL_UART_MspInit+0x170>)
 80014a6:	2280      	movs	r2, #128	; 0x80
 80014a8:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014aa:	4b17      	ldr	r3, [pc, #92]	; (8001508 <HAL_UART_MspInit+0x170>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014b0:	4b15      	ldr	r3, [pc, #84]	; (8001508 <HAL_UART_MspInit+0x170>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 80014b6:	4b14      	ldr	r3, [pc, #80]	; (8001508 <HAL_UART_MspInit+0x170>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <HAL_UART_MspInit+0x170>)
 80014be:	2200      	movs	r2, #0
 80014c0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80014c2:	4811      	ldr	r0, [pc, #68]	; (8001508 <HAL_UART_MspInit+0x170>)
 80014c4:	f002 f944 	bl	8003750 <HAL_DMA_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 80014ce:	f7ff fe95 	bl	80011fc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a0c      	ldr	r2, [pc, #48]	; (8001508 <HAL_UART_MspInit+0x170>)
 80014d6:	67da      	str	r2, [r3, #124]	; 0x7c
 80014d8:	4a0b      	ldr	r2, [pc, #44]	; (8001508 <HAL_UART_MspInit+0x170>)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80014de:	2200      	movs	r2, #0
 80014e0:	2100      	movs	r1, #0
 80014e2:	205b      	movs	r0, #91	; 0x5b
 80014e4:	f002 f8ff 	bl	80036e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80014e8:	205b      	movs	r0, #91	; 0x5b
 80014ea:	f002 f916 	bl	800371a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80014ee:	bf00      	nop
 80014f0:	3778      	adds	r7, #120	; 0x78
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40008000 	.word	0x40008000
 80014fc:	40021000 	.word	0x40021000
 8001500:	2000019c 	.word	0x2000019c
 8001504:	40020008 	.word	0x40020008
 8001508:	200001fc 	.word	0x200001fc
 800150c:	4002001c 	.word	0x4002001c

08001510 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08a      	sub	sp, #40	; 0x28
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a17      	ldr	r2, [pc, #92]	; (800158c <HAL_TIM_Encoder_MspInit+0x7c>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d128      	bne.n	8001584 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001532:	4b17      	ldr	r3, [pc, #92]	; (8001590 <HAL_TIM_Encoder_MspInit+0x80>)
 8001534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001536:	4a16      	ldr	r2, [pc, #88]	; (8001590 <HAL_TIM_Encoder_MspInit+0x80>)
 8001538:	f043 0302 	orr.w	r3, r3, #2
 800153c:	6593      	str	r3, [r2, #88]	; 0x58
 800153e:	4b14      	ldr	r3, [pc, #80]	; (8001590 <HAL_TIM_Encoder_MspInit+0x80>)
 8001540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800154a:	4b11      	ldr	r3, [pc, #68]	; (8001590 <HAL_TIM_Encoder_MspInit+0x80>)
 800154c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800154e:	4a10      	ldr	r2, [pc, #64]	; (8001590 <HAL_TIM_Encoder_MspInit+0x80>)
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001556:	4b0e      	ldr	r3, [pc, #56]	; (8001590 <HAL_TIM_Encoder_MspInit+0x80>)
 8001558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001562:	23c0      	movs	r3, #192	; 0xc0
 8001564:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001566:	2302      	movs	r3, #2
 8001568:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156e:	2300      	movs	r3, #0
 8001570:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001572:	2302      	movs	r3, #2
 8001574:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001576:	f107 0314 	add.w	r3, r7, #20
 800157a:	4619      	mov	r1, r3
 800157c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001580:	f002 fc18 	bl	8003db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001584:	bf00      	nop
 8001586:	3728      	adds	r7, #40	; 0x28
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40000400 	.word	0x40000400
 8001590:	40021000 	.word	0x40021000

08001594 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <HAL_TIM_PWM_MspInit+0x38>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d10b      	bne.n	80015be <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80015a6:	4b0a      	ldr	r3, [pc, #40]	; (80015d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80015a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015aa:	4a09      	ldr	r2, [pc, #36]	; (80015d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80015ac:	f043 0304 	orr.w	r3, r3, #4
 80015b0:	6593      	str	r3, [r2, #88]	; 0x58
 80015b2:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80015b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b6:	f003 0304 	and.w	r3, r3, #4
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80015be:	bf00      	nop
 80015c0:	3714      	adds	r7, #20
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40000800 	.word	0x40000800
 80015d0:	40021000 	.word	0x40021000

080015d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a16      	ldr	r2, [pc, #88]	; (800163c <HAL_TIM_Base_MspInit+0x68>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d10c      	bne.n	8001600 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80015e6:	4b16      	ldr	r3, [pc, #88]	; (8001640 <HAL_TIM_Base_MspInit+0x6c>)
 80015e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ea:	4a15      	ldr	r2, [pc, #84]	; (8001640 <HAL_TIM_Base_MspInit+0x6c>)
 80015ec:	f043 0308 	orr.w	r3, r3, #8
 80015f0:	6593      	str	r3, [r2, #88]	; 0x58
 80015f2:	4b13      	ldr	r3, [pc, #76]	; (8001640 <HAL_TIM_Base_MspInit+0x6c>)
 80015f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f6:	f003 0308 	and.w	r3, r3, #8
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 80015fe:	e018      	b.n	8001632 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM15)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a0f      	ldr	r2, [pc, #60]	; (8001644 <HAL_TIM_Base_MspInit+0x70>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d113      	bne.n	8001632 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800160a:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <HAL_TIM_Base_MspInit+0x6c>)
 800160c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800160e:	4a0c      	ldr	r2, [pc, #48]	; (8001640 <HAL_TIM_Base_MspInit+0x6c>)
 8001610:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001614:	6613      	str	r3, [r2, #96]	; 0x60
 8001616:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <HAL_TIM_Base_MspInit+0x6c>)
 8001618:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800161a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2100      	movs	r1, #0
 8001626:	2018      	movs	r0, #24
 8001628:	f002 f85d 	bl	80036e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800162c:	2018      	movs	r0, #24
 800162e:	f002 f874 	bl	800371a <HAL_NVIC_EnableIRQ>
}
 8001632:	bf00      	nop
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40000c00 	.word	0x40000c00
 8001640:	40021000 	.word	0x40021000
 8001644:	40014000 	.word	0x40014000

08001648 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b088      	sub	sp, #32
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 030c 	add.w	r3, r7, #12
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a11      	ldr	r2, [pc, #68]	; (80016ac <HAL_TIM_MspPostInit+0x64>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d11b      	bne.n	80016a2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800166a:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <HAL_TIM_MspPostInit+0x68>)
 800166c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166e:	4a10      	ldr	r2, [pc, #64]	; (80016b0 <HAL_TIM_MspPostInit+0x68>)
 8001670:	f043 0302 	orr.w	r3, r3, #2
 8001674:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001676:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <HAL_TIM_MspPostInit+0x68>)
 8001678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001682:	2340      	movs	r3, #64	; 0x40
 8001684:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001686:	2302      	movs	r3, #2
 8001688:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	2300      	movs	r3, #0
 800168c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168e:	2300      	movs	r3, #0
 8001690:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001692:	2302      	movs	r3, #2
 8001694:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001696:	f107 030c 	add.w	r3, r7, #12
 800169a:	4619      	mov	r1, r3
 800169c:	4805      	ldr	r0, [pc, #20]	; (80016b4 <HAL_TIM_MspPostInit+0x6c>)
 800169e:	f002 fb89 	bl	8003db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80016a2:	bf00      	nop
 80016a4:	3720      	adds	r7, #32
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40000800 	.word	0x40000800
 80016b0:	40021000 	.word	0x40021000
 80016b4:	48000400 	.word	0x48000400

080016b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016bc:	e7fe      	b.n	80016bc <NMI_Handler+0x4>

080016be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016be:	b480      	push	{r7}
 80016c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c2:	e7fe      	b.n	80016c2 <HardFault_Handler+0x4>

080016c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c8:	e7fe      	b.n	80016c8 <MemManage_Handler+0x4>

080016ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016ca:	b480      	push	{r7}
 80016cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016ce:	e7fe      	b.n	80016ce <BusFault_Handler+0x4>

080016d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d4:	e7fe      	b.n	80016d4 <UsageFault_Handler+0x4>

080016d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016d6:	b480      	push	{r7}
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016f2:	b480      	push	{r7}
 80016f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001704:	f000 f8d4 	bl	80018b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}

0800170c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8001710:	4802      	ldr	r0, [pc, #8]	; (800171c <DMA1_Channel1_IRQHandler+0x10>)
 8001712:	f002 fa00 	bl	8003b16 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	2000019c 	.word	0x2000019c

08001720 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8001724:	4802      	ldr	r0, [pc, #8]	; (8001730 <DMA1_Channel2_IRQHandler+0x10>)
 8001726:	f002 f9f6 	bl	8003b16 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	200001fc 	.word	0x200001fc

08001734 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001738:	4802      	ldr	r0, [pc, #8]	; (8001744 <ADC1_2_IRQHandler+0x10>)
 800173a:	f000 fda7 	bl	800228c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	2000003c 	.word	0x2000003c

08001748 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 800174c:	4802      	ldr	r0, [pc, #8]	; (8001758 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 800174e:	f004 f87d 	bl	800584c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000340 	.word	0x20000340

0800175c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001760:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001764:	f002 fcda 	bl	800411c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001768:	bf00      	nop
 800176a:	bd80      	pop	{r7, pc}

0800176c <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001770:	4802      	ldr	r0, [pc, #8]	; (800177c <DMA2_Channel1_IRQHandler+0x10>)
 8001772:	f002 f9d0 	bl	8003b16 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	200000a8 	.word	0x200000a8

08001780 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001784:	4802      	ldr	r0, [pc, #8]	; (8001790 <LPUART1_IRQHandler+0x10>)
 8001786:	f005 fa9b 	bl	8006cc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	20000108 	.word	0x20000108

08001794 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <SystemInit+0x20>)
 800179a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800179e:	4a05      	ldr	r2, [pc, #20]	; (80017b4 <SystemInit+0x20>)
 80017a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017b8:	480d      	ldr	r0, [pc, #52]	; (80017f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017ba:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017bc:	f7ff ffea 	bl	8001794 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017c0:	480c      	ldr	r0, [pc, #48]	; (80017f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80017c2:	490d      	ldr	r1, [pc, #52]	; (80017f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017c4:	4a0d      	ldr	r2, [pc, #52]	; (80017fc <LoopForever+0xe>)
  movs r3, #0
 80017c6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80017c8:	e002      	b.n	80017d0 <LoopCopyDataInit>

080017ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ce:	3304      	adds	r3, #4

080017d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d4:	d3f9      	bcc.n	80017ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017d6:	4a0a      	ldr	r2, [pc, #40]	; (8001800 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017d8:	4c0a      	ldr	r4, [pc, #40]	; (8001804 <LoopForever+0x16>)
  movs r3, #0
 80017da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017dc:	e001      	b.n	80017e2 <LoopFillZerobss>

080017de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017e0:	3204      	adds	r2, #4

080017e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e4:	d3fb      	bcc.n	80017de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017e6:	f006 fe81 	bl	80084ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017ea:	f7fe fe93 	bl	8000514 <main>

080017ee <LoopForever>:

LoopForever:
    b LoopForever
 80017ee:	e7fe      	b.n	80017ee <LoopForever>
  ldr   r0, =_estack
 80017f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017f8:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80017fc:	0800859c 	.word	0x0800859c
  ldr r2, =_sbss
 8001800:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001804:	2000070c 	.word	0x2000070c

08001808 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001808:	e7fe      	b.n	8001808 <ADC3_IRQHandler>

0800180a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b082      	sub	sp, #8
 800180e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001810:	2300      	movs	r3, #0
 8001812:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001814:	2003      	movs	r0, #3
 8001816:	f001 ff5b 	bl	80036d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800181a:	2000      	movs	r0, #0
 800181c:	f000 f80e 	bl	800183c <HAL_InitTick>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d002      	beq.n	800182c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	71fb      	strb	r3, [r7, #7]
 800182a:	e001      	b.n	8001830 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800182c:	f7ff fcec 	bl	8001208 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001830:	79fb      	ldrb	r3, [r7, #7]

}
 8001832:	4618      	mov	r0, r3
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
	...

0800183c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001844:	2300      	movs	r3, #0
 8001846:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001848:	4b16      	ldr	r3, [pc, #88]	; (80018a4 <HAL_InitTick+0x68>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d022      	beq.n	8001896 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001850:	4b15      	ldr	r3, [pc, #84]	; (80018a8 <HAL_InitTick+0x6c>)
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <HAL_InitTick+0x68>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800185c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001860:	fbb2 f3f3 	udiv	r3, r2, r3
 8001864:	4618      	mov	r0, r3
 8001866:	f001 ff66 	bl	8003736 <HAL_SYSTICK_Config>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d10f      	bne.n	8001890 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b0f      	cmp	r3, #15
 8001874:	d809      	bhi.n	800188a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001876:	2200      	movs	r2, #0
 8001878:	6879      	ldr	r1, [r7, #4]
 800187a:	f04f 30ff 	mov.w	r0, #4294967295
 800187e:	f001 ff32 	bl	80036e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001882:	4a0a      	ldr	r2, [pc, #40]	; (80018ac <HAL_InitTick+0x70>)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6013      	str	r3, [r2, #0]
 8001888:	e007      	b.n	800189a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	73fb      	strb	r3, [r7, #15]
 800188e:	e004      	b.n	800189a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	73fb      	strb	r3, [r7, #15]
 8001894:	e001      	b.n	800189a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800189a:	7bfb      	ldrb	r3, [r7, #15]
}
 800189c:	4618      	mov	r0, r3
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000018 	.word	0x20000018
 80018a8:	20000010 	.word	0x20000010
 80018ac:	20000014 	.word	0x20000014

080018b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <HAL_IncTick+0x1c>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <HAL_IncTick+0x20>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4413      	add	r3, r2
 80018be:	4a03      	ldr	r2, [pc, #12]	; (80018cc <HAL_IncTick+0x1c>)
 80018c0:	6013      	str	r3, [r2, #0]
}
 80018c2:	bf00      	nop
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	20000708 	.word	0x20000708
 80018d0:	20000018 	.word	0x20000018

080018d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return uwTick;
 80018d8:	4b03      	ldr	r3, [pc, #12]	; (80018e8 <HAL_GetTick+0x14>)
 80018da:	681b      	ldr	r3, [r3, #0]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	20000708 	.word	0x20000708

080018ec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	431a      	orrs	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	609a      	str	r2, [r3, #8]
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
 800191a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	431a      	orrs	r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	609a      	str	r2, [r3, #8]
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001954:	b480      	push	{r7}
 8001956:	b087      	sub	sp, #28
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
 8001960:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	3360      	adds	r3, #96	; 0x60
 8001966:	461a      	mov	r2, r3
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	4413      	add	r3, r2
 800196e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4b08      	ldr	r3, [pc, #32]	; (8001998 <LL_ADC_SetOffset+0x44>)
 8001976:	4013      	ands	r3, r2
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800197e:	683a      	ldr	r2, [r7, #0]
 8001980:	430a      	orrs	r2, r1
 8001982:	4313      	orrs	r3, r2
 8001984:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800198c:	bf00      	nop
 800198e:	371c      	adds	r7, #28
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr
 8001998:	03fff000 	.word	0x03fff000

0800199c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	3360      	adds	r3, #96	; 0x60
 80019aa:	461a      	mov	r2, r3
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	4413      	add	r3, r2
 80019b2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b087      	sub	sp, #28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	3360      	adds	r3, #96	; 0x60
 80019d8:	461a      	mov	r2, r3
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	4413      	add	r3, r2
 80019e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	431a      	orrs	r2, r3
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80019f2:	bf00      	nop
 80019f4:	371c      	adds	r7, #28
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80019fe:	b480      	push	{r7}
 8001a00:	b087      	sub	sp, #28
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	60f8      	str	r0, [r7, #12]
 8001a06:	60b9      	str	r1, [r7, #8]
 8001a08:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	3360      	adds	r3, #96	; 0x60
 8001a0e:	461a      	mov	r2, r3
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	4413      	add	r3, r2
 8001a16:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	431a      	orrs	r2, r3
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001a28:	bf00      	nop
 8001a2a:	371c      	adds	r7, #28
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b087      	sub	sp, #28
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	3360      	adds	r3, #96	; 0x60
 8001a44:	461a      	mov	r2, r3
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	4413      	add	r3, r2
 8001a4c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	431a      	orrs	r2, r3
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001a5e:	bf00      	nop
 8001a60:	371c      	adds	r7, #28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b083      	sub	sp, #12
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
 8001a72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	695b      	ldr	r3, [r3, #20]
 8001a78:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	615a      	str	r2, [r3, #20]
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e000      	b.n	8001aaa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b087      	sub	sp, #28
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	60f8      	str	r0, [r7, #12]
 8001abe:	60b9      	str	r1, [r7, #8]
 8001ac0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	3330      	adds	r3, #48	; 0x30
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	0a1b      	lsrs	r3, r3, #8
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	f003 030c 	and.w	r3, r3, #12
 8001ad2:	4413      	add	r3, r2
 8001ad4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	f003 031f 	and.w	r3, r3, #31
 8001ae0:	211f      	movs	r1, #31
 8001ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae6:	43db      	mvns	r3, r3
 8001ae8:	401a      	ands	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	0e9b      	lsrs	r3, r3, #26
 8001aee:	f003 011f 	and.w	r1, r3, #31
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	f003 031f 	and.w	r3, r3, #31
 8001af8:	fa01 f303 	lsl.w	r3, r1, r3
 8001afc:	431a      	orrs	r2, r3
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b02:	bf00      	nop
 8001b04:	371c      	adds	r7, #28
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr

08001b0e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b1a:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001b22:	2301      	movs	r3, #1
 8001b24:	e000      	b.n	8001b28 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b087      	sub	sp, #28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	3314      	adds	r3, #20
 8001b44:	461a      	mov	r2, r3
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	0e5b      	lsrs	r3, r3, #25
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	4413      	add	r3, r2
 8001b52:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	0d1b      	lsrs	r3, r3, #20
 8001b5c:	f003 031f 	and.w	r3, r3, #31
 8001b60:	2107      	movs	r1, #7
 8001b62:	fa01 f303 	lsl.w	r3, r1, r3
 8001b66:	43db      	mvns	r3, r3
 8001b68:	401a      	ands	r2, r3
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	0d1b      	lsrs	r3, r3, #20
 8001b6e:	f003 031f 	and.w	r3, r3, #31
 8001b72:	6879      	ldr	r1, [r7, #4]
 8001b74:	fa01 f303 	lsl.w	r3, r1, r3
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001b7e:	bf00      	nop
 8001b80:	371c      	adds	r7, #28
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
	...

08001b8c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	401a      	ands	r2, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f003 0318 	and.w	r3, r3, #24
 8001bae:	4908      	ldr	r1, [pc, #32]	; (8001bd0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001bb0:	40d9      	lsrs	r1, r3
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	400b      	ands	r3, r1
 8001bb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bba:	431a      	orrs	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001bc2:	bf00      	nop
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	0007ffff 	.word	0x0007ffff

08001bd4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f003 031f 	and.w	r3, r3, #31
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001c1c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	6093      	str	r3, [r2, #8]
}
 8001c24:	bf00      	nop
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001c40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001c44:	d101      	bne.n	8001c4a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001c46:	2301      	movs	r3, #1
 8001c48:	e000      	b.n	8001c4c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001c4a:	2300      	movs	r3, #0
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001c68:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c6c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c90:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001c94:	d101      	bne.n	8001c9a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001cb8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001cbc:	f043 0201 	orr.w	r2, r3, #1
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f003 0301 	and.w	r3, r3, #1
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d101      	bne.n	8001ce8 <LL_ADC_IsEnabled+0x18>
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e000      	b.n	8001cea <LL_ADC_IsEnabled+0x1a>
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr

08001cf6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	b083      	sub	sp, #12
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d06:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d0a:	f043 0204 	orr.w	r2, r3, #4
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr

08001d1e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	b083      	sub	sp, #12
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f003 0304 	and.w	r3, r3, #4
 8001d2e:	2b04      	cmp	r3, #4
 8001d30:	d101      	bne.n	8001d36 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001d32:	2301      	movs	r3, #1
 8001d34:	e000      	b.n	8001d38 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 0308 	and.w	r3, r3, #8
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d101      	bne.n	8001d5c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e000      	b.n	8001d5e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
	...

08001d6c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d6c:	b590      	push	{r4, r7, lr}
 8001d6e:	b089      	sub	sp, #36	; 0x24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d74:	2300      	movs	r3, #0
 8001d76:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e1a9      	b.n	80020da <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	695b      	ldr	r3, [r3, #20]
 8001d8a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d109      	bne.n	8001da8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7ff fa5b 	bl	8001250 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff ff3f 	bl	8001c30 <LL_ADC_IsDeepPowerDownEnabled>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d004      	beq.n	8001dc2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff ff25 	bl	8001c0c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff ff5a 	bl	8001c80 <LL_ADC_IsInternalRegulatorEnabled>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d115      	bne.n	8001dfe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff ff3e 	bl	8001c58 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ddc:	4b9c      	ldr	r3, [pc, #624]	; (8002050 <HAL_ADC_Init+0x2e4>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	099b      	lsrs	r3, r3, #6
 8001de2:	4a9c      	ldr	r2, [pc, #624]	; (8002054 <HAL_ADC_Init+0x2e8>)
 8001de4:	fba2 2303 	umull	r2, r3, r2, r3
 8001de8:	099b      	lsrs	r3, r3, #6
 8001dea:	3301      	adds	r3, #1
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001df0:	e002      	b.n	8001df8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	3b01      	subs	r3, #1
 8001df6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1f9      	bne.n	8001df2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff ff3c 	bl	8001c80 <LL_ADC_IsInternalRegulatorEnabled>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d10d      	bne.n	8001e2a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e12:	f043 0210 	orr.w	r2, r3, #16
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e1e:	f043 0201 	orr.w	r2, r3, #1
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff ff75 	bl	8001d1e <LL_ADC_REG_IsConversionOngoing>
 8001e34:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e3a:	f003 0310 	and.w	r3, r3, #16
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f040 8142 	bne.w	80020c8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	f040 813e 	bne.w	80020c8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e50:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001e54:	f043 0202 	orr.w	r2, r3, #2
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff ff35 	bl	8001cd0 <LL_ADC_IsEnabled>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d141      	bne.n	8001ef0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e74:	d004      	beq.n	8001e80 <HAL_ADC_Init+0x114>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a77      	ldr	r2, [pc, #476]	; (8002058 <HAL_ADC_Init+0x2ec>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d10f      	bne.n	8001ea0 <HAL_ADC_Init+0x134>
 8001e80:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001e84:	f7ff ff24 	bl	8001cd0 <LL_ADC_IsEnabled>
 8001e88:	4604      	mov	r4, r0
 8001e8a:	4873      	ldr	r0, [pc, #460]	; (8002058 <HAL_ADC_Init+0x2ec>)
 8001e8c:	f7ff ff20 	bl	8001cd0 <LL_ADC_IsEnabled>
 8001e90:	4603      	mov	r3, r0
 8001e92:	4323      	orrs	r3, r4
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	bf0c      	ite	eq
 8001e98:	2301      	moveq	r3, #1
 8001e9a:	2300      	movne	r3, #0
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	e012      	b.n	8001ec6 <HAL_ADC_Init+0x15a>
 8001ea0:	486e      	ldr	r0, [pc, #440]	; (800205c <HAL_ADC_Init+0x2f0>)
 8001ea2:	f7ff ff15 	bl	8001cd0 <LL_ADC_IsEnabled>
 8001ea6:	4604      	mov	r4, r0
 8001ea8:	486d      	ldr	r0, [pc, #436]	; (8002060 <HAL_ADC_Init+0x2f4>)
 8001eaa:	f7ff ff11 	bl	8001cd0 <LL_ADC_IsEnabled>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	431c      	orrs	r4, r3
 8001eb2:	486c      	ldr	r0, [pc, #432]	; (8002064 <HAL_ADC_Init+0x2f8>)
 8001eb4:	f7ff ff0c 	bl	8001cd0 <LL_ADC_IsEnabled>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	4323      	orrs	r3, r4
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	bf0c      	ite	eq
 8001ec0:	2301      	moveq	r3, #1
 8001ec2:	2300      	movne	r3, #0
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d012      	beq.n	8001ef0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ed2:	d004      	beq.n	8001ede <HAL_ADC_Init+0x172>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a5f      	ldr	r2, [pc, #380]	; (8002058 <HAL_ADC_Init+0x2ec>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d101      	bne.n	8001ee2 <HAL_ADC_Init+0x176>
 8001ede:	4a62      	ldr	r2, [pc, #392]	; (8002068 <HAL_ADC_Init+0x2fc>)
 8001ee0:	e000      	b.n	8001ee4 <HAL_ADC_Init+0x178>
 8001ee2:	4a62      	ldr	r2, [pc, #392]	; (800206c <HAL_ADC_Init+0x300>)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4610      	mov	r0, r2
 8001eec:	f7ff fcfe 	bl	80018ec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	7f5b      	ldrb	r3, [r3, #29]
 8001ef4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001efa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001f00:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001f06:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f0e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f10:	4313      	orrs	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d106      	bne.n	8001f2c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f22:	3b01      	subs	r3, #1
 8001f24:	045b      	lsls	r3, r3, #17
 8001f26:	69ba      	ldr	r2, [r7, #24]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d009      	beq.n	8001f48 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f38:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f40:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68da      	ldr	r2, [r3, #12]
 8001f4e:	4b48      	ldr	r3, [pc, #288]	; (8002070 <HAL_ADC_Init+0x304>)
 8001f50:	4013      	ands	r3, r2
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	6812      	ldr	r2, [r2, #0]
 8001f56:	69b9      	ldr	r1, [r7, #24]
 8001f58:	430b      	orrs	r3, r1
 8001f5a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff fee4 	bl	8001d44 <LL_ADC_INJ_IsConversionOngoing>
 8001f7c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d17f      	bne.n	8002084 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d17c      	bne.n	8002084 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001f8e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001f96:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001fa6:	f023 0302 	bic.w	r3, r3, #2
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	6812      	ldr	r2, [r2, #0]
 8001fae:	69b9      	ldr	r1, [r7, #24]
 8001fb0:	430b      	orrs	r3, r1
 8001fb2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d017      	beq.n	8001fec <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	691a      	ldr	r2, [r3, #16]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001fca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001fd4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001fd8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	6911      	ldr	r1, [r2, #16]
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6812      	ldr	r2, [r2, #0]
 8001fe4:	430b      	orrs	r3, r1
 8001fe6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001fea:	e013      	b.n	8002014 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	691a      	ldr	r2, [r3, #16]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ffa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	6812      	ldr	r2, [r2, #0]
 8002008:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800200c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002010:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800201a:	2b01      	cmp	r3, #1
 800201c:	d12a      	bne.n	8002074 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002028:	f023 0304 	bic.w	r3, r3, #4
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002034:	4311      	orrs	r1, r2
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800203a:	4311      	orrs	r1, r2
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002040:	430a      	orrs	r2, r1
 8002042:	431a      	orrs	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f042 0201 	orr.w	r2, r2, #1
 800204c:	611a      	str	r2, [r3, #16]
 800204e:	e019      	b.n	8002084 <HAL_ADC_Init+0x318>
 8002050:	20000010 	.word	0x20000010
 8002054:	053e2d63 	.word	0x053e2d63
 8002058:	50000100 	.word	0x50000100
 800205c:	50000400 	.word	0x50000400
 8002060:	50000500 	.word	0x50000500
 8002064:	50000600 	.word	0x50000600
 8002068:	50000300 	.word	0x50000300
 800206c:	50000700 	.word	0x50000700
 8002070:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	691a      	ldr	r2, [r3, #16]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 0201 	bic.w	r2, r2, #1
 8002082:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	695b      	ldr	r3, [r3, #20]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d10c      	bne.n	80020a6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	f023 010f 	bic.w	r1, r3, #15
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a1b      	ldr	r3, [r3, #32]
 800209a:	1e5a      	subs	r2, r3, #1
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	430a      	orrs	r2, r1
 80020a2:	631a      	str	r2, [r3, #48]	; 0x30
 80020a4:	e007      	b.n	80020b6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 020f 	bic.w	r2, r2, #15
 80020b4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ba:	f023 0303 	bic.w	r3, r3, #3
 80020be:	f043 0201 	orr.w	r2, r3, #1
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	65da      	str	r2, [r3, #92]	; 0x5c
 80020c6:	e007      	b.n	80020d8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020cc:	f043 0210 	orr.w	r2, r3, #16
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80020d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3724      	adds	r7, #36	; 0x24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd90      	pop	{r4, r7, pc}
 80020e2:	bf00      	nop

080020e4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020f8:	d004      	beq.n	8002104 <HAL_ADC_Start_DMA+0x20>
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a5a      	ldr	r2, [pc, #360]	; (8002268 <HAL_ADC_Start_DMA+0x184>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d101      	bne.n	8002108 <HAL_ADC_Start_DMA+0x24>
 8002104:	4b59      	ldr	r3, [pc, #356]	; (800226c <HAL_ADC_Start_DMA+0x188>)
 8002106:	e000      	b.n	800210a <HAL_ADC_Start_DMA+0x26>
 8002108:	4b59      	ldr	r3, [pc, #356]	; (8002270 <HAL_ADC_Start_DMA+0x18c>)
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff fd62 	bl	8001bd4 <LL_ADC_GetMultimode>
 8002110:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff fe01 	bl	8001d1e <LL_ADC_REG_IsConversionOngoing>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	f040 809b 	bne.w	800225a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800212a:	2b01      	cmp	r3, #1
 800212c:	d101      	bne.n	8002132 <HAL_ADC_Start_DMA+0x4e>
 800212e:	2302      	movs	r3, #2
 8002130:	e096      	b.n	8002260 <HAL_ADC_Start_DMA+0x17c>
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2201      	movs	r2, #1
 8002136:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a4d      	ldr	r2, [pc, #308]	; (8002274 <HAL_ADC_Start_DMA+0x190>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d008      	beq.n	8002156 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d005      	beq.n	8002156 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	2b05      	cmp	r3, #5
 800214e:	d002      	beq.n	8002156 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	2b09      	cmp	r3, #9
 8002154:	d17a      	bne.n	800224c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f000 ff60 	bl	800301c <ADC_Enable>
 800215c:	4603      	mov	r3, r0
 800215e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002160:	7dfb      	ldrb	r3, [r7, #23]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d16d      	bne.n	8002242 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800216a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800216e:	f023 0301 	bic.w	r3, r3, #1
 8002172:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a3a      	ldr	r2, [pc, #232]	; (8002268 <HAL_ADC_Start_DMA+0x184>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d009      	beq.n	8002198 <HAL_ADC_Start_DMA+0xb4>
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a3b      	ldr	r2, [pc, #236]	; (8002278 <HAL_ADC_Start_DMA+0x194>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d002      	beq.n	8002194 <HAL_ADC_Start_DMA+0xb0>
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	e003      	b.n	800219c <HAL_ADC_Start_DMA+0xb8>
 8002194:	4b39      	ldr	r3, [pc, #228]	; (800227c <HAL_ADC_Start_DMA+0x198>)
 8002196:	e001      	b.n	800219c <HAL_ADC_Start_DMA+0xb8>
 8002198:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	6812      	ldr	r2, [r2, #0]
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d002      	beq.n	80021aa <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d105      	bne.n	80021b6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021ae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d006      	beq.n	80021d0 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021c6:	f023 0206 	bic.w	r2, r3, #6
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	661a      	str	r2, [r3, #96]	; 0x60
 80021ce:	e002      	b.n	80021d6 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2200      	movs	r2, #0
 80021d4:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021da:	4a29      	ldr	r2, [pc, #164]	; (8002280 <HAL_ADC_Start_DMA+0x19c>)
 80021dc:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021e2:	4a28      	ldr	r2, [pc, #160]	; (8002284 <HAL_ADC_Start_DMA+0x1a0>)
 80021e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ea:	4a27      	ldr	r2, [pc, #156]	; (8002288 <HAL_ADC_Start_DMA+0x1a4>)
 80021ec:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	221c      	movs	r2, #28
 80021f4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	685a      	ldr	r2, [r3, #4]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f042 0210 	orr.w	r2, r2, #16
 800220c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	68da      	ldr	r2, [r3, #12]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f042 0201 	orr.w	r2, r2, #1
 800221c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	3340      	adds	r3, #64	; 0x40
 8002228:	4619      	mov	r1, r3
 800222a:	68ba      	ldr	r2, [r7, #8]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f001 fb37 	bl	80038a0 <HAL_DMA_Start_IT>
 8002232:	4603      	mov	r3, r0
 8002234:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff fd5b 	bl	8001cf6 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002240:	e00d      	b.n	800225e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2200      	movs	r2, #0
 8002246:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800224a:	e008      	b.n	800225e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2200      	movs	r2, #0
 8002254:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002258:	e001      	b.n	800225e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800225a:	2302      	movs	r3, #2
 800225c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800225e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002260:	4618      	mov	r0, r3
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	50000100 	.word	0x50000100
 800226c:	50000300 	.word	0x50000300
 8002270:	50000700 	.word	0x50000700
 8002274:	50000600 	.word	0x50000600
 8002278:	50000500 	.word	0x50000500
 800227c:	50000400 	.word	0x50000400
 8002280:	08003149 	.word	0x08003149
 8002284:	08003221 	.word	0x08003221
 8002288:	0800323d 	.word	0x0800323d

0800228c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b08a      	sub	sp, #40	; 0x28
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002294:	2300      	movs	r3, #0
 8002296:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022b0:	d004      	beq.n	80022bc <HAL_ADC_IRQHandler+0x30>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a8e      	ldr	r2, [pc, #568]	; (80024f0 <HAL_ADC_IRQHandler+0x264>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d101      	bne.n	80022c0 <HAL_ADC_IRQHandler+0x34>
 80022bc:	4b8d      	ldr	r3, [pc, #564]	; (80024f4 <HAL_ADC_IRQHandler+0x268>)
 80022be:	e000      	b.n	80022c2 <HAL_ADC_IRQHandler+0x36>
 80022c0:	4b8d      	ldr	r3, [pc, #564]	; (80024f8 <HAL_ADC_IRQHandler+0x26c>)
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff fc86 	bl	8001bd4 <LL_ADC_GetMultimode>
 80022c8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d017      	beq.n	8002304 <HAL_ADC_IRQHandler+0x78>
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d012      	beq.n	8002304 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022e2:	f003 0310 	and.w	r3, r3, #16
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d105      	bne.n	80022f6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ee:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f001 f808 	bl	800330c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2202      	movs	r2, #2
 8002302:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	f003 0304 	and.w	r3, r3, #4
 800230a:	2b00      	cmp	r3, #0
 800230c:	d004      	beq.n	8002318 <HAL_ADC_IRQHandler+0x8c>
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	f003 0304 	and.w	r3, r3, #4
 8002314:	2b00      	cmp	r3, #0
 8002316:	d10b      	bne.n	8002330 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800231e:	2b00      	cmp	r3, #0
 8002320:	f000 8094 	beq.w	800244c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	f003 0308 	and.w	r3, r3, #8
 800232a:	2b00      	cmp	r3, #0
 800232c:	f000 808e 	beq.w	800244c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002334:	f003 0310 	and.w	r3, r3, #16
 8002338:	2b00      	cmp	r3, #0
 800233a:	d105      	bne.n	8002348 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002340:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff fb9f 	bl	8001a90 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d072      	beq.n	800243e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a64      	ldr	r2, [pc, #400]	; (80024f0 <HAL_ADC_IRQHandler+0x264>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d009      	beq.n	8002376 <HAL_ADC_IRQHandler+0xea>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a65      	ldr	r2, [pc, #404]	; (80024fc <HAL_ADC_IRQHandler+0x270>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d002      	beq.n	8002372 <HAL_ADC_IRQHandler+0xe6>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	e003      	b.n	800237a <HAL_ADC_IRQHandler+0xee>
 8002372:	4b63      	ldr	r3, [pc, #396]	; (8002500 <HAL_ADC_IRQHandler+0x274>)
 8002374:	e001      	b.n	800237a <HAL_ADC_IRQHandler+0xee>
 8002376:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6812      	ldr	r2, [r2, #0]
 800237e:	4293      	cmp	r3, r2
 8002380:	d008      	beq.n	8002394 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d005      	beq.n	8002394 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	2b05      	cmp	r3, #5
 800238c:	d002      	beq.n	8002394 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	2b09      	cmp	r3, #9
 8002392:	d104      	bne.n	800239e <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	623b      	str	r3, [r7, #32]
 800239c:	e014      	b.n	80023c8 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a53      	ldr	r2, [pc, #332]	; (80024f0 <HAL_ADC_IRQHandler+0x264>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d009      	beq.n	80023bc <HAL_ADC_IRQHandler+0x130>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a53      	ldr	r2, [pc, #332]	; (80024fc <HAL_ADC_IRQHandler+0x270>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d002      	beq.n	80023b8 <HAL_ADC_IRQHandler+0x12c>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	e003      	b.n	80023c0 <HAL_ADC_IRQHandler+0x134>
 80023b8:	4b51      	ldr	r3, [pc, #324]	; (8002500 <HAL_ADC_IRQHandler+0x274>)
 80023ba:	e001      	b.n	80023c0 <HAL_ADC_IRQHandler+0x134>
 80023bc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80023c0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80023c8:	6a3b      	ldr	r3, [r7, #32]
 80023ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d135      	bne.n	800243e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0308 	and.w	r3, r3, #8
 80023dc:	2b08      	cmp	r3, #8
 80023de:	d12e      	bne.n	800243e <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7ff fc9a 	bl	8001d1e <LL_ADC_REG_IsConversionOngoing>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d11a      	bne.n	8002426 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	685a      	ldr	r2, [r3, #4]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f022 020c 	bic.w	r2, r2, #12
 80023fe:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002404:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002410:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d112      	bne.n	800243e <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800241c:	f043 0201 	orr.w	r2, r3, #1
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	65da      	str	r2, [r3, #92]	; 0x5c
 8002424:	e00b      	b.n	800243e <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800242a:	f043 0210 	orr.w	r2, r3, #16
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002436:	f043 0201 	orr.w	r2, r3, #1
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 f984 	bl	800274c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	220c      	movs	r2, #12
 800244a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f003 0320 	and.w	r3, r3, #32
 8002452:	2b00      	cmp	r3, #0
 8002454:	d004      	beq.n	8002460 <HAL_ADC_IRQHandler+0x1d4>
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	f003 0320 	and.w	r3, r3, #32
 800245c:	2b00      	cmp	r3, #0
 800245e:	d10b      	bne.n	8002478 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002466:	2b00      	cmp	r3, #0
 8002468:	f000 80b3 	beq.w	80025d2 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002472:	2b00      	cmp	r3, #0
 8002474:	f000 80ad 	beq.w	80025d2 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800247c:	f003 0310 	and.w	r3, r3, #16
 8002480:	2b00      	cmp	r3, #0
 8002482:	d105      	bne.n	8002490 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002488:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff fb3a 	bl	8001b0e <LL_ADC_INJ_IsTriggerSourceSWStart>
 800249a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff faf5 	bl	8001a90 <LL_ADC_REG_IsTriggerSourceSWStart>
 80024a6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a10      	ldr	r2, [pc, #64]	; (80024f0 <HAL_ADC_IRQHandler+0x264>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d009      	beq.n	80024c6 <HAL_ADC_IRQHandler+0x23a>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a11      	ldr	r2, [pc, #68]	; (80024fc <HAL_ADC_IRQHandler+0x270>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d002      	beq.n	80024c2 <HAL_ADC_IRQHandler+0x236>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	e003      	b.n	80024ca <HAL_ADC_IRQHandler+0x23e>
 80024c2:	4b0f      	ldr	r3, [pc, #60]	; (8002500 <HAL_ADC_IRQHandler+0x274>)
 80024c4:	e001      	b.n	80024ca <HAL_ADC_IRQHandler+0x23e>
 80024c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	6812      	ldr	r2, [r2, #0]
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d008      	beq.n	80024e4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d005      	beq.n	80024e4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	2b06      	cmp	r3, #6
 80024dc:	d002      	beq.n	80024e4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	2b07      	cmp	r3, #7
 80024e2:	d10f      	bne.n	8002504 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	623b      	str	r3, [r7, #32]
 80024ec:	e01f      	b.n	800252e <HAL_ADC_IRQHandler+0x2a2>
 80024ee:	bf00      	nop
 80024f0:	50000100 	.word	0x50000100
 80024f4:	50000300 	.word	0x50000300
 80024f8:	50000700 	.word	0x50000700
 80024fc:	50000500 	.word	0x50000500
 8002500:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a8b      	ldr	r2, [pc, #556]	; (8002738 <HAL_ADC_IRQHandler+0x4ac>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d009      	beq.n	8002522 <HAL_ADC_IRQHandler+0x296>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a8a      	ldr	r2, [pc, #552]	; (800273c <HAL_ADC_IRQHandler+0x4b0>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d002      	beq.n	800251e <HAL_ADC_IRQHandler+0x292>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	e003      	b.n	8002526 <HAL_ADC_IRQHandler+0x29a>
 800251e:	4b88      	ldr	r3, [pc, #544]	; (8002740 <HAL_ADC_IRQHandler+0x4b4>)
 8002520:	e001      	b.n	8002526 <HAL_ADC_IRQHandler+0x29a>
 8002522:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002526:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d047      	beq.n	80025c4 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002534:	6a3b      	ldr	r3, [r7, #32]
 8002536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d007      	beq.n	800254e <HAL_ADC_IRQHandler+0x2c2>
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d03f      	beq.n	80025c4 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002544:	6a3b      	ldr	r3, [r7, #32]
 8002546:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800254a:	2b00      	cmp	r3, #0
 800254c:	d13a      	bne.n	80025c4 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002558:	2b40      	cmp	r3, #64	; 0x40
 800255a:	d133      	bne.n	80025c4 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800255c:	6a3b      	ldr	r3, [r7, #32]
 800255e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d12e      	bne.n	80025c4 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff fbea 	bl	8001d44 <LL_ADC_INJ_IsConversionOngoing>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d11a      	bne.n	80025ac <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002584:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800258a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002596:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800259a:	2b00      	cmp	r3, #0
 800259c:	d112      	bne.n	80025c4 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025a2:	f043 0201 	orr.w	r2, r3, #1
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80025aa:	e00b      	b.n	80025c4 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b0:	f043 0210 	orr.w	r2, r3, #16
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025bc:	f043 0201 	orr.w	r2, r3, #1
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f000 fe79 	bl	80032bc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2260      	movs	r2, #96	; 0x60
 80025d0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d011      	beq.n	8002600 <HAL_ADC_IRQHandler+0x374>
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00c      	beq.n	8002600 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f000 f8be 	bl	8002774 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2280      	movs	r2, #128	; 0x80
 80025fe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002606:	2b00      	cmp	r3, #0
 8002608:	d012      	beq.n	8002630 <HAL_ADC_IRQHandler+0x3a4>
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00d      	beq.n	8002630 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002618:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 fe5f 	bl	80032e4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800262e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002636:	2b00      	cmp	r3, #0
 8002638:	d012      	beq.n	8002660 <HAL_ADC_IRQHandler+0x3d4>
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00d      	beq.n	8002660 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002648:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f000 fe51 	bl	80032f8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800265e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	f003 0310 	and.w	r3, r3, #16
 8002666:	2b00      	cmp	r3, #0
 8002668:	d043      	beq.n	80026f2 <HAL_ADC_IRQHandler+0x466>
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	f003 0310 	and.w	r3, r3, #16
 8002670:	2b00      	cmp	r3, #0
 8002672:	d03e      	beq.n	80026f2 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002678:	2b00      	cmp	r3, #0
 800267a:	d102      	bne.n	8002682 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 800267c:	2301      	movs	r3, #1
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
 8002680:	e021      	b.n	80026c6 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d015      	beq.n	80026b4 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002690:	d004      	beq.n	800269c <HAL_ADC_IRQHandler+0x410>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a28      	ldr	r2, [pc, #160]	; (8002738 <HAL_ADC_IRQHandler+0x4ac>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d101      	bne.n	80026a0 <HAL_ADC_IRQHandler+0x414>
 800269c:	4b29      	ldr	r3, [pc, #164]	; (8002744 <HAL_ADC_IRQHandler+0x4b8>)
 800269e:	e000      	b.n	80026a2 <HAL_ADC_IRQHandler+0x416>
 80026a0:	4b29      	ldr	r3, [pc, #164]	; (8002748 <HAL_ADC_IRQHandler+0x4bc>)
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff faa4 	bl	8001bf0 <LL_ADC_GetMultiDMATransfer>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00b      	beq.n	80026c6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80026ae:	2301      	movs	r3, #1
 80026b0:	627b      	str	r3, [r7, #36]	; 0x24
 80026b2:	e008      	b.n	80026c6 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80026c2:	2301      	movs	r3, #1
 80026c4:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80026c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d10e      	bne.n	80026ea <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026dc:	f043 0202 	orr.w	r2, r3, #2
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 f84f 	bl	8002788 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2210      	movs	r2, #16
 80026f0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d018      	beq.n	800272e <HAL_ADC_IRQHandler+0x4a2>
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002702:	2b00      	cmp	r3, #0
 8002704:	d013      	beq.n	800272e <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800270a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002716:	f043 0208 	orr.w	r2, r3, #8
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002726:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 fdd1 	bl	80032d0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800272e:	bf00      	nop
 8002730:	3728      	adds	r7, #40	; 0x28
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	50000100 	.word	0x50000100
 800273c:	50000500 	.word	0x50000500
 8002740:	50000400 	.word	0x50000400
 8002744:	50000300 	.word	0x50000300
 8002748:	50000700 	.word	0x50000700

0800274c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800277c:	bf00      	nop
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b0b6      	sub	sp, #216	; 0xd8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027a6:	2300      	movs	r3, #0
 80027a8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d102      	bne.n	80027c0 <HAL_ADC_ConfigChannel+0x24>
 80027ba:	2302      	movs	r3, #2
 80027bc:	f000 bc13 	b.w	8002fe6 <HAL_ADC_ConfigChannel+0x84a>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff faa6 	bl	8001d1e <LL_ADC_REG_IsConversionOngoing>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f040 83f3 	bne.w	8002fc0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6818      	ldr	r0, [r3, #0]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	6859      	ldr	r1, [r3, #4]
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	461a      	mov	r2, r3
 80027e8:	f7ff f965 	bl	8001ab6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff fa94 	bl	8001d1e <LL_ADC_REG_IsConversionOngoing>
 80027f6:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f7ff faa0 	bl	8001d44 <LL_ADC_INJ_IsConversionOngoing>
 8002804:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002808:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800280c:	2b00      	cmp	r3, #0
 800280e:	f040 81d9 	bne.w	8002bc4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002812:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002816:	2b00      	cmp	r3, #0
 8002818:	f040 81d4 	bne.w	8002bc4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002824:	d10f      	bne.n	8002846 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6818      	ldr	r0, [r3, #0]
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2200      	movs	r2, #0
 8002830:	4619      	mov	r1, r3
 8002832:	f7ff f97f 	bl	8001b34 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff f913 	bl	8001a6a <LL_ADC_SetSamplingTimeCommonConfig>
 8002844:	e00e      	b.n	8002864 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6818      	ldr	r0, [r3, #0]
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	6819      	ldr	r1, [r3, #0]
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	461a      	mov	r2, r3
 8002854:	f7ff f96e 	bl	8001b34 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2100      	movs	r1, #0
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff f903 	bl	8001a6a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	695a      	ldr	r2, [r3, #20]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	08db      	lsrs	r3, r3, #3
 8002870:	f003 0303 	and.w	r3, r3, #3
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	2b04      	cmp	r3, #4
 8002884:	d022      	beq.n	80028cc <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6818      	ldr	r0, [r3, #0]
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	6919      	ldr	r1, [r3, #16]
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002896:	f7ff f85d 	bl	8001954 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6818      	ldr	r0, [r3, #0]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	6919      	ldr	r1, [r3, #16]
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	461a      	mov	r2, r3
 80028a8:	f7ff f8a9 	bl	80019fe <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6818      	ldr	r0, [r3, #0]
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d102      	bne.n	80028c2 <HAL_ADC_ConfigChannel+0x126>
 80028bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028c0:	e000      	b.n	80028c4 <HAL_ADC_ConfigChannel+0x128>
 80028c2:	2300      	movs	r3, #0
 80028c4:	461a      	mov	r2, r3
 80028c6:	f7ff f8b5 	bl	8001a34 <LL_ADC_SetOffsetSaturation>
 80028ca:	e17b      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2100      	movs	r1, #0
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff f862 	bl	800199c <LL_ADC_GetOffsetChannel>
 80028d8:	4603      	mov	r3, r0
 80028da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10a      	bne.n	80028f8 <HAL_ADC_ConfigChannel+0x15c>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2100      	movs	r1, #0
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff f857 	bl	800199c <LL_ADC_GetOffsetChannel>
 80028ee:	4603      	mov	r3, r0
 80028f0:	0e9b      	lsrs	r3, r3, #26
 80028f2:	f003 021f 	and.w	r2, r3, #31
 80028f6:	e01e      	b.n	8002936 <HAL_ADC_ConfigChannel+0x19a>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2100      	movs	r1, #0
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff f84c 	bl	800199c <LL_ADC_GetOffsetChannel>
 8002904:	4603      	mov	r3, r0
 8002906:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800290e:	fa93 f3a3 	rbit	r3, r3
 8002912:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002916:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800291a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800291e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002926:	2320      	movs	r3, #32
 8002928:	e004      	b.n	8002934 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800292a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800292e:	fab3 f383 	clz	r3, r3
 8002932:	b2db      	uxtb	r3, r3
 8002934:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800293e:	2b00      	cmp	r3, #0
 8002940:	d105      	bne.n	800294e <HAL_ADC_ConfigChannel+0x1b2>
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	0e9b      	lsrs	r3, r3, #26
 8002948:	f003 031f 	and.w	r3, r3, #31
 800294c:	e018      	b.n	8002980 <HAL_ADC_ConfigChannel+0x1e4>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002956:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800295a:	fa93 f3a3 	rbit	r3, r3
 800295e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002966:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800296a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002972:	2320      	movs	r3, #32
 8002974:	e004      	b.n	8002980 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002976:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800297a:	fab3 f383 	clz	r3, r3
 800297e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002980:	429a      	cmp	r2, r3
 8002982:	d106      	bne.n	8002992 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2200      	movs	r2, #0
 800298a:	2100      	movs	r1, #0
 800298c:	4618      	mov	r0, r3
 800298e:	f7ff f81b 	bl	80019c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2101      	movs	r1, #1
 8002998:	4618      	mov	r0, r3
 800299a:	f7fe ffff 	bl	800199c <LL_ADC_GetOffsetChannel>
 800299e:	4603      	mov	r3, r0
 80029a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d10a      	bne.n	80029be <HAL_ADC_ConfigChannel+0x222>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2101      	movs	r1, #1
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7fe fff4 	bl	800199c <LL_ADC_GetOffsetChannel>
 80029b4:	4603      	mov	r3, r0
 80029b6:	0e9b      	lsrs	r3, r3, #26
 80029b8:	f003 021f 	and.w	r2, r3, #31
 80029bc:	e01e      	b.n	80029fc <HAL_ADC_ConfigChannel+0x260>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2101      	movs	r1, #1
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7fe ffe9 	bl	800199c <LL_ADC_GetOffsetChannel>
 80029ca:	4603      	mov	r3, r0
 80029cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029d4:	fa93 f3a3 	rbit	r3, r3
 80029d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80029dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80029e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80029e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d101      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80029ec:	2320      	movs	r3, #32
 80029ee:	e004      	b.n	80029fa <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80029f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80029f4:	fab3 f383 	clz	r3, r3
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d105      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x278>
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	0e9b      	lsrs	r3, r3, #26
 8002a0e:	f003 031f 	and.w	r3, r3, #31
 8002a12:	e018      	b.n	8002a46 <HAL_ADC_ConfigChannel+0x2aa>
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a20:	fa93 f3a3 	rbit	r3, r3
 8002a24:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002a28:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002a2c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002a30:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002a38:	2320      	movs	r3, #32
 8002a3a:	e004      	b.n	8002a46 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002a3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a40:	fab3 f383 	clz	r3, r3
 8002a44:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d106      	bne.n	8002a58 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2101      	movs	r1, #1
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7fe ffb8 	bl	80019c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2102      	movs	r1, #2
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fe ff9c 	bl	800199c <LL_ADC_GetOffsetChannel>
 8002a64:	4603      	mov	r3, r0
 8002a66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10a      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x2e8>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2102      	movs	r1, #2
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7fe ff91 	bl	800199c <LL_ADC_GetOffsetChannel>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	0e9b      	lsrs	r3, r3, #26
 8002a7e:	f003 021f 	and.w	r2, r3, #31
 8002a82:	e01e      	b.n	8002ac2 <HAL_ADC_ConfigChannel+0x326>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2102      	movs	r1, #2
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7fe ff86 	bl	800199c <LL_ADC_GetOffsetChannel>
 8002a90:	4603      	mov	r3, r0
 8002a92:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a9a:	fa93 f3a3 	rbit	r3, r3
 8002a9e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002aa2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002aa6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002aaa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002ab2:	2320      	movs	r3, #32
 8002ab4:	e004      	b.n	8002ac0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002ab6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002aba:	fab3 f383 	clz	r3, r3
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d105      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x33e>
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	0e9b      	lsrs	r3, r3, #26
 8002ad4:	f003 031f 	and.w	r3, r3, #31
 8002ad8:	e016      	b.n	8002b08 <HAL_ADC_ConfigChannel+0x36c>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002ae6:	fa93 f3a3 	rbit	r3, r3
 8002aea:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002aec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002aee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002af2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002afa:	2320      	movs	r3, #32
 8002afc:	e004      	b.n	8002b08 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002afe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b02:	fab3 f383 	clz	r3, r3
 8002b06:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d106      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2200      	movs	r2, #0
 8002b12:	2102      	movs	r1, #2
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7fe ff57 	bl	80019c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2103      	movs	r1, #3
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7fe ff3b 	bl	800199c <LL_ADC_GetOffsetChannel>
 8002b26:	4603      	mov	r3, r0
 8002b28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d10a      	bne.n	8002b46 <HAL_ADC_ConfigChannel+0x3aa>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2103      	movs	r1, #3
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7fe ff30 	bl	800199c <LL_ADC_GetOffsetChannel>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	0e9b      	lsrs	r3, r3, #26
 8002b40:	f003 021f 	and.w	r2, r3, #31
 8002b44:	e017      	b.n	8002b76 <HAL_ADC_ConfigChannel+0x3da>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2103      	movs	r1, #3
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7fe ff25 	bl	800199c <LL_ADC_GetOffsetChannel>
 8002b52:	4603      	mov	r3, r0
 8002b54:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b58:	fa93 f3a3 	rbit	r3, r3
 8002b5c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002b5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b60:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002b62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002b68:	2320      	movs	r3, #32
 8002b6a:	e003      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002b6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b6e:	fab3 f383 	clz	r3, r3
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d105      	bne.n	8002b8e <HAL_ADC_ConfigChannel+0x3f2>
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	0e9b      	lsrs	r3, r3, #26
 8002b88:	f003 031f 	and.w	r3, r3, #31
 8002b8c:	e011      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x416>
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b96:	fa93 f3a3 	rbit	r3, r3
 8002b9a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002b9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b9e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002ba0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d101      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002ba6:	2320      	movs	r3, #32
 8002ba8:	e003      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002baa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bac:	fab3 f383 	clz	r3, r3
 8002bb0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d106      	bne.n	8002bc4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	2103      	movs	r1, #3
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fe ff02 	bl	80019c8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff f881 	bl	8001cd0 <LL_ADC_IsEnabled>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	f040 813d 	bne.w	8002e50 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6818      	ldr	r0, [r3, #0]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	6819      	ldr	r1, [r3, #0]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	461a      	mov	r2, r3
 8002be4:	f7fe ffd2 	bl	8001b8c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	4aa2      	ldr	r2, [pc, #648]	; (8002e78 <HAL_ADC_ConfigChannel+0x6dc>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	f040 812e 	bne.w	8002e50 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d10b      	bne.n	8002c1c <HAL_ADC_ConfigChannel+0x480>
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	0e9b      	lsrs	r3, r3, #26
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	f003 031f 	and.w	r3, r3, #31
 8002c10:	2b09      	cmp	r3, #9
 8002c12:	bf94      	ite	ls
 8002c14:	2301      	movls	r3, #1
 8002c16:	2300      	movhi	r3, #0
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	e019      	b.n	8002c50 <HAL_ADC_ConfigChannel+0x4b4>
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c24:	fa93 f3a3 	rbit	r3, r3
 8002c28:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002c2a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c2c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002c2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d101      	bne.n	8002c38 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002c34:	2320      	movs	r3, #32
 8002c36:	e003      	b.n	8002c40 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002c38:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c3a:	fab3 f383 	clz	r3, r3
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	3301      	adds	r3, #1
 8002c42:	f003 031f 	and.w	r3, r3, #31
 8002c46:	2b09      	cmp	r3, #9
 8002c48:	bf94      	ite	ls
 8002c4a:	2301      	movls	r3, #1
 8002c4c:	2300      	movhi	r3, #0
 8002c4e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d079      	beq.n	8002d48 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d107      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x4d4>
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	0e9b      	lsrs	r3, r3, #26
 8002c66:	3301      	adds	r3, #1
 8002c68:	069b      	lsls	r3, r3, #26
 8002c6a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c6e:	e015      	b.n	8002c9c <HAL_ADC_ConfigChannel+0x500>
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c78:	fa93 f3a3 	rbit	r3, r3
 8002c7c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002c7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c80:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002c82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d101      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002c88:	2320      	movs	r3, #32
 8002c8a:	e003      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002c8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c8e:	fab3 f383 	clz	r3, r3
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	3301      	adds	r3, #1
 8002c96:	069b      	lsls	r3, r3, #26
 8002c98:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d109      	bne.n	8002cbc <HAL_ADC_ConfigChannel+0x520>
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	0e9b      	lsrs	r3, r3, #26
 8002cae:	3301      	adds	r3, #1
 8002cb0:	f003 031f 	and.w	r3, r3, #31
 8002cb4:	2101      	movs	r1, #1
 8002cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cba:	e017      	b.n	8002cec <HAL_ADC_ConfigChannel+0x550>
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cc4:	fa93 f3a3 	rbit	r3, r3
 8002cc8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002cca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ccc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002cce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002cd4:	2320      	movs	r3, #32
 8002cd6:	e003      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002cd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cda:	fab3 f383 	clz	r3, r3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	f003 031f 	and.w	r3, r3, #31
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cec:	ea42 0103 	orr.w	r1, r2, r3
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d10a      	bne.n	8002d12 <HAL_ADC_ConfigChannel+0x576>
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	0e9b      	lsrs	r3, r3, #26
 8002d02:	3301      	adds	r3, #1
 8002d04:	f003 021f 	and.w	r2, r3, #31
 8002d08:	4613      	mov	r3, r2
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	4413      	add	r3, r2
 8002d0e:	051b      	lsls	r3, r3, #20
 8002d10:	e018      	b.n	8002d44 <HAL_ADC_ConfigChannel+0x5a8>
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d1a:	fa93 f3a3 	rbit	r3, r3
 8002d1e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d22:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002d24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002d2a:	2320      	movs	r3, #32
 8002d2c:	e003      	b.n	8002d36 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002d2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d30:	fab3 f383 	clz	r3, r3
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	3301      	adds	r3, #1
 8002d38:	f003 021f 	and.w	r2, r3, #31
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	005b      	lsls	r3, r3, #1
 8002d40:	4413      	add	r3, r2
 8002d42:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d44:	430b      	orrs	r3, r1
 8002d46:	e07e      	b.n	8002e46 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d107      	bne.n	8002d64 <HAL_ADC_ConfigChannel+0x5c8>
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	0e9b      	lsrs	r3, r3, #26
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	069b      	lsls	r3, r3, #26
 8002d5e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d62:	e015      	b.n	8002d90 <HAL_ADC_ConfigChannel+0x5f4>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d6c:	fa93 f3a3 	rbit	r3, r3
 8002d70:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d74:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002d7c:	2320      	movs	r3, #32
 8002d7e:	e003      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d82:	fab3 f383 	clz	r3, r3
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	3301      	adds	r3, #1
 8002d8a:	069b      	lsls	r3, r3, #26
 8002d8c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d109      	bne.n	8002db0 <HAL_ADC_ConfigChannel+0x614>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	0e9b      	lsrs	r3, r3, #26
 8002da2:	3301      	adds	r3, #1
 8002da4:	f003 031f 	and.w	r3, r3, #31
 8002da8:	2101      	movs	r1, #1
 8002daa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dae:	e017      	b.n	8002de0 <HAL_ADC_ConfigChannel+0x644>
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db6:	6a3b      	ldr	r3, [r7, #32]
 8002db8:	fa93 f3a3 	rbit	r3, r3
 8002dbc:	61fb      	str	r3, [r7, #28]
  return result;
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002dc8:	2320      	movs	r3, #32
 8002dca:	e003      	b.n	8002dd4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dce:	fab3 f383 	clz	r3, r3
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	f003 031f 	and.w	r3, r3, #31
 8002dda:	2101      	movs	r1, #1
 8002ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8002de0:	ea42 0103 	orr.w	r1, r2, r3
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10d      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x670>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	0e9b      	lsrs	r3, r3, #26
 8002df6:	3301      	adds	r3, #1
 8002df8:	f003 021f 	and.w	r2, r3, #31
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	005b      	lsls	r3, r3, #1
 8002e00:	4413      	add	r3, r2
 8002e02:	3b1e      	subs	r3, #30
 8002e04:	051b      	lsls	r3, r3, #20
 8002e06:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e0a:	e01b      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x6a8>
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	fa93 f3a3 	rbit	r3, r3
 8002e18:	613b      	str	r3, [r7, #16]
  return result;
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d101      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002e24:	2320      	movs	r3, #32
 8002e26:	e003      	b.n	8002e30 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	fab3 f383 	clz	r3, r3
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	3301      	adds	r3, #1
 8002e32:	f003 021f 	and.w	r2, r3, #31
 8002e36:	4613      	mov	r3, r2
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3b1e      	subs	r3, #30
 8002e3e:	051b      	lsls	r3, r3, #20
 8002e40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e44:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	f7fe fe72 	bl	8001b34 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	4b09      	ldr	r3, [pc, #36]	; (8002e7c <HAL_ADC_ConfigChannel+0x6e0>)
 8002e56:	4013      	ands	r3, r2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f000 80be 	beq.w	8002fda <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e66:	d004      	beq.n	8002e72 <HAL_ADC_ConfigChannel+0x6d6>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a04      	ldr	r2, [pc, #16]	; (8002e80 <HAL_ADC_ConfigChannel+0x6e4>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d10a      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x6ec>
 8002e72:	4b04      	ldr	r3, [pc, #16]	; (8002e84 <HAL_ADC_ConfigChannel+0x6e8>)
 8002e74:	e009      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x6ee>
 8002e76:	bf00      	nop
 8002e78:	407f0000 	.word	0x407f0000
 8002e7c:	80080000 	.word	0x80080000
 8002e80:	50000100 	.word	0x50000100
 8002e84:	50000300 	.word	0x50000300
 8002e88:	4b59      	ldr	r3, [pc, #356]	; (8002ff0 <HAL_ADC_ConfigChannel+0x854>)
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7fe fd54 	bl	8001938 <LL_ADC_GetCommonPathInternalCh>
 8002e90:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a56      	ldr	r2, [pc, #344]	; (8002ff4 <HAL_ADC_ConfigChannel+0x858>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d004      	beq.n	8002ea8 <HAL_ADC_ConfigChannel+0x70c>
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a55      	ldr	r2, [pc, #340]	; (8002ff8 <HAL_ADC_ConfigChannel+0x85c>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d13a      	bne.n	8002f1e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ea8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002eac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d134      	bne.n	8002f1e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ebc:	d005      	beq.n	8002eca <HAL_ADC_ConfigChannel+0x72e>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a4e      	ldr	r2, [pc, #312]	; (8002ffc <HAL_ADC_ConfigChannel+0x860>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	f040 8085 	bne.w	8002fd4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ed2:	d004      	beq.n	8002ede <HAL_ADC_ConfigChannel+0x742>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a49      	ldr	r2, [pc, #292]	; (8003000 <HAL_ADC_ConfigChannel+0x864>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d101      	bne.n	8002ee2 <HAL_ADC_ConfigChannel+0x746>
 8002ede:	4a49      	ldr	r2, [pc, #292]	; (8003004 <HAL_ADC_ConfigChannel+0x868>)
 8002ee0:	e000      	b.n	8002ee4 <HAL_ADC_ConfigChannel+0x748>
 8002ee2:	4a43      	ldr	r2, [pc, #268]	; (8002ff0 <HAL_ADC_ConfigChannel+0x854>)
 8002ee4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ee8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002eec:	4619      	mov	r1, r3
 8002eee:	4610      	mov	r0, r2
 8002ef0:	f7fe fd0f 	bl	8001912 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ef4:	4b44      	ldr	r3, [pc, #272]	; (8003008 <HAL_ADC_ConfigChannel+0x86c>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	099b      	lsrs	r3, r3, #6
 8002efa:	4a44      	ldr	r2, [pc, #272]	; (800300c <HAL_ADC_ConfigChannel+0x870>)
 8002efc:	fba2 2303 	umull	r2, r3, r2, r3
 8002f00:	099b      	lsrs	r3, r3, #6
 8002f02:	1c5a      	adds	r2, r3, #1
 8002f04:	4613      	mov	r3, r2
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	4413      	add	r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f0e:	e002      	b.n	8002f16 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	3b01      	subs	r3, #1
 8002f14:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d1f9      	bne.n	8002f10 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f1c:	e05a      	b.n	8002fd4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a3b      	ldr	r2, [pc, #236]	; (8003010 <HAL_ADC_ConfigChannel+0x874>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d125      	bne.n	8002f74 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d11f      	bne.n	8002f74 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a31      	ldr	r2, [pc, #196]	; (8003000 <HAL_ADC_ConfigChannel+0x864>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d104      	bne.n	8002f48 <HAL_ADC_ConfigChannel+0x7ac>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a34      	ldr	r2, [pc, #208]	; (8003014 <HAL_ADC_ConfigChannel+0x878>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d047      	beq.n	8002fd8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f50:	d004      	beq.n	8002f5c <HAL_ADC_ConfigChannel+0x7c0>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a2a      	ldr	r2, [pc, #168]	; (8003000 <HAL_ADC_ConfigChannel+0x864>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d101      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x7c4>
 8002f5c:	4a29      	ldr	r2, [pc, #164]	; (8003004 <HAL_ADC_ConfigChannel+0x868>)
 8002f5e:	e000      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x7c6>
 8002f60:	4a23      	ldr	r2, [pc, #140]	; (8002ff0 <HAL_ADC_ConfigChannel+0x854>)
 8002f62:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	4610      	mov	r0, r2
 8002f6e:	f7fe fcd0 	bl	8001912 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f72:	e031      	b.n	8002fd8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a27      	ldr	r2, [pc, #156]	; (8003018 <HAL_ADC_ConfigChannel+0x87c>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d12d      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d127      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a1c      	ldr	r2, [pc, #112]	; (8003000 <HAL_ADC_ConfigChannel+0x864>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d022      	beq.n	8002fda <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f9c:	d004      	beq.n	8002fa8 <HAL_ADC_ConfigChannel+0x80c>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a17      	ldr	r2, [pc, #92]	; (8003000 <HAL_ADC_ConfigChannel+0x864>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d101      	bne.n	8002fac <HAL_ADC_ConfigChannel+0x810>
 8002fa8:	4a16      	ldr	r2, [pc, #88]	; (8003004 <HAL_ADC_ConfigChannel+0x868>)
 8002faa:	e000      	b.n	8002fae <HAL_ADC_ConfigChannel+0x812>
 8002fac:	4a10      	ldr	r2, [pc, #64]	; (8002ff0 <HAL_ADC_ConfigChannel+0x854>)
 8002fae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fb2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	4610      	mov	r0, r2
 8002fba:	f7fe fcaa 	bl	8001912 <LL_ADC_SetCommonPathInternalCh>
 8002fbe:	e00c      	b.n	8002fda <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc4:	f043 0220 	orr.w	r2, r3, #32
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002fd2:	e002      	b.n	8002fda <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fd4:	bf00      	nop
 8002fd6:	e000      	b.n	8002fda <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fd8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002fe2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	37d8      	adds	r7, #216	; 0xd8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	50000700 	.word	0x50000700
 8002ff4:	c3210000 	.word	0xc3210000
 8002ff8:	90c00010 	.word	0x90c00010
 8002ffc:	50000600 	.word	0x50000600
 8003000:	50000100 	.word	0x50000100
 8003004:	50000300 	.word	0x50000300
 8003008:	20000010 	.word	0x20000010
 800300c:	053e2d63 	.word	0x053e2d63
 8003010:	c7520000 	.word	0xc7520000
 8003014:	50000500 	.word	0x50000500
 8003018:	cb840000 	.word	0xcb840000

0800301c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003024:	2300      	movs	r3, #0
 8003026:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4618      	mov	r0, r3
 800302e:	f7fe fe4f 	bl	8001cd0 <LL_ADC_IsEnabled>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d176      	bne.n	8003126 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689a      	ldr	r2, [r3, #8]
 800303e:	4b3c      	ldr	r3, [pc, #240]	; (8003130 <ADC_Enable+0x114>)
 8003040:	4013      	ands	r3, r2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00d      	beq.n	8003062 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800304a:	f043 0210 	orr.w	r2, r3, #16
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003056:	f043 0201 	orr.w	r2, r3, #1
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e062      	b.n	8003128 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4618      	mov	r0, r3
 8003068:	f7fe fe1e 	bl	8001ca8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003074:	d004      	beq.n	8003080 <ADC_Enable+0x64>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a2e      	ldr	r2, [pc, #184]	; (8003134 <ADC_Enable+0x118>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d101      	bne.n	8003084 <ADC_Enable+0x68>
 8003080:	4b2d      	ldr	r3, [pc, #180]	; (8003138 <ADC_Enable+0x11c>)
 8003082:	e000      	b.n	8003086 <ADC_Enable+0x6a>
 8003084:	4b2d      	ldr	r3, [pc, #180]	; (800313c <ADC_Enable+0x120>)
 8003086:	4618      	mov	r0, r3
 8003088:	f7fe fc56 	bl	8001938 <LL_ADC_GetCommonPathInternalCh>
 800308c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800308e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003092:	2b00      	cmp	r3, #0
 8003094:	d013      	beq.n	80030be <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003096:	4b2a      	ldr	r3, [pc, #168]	; (8003140 <ADC_Enable+0x124>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	099b      	lsrs	r3, r3, #6
 800309c:	4a29      	ldr	r2, [pc, #164]	; (8003144 <ADC_Enable+0x128>)
 800309e:	fba2 2303 	umull	r2, r3, r2, r3
 80030a2:	099b      	lsrs	r3, r3, #6
 80030a4:	1c5a      	adds	r2, r3, #1
 80030a6:	4613      	mov	r3, r2
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	4413      	add	r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80030b0:	e002      	b.n	80030b8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	3b01      	subs	r3, #1
 80030b6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1f9      	bne.n	80030b2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80030be:	f7fe fc09 	bl	80018d4 <HAL_GetTick>
 80030c2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030c4:	e028      	b.n	8003118 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7fe fe00 	bl	8001cd0 <LL_ADC_IsEnabled>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d104      	bne.n	80030e0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fe fde4 	bl	8001ca8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030e0:	f7fe fbf8 	bl	80018d4 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d914      	bls.n	8003118 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0301 	and.w	r3, r3, #1
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d00d      	beq.n	8003118 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003100:	f043 0210 	orr.w	r2, r3, #16
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800310c:	f043 0201 	orr.w	r2, r3, #1
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e007      	b.n	8003128 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	2b01      	cmp	r3, #1
 8003124:	d1cf      	bne.n	80030c6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	3710      	adds	r7, #16
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	8000003f 	.word	0x8000003f
 8003134:	50000100 	.word	0x50000100
 8003138:	50000300 	.word	0x50000300
 800313c:	50000700 	.word	0x50000700
 8003140:	20000010 	.word	0x20000010
 8003144:	053e2d63 	.word	0x053e2d63

08003148 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003154:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800315a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800315e:	2b00      	cmp	r3, #0
 8003160:	d14b      	bne.n	80031fa <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003166:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0308 	and.w	r3, r3, #8
 8003178:	2b00      	cmp	r3, #0
 800317a:	d021      	beq.n	80031c0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4618      	mov	r0, r3
 8003182:	f7fe fc85 	bl	8001a90 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d032      	beq.n	80031f2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d12b      	bne.n	80031f2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800319e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d11f      	bne.n	80031f2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b6:	f043 0201 	orr.w	r2, r3, #1
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80031be:	e018      	b.n	80031f2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	f003 0302 	and.w	r3, r3, #2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d111      	bne.n	80031f2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d105      	bne.n	80031f2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ea:	f043 0201 	orr.w	r2, r3, #1
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f7ff faaa 	bl	800274c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80031f8:	e00e      	b.n	8003218 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031fe:	f003 0310 	and.w	r3, r3, #16
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003206:	68f8      	ldr	r0, [r7, #12]
 8003208:	f7ff fabe 	bl	8002788 <HAL_ADC_ErrorCallback>
}
 800320c:	e004      	b.n	8003218 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003212:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	4798      	blx	r3
}
 8003218:	bf00      	nop
 800321a:	3710      	adds	r7, #16
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800322c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	f7ff fa96 	bl	8002760 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003234:	bf00      	nop
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003248:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800324e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800325a:	f043 0204 	orr.w	r2, r3, #4
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f7ff fa90 	bl	8002788 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003268:	bf00      	nop
 800326a:	3710      	adds	r7, #16
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <LL_ADC_IsEnabled>:
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f003 0301 	and.w	r3, r3, #1
 8003280:	2b01      	cmp	r3, #1
 8003282:	d101      	bne.n	8003288 <LL_ADC_IsEnabled+0x18>
 8003284:	2301      	movs	r3, #1
 8003286:	e000      	b.n	800328a <LL_ADC_IsEnabled+0x1a>
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr

08003296 <LL_ADC_REG_IsConversionOngoing>:
{
 8003296:	b480      	push	{r7}
 8003298:	b083      	sub	sp, #12
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 0304 	and.w	r3, r3, #4
 80032a6:	2b04      	cmp	r3, #4
 80032a8:	d101      	bne.n	80032ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80032aa:	2301      	movs	r3, #1
 80032ac:	e000      	b.n	80032b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032ae:	2300      	movs	r3, #0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	370c      	adds	r7, #12
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr

080032bc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80032c4:	bf00      	nop
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003320:	b590      	push	{r4, r7, lr}
 8003322:	b0a1      	sub	sp, #132	; 0x84
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800332a:	2300      	movs	r3, #0
 800332c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003336:	2b01      	cmp	r3, #1
 8003338:	d101      	bne.n	800333e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800333a:	2302      	movs	r3, #2
 800333c:	e0e7      	b.n	800350e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2201      	movs	r2, #1
 8003342:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003346:	2300      	movs	r3, #0
 8003348:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800334a:	2300      	movs	r3, #0
 800334c:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003356:	d102      	bne.n	800335e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003358:	4b6f      	ldr	r3, [pc, #444]	; (8003518 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800335a:	60bb      	str	r3, [r7, #8]
 800335c:	e009      	b.n	8003372 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a6e      	ldr	r2, [pc, #440]	; (800351c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d102      	bne.n	800336e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003368:	4b6d      	ldr	r3, [pc, #436]	; (8003520 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800336a:	60bb      	str	r3, [r7, #8]
 800336c:	e001      	b.n	8003372 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800336e:	2300      	movs	r3, #0
 8003370:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10b      	bne.n	8003390 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800337c:	f043 0220 	orr.w	r2, r3, #32
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e0be      	b.n	800350e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff ff7f 	bl	8003296 <LL_ADC_REG_IsConversionOngoing>
 8003398:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4618      	mov	r0, r3
 80033a0:	f7ff ff79 	bl	8003296 <LL_ADC_REG_IsConversionOngoing>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f040 80a0 	bne.w	80034ec <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80033ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f040 809c 	bne.w	80034ec <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033bc:	d004      	beq.n	80033c8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a55      	ldr	r2, [pc, #340]	; (8003518 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d101      	bne.n	80033cc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80033c8:	4b56      	ldr	r3, [pc, #344]	; (8003524 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80033ca:	e000      	b.n	80033ce <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80033cc:	4b56      	ldr	r3, [pc, #344]	; (8003528 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80033ce:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d04b      	beq.n	8003470 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80033d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	6859      	ldr	r1, [r3, #4]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033ea:	035b      	lsls	r3, r3, #13
 80033ec:	430b      	orrs	r3, r1
 80033ee:	431a      	orrs	r2, r3
 80033f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033f2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033fc:	d004      	beq.n	8003408 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a45      	ldr	r2, [pc, #276]	; (8003518 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d10f      	bne.n	8003428 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003408:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800340c:	f7ff ff30 	bl	8003270 <LL_ADC_IsEnabled>
 8003410:	4604      	mov	r4, r0
 8003412:	4841      	ldr	r0, [pc, #260]	; (8003518 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003414:	f7ff ff2c 	bl	8003270 <LL_ADC_IsEnabled>
 8003418:	4603      	mov	r3, r0
 800341a:	4323      	orrs	r3, r4
 800341c:	2b00      	cmp	r3, #0
 800341e:	bf0c      	ite	eq
 8003420:	2301      	moveq	r3, #1
 8003422:	2300      	movne	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	e012      	b.n	800344e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003428:	483c      	ldr	r0, [pc, #240]	; (800351c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800342a:	f7ff ff21 	bl	8003270 <LL_ADC_IsEnabled>
 800342e:	4604      	mov	r4, r0
 8003430:	483b      	ldr	r0, [pc, #236]	; (8003520 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003432:	f7ff ff1d 	bl	8003270 <LL_ADC_IsEnabled>
 8003436:	4603      	mov	r3, r0
 8003438:	431c      	orrs	r4, r3
 800343a:	483c      	ldr	r0, [pc, #240]	; (800352c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800343c:	f7ff ff18 	bl	8003270 <LL_ADC_IsEnabled>
 8003440:	4603      	mov	r3, r0
 8003442:	4323      	orrs	r3, r4
 8003444:	2b00      	cmp	r3, #0
 8003446:	bf0c      	ite	eq
 8003448:	2301      	moveq	r3, #1
 800344a:	2300      	movne	r3, #0
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d056      	beq.n	8003500 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003452:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800345a:	f023 030f 	bic.w	r3, r3, #15
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	6811      	ldr	r1, [r2, #0]
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	6892      	ldr	r2, [r2, #8]
 8003466:	430a      	orrs	r2, r1
 8003468:	431a      	orrs	r2, r3
 800346a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800346c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800346e:	e047      	b.n	8003500 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003470:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003478:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800347a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003484:	d004      	beq.n	8003490 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a23      	ldr	r2, [pc, #140]	; (8003518 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d10f      	bne.n	80034b0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003490:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003494:	f7ff feec 	bl	8003270 <LL_ADC_IsEnabled>
 8003498:	4604      	mov	r4, r0
 800349a:	481f      	ldr	r0, [pc, #124]	; (8003518 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800349c:	f7ff fee8 	bl	8003270 <LL_ADC_IsEnabled>
 80034a0:	4603      	mov	r3, r0
 80034a2:	4323      	orrs	r3, r4
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	bf0c      	ite	eq
 80034a8:	2301      	moveq	r3, #1
 80034aa:	2300      	movne	r3, #0
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	e012      	b.n	80034d6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80034b0:	481a      	ldr	r0, [pc, #104]	; (800351c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80034b2:	f7ff fedd 	bl	8003270 <LL_ADC_IsEnabled>
 80034b6:	4604      	mov	r4, r0
 80034b8:	4819      	ldr	r0, [pc, #100]	; (8003520 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80034ba:	f7ff fed9 	bl	8003270 <LL_ADC_IsEnabled>
 80034be:	4603      	mov	r3, r0
 80034c0:	431c      	orrs	r4, r3
 80034c2:	481a      	ldr	r0, [pc, #104]	; (800352c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80034c4:	f7ff fed4 	bl	8003270 <LL_ADC_IsEnabled>
 80034c8:	4603      	mov	r3, r0
 80034ca:	4323      	orrs	r3, r4
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	bf0c      	ite	eq
 80034d0:	2301      	moveq	r3, #1
 80034d2:	2300      	movne	r3, #0
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d012      	beq.n	8003500 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80034da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80034e2:	f023 030f 	bic.w	r3, r3, #15
 80034e6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80034e8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80034ea:	e009      	b.n	8003500 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f0:	f043 0220 	orr.w	r2, r3, #32
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80034fe:	e000      	b.n	8003502 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003500:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800350a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800350e:	4618      	mov	r0, r3
 8003510:	3784      	adds	r7, #132	; 0x84
 8003512:	46bd      	mov	sp, r7
 8003514:	bd90      	pop	{r4, r7, pc}
 8003516:	bf00      	nop
 8003518:	50000100 	.word	0x50000100
 800351c:	50000400 	.word	0x50000400
 8003520:	50000500 	.word	0x50000500
 8003524:	50000300 	.word	0x50000300
 8003528:	50000700 	.word	0x50000700
 800352c:	50000600 	.word	0x50000600

08003530 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003530:	b480      	push	{r7}
 8003532:	b085      	sub	sp, #20
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003540:	4b0c      	ldr	r3, [pc, #48]	; (8003574 <__NVIC_SetPriorityGrouping+0x44>)
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003546:	68ba      	ldr	r2, [r7, #8]
 8003548:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800354c:	4013      	ands	r3, r2
 800354e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003558:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800355c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003560:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003562:	4a04      	ldr	r2, [pc, #16]	; (8003574 <__NVIC_SetPriorityGrouping+0x44>)
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	60d3      	str	r3, [r2, #12]
}
 8003568:	bf00      	nop
 800356a:	3714      	adds	r7, #20
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr
 8003574:	e000ed00 	.word	0xe000ed00

08003578 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800357c:	4b04      	ldr	r3, [pc, #16]	; (8003590 <__NVIC_GetPriorityGrouping+0x18>)
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	0a1b      	lsrs	r3, r3, #8
 8003582:	f003 0307 	and.w	r3, r3, #7
}
 8003586:	4618      	mov	r0, r3
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr
 8003590:	e000ed00 	.word	0xe000ed00

08003594 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	4603      	mov	r3, r0
 800359c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800359e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	db0b      	blt.n	80035be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035a6:	79fb      	ldrb	r3, [r7, #7]
 80035a8:	f003 021f 	and.w	r2, r3, #31
 80035ac:	4907      	ldr	r1, [pc, #28]	; (80035cc <__NVIC_EnableIRQ+0x38>)
 80035ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b2:	095b      	lsrs	r3, r3, #5
 80035b4:	2001      	movs	r0, #1
 80035b6:	fa00 f202 	lsl.w	r2, r0, r2
 80035ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035be:	bf00      	nop
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	e000e100 	.word	0xe000e100

080035d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	4603      	mov	r3, r0
 80035d8:	6039      	str	r1, [r7, #0]
 80035da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	db0a      	blt.n	80035fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	490c      	ldr	r1, [pc, #48]	; (800361c <__NVIC_SetPriority+0x4c>)
 80035ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ee:	0112      	lsls	r2, r2, #4
 80035f0:	b2d2      	uxtb	r2, r2
 80035f2:	440b      	add	r3, r1
 80035f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035f8:	e00a      	b.n	8003610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	b2da      	uxtb	r2, r3
 80035fe:	4908      	ldr	r1, [pc, #32]	; (8003620 <__NVIC_SetPriority+0x50>)
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	f003 030f 	and.w	r3, r3, #15
 8003606:	3b04      	subs	r3, #4
 8003608:	0112      	lsls	r2, r2, #4
 800360a:	b2d2      	uxtb	r2, r2
 800360c:	440b      	add	r3, r1
 800360e:	761a      	strb	r2, [r3, #24]
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr
 800361c:	e000e100 	.word	0xe000e100
 8003620:	e000ed00 	.word	0xe000ed00

08003624 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003624:	b480      	push	{r7}
 8003626:	b089      	sub	sp, #36	; 0x24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f003 0307 	and.w	r3, r3, #7
 8003636:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f1c3 0307 	rsb	r3, r3, #7
 800363e:	2b04      	cmp	r3, #4
 8003640:	bf28      	it	cs
 8003642:	2304      	movcs	r3, #4
 8003644:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	3304      	adds	r3, #4
 800364a:	2b06      	cmp	r3, #6
 800364c:	d902      	bls.n	8003654 <NVIC_EncodePriority+0x30>
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	3b03      	subs	r3, #3
 8003652:	e000      	b.n	8003656 <NVIC_EncodePriority+0x32>
 8003654:	2300      	movs	r3, #0
 8003656:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003658:	f04f 32ff 	mov.w	r2, #4294967295
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	43da      	mvns	r2, r3
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	401a      	ands	r2, r3
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800366c:	f04f 31ff 	mov.w	r1, #4294967295
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	fa01 f303 	lsl.w	r3, r1, r3
 8003676:	43d9      	mvns	r1, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800367c:	4313      	orrs	r3, r2
         );
}
 800367e:	4618      	mov	r0, r3
 8003680:	3724      	adds	r7, #36	; 0x24
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
	...

0800368c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	3b01      	subs	r3, #1
 8003698:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800369c:	d301      	bcc.n	80036a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800369e:	2301      	movs	r3, #1
 80036a0:	e00f      	b.n	80036c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036a2:	4a0a      	ldr	r2, [pc, #40]	; (80036cc <SysTick_Config+0x40>)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	3b01      	subs	r3, #1
 80036a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036aa:	210f      	movs	r1, #15
 80036ac:	f04f 30ff 	mov.w	r0, #4294967295
 80036b0:	f7ff ff8e 	bl	80035d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036b4:	4b05      	ldr	r3, [pc, #20]	; (80036cc <SysTick_Config+0x40>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036ba:	4b04      	ldr	r3, [pc, #16]	; (80036cc <SysTick_Config+0x40>)
 80036bc:	2207      	movs	r2, #7
 80036be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	e000e010 	.word	0xe000e010

080036d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f7ff ff29 	bl	8003530 <__NVIC_SetPriorityGrouping>
}
 80036de:	bf00      	nop
 80036e0:	3708      	adds	r7, #8
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}

080036e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036e6:	b580      	push	{r7, lr}
 80036e8:	b086      	sub	sp, #24
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	4603      	mov	r3, r0
 80036ee:	60b9      	str	r1, [r7, #8]
 80036f0:	607a      	str	r2, [r7, #4]
 80036f2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80036f4:	f7ff ff40 	bl	8003578 <__NVIC_GetPriorityGrouping>
 80036f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	68b9      	ldr	r1, [r7, #8]
 80036fe:	6978      	ldr	r0, [r7, #20]
 8003700:	f7ff ff90 	bl	8003624 <NVIC_EncodePriority>
 8003704:	4602      	mov	r2, r0
 8003706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800370a:	4611      	mov	r1, r2
 800370c:	4618      	mov	r0, r3
 800370e:	f7ff ff5f 	bl	80035d0 <__NVIC_SetPriority>
}
 8003712:	bf00      	nop
 8003714:	3718      	adds	r7, #24
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b082      	sub	sp, #8
 800371e:	af00      	add	r7, sp, #0
 8003720:	4603      	mov	r3, r0
 8003722:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff ff33 	bl	8003594 <__NVIC_EnableIRQ>
}
 800372e:	bf00      	nop
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	b082      	sub	sp, #8
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff ffa4 	bl	800368c <SysTick_Config>
 8003744:	4603      	mov	r3, r0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3708      	adds	r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
	...

08003750 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e08d      	b.n	800387e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	461a      	mov	r2, r3
 8003768:	4b47      	ldr	r3, [pc, #284]	; (8003888 <HAL_DMA_Init+0x138>)
 800376a:	429a      	cmp	r2, r3
 800376c:	d80f      	bhi.n	800378e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	461a      	mov	r2, r3
 8003774:	4b45      	ldr	r3, [pc, #276]	; (800388c <HAL_DMA_Init+0x13c>)
 8003776:	4413      	add	r3, r2
 8003778:	4a45      	ldr	r2, [pc, #276]	; (8003890 <HAL_DMA_Init+0x140>)
 800377a:	fba2 2303 	umull	r2, r3, r2, r3
 800377e:	091b      	lsrs	r3, r3, #4
 8003780:	009a      	lsls	r2, r3, #2
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a42      	ldr	r2, [pc, #264]	; (8003894 <HAL_DMA_Init+0x144>)
 800378a:	641a      	str	r2, [r3, #64]	; 0x40
 800378c:	e00e      	b.n	80037ac <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	461a      	mov	r2, r3
 8003794:	4b40      	ldr	r3, [pc, #256]	; (8003898 <HAL_DMA_Init+0x148>)
 8003796:	4413      	add	r3, r2
 8003798:	4a3d      	ldr	r2, [pc, #244]	; (8003890 <HAL_DMA_Init+0x140>)
 800379a:	fba2 2303 	umull	r2, r3, r2, r3
 800379e:	091b      	lsrs	r3, r3, #4
 80037a0:	009a      	lsls	r2, r3, #2
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a3c      	ldr	r2, [pc, #240]	; (800389c <HAL_DMA_Init+0x14c>)
 80037aa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80037c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80037d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80037f0:	68fa      	ldr	r2, [r7, #12]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68fa      	ldr	r2, [r7, #12]
 80037fc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 fa76 	bl	8003cf0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800380c:	d102      	bne.n	8003814 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685a      	ldr	r2, [r3, #4]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800381c:	b2d2      	uxtb	r2, r2
 800381e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003828:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d010      	beq.n	8003854 <HAL_DMA_Init+0x104>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	2b04      	cmp	r3, #4
 8003838:	d80c      	bhi.n	8003854 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 fa96 	bl	8003d6c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003844:	2200      	movs	r2, #0
 8003846:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003850:	605a      	str	r2, [r3, #4]
 8003852:	e008      	b.n	8003866 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3710      	adds	r7, #16
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	40020407 	.word	0x40020407
 800388c:	bffdfff8 	.word	0xbffdfff8
 8003890:	cccccccd 	.word	0xcccccccd
 8003894:	40020000 	.word	0x40020000
 8003898:	bffdfbf8 	.word	0xbffdfbf8
 800389c:	40020400 	.word	0x40020400

080038a0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]
 80038ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038ae:	2300      	movs	r3, #0
 80038b0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d101      	bne.n	80038c0 <HAL_DMA_Start_IT+0x20>
 80038bc:	2302      	movs	r3, #2
 80038be:	e066      	b.n	800398e <HAL_DMA_Start_IT+0xee>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d155      	bne.n	8003980 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f022 0201 	bic.w	r2, r2, #1
 80038f0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	68b9      	ldr	r1, [r7, #8]
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f000 f9bb 	bl	8003c74 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003902:	2b00      	cmp	r3, #0
 8003904:	d008      	beq.n	8003918 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f042 020e 	orr.w	r2, r2, #14
 8003914:	601a      	str	r2, [r3, #0]
 8003916:	e00f      	b.n	8003938 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f022 0204 	bic.w	r2, r2, #4
 8003926:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f042 020a 	orr.w	r2, r2, #10
 8003936:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d007      	beq.n	8003956 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003950:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003954:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800395a:	2b00      	cmp	r3, #0
 800395c:	d007      	beq.n	800396e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003968:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800396c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f042 0201 	orr.w	r2, r2, #1
 800397c:	601a      	str	r2, [r3, #0]
 800397e:	e005      	b.n	800398c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003988:	2302      	movs	r3, #2
 800398a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800398c:	7dfb      	ldrb	r3, [r7, #23]
}
 800398e:	4618      	mov	r0, r3
 8003990:	3718      	adds	r7, #24
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003996:	b480      	push	{r7}
 8003998:	b085      	sub	sp, #20
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800399e:	2300      	movs	r3, #0
 80039a0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d005      	beq.n	80039ba <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2204      	movs	r2, #4
 80039b2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	73fb      	strb	r3, [r7, #15]
 80039b8:	e037      	b.n	8003a2a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f022 020e 	bic.w	r2, r2, #14
 80039c8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039d8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 0201 	bic.w	r2, r2, #1
 80039e8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ee:	f003 021f 	and.w	r2, r3, #31
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	2101      	movs	r1, #1
 80039f8:	fa01 f202 	lsl.w	r2, r1, r2
 80039fc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a06:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00c      	beq.n	8003a2a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a1e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003a28:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8003a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a50:	2300      	movs	r3, #0
 8003a52:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d00d      	beq.n	8003a7c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2204      	movs	r2, #4
 8003a64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	73fb      	strb	r3, [r7, #15]
 8003a7a:	e047      	b.n	8003b0c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 020e 	bic.w	r2, r2, #14
 8003a8a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f022 0201 	bic.w	r2, r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aa6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003aaa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ab0:	f003 021f 	and.w	r2, r3, #31
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab8:	2101      	movs	r1, #1
 8003aba:	fa01 f202 	lsl.w	r2, r1, r2
 8003abe:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003ac8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00c      	beq.n	8003aec <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003adc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ae0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003aea:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2201      	movs	r2, #1
 8003af0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d003      	beq.n	8003b0c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	4798      	blx	r3
    }
  }
  return status;
 8003b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b084      	sub	sp, #16
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b32:	f003 031f 	and.w	r3, r3, #31
 8003b36:	2204      	movs	r2, #4
 8003b38:	409a      	lsls	r2, r3
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d026      	beq.n	8003b90 <HAL_DMA_IRQHandler+0x7a>
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d021      	beq.n	8003b90 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0320 	and.w	r3, r3, #32
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d107      	bne.n	8003b6a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 0204 	bic.w	r2, r2, #4
 8003b68:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6e:	f003 021f 	and.w	r2, r3, #31
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b76:	2104      	movs	r1, #4
 8003b78:	fa01 f202 	lsl.w	r2, r1, r2
 8003b7c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d071      	beq.n	8003c6a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003b8e:	e06c      	b.n	8003c6a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b94:	f003 031f 	and.w	r3, r3, #31
 8003b98:	2202      	movs	r2, #2
 8003b9a:	409a      	lsls	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d02e      	beq.n	8003c02 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d029      	beq.n	8003c02 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0320 	and.w	r3, r3, #32
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10b      	bne.n	8003bd4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f022 020a 	bic.w	r2, r2, #10
 8003bca:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd8:	f003 021f 	and.w	r2, r3, #31
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be0:	2102      	movs	r1, #2
 8003be2:	fa01 f202 	lsl.w	r2, r1, r2
 8003be6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d038      	beq.n	8003c6a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003c00:	e033      	b.n	8003c6a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c06:	f003 031f 	and.w	r3, r3, #31
 8003c0a:	2208      	movs	r2, #8
 8003c0c:	409a      	lsls	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	4013      	ands	r3, r2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d02a      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	f003 0308 	and.w	r3, r3, #8
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d025      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 020e 	bic.w	r2, r2, #14
 8003c2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c34:	f003 021f 	and.w	r2, r3, #31
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c42:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d004      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003c6a:	bf00      	nop
 8003c6c:	bf00      	nop
}
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	607a      	str	r2, [r7, #4]
 8003c80:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c8a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d004      	beq.n	8003c9e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003c9c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca2:	f003 021f 	and.w	r2, r3, #31
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	2101      	movs	r1, #1
 8003cac:	fa01 f202 	lsl.w	r2, r1, r2
 8003cb0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	683a      	ldr	r2, [r7, #0]
 8003cb8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	2b10      	cmp	r3, #16
 8003cc0:	d108      	bne.n	8003cd4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68ba      	ldr	r2, [r7, #8]
 8003cd0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003cd2:	e007      	b.n	8003ce4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68ba      	ldr	r2, [r7, #8]
 8003cda:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	60da      	str	r2, [r3, #12]
}
 8003ce4:	bf00      	nop
 8003ce6:	3714      	adds	r7, #20
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b087      	sub	sp, #28
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	4b16      	ldr	r3, [pc, #88]	; (8003d58 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d802      	bhi.n	8003d0a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003d04:	4b15      	ldr	r3, [pc, #84]	; (8003d5c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	e001      	b.n	8003d0e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003d0a:	4b15      	ldr	r3, [pc, #84]	; (8003d60 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003d0c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	3b08      	subs	r3, #8
 8003d1a:	4a12      	ldr	r2, [pc, #72]	; (8003d64 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d20:	091b      	lsrs	r3, r3, #4
 8003d22:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d28:	089b      	lsrs	r3, r3, #2
 8003d2a:	009a      	lsls	r2, r3, #2
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	4413      	add	r3, r2
 8003d30:	461a      	mov	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a0b      	ldr	r2, [pc, #44]	; (8003d68 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003d3a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f003 031f 	and.w	r3, r3, #31
 8003d42:	2201      	movs	r2, #1
 8003d44:	409a      	lsls	r2, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003d4a:	bf00      	nop
 8003d4c:	371c      	adds	r7, #28
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	40020407 	.word	0x40020407
 8003d5c:	40020800 	.word	0x40020800
 8003d60:	40020820 	.word	0x40020820
 8003d64:	cccccccd 	.word	0xcccccccd
 8003d68:	40020880 	.word	0x40020880

08003d6c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	4b0b      	ldr	r3, [pc, #44]	; (8003dac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003d80:	4413      	add	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	461a      	mov	r2, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a08      	ldr	r2, [pc, #32]	; (8003db0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003d8e:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	3b01      	subs	r3, #1
 8003d94:	f003 031f 	and.w	r3, r3, #31
 8003d98:	2201      	movs	r2, #1
 8003d9a:	409a      	lsls	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003da0:	bf00      	nop
 8003da2:	3714      	adds	r7, #20
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	1000823f 	.word	0x1000823f
 8003db0:	40020940 	.word	0x40020940

08003db4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b087      	sub	sp, #28
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003dc2:	e15a      	b.n	800407a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	2101      	movs	r1, #1
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	f000 814c 	beq.w	8004074 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f003 0303 	and.w	r3, r3, #3
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d005      	beq.n	8003df4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d130      	bne.n	8003e56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	2203      	movs	r2, #3
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	43db      	mvns	r3, r3
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	68da      	ldr	r2, [r3, #12]
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	005b      	lsls	r3, r3, #1
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e32:	43db      	mvns	r3, r3
 8003e34:	693a      	ldr	r2, [r7, #16]
 8003e36:	4013      	ands	r3, r2
 8003e38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	091b      	lsrs	r3, r3, #4
 8003e40:	f003 0201 	and.w	r2, r3, #1
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f003 0303 	and.w	r3, r3, #3
 8003e5e:	2b03      	cmp	r3, #3
 8003e60:	d017      	beq.n	8003e92 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	2203      	movs	r2, #3
 8003e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e72:	43db      	mvns	r3, r3
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	4013      	ands	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	689a      	ldr	r2, [r3, #8]
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	fa02 f303 	lsl.w	r3, r2, r3
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f003 0303 	and.w	r3, r3, #3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d123      	bne.n	8003ee6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	08da      	lsrs	r2, r3, #3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	3208      	adds	r2, #8
 8003ea6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	f003 0307 	and.w	r3, r3, #7
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	220f      	movs	r2, #15
 8003eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eba:	43db      	mvns	r3, r3
 8003ebc:	693a      	ldr	r2, [r7, #16]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	691a      	ldr	r2, [r3, #16]
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	f003 0307 	and.w	r3, r3, #7
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed2:	693a      	ldr	r2, [r7, #16]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	08da      	lsrs	r2, r3, #3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	3208      	adds	r2, #8
 8003ee0:	6939      	ldr	r1, [r7, #16]
 8003ee2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	005b      	lsls	r3, r3, #1
 8003ef0:	2203      	movs	r2, #3
 8003ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef6:	43db      	mvns	r3, r3
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	4013      	ands	r3, r2
 8003efc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f003 0203 	and.w	r2, r3, #3
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	693a      	ldr	r2, [r7, #16]
 8003f18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f000 80a6 	beq.w	8004074 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f28:	4b5b      	ldr	r3, [pc, #364]	; (8004098 <HAL_GPIO_Init+0x2e4>)
 8003f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f2c:	4a5a      	ldr	r2, [pc, #360]	; (8004098 <HAL_GPIO_Init+0x2e4>)
 8003f2e:	f043 0301 	orr.w	r3, r3, #1
 8003f32:	6613      	str	r3, [r2, #96]	; 0x60
 8003f34:	4b58      	ldr	r3, [pc, #352]	; (8004098 <HAL_GPIO_Init+0x2e4>)
 8003f36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f38:	f003 0301 	and.w	r3, r3, #1
 8003f3c:	60bb      	str	r3, [r7, #8]
 8003f3e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f40:	4a56      	ldr	r2, [pc, #344]	; (800409c <HAL_GPIO_Init+0x2e8>)
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	089b      	lsrs	r3, r3, #2
 8003f46:	3302      	adds	r3, #2
 8003f48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	f003 0303 	and.w	r3, r3, #3
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	220f      	movs	r2, #15
 8003f58:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5c:	43db      	mvns	r3, r3
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4013      	ands	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003f6a:	d01f      	beq.n	8003fac <HAL_GPIO_Init+0x1f8>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a4c      	ldr	r2, [pc, #304]	; (80040a0 <HAL_GPIO_Init+0x2ec>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d019      	beq.n	8003fa8 <HAL_GPIO_Init+0x1f4>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a4b      	ldr	r2, [pc, #300]	; (80040a4 <HAL_GPIO_Init+0x2f0>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d013      	beq.n	8003fa4 <HAL_GPIO_Init+0x1f0>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a4a      	ldr	r2, [pc, #296]	; (80040a8 <HAL_GPIO_Init+0x2f4>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d00d      	beq.n	8003fa0 <HAL_GPIO_Init+0x1ec>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a49      	ldr	r2, [pc, #292]	; (80040ac <HAL_GPIO_Init+0x2f8>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d007      	beq.n	8003f9c <HAL_GPIO_Init+0x1e8>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a48      	ldr	r2, [pc, #288]	; (80040b0 <HAL_GPIO_Init+0x2fc>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d101      	bne.n	8003f98 <HAL_GPIO_Init+0x1e4>
 8003f94:	2305      	movs	r3, #5
 8003f96:	e00a      	b.n	8003fae <HAL_GPIO_Init+0x1fa>
 8003f98:	2306      	movs	r3, #6
 8003f9a:	e008      	b.n	8003fae <HAL_GPIO_Init+0x1fa>
 8003f9c:	2304      	movs	r3, #4
 8003f9e:	e006      	b.n	8003fae <HAL_GPIO_Init+0x1fa>
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e004      	b.n	8003fae <HAL_GPIO_Init+0x1fa>
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	e002      	b.n	8003fae <HAL_GPIO_Init+0x1fa>
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e000      	b.n	8003fae <HAL_GPIO_Init+0x1fa>
 8003fac:	2300      	movs	r3, #0
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	f002 0203 	and.w	r2, r2, #3
 8003fb4:	0092      	lsls	r2, r2, #2
 8003fb6:	4093      	lsls	r3, r2
 8003fb8:	693a      	ldr	r2, [r7, #16]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fbe:	4937      	ldr	r1, [pc, #220]	; (800409c <HAL_GPIO_Init+0x2e8>)
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	089b      	lsrs	r3, r3, #2
 8003fc4:	3302      	adds	r3, #2
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fcc:	4b39      	ldr	r3, [pc, #228]	; (80040b4 <HAL_GPIO_Init+0x300>)
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	43db      	mvns	r3, r3
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d003      	beq.n	8003ff0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ff0:	4a30      	ldr	r2, [pc, #192]	; (80040b4 <HAL_GPIO_Init+0x300>)
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003ff6:	4b2f      	ldr	r3, [pc, #188]	; (80040b4 <HAL_GPIO_Init+0x300>)
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	43db      	mvns	r3, r3
 8004000:	693a      	ldr	r2, [r7, #16]
 8004002:	4013      	ands	r3, r2
 8004004:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	4313      	orrs	r3, r2
 8004018:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800401a:	4a26      	ldr	r2, [pc, #152]	; (80040b4 <HAL_GPIO_Init+0x300>)
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004020:	4b24      	ldr	r3, [pc, #144]	; (80040b4 <HAL_GPIO_Init+0x300>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	43db      	mvns	r3, r3
 800402a:	693a      	ldr	r2, [r7, #16]
 800402c:	4013      	ands	r3, r2
 800402e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d003      	beq.n	8004044 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	4313      	orrs	r3, r2
 8004042:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004044:	4a1b      	ldr	r2, [pc, #108]	; (80040b4 <HAL_GPIO_Init+0x300>)
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800404a:	4b1a      	ldr	r3, [pc, #104]	; (80040b4 <HAL_GPIO_Init+0x300>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	43db      	mvns	r3, r3
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4013      	ands	r3, r2
 8004058:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	4313      	orrs	r3, r2
 800406c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800406e:	4a11      	ldr	r2, [pc, #68]	; (80040b4 <HAL_GPIO_Init+0x300>)
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	3301      	adds	r3, #1
 8004078:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	fa22 f303 	lsr.w	r3, r2, r3
 8004084:	2b00      	cmp	r3, #0
 8004086:	f47f ae9d 	bne.w	8003dc4 <HAL_GPIO_Init+0x10>
  }
}
 800408a:	bf00      	nop
 800408c:	bf00      	nop
 800408e:	371c      	adds	r7, #28
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr
 8004098:	40021000 	.word	0x40021000
 800409c:	40010000 	.word	0x40010000
 80040a0:	48000400 	.word	0x48000400
 80040a4:	48000800 	.word	0x48000800
 80040a8:	48000c00 	.word	0x48000c00
 80040ac:	48001000 	.word	0x48001000
 80040b0:	48001400 	.word	0x48001400
 80040b4:	40010400 	.word	0x40010400

080040b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
 80040c0:	460b      	mov	r3, r1
 80040c2:	807b      	strh	r3, [r7, #2]
 80040c4:	4613      	mov	r3, r2
 80040c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040c8:	787b      	ldrb	r3, [r7, #1]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d003      	beq.n	80040d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040ce:	887a      	ldrh	r2, [r7, #2]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040d4:	e002      	b.n	80040dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040d6:	887a      	ldrh	r2, [r7, #2]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	629a      	str	r2, [r3, #40]	; 0x28
}
 80040dc:	bf00      	nop
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80040fa:	887a      	ldrh	r2, [r7, #2]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	4013      	ands	r3, r2
 8004100:	041a      	lsls	r2, r3, #16
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	43d9      	mvns	r1, r3
 8004106:	887b      	ldrh	r3, [r7, #2]
 8004108:	400b      	ands	r3, r1
 800410a:	431a      	orrs	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	619a      	str	r2, [r3, #24]
}
 8004110:	bf00      	nop
 8004112:	3714      	adds	r7, #20
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	4603      	mov	r3, r0
 8004124:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004126:	4b08      	ldr	r3, [pc, #32]	; (8004148 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004128:	695a      	ldr	r2, [r3, #20]
 800412a:	88fb      	ldrh	r3, [r7, #6]
 800412c:	4013      	ands	r3, r2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d006      	beq.n	8004140 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004132:	4a05      	ldr	r2, [pc, #20]	; (8004148 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004134:	88fb      	ldrh	r3, [r7, #6]
 8004136:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004138:	88fb      	ldrh	r3, [r7, #6]
 800413a:	4618      	mov	r0, r3
 800413c:	f7fd f800 	bl	8001140 <HAL_GPIO_EXTI_Callback>
  }
}
 8004140:	bf00      	nop
 8004142:	3708      	adds	r7, #8
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}
 8004148:	40010400 	.word	0x40010400

0800414c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800414c:	b480      	push	{r7}
 800414e:	b085      	sub	sp, #20
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d141      	bne.n	80041de <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800415a:	4b4b      	ldr	r3, [pc, #300]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004162:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004166:	d131      	bne.n	80041cc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004168:	4b47      	ldr	r3, [pc, #284]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800416a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800416e:	4a46      	ldr	r2, [pc, #280]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004170:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004174:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004178:	4b43      	ldr	r3, [pc, #268]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004180:	4a41      	ldr	r2, [pc, #260]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004182:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004186:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004188:	4b40      	ldr	r3, [pc, #256]	; (800428c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2232      	movs	r2, #50	; 0x32
 800418e:	fb02 f303 	mul.w	r3, r2, r3
 8004192:	4a3f      	ldr	r2, [pc, #252]	; (8004290 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004194:	fba2 2303 	umull	r2, r3, r2, r3
 8004198:	0c9b      	lsrs	r3, r3, #18
 800419a:	3301      	adds	r3, #1
 800419c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800419e:	e002      	b.n	80041a6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	3b01      	subs	r3, #1
 80041a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041a6:	4b38      	ldr	r3, [pc, #224]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041a8:	695b      	ldr	r3, [r3, #20]
 80041aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041b2:	d102      	bne.n	80041ba <HAL_PWREx_ControlVoltageScaling+0x6e>
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1f2      	bne.n	80041a0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80041ba:	4b33      	ldr	r3, [pc, #204]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041c6:	d158      	bne.n	800427a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e057      	b.n	800427c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041cc:	4b2e      	ldr	r3, [pc, #184]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041d2:	4a2d      	ldr	r2, [pc, #180]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80041dc:	e04d      	b.n	800427a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041e4:	d141      	bne.n	800426a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80041e6:	4b28      	ldr	r3, [pc, #160]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80041ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041f2:	d131      	bne.n	8004258 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041f4:	4b24      	ldr	r3, [pc, #144]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041fa:	4a23      	ldr	r2, [pc, #140]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004200:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004204:	4b20      	ldr	r3, [pc, #128]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800420c:	4a1e      	ldr	r2, [pc, #120]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800420e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004212:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004214:	4b1d      	ldr	r3, [pc, #116]	; (800428c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2232      	movs	r2, #50	; 0x32
 800421a:	fb02 f303 	mul.w	r3, r2, r3
 800421e:	4a1c      	ldr	r2, [pc, #112]	; (8004290 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004220:	fba2 2303 	umull	r2, r3, r2, r3
 8004224:	0c9b      	lsrs	r3, r3, #18
 8004226:	3301      	adds	r3, #1
 8004228:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800422a:	e002      	b.n	8004232 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	3b01      	subs	r3, #1
 8004230:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004232:	4b15      	ldr	r3, [pc, #84]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800423a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800423e:	d102      	bne.n	8004246 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1f2      	bne.n	800422c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004246:	4b10      	ldr	r3, [pc, #64]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800424e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004252:	d112      	bne.n	800427a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e011      	b.n	800427c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004258:	4b0b      	ldr	r3, [pc, #44]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800425a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800425e:	4a0a      	ldr	r2, [pc, #40]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004264:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004268:	e007      	b.n	800427a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800426a:	4b07      	ldr	r3, [pc, #28]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004272:	4a05      	ldr	r2, [pc, #20]	; (8004288 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004274:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004278:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3714      	adds	r7, #20
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	40007000 	.word	0x40007000
 800428c:	20000010 	.word	0x20000010
 8004290:	431bde83 	.word	0x431bde83

08004294 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004298:	4b05      	ldr	r3, [pc, #20]	; (80042b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	4a04      	ldr	r2, [pc, #16]	; (80042b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800429e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042a2:	6093      	str	r3, [r2, #8]
}
 80042a4:	bf00      	nop
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	40007000 	.word	0x40007000

080042b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b088      	sub	sp, #32
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d101      	bne.n	80042c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e2fe      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d075      	beq.n	80043be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042d2:	4b97      	ldr	r3, [pc, #604]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f003 030c 	and.w	r3, r3, #12
 80042da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042dc:	4b94      	ldr	r3, [pc, #592]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	f003 0303 	and.w	r3, r3, #3
 80042e4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	2b0c      	cmp	r3, #12
 80042ea:	d102      	bne.n	80042f2 <HAL_RCC_OscConfig+0x3e>
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	2b03      	cmp	r3, #3
 80042f0:	d002      	beq.n	80042f8 <HAL_RCC_OscConfig+0x44>
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	2b08      	cmp	r3, #8
 80042f6:	d10b      	bne.n	8004310 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042f8:	4b8d      	ldr	r3, [pc, #564]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d05b      	beq.n	80043bc <HAL_RCC_OscConfig+0x108>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d157      	bne.n	80043bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e2d9      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004318:	d106      	bne.n	8004328 <HAL_RCC_OscConfig+0x74>
 800431a:	4b85      	ldr	r3, [pc, #532]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a84      	ldr	r2, [pc, #528]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004324:	6013      	str	r3, [r2, #0]
 8004326:	e01d      	b.n	8004364 <HAL_RCC_OscConfig+0xb0>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004330:	d10c      	bne.n	800434c <HAL_RCC_OscConfig+0x98>
 8004332:	4b7f      	ldr	r3, [pc, #508]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a7e      	ldr	r2, [pc, #504]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004338:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800433c:	6013      	str	r3, [r2, #0]
 800433e:	4b7c      	ldr	r3, [pc, #496]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a7b      	ldr	r2, [pc, #492]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	e00b      	b.n	8004364 <HAL_RCC_OscConfig+0xb0>
 800434c:	4b78      	ldr	r3, [pc, #480]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a77      	ldr	r2, [pc, #476]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004352:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	4b75      	ldr	r3, [pc, #468]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a74      	ldr	r2, [pc, #464]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 800435e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004362:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d013      	beq.n	8004394 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800436c:	f7fd fab2 	bl	80018d4 <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004374:	f7fd faae 	bl	80018d4 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b64      	cmp	r3, #100	; 0x64
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e29e      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004386:	4b6a      	ldr	r3, [pc, #424]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0f0      	beq.n	8004374 <HAL_RCC_OscConfig+0xc0>
 8004392:	e014      	b.n	80043be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004394:	f7fd fa9e 	bl	80018d4 <HAL_GetTick>
 8004398:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800439a:	e008      	b.n	80043ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800439c:	f7fd fa9a 	bl	80018d4 <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	2b64      	cmp	r3, #100	; 0x64
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e28a      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043ae:	4b60      	ldr	r3, [pc, #384]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1f0      	bne.n	800439c <HAL_RCC_OscConfig+0xe8>
 80043ba:	e000      	b.n	80043be <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d075      	beq.n	80044b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ca:	4b59      	ldr	r3, [pc, #356]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f003 030c 	and.w	r3, r3, #12
 80043d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043d4:	4b56      	ldr	r3, [pc, #344]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f003 0303 	and.w	r3, r3, #3
 80043dc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	2b0c      	cmp	r3, #12
 80043e2:	d102      	bne.n	80043ea <HAL_RCC_OscConfig+0x136>
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d002      	beq.n	80043f0 <HAL_RCC_OscConfig+0x13c>
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d11f      	bne.n	8004430 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043f0:	4b4f      	ldr	r3, [pc, #316]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d005      	beq.n	8004408 <HAL_RCC_OscConfig+0x154>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d101      	bne.n	8004408 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e25d      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004408:	4b49      	ldr	r3, [pc, #292]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	691b      	ldr	r3, [r3, #16]
 8004414:	061b      	lsls	r3, r3, #24
 8004416:	4946      	ldr	r1, [pc, #280]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004418:	4313      	orrs	r3, r2
 800441a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800441c:	4b45      	ldr	r3, [pc, #276]	; (8004534 <HAL_RCC_OscConfig+0x280>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4618      	mov	r0, r3
 8004422:	f7fd fa0b 	bl	800183c <HAL_InitTick>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d043      	beq.n	80044b4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e249      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d023      	beq.n	8004480 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004438:	4b3d      	ldr	r3, [pc, #244]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a3c      	ldr	r2, [pc, #240]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 800443e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004442:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004444:	f7fd fa46 	bl	80018d4 <HAL_GetTick>
 8004448:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800444a:	e008      	b.n	800445e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800444c:	f7fd fa42 	bl	80018d4 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	2b02      	cmp	r3, #2
 8004458:	d901      	bls.n	800445e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e232      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800445e:	4b34      	ldr	r3, [pc, #208]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004466:	2b00      	cmp	r3, #0
 8004468:	d0f0      	beq.n	800444c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800446a:	4b31      	ldr	r3, [pc, #196]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	061b      	lsls	r3, r3, #24
 8004478:	492d      	ldr	r1, [pc, #180]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 800447a:	4313      	orrs	r3, r2
 800447c:	604b      	str	r3, [r1, #4]
 800447e:	e01a      	b.n	80044b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004480:	4b2b      	ldr	r3, [pc, #172]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a2a      	ldr	r2, [pc, #168]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004486:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800448a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800448c:	f7fd fa22 	bl	80018d4 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004494:	f7fd fa1e 	bl	80018d4 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e20e      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044a6:	4b22      	ldr	r3, [pc, #136]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1f0      	bne.n	8004494 <HAL_RCC_OscConfig+0x1e0>
 80044b2:	e000      	b.n	80044b6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0308 	and.w	r3, r3, #8
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d041      	beq.n	8004546 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d01c      	beq.n	8004504 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ca:	4b19      	ldr	r3, [pc, #100]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 80044cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044d0:	4a17      	ldr	r2, [pc, #92]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044da:	f7fd f9fb 	bl	80018d4 <HAL_GetTick>
 80044de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044e0:	e008      	b.n	80044f4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044e2:	f7fd f9f7 	bl	80018d4 <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d901      	bls.n	80044f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e1e7      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044f4:	4b0e      	ldr	r3, [pc, #56]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 80044f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0ef      	beq.n	80044e2 <HAL_RCC_OscConfig+0x22e>
 8004502:	e020      	b.n	8004546 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004504:	4b0a      	ldr	r3, [pc, #40]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 8004506:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800450a:	4a09      	ldr	r2, [pc, #36]	; (8004530 <HAL_RCC_OscConfig+0x27c>)
 800450c:	f023 0301 	bic.w	r3, r3, #1
 8004510:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004514:	f7fd f9de 	bl	80018d4 <HAL_GetTick>
 8004518:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800451a:	e00d      	b.n	8004538 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800451c:	f7fd f9da 	bl	80018d4 <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	2b02      	cmp	r3, #2
 8004528:	d906      	bls.n	8004538 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e1ca      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
 800452e:	bf00      	nop
 8004530:	40021000 	.word	0x40021000
 8004534:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004538:	4b8c      	ldr	r3, [pc, #560]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 800453a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1ea      	bne.n	800451c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0304 	and.w	r3, r3, #4
 800454e:	2b00      	cmp	r3, #0
 8004550:	f000 80a6 	beq.w	80046a0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004554:	2300      	movs	r3, #0
 8004556:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004558:	4b84      	ldr	r3, [pc, #528]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 800455a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800455c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d101      	bne.n	8004568 <HAL_RCC_OscConfig+0x2b4>
 8004564:	2301      	movs	r3, #1
 8004566:	e000      	b.n	800456a <HAL_RCC_OscConfig+0x2b6>
 8004568:	2300      	movs	r3, #0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00d      	beq.n	800458a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800456e:	4b7f      	ldr	r3, [pc, #508]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 8004570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004572:	4a7e      	ldr	r2, [pc, #504]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 8004574:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004578:	6593      	str	r3, [r2, #88]	; 0x58
 800457a:	4b7c      	ldr	r3, [pc, #496]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 800457c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800457e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004582:	60fb      	str	r3, [r7, #12]
 8004584:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004586:	2301      	movs	r3, #1
 8004588:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800458a:	4b79      	ldr	r3, [pc, #484]	; (8004770 <HAL_RCC_OscConfig+0x4bc>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004592:	2b00      	cmp	r3, #0
 8004594:	d118      	bne.n	80045c8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004596:	4b76      	ldr	r3, [pc, #472]	; (8004770 <HAL_RCC_OscConfig+0x4bc>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a75      	ldr	r2, [pc, #468]	; (8004770 <HAL_RCC_OscConfig+0x4bc>)
 800459c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045a2:	f7fd f997 	bl	80018d4 <HAL_GetTick>
 80045a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045a8:	e008      	b.n	80045bc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045aa:	f7fd f993 	bl	80018d4 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d901      	bls.n	80045bc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e183      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045bc:	4b6c      	ldr	r3, [pc, #432]	; (8004770 <HAL_RCC_OscConfig+0x4bc>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d0f0      	beq.n	80045aa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d108      	bne.n	80045e2 <HAL_RCC_OscConfig+0x32e>
 80045d0:	4b66      	ldr	r3, [pc, #408]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 80045d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045d6:	4a65      	ldr	r2, [pc, #404]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 80045d8:	f043 0301 	orr.w	r3, r3, #1
 80045dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045e0:	e024      	b.n	800462c <HAL_RCC_OscConfig+0x378>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	2b05      	cmp	r3, #5
 80045e8:	d110      	bne.n	800460c <HAL_RCC_OscConfig+0x358>
 80045ea:	4b60      	ldr	r3, [pc, #384]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 80045ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045f0:	4a5e      	ldr	r2, [pc, #376]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 80045f2:	f043 0304 	orr.w	r3, r3, #4
 80045f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045fa:	4b5c      	ldr	r3, [pc, #368]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 80045fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004600:	4a5a      	ldr	r2, [pc, #360]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 8004602:	f043 0301 	orr.w	r3, r3, #1
 8004606:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800460a:	e00f      	b.n	800462c <HAL_RCC_OscConfig+0x378>
 800460c:	4b57      	ldr	r3, [pc, #348]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 800460e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004612:	4a56      	ldr	r2, [pc, #344]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 8004614:	f023 0301 	bic.w	r3, r3, #1
 8004618:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800461c:	4b53      	ldr	r3, [pc, #332]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 800461e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004622:	4a52      	ldr	r2, [pc, #328]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 8004624:	f023 0304 	bic.w	r3, r3, #4
 8004628:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d016      	beq.n	8004662 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004634:	f7fd f94e 	bl	80018d4 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800463a:	e00a      	b.n	8004652 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800463c:	f7fd f94a 	bl	80018d4 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	f241 3288 	movw	r2, #5000	; 0x1388
 800464a:	4293      	cmp	r3, r2
 800464c:	d901      	bls.n	8004652 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e138      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004652:	4b46      	ldr	r3, [pc, #280]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 8004654:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d0ed      	beq.n	800463c <HAL_RCC_OscConfig+0x388>
 8004660:	e015      	b.n	800468e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004662:	f7fd f937 	bl	80018d4 <HAL_GetTick>
 8004666:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004668:	e00a      	b.n	8004680 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800466a:	f7fd f933 	bl	80018d4 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	f241 3288 	movw	r2, #5000	; 0x1388
 8004678:	4293      	cmp	r3, r2
 800467a:	d901      	bls.n	8004680 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e121      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004680:	4b3a      	ldr	r3, [pc, #232]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 8004682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1ed      	bne.n	800466a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800468e:	7ffb      	ldrb	r3, [r7, #31]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d105      	bne.n	80046a0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004694:	4b35      	ldr	r3, [pc, #212]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 8004696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004698:	4a34      	ldr	r2, [pc, #208]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 800469a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800469e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0320 	and.w	r3, r3, #32
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d03c      	beq.n	8004726 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d01c      	beq.n	80046ee <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80046b4:	4b2d      	ldr	r3, [pc, #180]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 80046b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80046ba:	4a2c      	ldr	r2, [pc, #176]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 80046bc:	f043 0301 	orr.w	r3, r3, #1
 80046c0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c4:	f7fd f906 	bl	80018d4 <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80046ca:	e008      	b.n	80046de <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046cc:	f7fd f902 	bl	80018d4 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e0f2      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80046de:	4b23      	ldr	r3, [pc, #140]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 80046e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80046e4:	f003 0302 	and.w	r3, r3, #2
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d0ef      	beq.n	80046cc <HAL_RCC_OscConfig+0x418>
 80046ec:	e01b      	b.n	8004726 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80046ee:	4b1f      	ldr	r3, [pc, #124]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 80046f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80046f4:	4a1d      	ldr	r2, [pc, #116]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 80046f6:	f023 0301 	bic.w	r3, r3, #1
 80046fa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046fe:	f7fd f8e9 	bl	80018d4 <HAL_GetTick>
 8004702:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004704:	e008      	b.n	8004718 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004706:	f7fd f8e5 	bl	80018d4 <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	2b02      	cmp	r3, #2
 8004712:	d901      	bls.n	8004718 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	e0d5      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004718:	4b14      	ldr	r3, [pc, #80]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 800471a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800471e:	f003 0302 	and.w	r3, r3, #2
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1ef      	bne.n	8004706 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	69db      	ldr	r3, [r3, #28]
 800472a:	2b00      	cmp	r3, #0
 800472c:	f000 80c9 	beq.w	80048c2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004730:	4b0e      	ldr	r3, [pc, #56]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f003 030c 	and.w	r3, r3, #12
 8004738:	2b0c      	cmp	r3, #12
 800473a:	f000 8083 	beq.w	8004844 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	69db      	ldr	r3, [r3, #28]
 8004742:	2b02      	cmp	r3, #2
 8004744:	d15e      	bne.n	8004804 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004746:	4b09      	ldr	r3, [pc, #36]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a08      	ldr	r2, [pc, #32]	; (800476c <HAL_RCC_OscConfig+0x4b8>)
 800474c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004750:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004752:	f7fd f8bf 	bl	80018d4 <HAL_GetTick>
 8004756:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004758:	e00c      	b.n	8004774 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800475a:	f7fd f8bb 	bl	80018d4 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	2b02      	cmp	r3, #2
 8004766:	d905      	bls.n	8004774 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e0ab      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
 800476c:	40021000 	.word	0x40021000
 8004770:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004774:	4b55      	ldr	r3, [pc, #340]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1ec      	bne.n	800475a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004780:	4b52      	ldr	r3, [pc, #328]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 8004782:	68da      	ldr	r2, [r3, #12]
 8004784:	4b52      	ldr	r3, [pc, #328]	; (80048d0 <HAL_RCC_OscConfig+0x61c>)
 8004786:	4013      	ands	r3, r2
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	6a11      	ldr	r1, [r2, #32]
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004790:	3a01      	subs	r2, #1
 8004792:	0112      	lsls	r2, r2, #4
 8004794:	4311      	orrs	r1, r2
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800479a:	0212      	lsls	r2, r2, #8
 800479c:	4311      	orrs	r1, r2
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80047a2:	0852      	lsrs	r2, r2, #1
 80047a4:	3a01      	subs	r2, #1
 80047a6:	0552      	lsls	r2, r2, #21
 80047a8:	4311      	orrs	r1, r2
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80047ae:	0852      	lsrs	r2, r2, #1
 80047b0:	3a01      	subs	r2, #1
 80047b2:	0652      	lsls	r2, r2, #25
 80047b4:	4311      	orrs	r1, r2
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80047ba:	06d2      	lsls	r2, r2, #27
 80047bc:	430a      	orrs	r2, r1
 80047be:	4943      	ldr	r1, [pc, #268]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047c4:	4b41      	ldr	r3, [pc, #260]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a40      	ldr	r2, [pc, #256]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 80047ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047ce:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047d0:	4b3e      	ldr	r3, [pc, #248]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	4a3d      	ldr	r2, [pc, #244]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 80047d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047dc:	f7fd f87a 	bl	80018d4 <HAL_GetTick>
 80047e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047e2:	e008      	b.n	80047f6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047e4:	f7fd f876 	bl	80018d4 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e066      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047f6:	4b35      	ldr	r3, [pc, #212]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0f0      	beq.n	80047e4 <HAL_RCC_OscConfig+0x530>
 8004802:	e05e      	b.n	80048c2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004804:	4b31      	ldr	r3, [pc, #196]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a30      	ldr	r2, [pc, #192]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 800480a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800480e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004810:	f7fd f860 	bl	80018d4 <HAL_GetTick>
 8004814:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004816:	e008      	b.n	800482a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004818:	f7fd f85c 	bl	80018d4 <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	2b02      	cmp	r3, #2
 8004824:	d901      	bls.n	800482a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e04c      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800482a:	4b28      	ldr	r3, [pc, #160]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1f0      	bne.n	8004818 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004836:	4b25      	ldr	r3, [pc, #148]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 8004838:	68da      	ldr	r2, [r3, #12]
 800483a:	4924      	ldr	r1, [pc, #144]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 800483c:	4b25      	ldr	r3, [pc, #148]	; (80048d4 <HAL_RCC_OscConfig+0x620>)
 800483e:	4013      	ands	r3, r2
 8004840:	60cb      	str	r3, [r1, #12]
 8004842:	e03e      	b.n	80048c2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	69db      	ldr	r3, [r3, #28]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d101      	bne.n	8004850 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e039      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004850:	4b1e      	ldr	r3, [pc, #120]	; (80048cc <HAL_RCC_OscConfig+0x618>)
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	f003 0203 	and.w	r2, r3, #3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a1b      	ldr	r3, [r3, #32]
 8004860:	429a      	cmp	r2, r3
 8004862:	d12c      	bne.n	80048be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486e:	3b01      	subs	r3, #1
 8004870:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004872:	429a      	cmp	r2, r3
 8004874:	d123      	bne.n	80048be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004880:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004882:	429a      	cmp	r2, r3
 8004884:	d11b      	bne.n	80048be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004890:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004892:	429a      	cmp	r2, r3
 8004894:	d113      	bne.n	80048be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a0:	085b      	lsrs	r3, r3, #1
 80048a2:	3b01      	subs	r3, #1
 80048a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d109      	bne.n	80048be <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048b4:	085b      	lsrs	r3, r3, #1
 80048b6:	3b01      	subs	r3, #1
 80048b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d001      	beq.n	80048c2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3720      	adds	r7, #32
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40021000 	.word	0x40021000
 80048d0:	019f800c 	.word	0x019f800c
 80048d4:	feeefffc 	.word	0xfeeefffc

080048d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80048e2:	2300      	movs	r3, #0
 80048e4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d101      	bne.n	80048f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e11e      	b.n	8004b2e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048f0:	4b91      	ldr	r3, [pc, #580]	; (8004b38 <HAL_RCC_ClockConfig+0x260>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 030f 	and.w	r3, r3, #15
 80048f8:	683a      	ldr	r2, [r7, #0]
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d910      	bls.n	8004920 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048fe:	4b8e      	ldr	r3, [pc, #568]	; (8004b38 <HAL_RCC_ClockConfig+0x260>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f023 020f 	bic.w	r2, r3, #15
 8004906:	498c      	ldr	r1, [pc, #560]	; (8004b38 <HAL_RCC_ClockConfig+0x260>)
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	4313      	orrs	r3, r2
 800490c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800490e:	4b8a      	ldr	r3, [pc, #552]	; (8004b38 <HAL_RCC_ClockConfig+0x260>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 030f 	and.w	r3, r3, #15
 8004916:	683a      	ldr	r2, [r7, #0]
 8004918:	429a      	cmp	r2, r3
 800491a:	d001      	beq.n	8004920 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e106      	b.n	8004b2e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0301 	and.w	r3, r3, #1
 8004928:	2b00      	cmp	r3, #0
 800492a:	d073      	beq.n	8004a14 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	2b03      	cmp	r3, #3
 8004932:	d129      	bne.n	8004988 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004934:	4b81      	ldr	r3, [pc, #516]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d101      	bne.n	8004944 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e0f4      	b.n	8004b2e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004944:	f000 f99e 	bl	8004c84 <RCC_GetSysClockFreqFromPLLSource>
 8004948:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	4a7c      	ldr	r2, [pc, #496]	; (8004b40 <HAL_RCC_ClockConfig+0x268>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d93f      	bls.n	80049d2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004952:	4b7a      	ldr	r3, [pc, #488]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d009      	beq.n	8004972 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004966:	2b00      	cmp	r3, #0
 8004968:	d033      	beq.n	80049d2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800496e:	2b00      	cmp	r3, #0
 8004970:	d12f      	bne.n	80049d2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004972:	4b72      	ldr	r3, [pc, #456]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800497a:	4a70      	ldr	r2, [pc, #448]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 800497c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004980:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004982:	2380      	movs	r3, #128	; 0x80
 8004984:	617b      	str	r3, [r7, #20]
 8004986:	e024      	b.n	80049d2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	2b02      	cmp	r3, #2
 800498e:	d107      	bne.n	80049a0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004990:	4b6a      	ldr	r3, [pc, #424]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d109      	bne.n	80049b0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e0c6      	b.n	8004b2e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049a0:	4b66      	ldr	r3, [pc, #408]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e0be      	b.n	8004b2e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80049b0:	f000 f8ce 	bl	8004b50 <HAL_RCC_GetSysClockFreq>
 80049b4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	4a61      	ldr	r2, [pc, #388]	; (8004b40 <HAL_RCC_ClockConfig+0x268>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d909      	bls.n	80049d2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80049be:	4b5f      	ldr	r3, [pc, #380]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049c6:	4a5d      	ldr	r2, [pc, #372]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 80049c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049cc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80049ce:	2380      	movs	r3, #128	; 0x80
 80049d0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80049d2:	4b5a      	ldr	r3, [pc, #360]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f023 0203 	bic.w	r2, r3, #3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	4957      	ldr	r1, [pc, #348]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049e4:	f7fc ff76 	bl	80018d4 <HAL_GetTick>
 80049e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ea:	e00a      	b.n	8004a02 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049ec:	f7fc ff72 	bl	80018d4 <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e095      	b.n	8004b2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a02:	4b4e      	ldr	r3, [pc, #312]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f003 020c 	and.w	r2, r3, #12
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d1eb      	bne.n	80049ec <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0302 	and.w	r3, r3, #2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d023      	beq.n	8004a68 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0304 	and.w	r3, r3, #4
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d005      	beq.n	8004a38 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a2c:	4b43      	ldr	r3, [pc, #268]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	4a42      	ldr	r2, [pc, #264]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004a32:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004a36:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0308 	and.w	r3, r3, #8
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d007      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004a44:	4b3d      	ldr	r3, [pc, #244]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004a4c:	4a3b      	ldr	r2, [pc, #236]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004a4e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004a52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a54:	4b39      	ldr	r3, [pc, #228]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	4936      	ldr	r1, [pc, #216]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	608b      	str	r3, [r1, #8]
 8004a66:	e008      	b.n	8004a7a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	2b80      	cmp	r3, #128	; 0x80
 8004a6c:	d105      	bne.n	8004a7a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004a6e:	4b33      	ldr	r3, [pc, #204]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	4a32      	ldr	r2, [pc, #200]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004a74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a78:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a7a:	4b2f      	ldr	r3, [pc, #188]	; (8004b38 <HAL_RCC_ClockConfig+0x260>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 030f 	and.w	r3, r3, #15
 8004a82:	683a      	ldr	r2, [r7, #0]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d21d      	bcs.n	8004ac4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a88:	4b2b      	ldr	r3, [pc, #172]	; (8004b38 <HAL_RCC_ClockConfig+0x260>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f023 020f 	bic.w	r2, r3, #15
 8004a90:	4929      	ldr	r1, [pc, #164]	; (8004b38 <HAL_RCC_ClockConfig+0x260>)
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004a98:	f7fc ff1c 	bl	80018d4 <HAL_GetTick>
 8004a9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a9e:	e00a      	b.n	8004ab6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aa0:	f7fc ff18 	bl	80018d4 <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d901      	bls.n	8004ab6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e03b      	b.n	8004b2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ab6:	4b20      	ldr	r3, [pc, #128]	; (8004b38 <HAL_RCC_ClockConfig+0x260>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 030f 	and.w	r3, r3, #15
 8004abe:	683a      	ldr	r2, [r7, #0]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d1ed      	bne.n	8004aa0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0304 	and.w	r3, r3, #4
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d008      	beq.n	8004ae2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ad0:	4b1a      	ldr	r3, [pc, #104]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	4917      	ldr	r1, [pc, #92]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0308 	and.w	r3, r3, #8
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d009      	beq.n	8004b02 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004aee:	4b13      	ldr	r3, [pc, #76]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	00db      	lsls	r3, r3, #3
 8004afc:	490f      	ldr	r1, [pc, #60]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004afe:	4313      	orrs	r3, r2
 8004b00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b02:	f000 f825 	bl	8004b50 <HAL_RCC_GetSysClockFreq>
 8004b06:	4602      	mov	r2, r0
 8004b08:	4b0c      	ldr	r3, [pc, #48]	; (8004b3c <HAL_RCC_ClockConfig+0x264>)
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	091b      	lsrs	r3, r3, #4
 8004b0e:	f003 030f 	and.w	r3, r3, #15
 8004b12:	490c      	ldr	r1, [pc, #48]	; (8004b44 <HAL_RCC_ClockConfig+0x26c>)
 8004b14:	5ccb      	ldrb	r3, [r1, r3]
 8004b16:	f003 031f 	and.w	r3, r3, #31
 8004b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b1e:	4a0a      	ldr	r2, [pc, #40]	; (8004b48 <HAL_RCC_ClockConfig+0x270>)
 8004b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004b22:	4b0a      	ldr	r3, [pc, #40]	; (8004b4c <HAL_RCC_ClockConfig+0x274>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7fc fe88 	bl	800183c <HAL_InitTick>
 8004b2c:	4603      	mov	r3, r0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3718      	adds	r7, #24
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	40022000 	.word	0x40022000
 8004b3c:	40021000 	.word	0x40021000
 8004b40:	04c4b400 	.word	0x04c4b400
 8004b44:	0800854c 	.word	0x0800854c
 8004b48:	20000010 	.word	0x20000010
 8004b4c:	20000014 	.word	0x20000014

08004b50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b087      	sub	sp, #28
 8004b54:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004b56:	4b2c      	ldr	r3, [pc, #176]	; (8004c08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	f003 030c 	and.w	r3, r3, #12
 8004b5e:	2b04      	cmp	r3, #4
 8004b60:	d102      	bne.n	8004b68 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004b62:	4b2a      	ldr	r3, [pc, #168]	; (8004c0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b64:	613b      	str	r3, [r7, #16]
 8004b66:	e047      	b.n	8004bf8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004b68:	4b27      	ldr	r3, [pc, #156]	; (8004c08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f003 030c 	and.w	r3, r3, #12
 8004b70:	2b08      	cmp	r3, #8
 8004b72:	d102      	bne.n	8004b7a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004b74:	4b26      	ldr	r3, [pc, #152]	; (8004c10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004b76:	613b      	str	r3, [r7, #16]
 8004b78:	e03e      	b.n	8004bf8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004b7a:	4b23      	ldr	r3, [pc, #140]	; (8004c08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f003 030c 	and.w	r3, r3, #12
 8004b82:	2b0c      	cmp	r3, #12
 8004b84:	d136      	bne.n	8004bf4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b86:	4b20      	ldr	r3, [pc, #128]	; (8004c08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	f003 0303 	and.w	r3, r3, #3
 8004b8e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b90:	4b1d      	ldr	r3, [pc, #116]	; (8004c08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	091b      	lsrs	r3, r3, #4
 8004b96:	f003 030f 	and.w	r3, r3, #15
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2b03      	cmp	r3, #3
 8004ba2:	d10c      	bne.n	8004bbe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ba4:	4a1a      	ldr	r2, [pc, #104]	; (8004c10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bac:	4a16      	ldr	r2, [pc, #88]	; (8004c08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bae:	68d2      	ldr	r2, [r2, #12]
 8004bb0:	0a12      	lsrs	r2, r2, #8
 8004bb2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004bb6:	fb02 f303 	mul.w	r3, r2, r3
 8004bba:	617b      	str	r3, [r7, #20]
      break;
 8004bbc:	e00c      	b.n	8004bd8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004bbe:	4a13      	ldr	r2, [pc, #76]	; (8004c0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc6:	4a10      	ldr	r2, [pc, #64]	; (8004c08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bc8:	68d2      	ldr	r2, [r2, #12]
 8004bca:	0a12      	lsrs	r2, r2, #8
 8004bcc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004bd0:	fb02 f303 	mul.w	r3, r2, r3
 8004bd4:	617b      	str	r3, [r7, #20]
      break;
 8004bd6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004bd8:	4b0b      	ldr	r3, [pc, #44]	; (8004c08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	0e5b      	lsrs	r3, r3, #25
 8004bde:	f003 0303 	and.w	r3, r3, #3
 8004be2:	3301      	adds	r3, #1
 8004be4:	005b      	lsls	r3, r3, #1
 8004be6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004be8:	697a      	ldr	r2, [r7, #20]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf0:	613b      	str	r3, [r7, #16]
 8004bf2:	e001      	b.n	8004bf8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004bf8:	693b      	ldr	r3, [r7, #16]
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	371c      	adds	r7, #28
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	40021000 	.word	0x40021000
 8004c0c:	00f42400 	.word	0x00f42400
 8004c10:	016e3600 	.word	0x016e3600

08004c14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c14:	b480      	push	{r7}
 8004c16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c18:	4b03      	ldr	r3, [pc, #12]	; (8004c28 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	20000010 	.word	0x20000010

08004c2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c30:	f7ff fff0 	bl	8004c14 <HAL_RCC_GetHCLKFreq>
 8004c34:	4602      	mov	r2, r0
 8004c36:	4b06      	ldr	r3, [pc, #24]	; (8004c50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	0a1b      	lsrs	r3, r3, #8
 8004c3c:	f003 0307 	and.w	r3, r3, #7
 8004c40:	4904      	ldr	r1, [pc, #16]	; (8004c54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c42:	5ccb      	ldrb	r3, [r1, r3]
 8004c44:	f003 031f 	and.w	r3, r3, #31
 8004c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	40021000 	.word	0x40021000
 8004c54:	0800855c 	.word	0x0800855c

08004c58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004c5c:	f7ff ffda 	bl	8004c14 <HAL_RCC_GetHCLKFreq>
 8004c60:	4602      	mov	r2, r0
 8004c62:	4b06      	ldr	r3, [pc, #24]	; (8004c7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	0adb      	lsrs	r3, r3, #11
 8004c68:	f003 0307 	and.w	r3, r3, #7
 8004c6c:	4904      	ldr	r1, [pc, #16]	; (8004c80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004c6e:	5ccb      	ldrb	r3, [r1, r3]
 8004c70:	f003 031f 	and.w	r3, r3, #31
 8004c74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	0800855c 	.word	0x0800855c

08004c84 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b087      	sub	sp, #28
 8004c88:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c8a:	4b1e      	ldr	r3, [pc, #120]	; (8004d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	f003 0303 	and.w	r3, r3, #3
 8004c92:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c94:	4b1b      	ldr	r3, [pc, #108]	; (8004d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	091b      	lsrs	r3, r3, #4
 8004c9a:	f003 030f 	and.w	r3, r3, #15
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	2b03      	cmp	r3, #3
 8004ca6:	d10c      	bne.n	8004cc2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ca8:	4a17      	ldr	r2, [pc, #92]	; (8004d08 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb0:	4a14      	ldr	r2, [pc, #80]	; (8004d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004cb2:	68d2      	ldr	r2, [r2, #12]
 8004cb4:	0a12      	lsrs	r2, r2, #8
 8004cb6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004cba:	fb02 f303 	mul.w	r3, r2, r3
 8004cbe:	617b      	str	r3, [r7, #20]
    break;
 8004cc0:	e00c      	b.n	8004cdc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004cc2:	4a12      	ldr	r2, [pc, #72]	; (8004d0c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cca:	4a0e      	ldr	r2, [pc, #56]	; (8004d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ccc:	68d2      	ldr	r2, [r2, #12]
 8004cce:	0a12      	lsrs	r2, r2, #8
 8004cd0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004cd4:	fb02 f303 	mul.w	r3, r2, r3
 8004cd8:	617b      	str	r3, [r7, #20]
    break;
 8004cda:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004cdc:	4b09      	ldr	r3, [pc, #36]	; (8004d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	0e5b      	lsrs	r3, r3, #25
 8004ce2:	f003 0303 	and.w	r3, r3, #3
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	005b      	lsls	r3, r3, #1
 8004cea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004cec:	697a      	ldr	r2, [r7, #20]
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004cf6:	687b      	ldr	r3, [r7, #4]
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	371c      	adds	r7, #28
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr
 8004d04:	40021000 	.word	0x40021000
 8004d08:	016e3600 	.word	0x016e3600
 8004d0c:	00f42400 	.word	0x00f42400

08004d10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b086      	sub	sp, #24
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d18:	2300      	movs	r3, #0
 8004d1a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f000 8098 	beq.w	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d32:	4b43      	ldr	r3, [pc, #268]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d10d      	bne.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d3e:	4b40      	ldr	r3, [pc, #256]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d42:	4a3f      	ldr	r2, [pc, #252]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d48:	6593      	str	r3, [r2, #88]	; 0x58
 8004d4a:	4b3d      	ldr	r3, [pc, #244]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d52:	60bb      	str	r3, [r7, #8]
 8004d54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d56:	2301      	movs	r3, #1
 8004d58:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d5a:	4b3a      	ldr	r3, [pc, #232]	; (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a39      	ldr	r2, [pc, #228]	; (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004d60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d64:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d66:	f7fc fdb5 	bl	80018d4 <HAL_GetTick>
 8004d6a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d6c:	e009      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d6e:	f7fc fdb1 	bl	80018d4 <HAL_GetTick>
 8004d72:	4602      	mov	r2, r0
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d902      	bls.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	74fb      	strb	r3, [r7, #19]
        break;
 8004d80:	e005      	b.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d82:	4b30      	ldr	r3, [pc, #192]	; (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d0ef      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004d8e:	7cfb      	ldrb	r3, [r7, #19]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d159      	bne.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004d94:	4b2a      	ldr	r3, [pc, #168]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d9e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d01e      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d019      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004db0:	4b23      	ldr	r3, [pc, #140]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004dbc:	4b20      	ldr	r3, [pc, #128]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dc2:	4a1f      	ldr	r2, [pc, #124]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004dcc:	4b1c      	ldr	r3, [pc, #112]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd2:	4a1b      	ldr	r2, [pc, #108]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ddc:	4a18      	ldr	r2, [pc, #96]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d016      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dee:	f7fc fd71 	bl	80018d4 <HAL_GetTick>
 8004df2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004df4:	e00b      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004df6:	f7fc fd6d 	bl	80018d4 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d902      	bls.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004e08:	2303      	movs	r3, #3
 8004e0a:	74fb      	strb	r3, [r7, #19]
            break;
 8004e0c:	e006      	b.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e0e:	4b0c      	ldr	r3, [pc, #48]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e14:	f003 0302 	and.w	r3, r3, #2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d0ec      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004e1c:	7cfb      	ldrb	r3, [r7, #19]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10b      	bne.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e22:	4b07      	ldr	r3, [pc, #28]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e30:	4903      	ldr	r1, [pc, #12]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004e38:	e008      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e3a:	7cfb      	ldrb	r3, [r7, #19]
 8004e3c:	74bb      	strb	r3, [r7, #18]
 8004e3e:	e005      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e40:	40021000 	.word	0x40021000
 8004e44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e48:	7cfb      	ldrb	r3, [r7, #19]
 8004e4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e4c:	7c7b      	ldrb	r3, [r7, #17]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d105      	bne.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e52:	4ba7      	ldr	r3, [pc, #668]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e56:	4aa6      	ldr	r2, [pc, #664]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e5c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00a      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e6a:	4ba1      	ldr	r3, [pc, #644]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e70:	f023 0203 	bic.w	r2, r3, #3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	499d      	ldr	r1, [pc, #628]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0302 	and.w	r3, r3, #2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00a      	beq.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e8c:	4b98      	ldr	r3, [pc, #608]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e92:	f023 020c 	bic.w	r2, r3, #12
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	4995      	ldr	r1, [pc, #596]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0304 	and.w	r3, r3, #4
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00a      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004eae:	4b90      	ldr	r3, [pc, #576]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eb4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	498c      	ldr	r1, [pc, #560]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0308 	and.w	r3, r3, #8
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00a      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ed0:	4b87      	ldr	r3, [pc, #540]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ed6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	4984      	ldr	r1, [pc, #528]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0310 	and.w	r3, r3, #16
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00a      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ef2:	4b7f      	ldr	r3, [pc, #508]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	695b      	ldr	r3, [r3, #20]
 8004f00:	497b      	ldr	r1, [pc, #492]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0320 	and.w	r3, r3, #32
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00a      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f14:	4b76      	ldr	r3, [pc, #472]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f1a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	4973      	ldr	r1, [pc, #460]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00a      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f36:	4b6e      	ldr	r3, [pc, #440]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f3c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	69db      	ldr	r3, [r3, #28]
 8004f44:	496a      	ldr	r1, [pc, #424]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00a      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f58:	4b65      	ldr	r3, [pc, #404]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f5e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	4962      	ldr	r1, [pc, #392]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00a      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f7a:	4b5d      	ldr	r3, [pc, #372]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f88:	4959      	ldr	r1, [pc, #356]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00a      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004f9c:	4b54      	ldr	r3, [pc, #336]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004fa2:	f023 0203 	bic.w	r2, r3, #3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004faa:	4951      	ldr	r1, [pc, #324]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00a      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fbe:	4b4c      	ldr	r3, [pc, #304]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fcc:	4948      	ldr	r1, [pc, #288]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d015      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004fe0:	4b43      	ldr	r3, [pc, #268]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fe6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fee:	4940      	ldr	r1, [pc, #256]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ffe:	d105      	bne.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005000:	4b3b      	ldr	r3, [pc, #236]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	4a3a      	ldr	r2, [pc, #232]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005006:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800500a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005014:	2b00      	cmp	r3, #0
 8005016:	d015      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005018:	4b35      	ldr	r3, [pc, #212]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800501a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800501e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005026:	4932      	ldr	r1, [pc, #200]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005028:	4313      	orrs	r3, r2
 800502a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005032:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005036:	d105      	bne.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005038:	4b2d      	ldr	r3, [pc, #180]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	4a2c      	ldr	r2, [pc, #176]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800503e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005042:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d015      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005050:	4b27      	ldr	r3, [pc, #156]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005056:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505e:	4924      	ldr	r1, [pc, #144]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005060:	4313      	orrs	r3, r2
 8005062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800506a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800506e:	d105      	bne.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005070:	4b1f      	ldr	r3, [pc, #124]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	4a1e      	ldr	r2, [pc, #120]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005076:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800507a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005084:	2b00      	cmp	r3, #0
 8005086:	d015      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005088:	4b19      	ldr	r3, [pc, #100]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800508a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800508e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005096:	4916      	ldr	r1, [pc, #88]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005098:	4313      	orrs	r3, r2
 800509a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050a6:	d105      	bne.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050a8:	4b11      	ldr	r3, [pc, #68]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	4a10      	ldr	r2, [pc, #64]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050b2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d019      	beq.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050c0:	4b0b      	ldr	r3, [pc, #44]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	4908      	ldr	r1, [pc, #32]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050d0:	4313      	orrs	r3, r2
 80050d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050de:	d109      	bne.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050e0:	4b03      	ldr	r3, [pc, #12]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	4a02      	ldr	r2, [pc, #8]	; (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050ea:	60d3      	str	r3, [r2, #12]
 80050ec:	e002      	b.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80050ee:	bf00      	nop
 80050f0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d015      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005100:	4b29      	ldr	r3, [pc, #164]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005106:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800510e:	4926      	ldr	r1, [pc, #152]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005110:	4313      	orrs	r3, r2
 8005112:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800511a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800511e:	d105      	bne.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005120:	4b21      	ldr	r3, [pc, #132]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	4a20      	ldr	r2, [pc, #128]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005126:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800512a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d015      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005138:	4b1b      	ldr	r3, [pc, #108]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800513a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800513e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005146:	4918      	ldr	r1, [pc, #96]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005148:	4313      	orrs	r3, r2
 800514a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005152:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005156:	d105      	bne.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005158:	4b13      	ldr	r3, [pc, #76]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	4a12      	ldr	r2, [pc, #72]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800515e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005162:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d015      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005170:	4b0d      	ldr	r3, [pc, #52]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005172:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005176:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800517e:	490a      	ldr	r1, [pc, #40]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005180:	4313      	orrs	r3, r2
 8005182:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800518a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800518e:	d105      	bne.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005190:	4b05      	ldr	r3, [pc, #20]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	4a04      	ldr	r2, [pc, #16]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005196:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800519a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800519c:	7cbb      	ldrb	r3, [r7, #18]
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3718      	adds	r7, #24
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	40021000 	.word	0x40021000

080051ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d101      	bne.n	80051be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e049      	b.n	8005252 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d106      	bne.n	80051d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f7fc f9fe 	bl	80015d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2202      	movs	r2, #2
 80051dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	3304      	adds	r3, #4
 80051e8:	4619      	mov	r1, r3
 80051ea:	4610      	mov	r0, r2
 80051ec:	f000 fed0 	bl	8005f90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
	...

0800525c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b01      	cmp	r3, #1
 800526e:	d001      	beq.n	8005274 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e04c      	b.n	800530e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2202      	movs	r2, #2
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a26      	ldr	r2, [pc, #152]	; (800531c <HAL_TIM_Base_Start+0xc0>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d022      	beq.n	80052cc <HAL_TIM_Base_Start+0x70>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800528e:	d01d      	beq.n	80052cc <HAL_TIM_Base_Start+0x70>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a22      	ldr	r2, [pc, #136]	; (8005320 <HAL_TIM_Base_Start+0xc4>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d018      	beq.n	80052cc <HAL_TIM_Base_Start+0x70>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a21      	ldr	r2, [pc, #132]	; (8005324 <HAL_TIM_Base_Start+0xc8>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d013      	beq.n	80052cc <HAL_TIM_Base_Start+0x70>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a1f      	ldr	r2, [pc, #124]	; (8005328 <HAL_TIM_Base_Start+0xcc>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d00e      	beq.n	80052cc <HAL_TIM_Base_Start+0x70>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a1e      	ldr	r2, [pc, #120]	; (800532c <HAL_TIM_Base_Start+0xd0>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d009      	beq.n	80052cc <HAL_TIM_Base_Start+0x70>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a1c      	ldr	r2, [pc, #112]	; (8005330 <HAL_TIM_Base_Start+0xd4>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d004      	beq.n	80052cc <HAL_TIM_Base_Start+0x70>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a1b      	ldr	r2, [pc, #108]	; (8005334 <HAL_TIM_Base_Start+0xd8>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d115      	bne.n	80052f8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689a      	ldr	r2, [r3, #8]
 80052d2:	4b19      	ldr	r3, [pc, #100]	; (8005338 <HAL_TIM_Base_Start+0xdc>)
 80052d4:	4013      	ands	r3, r2
 80052d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2b06      	cmp	r3, #6
 80052dc:	d015      	beq.n	800530a <HAL_TIM_Base_Start+0xae>
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052e4:	d011      	beq.n	800530a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f042 0201 	orr.w	r2, r2, #1
 80052f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052f6:	e008      	b.n	800530a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f042 0201 	orr.w	r2, r2, #1
 8005306:	601a      	str	r2, [r3, #0]
 8005308:	e000      	b.n	800530c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800530a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	40012c00 	.word	0x40012c00
 8005320:	40000400 	.word	0x40000400
 8005324:	40000800 	.word	0x40000800
 8005328:	40000c00 	.word	0x40000c00
 800532c:	40013400 	.word	0x40013400
 8005330:	40014000 	.word	0x40014000
 8005334:	40015000 	.word	0x40015000
 8005338:	00010007 	.word	0x00010007

0800533c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b01      	cmp	r3, #1
 800534e:	d001      	beq.n	8005354 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e054      	b.n	80053fe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2202      	movs	r2, #2
 8005358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68da      	ldr	r2, [r3, #12]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f042 0201 	orr.w	r2, r2, #1
 800536a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a26      	ldr	r2, [pc, #152]	; (800540c <HAL_TIM_Base_Start_IT+0xd0>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d022      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800537e:	d01d      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a22      	ldr	r2, [pc, #136]	; (8005410 <HAL_TIM_Base_Start_IT+0xd4>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d018      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a21      	ldr	r2, [pc, #132]	; (8005414 <HAL_TIM_Base_Start_IT+0xd8>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d013      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a1f      	ldr	r2, [pc, #124]	; (8005418 <HAL_TIM_Base_Start_IT+0xdc>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d00e      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a1e      	ldr	r2, [pc, #120]	; (800541c <HAL_TIM_Base_Start_IT+0xe0>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d009      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a1c      	ldr	r2, [pc, #112]	; (8005420 <HAL_TIM_Base_Start_IT+0xe4>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d004      	beq.n	80053bc <HAL_TIM_Base_Start_IT+0x80>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a1b      	ldr	r2, [pc, #108]	; (8005424 <HAL_TIM_Base_Start_IT+0xe8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d115      	bne.n	80053e8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	689a      	ldr	r2, [r3, #8]
 80053c2:	4b19      	ldr	r3, [pc, #100]	; (8005428 <HAL_TIM_Base_Start_IT+0xec>)
 80053c4:	4013      	ands	r3, r2
 80053c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2b06      	cmp	r3, #6
 80053cc:	d015      	beq.n	80053fa <HAL_TIM_Base_Start_IT+0xbe>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053d4:	d011      	beq.n	80053fa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f042 0201 	orr.w	r2, r2, #1
 80053e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053e6:	e008      	b.n	80053fa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f042 0201 	orr.w	r2, r2, #1
 80053f6:	601a      	str	r2, [r3, #0]
 80053f8:	e000      	b.n	80053fc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3714      	adds	r7, #20
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	40012c00 	.word	0x40012c00
 8005410:	40000400 	.word	0x40000400
 8005414:	40000800 	.word	0x40000800
 8005418:	40000c00 	.word	0x40000c00
 800541c:	40013400 	.word	0x40013400
 8005420:	40014000 	.word	0x40014000
 8005424:	40015000 	.word	0x40015000
 8005428:	00010007 	.word	0x00010007

0800542c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e049      	b.n	80054d2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d106      	bne.n	8005458 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7fc f89e 	bl	8001594 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	3304      	adds	r3, #4
 8005468:	4619      	mov	r1, r3
 800546a:	4610      	mov	r0, r2
 800546c:	f000 fd90 	bl	8005f90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3708      	adds	r7, #8
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
	...

080054dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d109      	bne.n	8005500 <HAL_TIM_PWM_Start+0x24>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	bf14      	ite	ne
 80054f8:	2301      	movne	r3, #1
 80054fa:	2300      	moveq	r3, #0
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	e03c      	b.n	800557a <HAL_TIM_PWM_Start+0x9e>
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	2b04      	cmp	r3, #4
 8005504:	d109      	bne.n	800551a <HAL_TIM_PWM_Start+0x3e>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b01      	cmp	r3, #1
 8005510:	bf14      	ite	ne
 8005512:	2301      	movne	r3, #1
 8005514:	2300      	moveq	r3, #0
 8005516:	b2db      	uxtb	r3, r3
 8005518:	e02f      	b.n	800557a <HAL_TIM_PWM_Start+0x9e>
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	2b08      	cmp	r3, #8
 800551e:	d109      	bne.n	8005534 <HAL_TIM_PWM_Start+0x58>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005526:	b2db      	uxtb	r3, r3
 8005528:	2b01      	cmp	r3, #1
 800552a:	bf14      	ite	ne
 800552c:	2301      	movne	r3, #1
 800552e:	2300      	moveq	r3, #0
 8005530:	b2db      	uxtb	r3, r3
 8005532:	e022      	b.n	800557a <HAL_TIM_PWM_Start+0x9e>
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	2b0c      	cmp	r3, #12
 8005538:	d109      	bne.n	800554e <HAL_TIM_PWM_Start+0x72>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005540:	b2db      	uxtb	r3, r3
 8005542:	2b01      	cmp	r3, #1
 8005544:	bf14      	ite	ne
 8005546:	2301      	movne	r3, #1
 8005548:	2300      	moveq	r3, #0
 800554a:	b2db      	uxtb	r3, r3
 800554c:	e015      	b.n	800557a <HAL_TIM_PWM_Start+0x9e>
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	2b10      	cmp	r3, #16
 8005552:	d109      	bne.n	8005568 <HAL_TIM_PWM_Start+0x8c>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800555a:	b2db      	uxtb	r3, r3
 800555c:	2b01      	cmp	r3, #1
 800555e:	bf14      	ite	ne
 8005560:	2301      	movne	r3, #1
 8005562:	2300      	moveq	r3, #0
 8005564:	b2db      	uxtb	r3, r3
 8005566:	e008      	b.n	800557a <HAL_TIM_PWM_Start+0x9e>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800556e:	b2db      	uxtb	r3, r3
 8005570:	2b01      	cmp	r3, #1
 8005572:	bf14      	ite	ne
 8005574:	2301      	movne	r3, #1
 8005576:	2300      	moveq	r3, #0
 8005578:	b2db      	uxtb	r3, r3
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e0a6      	b.n	80056d0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d104      	bne.n	8005592 <HAL_TIM_PWM_Start+0xb6>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2202      	movs	r2, #2
 800558c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005590:	e023      	b.n	80055da <HAL_TIM_PWM_Start+0xfe>
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	2b04      	cmp	r3, #4
 8005596:	d104      	bne.n	80055a2 <HAL_TIM_PWM_Start+0xc6>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2202      	movs	r2, #2
 800559c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055a0:	e01b      	b.n	80055da <HAL_TIM_PWM_Start+0xfe>
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d104      	bne.n	80055b2 <HAL_TIM_PWM_Start+0xd6>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2202      	movs	r2, #2
 80055ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055b0:	e013      	b.n	80055da <HAL_TIM_PWM_Start+0xfe>
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	2b0c      	cmp	r3, #12
 80055b6:	d104      	bne.n	80055c2 <HAL_TIM_PWM_Start+0xe6>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2202      	movs	r2, #2
 80055bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80055c0:	e00b      	b.n	80055da <HAL_TIM_PWM_Start+0xfe>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	2b10      	cmp	r3, #16
 80055c6:	d104      	bne.n	80055d2 <HAL_TIM_PWM_Start+0xf6>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2202      	movs	r2, #2
 80055cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055d0:	e003      	b.n	80055da <HAL_TIM_PWM_Start+0xfe>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2202      	movs	r2, #2
 80055d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2201      	movs	r2, #1
 80055e0:	6839      	ldr	r1, [r7, #0]
 80055e2:	4618      	mov	r0, r3
 80055e4:	f001 f94e 	bl	8006884 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a3a      	ldr	r2, [pc, #232]	; (80056d8 <HAL_TIM_PWM_Start+0x1fc>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d018      	beq.n	8005624 <HAL_TIM_PWM_Start+0x148>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a39      	ldr	r2, [pc, #228]	; (80056dc <HAL_TIM_PWM_Start+0x200>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d013      	beq.n	8005624 <HAL_TIM_PWM_Start+0x148>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a37      	ldr	r2, [pc, #220]	; (80056e0 <HAL_TIM_PWM_Start+0x204>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d00e      	beq.n	8005624 <HAL_TIM_PWM_Start+0x148>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a36      	ldr	r2, [pc, #216]	; (80056e4 <HAL_TIM_PWM_Start+0x208>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d009      	beq.n	8005624 <HAL_TIM_PWM_Start+0x148>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a34      	ldr	r2, [pc, #208]	; (80056e8 <HAL_TIM_PWM_Start+0x20c>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d004      	beq.n	8005624 <HAL_TIM_PWM_Start+0x148>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a33      	ldr	r2, [pc, #204]	; (80056ec <HAL_TIM_PWM_Start+0x210>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d101      	bne.n	8005628 <HAL_TIM_PWM_Start+0x14c>
 8005624:	2301      	movs	r3, #1
 8005626:	e000      	b.n	800562a <HAL_TIM_PWM_Start+0x14e>
 8005628:	2300      	movs	r3, #0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d007      	beq.n	800563e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800563c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a25      	ldr	r2, [pc, #148]	; (80056d8 <HAL_TIM_PWM_Start+0x1fc>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d022      	beq.n	800568e <HAL_TIM_PWM_Start+0x1b2>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005650:	d01d      	beq.n	800568e <HAL_TIM_PWM_Start+0x1b2>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a26      	ldr	r2, [pc, #152]	; (80056f0 <HAL_TIM_PWM_Start+0x214>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d018      	beq.n	800568e <HAL_TIM_PWM_Start+0x1b2>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a24      	ldr	r2, [pc, #144]	; (80056f4 <HAL_TIM_PWM_Start+0x218>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d013      	beq.n	800568e <HAL_TIM_PWM_Start+0x1b2>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a23      	ldr	r2, [pc, #140]	; (80056f8 <HAL_TIM_PWM_Start+0x21c>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d00e      	beq.n	800568e <HAL_TIM_PWM_Start+0x1b2>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a19      	ldr	r2, [pc, #100]	; (80056dc <HAL_TIM_PWM_Start+0x200>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d009      	beq.n	800568e <HAL_TIM_PWM_Start+0x1b2>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a18      	ldr	r2, [pc, #96]	; (80056e0 <HAL_TIM_PWM_Start+0x204>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d004      	beq.n	800568e <HAL_TIM_PWM_Start+0x1b2>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a18      	ldr	r2, [pc, #96]	; (80056ec <HAL_TIM_PWM_Start+0x210>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d115      	bne.n	80056ba <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	689a      	ldr	r2, [r3, #8]
 8005694:	4b19      	ldr	r3, [pc, #100]	; (80056fc <HAL_TIM_PWM_Start+0x220>)
 8005696:	4013      	ands	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2b06      	cmp	r3, #6
 800569e:	d015      	beq.n	80056cc <HAL_TIM_PWM_Start+0x1f0>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056a6:	d011      	beq.n	80056cc <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f042 0201 	orr.w	r2, r2, #1
 80056b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056b8:	e008      	b.n	80056cc <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f042 0201 	orr.w	r2, r2, #1
 80056c8:	601a      	str	r2, [r3, #0]
 80056ca:	e000      	b.n	80056ce <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80056ce:	2300      	movs	r3, #0
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3710      	adds	r7, #16
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}
 80056d8:	40012c00 	.word	0x40012c00
 80056dc:	40013400 	.word	0x40013400
 80056e0:	40014000 	.word	0x40014000
 80056e4:	40014400 	.word	0x40014400
 80056e8:	40014800 	.word	0x40014800
 80056ec:	40015000 	.word	0x40015000
 80056f0:	40000400 	.word	0x40000400
 80056f4:	40000800 	.word	0x40000800
 80056f8:	40000c00 	.word	0x40000c00
 80056fc:	00010007 	.word	0x00010007

08005700 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d101      	bne.n	8005714 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e097      	b.n	8005844 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800571a:	b2db      	uxtb	r3, r3
 800571c:	2b00      	cmp	r3, #0
 800571e:	d106      	bne.n	800572e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f7fb fef1 	bl	8001510 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2202      	movs	r2, #2
 8005732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	6812      	ldr	r2, [r2, #0]
 8005740:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005744:	f023 0307 	bic.w	r3, r3, #7
 8005748:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	3304      	adds	r3, #4
 8005752:	4619      	mov	r1, r3
 8005754:	4610      	mov	r0, r2
 8005756:	f000 fc1b 	bl	8005f90 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	699b      	ldr	r3, [r3, #24]
 8005768:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	6a1b      	ldr	r3, [r3, #32]
 8005770:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	697a      	ldr	r2, [r7, #20]
 8005778:	4313      	orrs	r3, r2
 800577a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005782:	f023 0303 	bic.w	r3, r3, #3
 8005786:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	699b      	ldr	r3, [r3, #24]
 8005790:	021b      	lsls	r3, r3, #8
 8005792:	4313      	orrs	r3, r2
 8005794:	693a      	ldr	r2, [r7, #16]
 8005796:	4313      	orrs	r3, r2
 8005798:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80057a0:	f023 030c 	bic.w	r3, r3, #12
 80057a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	68da      	ldr	r2, [r3, #12]
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	021b      	lsls	r3, r3, #8
 80057bc:	4313      	orrs	r3, r2
 80057be:	693a      	ldr	r2, [r7, #16]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	011a      	lsls	r2, r3, #4
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	6a1b      	ldr	r3, [r3, #32]
 80057ce:	031b      	lsls	r3, r3, #12
 80057d0:	4313      	orrs	r3, r2
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80057de:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80057e6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	685a      	ldr	r2, [r3, #4]
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	011b      	lsls	r3, r3, #4
 80057f2:	4313      	orrs	r3, r2
 80057f4:	68fa      	ldr	r2, [r7, #12]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	697a      	ldr	r2, [r7, #20]
 8005800:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2201      	movs	r2, #1
 8005816:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2201      	movs	r2, #1
 800582e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2201      	movs	r2, #1
 800583e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	3718      	adds	r7, #24
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}

0800584c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f003 0302 	and.w	r3, r3, #2
 800586a:	2b00      	cmp	r3, #0
 800586c:	d020      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f003 0302 	and.w	r3, r3, #2
 8005874:	2b00      	cmp	r3, #0
 8005876:	d01b      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f06f 0202 	mvn.w	r2, #2
 8005880:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2201      	movs	r2, #1
 8005886:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	699b      	ldr	r3, [r3, #24]
 800588e:	f003 0303 	and.w	r3, r3, #3
 8005892:	2b00      	cmp	r3, #0
 8005894:	d003      	beq.n	800589e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 fb5c 	bl	8005f54 <HAL_TIM_IC_CaptureCallback>
 800589c:	e005      	b.n	80058aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 fb4e 	bl	8005f40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 fb5f 	bl	8005f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	f003 0304 	and.w	r3, r3, #4
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d020      	beq.n	80058fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f003 0304 	and.w	r3, r3, #4
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d01b      	beq.n	80058fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f06f 0204 	mvn.w	r2, #4
 80058cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2202      	movs	r2, #2
 80058d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	699b      	ldr	r3, [r3, #24]
 80058da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d003      	beq.n	80058ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 fb36 	bl	8005f54 <HAL_TIM_IC_CaptureCallback>
 80058e8:	e005      	b.n	80058f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 fb28 	bl	8005f40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 fb39 	bl	8005f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	f003 0308 	and.w	r3, r3, #8
 8005902:	2b00      	cmp	r3, #0
 8005904:	d020      	beq.n	8005948 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f003 0308 	and.w	r3, r3, #8
 800590c:	2b00      	cmp	r3, #0
 800590e:	d01b      	beq.n	8005948 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f06f 0208 	mvn.w	r2, #8
 8005918:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2204      	movs	r2, #4
 800591e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	69db      	ldr	r3, [r3, #28]
 8005926:	f003 0303 	and.w	r3, r3, #3
 800592a:	2b00      	cmp	r3, #0
 800592c:	d003      	beq.n	8005936 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 fb10 	bl	8005f54 <HAL_TIM_IC_CaptureCallback>
 8005934:	e005      	b.n	8005942 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f000 fb02 	bl	8005f40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 fb13 	bl	8005f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	f003 0310 	and.w	r3, r3, #16
 800594e:	2b00      	cmp	r3, #0
 8005950:	d020      	beq.n	8005994 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f003 0310 	and.w	r3, r3, #16
 8005958:	2b00      	cmp	r3, #0
 800595a:	d01b      	beq.n	8005994 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f06f 0210 	mvn.w	r2, #16
 8005964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2208      	movs	r2, #8
 800596a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	69db      	ldr	r3, [r3, #28]
 8005972:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005976:	2b00      	cmp	r3, #0
 8005978:	d003      	beq.n	8005982 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 faea 	bl	8005f54 <HAL_TIM_IC_CaptureCallback>
 8005980:	e005      	b.n	800598e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 fadc 	bl	8005f40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f000 faed 	bl	8005f68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00c      	beq.n	80059b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f003 0301 	and.w	r3, r3, #1
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d007      	beq.n	80059b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f06f 0201 	mvn.w	r2, #1
 80059b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7fb f98c 	bl	8000cd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d104      	bne.n	80059cc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00c      	beq.n	80059e6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d007      	beq.n	80059e6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 80059de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f001 f815 	bl	8006a10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00c      	beq.n	8005a0a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d007      	beq.n	8005a0a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005a02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f001 f80d 	bl	8006a24 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00c      	beq.n	8005a2e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d007      	beq.n	8005a2e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f000 faa7 	bl	8005f7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	f003 0320 	and.w	r3, r3, #32
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00c      	beq.n	8005a52 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f003 0320 	and.w	r3, r3, #32
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d007      	beq.n	8005a52 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f06f 0220 	mvn.w	r2, #32
 8005a4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 ffd5 	bl	80069fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00c      	beq.n	8005a76 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d007      	beq.n	8005a76 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8005a6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f000 ffe1 	bl	8006a38 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d00c      	beq.n	8005a9a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d007      	beq.n	8005a9a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8005a92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f000 ffd9 	bl	8006a4c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d00c      	beq.n	8005abe <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d007      	beq.n	8005abe <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8005ab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 ffd1 	bl	8006a60 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d00c      	beq.n	8005ae2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d007      	beq.n	8005ae2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8005ada:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 ffc9 	bl	8006a74 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ae2:	bf00      	nop
 8005ae4:	3710      	adds	r7, #16
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
	...

08005aec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b086      	sub	sp, #24
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005af8:	2300      	movs	r3, #0
 8005afa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d101      	bne.n	8005b0a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b06:	2302      	movs	r3, #2
 8005b08:	e0ff      	b.n	8005d0a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2b14      	cmp	r3, #20
 8005b16:	f200 80f0 	bhi.w	8005cfa <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005b1a:	a201      	add	r2, pc, #4	; (adr r2, 8005b20 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b20:	08005b75 	.word	0x08005b75
 8005b24:	08005cfb 	.word	0x08005cfb
 8005b28:	08005cfb 	.word	0x08005cfb
 8005b2c:	08005cfb 	.word	0x08005cfb
 8005b30:	08005bb5 	.word	0x08005bb5
 8005b34:	08005cfb 	.word	0x08005cfb
 8005b38:	08005cfb 	.word	0x08005cfb
 8005b3c:	08005cfb 	.word	0x08005cfb
 8005b40:	08005bf7 	.word	0x08005bf7
 8005b44:	08005cfb 	.word	0x08005cfb
 8005b48:	08005cfb 	.word	0x08005cfb
 8005b4c:	08005cfb 	.word	0x08005cfb
 8005b50:	08005c37 	.word	0x08005c37
 8005b54:	08005cfb 	.word	0x08005cfb
 8005b58:	08005cfb 	.word	0x08005cfb
 8005b5c:	08005cfb 	.word	0x08005cfb
 8005b60:	08005c79 	.word	0x08005c79
 8005b64:	08005cfb 	.word	0x08005cfb
 8005b68:	08005cfb 	.word	0x08005cfb
 8005b6c:	08005cfb 	.word	0x08005cfb
 8005b70:	08005cb9 	.word	0x08005cb9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68b9      	ldr	r1, [r7, #8]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f000 fabc 	bl	80060f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	699a      	ldr	r2, [r3, #24]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f042 0208 	orr.w	r2, r2, #8
 8005b8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	699a      	ldr	r2, [r3, #24]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f022 0204 	bic.w	r2, r2, #4
 8005b9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	6999      	ldr	r1, [r3, #24]
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	691a      	ldr	r2, [r3, #16]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	430a      	orrs	r2, r1
 8005bb0:	619a      	str	r2, [r3, #24]
      break;
 8005bb2:	e0a5      	b.n	8005d00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68b9      	ldr	r1, [r7, #8]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 fb36 	bl	800622c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	699a      	ldr	r2, [r3, #24]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	699a      	ldr	r2, [r3, #24]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	6999      	ldr	r1, [r3, #24]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	021a      	lsls	r2, r3, #8
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	619a      	str	r2, [r3, #24]
      break;
 8005bf4:	e084      	b.n	8005d00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	68b9      	ldr	r1, [r7, #8]
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f000 fba9 	bl	8006354 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	69da      	ldr	r2, [r3, #28]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f042 0208 	orr.w	r2, r2, #8
 8005c10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	69da      	ldr	r2, [r3, #28]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f022 0204 	bic.w	r2, r2, #4
 8005c20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	69d9      	ldr	r1, [r3, #28]
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	691a      	ldr	r2, [r3, #16]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	430a      	orrs	r2, r1
 8005c32:	61da      	str	r2, [r3, #28]
      break;
 8005c34:	e064      	b.n	8005d00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68b9      	ldr	r1, [r7, #8]
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f000 fc1b 	bl	8006478 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	69da      	ldr	r2, [r3, #28]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	69da      	ldr	r2, [r3, #28]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	69d9      	ldr	r1, [r3, #28]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	691b      	ldr	r3, [r3, #16]
 8005c6c:	021a      	lsls	r2, r3, #8
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	430a      	orrs	r2, r1
 8005c74:	61da      	str	r2, [r3, #28]
      break;
 8005c76:	e043      	b.n	8005d00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68b9      	ldr	r1, [r7, #8]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 fc8e 	bl	80065a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f042 0208 	orr.w	r2, r2, #8
 8005c92:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0204 	bic.w	r2, r2, #4
 8005ca2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	691a      	ldr	r2, [r3, #16]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8005cb6:	e023      	b.n	8005d00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68b9      	ldr	r1, [r7, #8]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 fcd8 	bl	8006674 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cd2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ce2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	021a      	lsls	r2, r3, #8
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8005cf8:	e002      	b.n	8005d00 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	75fb      	strb	r3, [r7, #23]
      break;
 8005cfe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d08:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3718      	adds	r7, #24
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop

08005d14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
 8005d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d101      	bne.n	8005d30 <HAL_TIM_ConfigClockSource+0x1c>
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	e0f6      	b.n	8005f1e <HAL_TIM_ConfigClockSource+0x20a>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8005d4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005d52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a6f      	ldr	r2, [pc, #444]	; (8005f28 <HAL_TIM_ConfigClockSource+0x214>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	f000 80c1 	beq.w	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005d70:	4a6d      	ldr	r2, [pc, #436]	; (8005f28 <HAL_TIM_ConfigClockSource+0x214>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	f200 80c6 	bhi.w	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005d78:	4a6c      	ldr	r2, [pc, #432]	; (8005f2c <HAL_TIM_ConfigClockSource+0x218>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	f000 80b9 	beq.w	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005d80:	4a6a      	ldr	r2, [pc, #424]	; (8005f2c <HAL_TIM_ConfigClockSource+0x218>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	f200 80be 	bhi.w	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005d88:	4a69      	ldr	r2, [pc, #420]	; (8005f30 <HAL_TIM_ConfigClockSource+0x21c>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	f000 80b1 	beq.w	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005d90:	4a67      	ldr	r2, [pc, #412]	; (8005f30 <HAL_TIM_ConfigClockSource+0x21c>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	f200 80b6 	bhi.w	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005d98:	4a66      	ldr	r2, [pc, #408]	; (8005f34 <HAL_TIM_ConfigClockSource+0x220>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	f000 80a9 	beq.w	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005da0:	4a64      	ldr	r2, [pc, #400]	; (8005f34 <HAL_TIM_ConfigClockSource+0x220>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	f200 80ae 	bhi.w	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005da8:	4a63      	ldr	r2, [pc, #396]	; (8005f38 <HAL_TIM_ConfigClockSource+0x224>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	f000 80a1 	beq.w	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005db0:	4a61      	ldr	r2, [pc, #388]	; (8005f38 <HAL_TIM_ConfigClockSource+0x224>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	f200 80a6 	bhi.w	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005db8:	4a60      	ldr	r2, [pc, #384]	; (8005f3c <HAL_TIM_ConfigClockSource+0x228>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	f000 8099 	beq.w	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005dc0:	4a5e      	ldr	r2, [pc, #376]	; (8005f3c <HAL_TIM_ConfigClockSource+0x228>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	f200 809e 	bhi.w	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005dc8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005dcc:	f000 8091 	beq.w	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005dd0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005dd4:	f200 8096 	bhi.w	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005dd8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ddc:	f000 8089 	beq.w	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005de0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005de4:	f200 808e 	bhi.w	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005de8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dec:	d03e      	beq.n	8005e6c <HAL_TIM_ConfigClockSource+0x158>
 8005dee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005df2:	f200 8087 	bhi.w	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005df6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dfa:	f000 8086 	beq.w	8005f0a <HAL_TIM_ConfigClockSource+0x1f6>
 8005dfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e02:	d87f      	bhi.n	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005e04:	2b70      	cmp	r3, #112	; 0x70
 8005e06:	d01a      	beq.n	8005e3e <HAL_TIM_ConfigClockSource+0x12a>
 8005e08:	2b70      	cmp	r3, #112	; 0x70
 8005e0a:	d87b      	bhi.n	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005e0c:	2b60      	cmp	r3, #96	; 0x60
 8005e0e:	d050      	beq.n	8005eb2 <HAL_TIM_ConfigClockSource+0x19e>
 8005e10:	2b60      	cmp	r3, #96	; 0x60
 8005e12:	d877      	bhi.n	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005e14:	2b50      	cmp	r3, #80	; 0x50
 8005e16:	d03c      	beq.n	8005e92 <HAL_TIM_ConfigClockSource+0x17e>
 8005e18:	2b50      	cmp	r3, #80	; 0x50
 8005e1a:	d873      	bhi.n	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005e1c:	2b40      	cmp	r3, #64	; 0x40
 8005e1e:	d058      	beq.n	8005ed2 <HAL_TIM_ConfigClockSource+0x1be>
 8005e20:	2b40      	cmp	r3, #64	; 0x40
 8005e22:	d86f      	bhi.n	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005e24:	2b30      	cmp	r3, #48	; 0x30
 8005e26:	d064      	beq.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005e28:	2b30      	cmp	r3, #48	; 0x30
 8005e2a:	d86b      	bhi.n	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005e2c:	2b20      	cmp	r3, #32
 8005e2e:	d060      	beq.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005e30:	2b20      	cmp	r3, #32
 8005e32:	d867      	bhi.n	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d05c      	beq.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005e38:	2b10      	cmp	r3, #16
 8005e3a:	d05a      	beq.n	8005ef2 <HAL_TIM_ConfigClockSource+0x1de>
 8005e3c:	e062      	b.n	8005f04 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e4e:	f000 fcf9 	bl	8006844 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005e60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	609a      	str	r2, [r3, #8]
      break;
 8005e6a:	e04f      	b.n	8005f0c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e7c:	f000 fce2 	bl	8006844 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	689a      	ldr	r2, [r3, #8]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e8e:	609a      	str	r2, [r3, #8]
      break;
 8005e90:	e03c      	b.n	8005f0c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	f000 fc54 	bl	800674c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2150      	movs	r1, #80	; 0x50
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f000 fcad 	bl	800680a <TIM_ITRx_SetConfig>
      break;
 8005eb0:	e02c      	b.n	8005f0c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	f000 fc73 	bl	80067aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2160      	movs	r1, #96	; 0x60
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f000 fc9d 	bl	800680a <TIM_ITRx_SetConfig>
      break;
 8005ed0:	e01c      	b.n	8005f0c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ede:	461a      	mov	r2, r3
 8005ee0:	f000 fc34 	bl	800674c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2140      	movs	r1, #64	; 0x40
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 fc8d 	bl	800680a <TIM_ITRx_SetConfig>
      break;
 8005ef0:	e00c      	b.n	8005f0c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4619      	mov	r1, r3
 8005efc:	4610      	mov	r0, r2
 8005efe:	f000 fc84 	bl	800680a <TIM_ITRx_SetConfig>
      break;
 8005f02:	e003      	b.n	8005f0c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	73fb      	strb	r3, [r7, #15]
      break;
 8005f08:	e000      	b.n	8005f0c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005f0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3710      	adds	r7, #16
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	00100070 	.word	0x00100070
 8005f2c:	00100060 	.word	0x00100060
 8005f30:	00100050 	.word	0x00100050
 8005f34:	00100040 	.word	0x00100040
 8005f38:	00100030 	.word	0x00100030
 8005f3c:	00100020 	.word	0x00100020

08005f40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f48:	bf00      	nop
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f5c:	bf00      	nop
 8005f5e:	370c      	adds	r7, #12
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f70:	bf00      	nop
 8005f72:	370c      	adds	r7, #12
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b085      	sub	sp, #20
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a4c      	ldr	r2, [pc, #304]	; (80060d4 <TIM_Base_SetConfig+0x144>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d017      	beq.n	8005fd8 <TIM_Base_SetConfig+0x48>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fae:	d013      	beq.n	8005fd8 <TIM_Base_SetConfig+0x48>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4a49      	ldr	r2, [pc, #292]	; (80060d8 <TIM_Base_SetConfig+0x148>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d00f      	beq.n	8005fd8 <TIM_Base_SetConfig+0x48>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a48      	ldr	r2, [pc, #288]	; (80060dc <TIM_Base_SetConfig+0x14c>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d00b      	beq.n	8005fd8 <TIM_Base_SetConfig+0x48>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a47      	ldr	r2, [pc, #284]	; (80060e0 <TIM_Base_SetConfig+0x150>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d007      	beq.n	8005fd8 <TIM_Base_SetConfig+0x48>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	4a46      	ldr	r2, [pc, #280]	; (80060e4 <TIM_Base_SetConfig+0x154>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d003      	beq.n	8005fd8 <TIM_Base_SetConfig+0x48>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a45      	ldr	r2, [pc, #276]	; (80060e8 <TIM_Base_SetConfig+0x158>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d108      	bne.n	8005fea <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a39      	ldr	r2, [pc, #228]	; (80060d4 <TIM_Base_SetConfig+0x144>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d023      	beq.n	800603a <TIM_Base_SetConfig+0xaa>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ff8:	d01f      	beq.n	800603a <TIM_Base_SetConfig+0xaa>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a36      	ldr	r2, [pc, #216]	; (80060d8 <TIM_Base_SetConfig+0x148>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d01b      	beq.n	800603a <TIM_Base_SetConfig+0xaa>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a35      	ldr	r2, [pc, #212]	; (80060dc <TIM_Base_SetConfig+0x14c>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d017      	beq.n	800603a <TIM_Base_SetConfig+0xaa>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a34      	ldr	r2, [pc, #208]	; (80060e0 <TIM_Base_SetConfig+0x150>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d013      	beq.n	800603a <TIM_Base_SetConfig+0xaa>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a33      	ldr	r2, [pc, #204]	; (80060e4 <TIM_Base_SetConfig+0x154>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d00f      	beq.n	800603a <TIM_Base_SetConfig+0xaa>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a33      	ldr	r2, [pc, #204]	; (80060ec <TIM_Base_SetConfig+0x15c>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d00b      	beq.n	800603a <TIM_Base_SetConfig+0xaa>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a32      	ldr	r2, [pc, #200]	; (80060f0 <TIM_Base_SetConfig+0x160>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d007      	beq.n	800603a <TIM_Base_SetConfig+0xaa>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a31      	ldr	r2, [pc, #196]	; (80060f4 <TIM_Base_SetConfig+0x164>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d003      	beq.n	800603a <TIM_Base_SetConfig+0xaa>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a2c      	ldr	r2, [pc, #176]	; (80060e8 <TIM_Base_SetConfig+0x158>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d108      	bne.n	800604c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006040:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	68fa      	ldr	r2, [r7, #12]
 8006048:	4313      	orrs	r3, r2
 800604a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	4313      	orrs	r3, r2
 8006058:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	689a      	ldr	r2, [r3, #8]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a18      	ldr	r2, [pc, #96]	; (80060d4 <TIM_Base_SetConfig+0x144>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d013      	beq.n	80060a0 <TIM_Base_SetConfig+0x110>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a1a      	ldr	r2, [pc, #104]	; (80060e4 <TIM_Base_SetConfig+0x154>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d00f      	beq.n	80060a0 <TIM_Base_SetConfig+0x110>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a1a      	ldr	r2, [pc, #104]	; (80060ec <TIM_Base_SetConfig+0x15c>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d00b      	beq.n	80060a0 <TIM_Base_SetConfig+0x110>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a19      	ldr	r2, [pc, #100]	; (80060f0 <TIM_Base_SetConfig+0x160>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d007      	beq.n	80060a0 <TIM_Base_SetConfig+0x110>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a18      	ldr	r2, [pc, #96]	; (80060f4 <TIM_Base_SetConfig+0x164>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d003      	beq.n	80060a0 <TIM_Base_SetConfig+0x110>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a13      	ldr	r2, [pc, #76]	; (80060e8 <TIM_Base_SetConfig+0x158>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d103      	bne.n	80060a8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	691a      	ldr	r2, [r3, #16]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	f003 0301 	and.w	r3, r3, #1
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d105      	bne.n	80060c6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	f023 0201 	bic.w	r2, r3, #1
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	611a      	str	r2, [r3, #16]
  }
}
 80060c6:	bf00      	nop
 80060c8:	3714      	adds	r7, #20
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	40012c00 	.word	0x40012c00
 80060d8:	40000400 	.word	0x40000400
 80060dc:	40000800 	.word	0x40000800
 80060e0:	40000c00 	.word	0x40000c00
 80060e4:	40013400 	.word	0x40013400
 80060e8:	40015000 	.word	0x40015000
 80060ec:	40014000 	.word	0x40014000
 80060f0:	40014400 	.word	0x40014400
 80060f4:	40014800 	.word	0x40014800

080060f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b087      	sub	sp, #28
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a1b      	ldr	r3, [r3, #32]
 8006106:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6a1b      	ldr	r3, [r3, #32]
 800610c:	f023 0201 	bic.w	r2, r3, #1
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800612a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f023 0303 	bic.w	r3, r3, #3
 8006132:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	4313      	orrs	r3, r2
 800613c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f023 0302 	bic.w	r3, r3, #2
 8006144:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	4313      	orrs	r3, r2
 800614e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a30      	ldr	r2, [pc, #192]	; (8006214 <TIM_OC1_SetConfig+0x11c>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d013      	beq.n	8006180 <TIM_OC1_SetConfig+0x88>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a2f      	ldr	r2, [pc, #188]	; (8006218 <TIM_OC1_SetConfig+0x120>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d00f      	beq.n	8006180 <TIM_OC1_SetConfig+0x88>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a2e      	ldr	r2, [pc, #184]	; (800621c <TIM_OC1_SetConfig+0x124>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d00b      	beq.n	8006180 <TIM_OC1_SetConfig+0x88>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a2d      	ldr	r2, [pc, #180]	; (8006220 <TIM_OC1_SetConfig+0x128>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d007      	beq.n	8006180 <TIM_OC1_SetConfig+0x88>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a2c      	ldr	r2, [pc, #176]	; (8006224 <TIM_OC1_SetConfig+0x12c>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d003      	beq.n	8006180 <TIM_OC1_SetConfig+0x88>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a2b      	ldr	r2, [pc, #172]	; (8006228 <TIM_OC1_SetConfig+0x130>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d10c      	bne.n	800619a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	f023 0308 	bic.w	r3, r3, #8
 8006186:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	4313      	orrs	r3, r2
 8006190:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	f023 0304 	bic.w	r3, r3, #4
 8006198:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a1d      	ldr	r2, [pc, #116]	; (8006214 <TIM_OC1_SetConfig+0x11c>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d013      	beq.n	80061ca <TIM_OC1_SetConfig+0xd2>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a1c      	ldr	r2, [pc, #112]	; (8006218 <TIM_OC1_SetConfig+0x120>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d00f      	beq.n	80061ca <TIM_OC1_SetConfig+0xd2>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a1b      	ldr	r2, [pc, #108]	; (800621c <TIM_OC1_SetConfig+0x124>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d00b      	beq.n	80061ca <TIM_OC1_SetConfig+0xd2>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a1a      	ldr	r2, [pc, #104]	; (8006220 <TIM_OC1_SetConfig+0x128>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d007      	beq.n	80061ca <TIM_OC1_SetConfig+0xd2>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a19      	ldr	r2, [pc, #100]	; (8006224 <TIM_OC1_SetConfig+0x12c>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d003      	beq.n	80061ca <TIM_OC1_SetConfig+0xd2>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a18      	ldr	r2, [pc, #96]	; (8006228 <TIM_OC1_SetConfig+0x130>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d111      	bne.n	80061ee <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80061d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80061d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	693a      	ldr	r2, [r7, #16]
 80061f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	685a      	ldr	r2, [r3, #4]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	697a      	ldr	r2, [r7, #20]
 8006206:	621a      	str	r2, [r3, #32]
}
 8006208:	bf00      	nop
 800620a:	371c      	adds	r7, #28
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr
 8006214:	40012c00 	.word	0x40012c00
 8006218:	40013400 	.word	0x40013400
 800621c:	40014000 	.word	0x40014000
 8006220:	40014400 	.word	0x40014400
 8006224:	40014800 	.word	0x40014800
 8006228:	40015000 	.word	0x40015000

0800622c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800622c:	b480      	push	{r7}
 800622e:	b087      	sub	sp, #28
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a1b      	ldr	r3, [r3, #32]
 8006240:	f023 0210 	bic.w	r2, r3, #16
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800625a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800625e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006266:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	021b      	lsls	r3, r3, #8
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	4313      	orrs	r3, r2
 8006272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	f023 0320 	bic.w	r3, r3, #32
 800627a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	011b      	lsls	r3, r3, #4
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	4313      	orrs	r3, r2
 8006286:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	4a2c      	ldr	r2, [pc, #176]	; (800633c <TIM_OC2_SetConfig+0x110>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d007      	beq.n	80062a0 <TIM_OC2_SetConfig+0x74>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4a2b      	ldr	r2, [pc, #172]	; (8006340 <TIM_OC2_SetConfig+0x114>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d003      	beq.n	80062a0 <TIM_OC2_SetConfig+0x74>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a2a      	ldr	r2, [pc, #168]	; (8006344 <TIM_OC2_SetConfig+0x118>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d10d      	bne.n	80062bc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	011b      	lsls	r3, r3, #4
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a1f      	ldr	r2, [pc, #124]	; (800633c <TIM_OC2_SetConfig+0x110>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d013      	beq.n	80062ec <TIM_OC2_SetConfig+0xc0>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a1e      	ldr	r2, [pc, #120]	; (8006340 <TIM_OC2_SetConfig+0x114>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d00f      	beq.n	80062ec <TIM_OC2_SetConfig+0xc0>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a1e      	ldr	r2, [pc, #120]	; (8006348 <TIM_OC2_SetConfig+0x11c>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d00b      	beq.n	80062ec <TIM_OC2_SetConfig+0xc0>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a1d      	ldr	r2, [pc, #116]	; (800634c <TIM_OC2_SetConfig+0x120>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d007      	beq.n	80062ec <TIM_OC2_SetConfig+0xc0>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4a1c      	ldr	r2, [pc, #112]	; (8006350 <TIM_OC2_SetConfig+0x124>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d003      	beq.n	80062ec <TIM_OC2_SetConfig+0xc0>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a17      	ldr	r2, [pc, #92]	; (8006344 <TIM_OC2_SetConfig+0x118>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d113      	bne.n	8006314 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80062f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80062fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	695b      	ldr	r3, [r3, #20]
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	693a      	ldr	r2, [r7, #16]
 8006304:	4313      	orrs	r3, r2
 8006306:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	699b      	ldr	r3, [r3, #24]
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	693a      	ldr	r2, [r7, #16]
 8006310:	4313      	orrs	r3, r2
 8006312:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	693a      	ldr	r2, [r7, #16]
 8006318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	685a      	ldr	r2, [r3, #4]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	697a      	ldr	r2, [r7, #20]
 800632c:	621a      	str	r2, [r3, #32]
}
 800632e:	bf00      	nop
 8006330:	371c      	adds	r7, #28
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop
 800633c:	40012c00 	.word	0x40012c00
 8006340:	40013400 	.word	0x40013400
 8006344:	40015000 	.word	0x40015000
 8006348:	40014000 	.word	0x40014000
 800634c:	40014400 	.word	0x40014400
 8006350:	40014800 	.word	0x40014800

08006354 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006354:	b480      	push	{r7}
 8006356:	b087      	sub	sp, #28
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a1b      	ldr	r3, [r3, #32]
 8006368:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	69db      	ldr	r3, [r3, #28]
 800637a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006386:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f023 0303 	bic.w	r3, r3, #3
 800638e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	4313      	orrs	r3, r2
 8006398:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80063a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	021b      	lsls	r3, r3, #8
 80063a8:	697a      	ldr	r2, [r7, #20]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a2b      	ldr	r2, [pc, #172]	; (8006460 <TIM_OC3_SetConfig+0x10c>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d007      	beq.n	80063c6 <TIM_OC3_SetConfig+0x72>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a2a      	ldr	r2, [pc, #168]	; (8006464 <TIM_OC3_SetConfig+0x110>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d003      	beq.n	80063c6 <TIM_OC3_SetConfig+0x72>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a29      	ldr	r2, [pc, #164]	; (8006468 <TIM_OC3_SetConfig+0x114>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d10d      	bne.n	80063e2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	021b      	lsls	r3, r3, #8
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a1e      	ldr	r2, [pc, #120]	; (8006460 <TIM_OC3_SetConfig+0x10c>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d013      	beq.n	8006412 <TIM_OC3_SetConfig+0xbe>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a1d      	ldr	r2, [pc, #116]	; (8006464 <TIM_OC3_SetConfig+0x110>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d00f      	beq.n	8006412 <TIM_OC3_SetConfig+0xbe>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a1d      	ldr	r2, [pc, #116]	; (800646c <TIM_OC3_SetConfig+0x118>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d00b      	beq.n	8006412 <TIM_OC3_SetConfig+0xbe>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a1c      	ldr	r2, [pc, #112]	; (8006470 <TIM_OC3_SetConfig+0x11c>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d007      	beq.n	8006412 <TIM_OC3_SetConfig+0xbe>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a1b      	ldr	r2, [pc, #108]	; (8006474 <TIM_OC3_SetConfig+0x120>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d003      	beq.n	8006412 <TIM_OC3_SetConfig+0xbe>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a16      	ldr	r2, [pc, #88]	; (8006468 <TIM_OC3_SetConfig+0x114>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d113      	bne.n	800643a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006418:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006420:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	695b      	ldr	r3, [r3, #20]
 8006426:	011b      	lsls	r3, r3, #4
 8006428:	693a      	ldr	r2, [r7, #16]
 800642a:	4313      	orrs	r3, r2
 800642c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	011b      	lsls	r3, r3, #4
 8006434:	693a      	ldr	r2, [r7, #16]
 8006436:	4313      	orrs	r3, r2
 8006438:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	685a      	ldr	r2, [r3, #4]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	697a      	ldr	r2, [r7, #20]
 8006452:	621a      	str	r2, [r3, #32]
}
 8006454:	bf00      	nop
 8006456:	371c      	adds	r7, #28
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr
 8006460:	40012c00 	.word	0x40012c00
 8006464:	40013400 	.word	0x40013400
 8006468:	40015000 	.word	0x40015000
 800646c:	40014000 	.word	0x40014000
 8006470:	40014400 	.word	0x40014400
 8006474:	40014800 	.word	0x40014800

08006478 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006478:	b480      	push	{r7}
 800647a:	b087      	sub	sp, #28
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6a1b      	ldr	r3, [r3, #32]
 8006486:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6a1b      	ldr	r3, [r3, #32]
 800648c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	69db      	ldr	r3, [r3, #28]
 800649e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80064a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	021b      	lsls	r3, r3, #8
 80064ba:	68fa      	ldr	r2, [r7, #12]
 80064bc:	4313      	orrs	r3, r2
 80064be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	031b      	lsls	r3, r3, #12
 80064ce:	697a      	ldr	r2, [r7, #20]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4a2c      	ldr	r2, [pc, #176]	; (8006588 <TIM_OC4_SetConfig+0x110>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d007      	beq.n	80064ec <TIM_OC4_SetConfig+0x74>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a2b      	ldr	r2, [pc, #172]	; (800658c <TIM_OC4_SetConfig+0x114>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d003      	beq.n	80064ec <TIM_OC4_SetConfig+0x74>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a2a      	ldr	r2, [pc, #168]	; (8006590 <TIM_OC4_SetConfig+0x118>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d10d      	bne.n	8006508 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80064f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	031b      	lsls	r3, r3, #12
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006506:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a1f      	ldr	r2, [pc, #124]	; (8006588 <TIM_OC4_SetConfig+0x110>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d013      	beq.n	8006538 <TIM_OC4_SetConfig+0xc0>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a1e      	ldr	r2, [pc, #120]	; (800658c <TIM_OC4_SetConfig+0x114>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d00f      	beq.n	8006538 <TIM_OC4_SetConfig+0xc0>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a1e      	ldr	r2, [pc, #120]	; (8006594 <TIM_OC4_SetConfig+0x11c>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d00b      	beq.n	8006538 <TIM_OC4_SetConfig+0xc0>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a1d      	ldr	r2, [pc, #116]	; (8006598 <TIM_OC4_SetConfig+0x120>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d007      	beq.n	8006538 <TIM_OC4_SetConfig+0xc0>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a1c      	ldr	r2, [pc, #112]	; (800659c <TIM_OC4_SetConfig+0x124>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d003      	beq.n	8006538 <TIM_OC4_SetConfig+0xc0>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a17      	ldr	r2, [pc, #92]	; (8006590 <TIM_OC4_SetConfig+0x118>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d113      	bne.n	8006560 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800653e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006546:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	695b      	ldr	r3, [r3, #20]
 800654c:	019b      	lsls	r3, r3, #6
 800654e:	693a      	ldr	r2, [r7, #16]
 8006550:	4313      	orrs	r3, r2
 8006552:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	699b      	ldr	r3, [r3, #24]
 8006558:	019b      	lsls	r3, r3, #6
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	4313      	orrs	r3, r2
 800655e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	693a      	ldr	r2, [r7, #16]
 8006564:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68fa      	ldr	r2, [r7, #12]
 800656a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	685a      	ldr	r2, [r3, #4]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	621a      	str	r2, [r3, #32]
}
 800657a:	bf00      	nop
 800657c:	371c      	adds	r7, #28
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	40012c00 	.word	0x40012c00
 800658c:	40013400 	.word	0x40013400
 8006590:	40015000 	.word	0x40015000
 8006594:	40014000 	.word	0x40014000
 8006598:	40014400 	.word	0x40014400
 800659c:	40014800 	.word	0x40014800

080065a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b087      	sub	sp, #28
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a1b      	ldr	r3, [r3, #32]
 80065ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a1b      	ldr	r3, [r3, #32]
 80065b4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	4313      	orrs	r3, r2
 80065dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80065e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	041b      	lsls	r3, r3, #16
 80065ec:	693a      	ldr	r2, [r7, #16]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a19      	ldr	r2, [pc, #100]	; (800665c <TIM_OC5_SetConfig+0xbc>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d013      	beq.n	8006622 <TIM_OC5_SetConfig+0x82>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a18      	ldr	r2, [pc, #96]	; (8006660 <TIM_OC5_SetConfig+0xc0>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d00f      	beq.n	8006622 <TIM_OC5_SetConfig+0x82>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a17      	ldr	r2, [pc, #92]	; (8006664 <TIM_OC5_SetConfig+0xc4>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d00b      	beq.n	8006622 <TIM_OC5_SetConfig+0x82>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a16      	ldr	r2, [pc, #88]	; (8006668 <TIM_OC5_SetConfig+0xc8>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d007      	beq.n	8006622 <TIM_OC5_SetConfig+0x82>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a15      	ldr	r2, [pc, #84]	; (800666c <TIM_OC5_SetConfig+0xcc>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d003      	beq.n	8006622 <TIM_OC5_SetConfig+0x82>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a14      	ldr	r2, [pc, #80]	; (8006670 <TIM_OC5_SetConfig+0xd0>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d109      	bne.n	8006636 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006628:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	021b      	lsls	r3, r3, #8
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	4313      	orrs	r3, r2
 8006634:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	697a      	ldr	r2, [r7, #20]
 800663a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	68fa      	ldr	r2, [r7, #12]
 8006640:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	685a      	ldr	r2, [r3, #4]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	693a      	ldr	r2, [r7, #16]
 800664e:	621a      	str	r2, [r3, #32]
}
 8006650:	bf00      	nop
 8006652:	371c      	adds	r7, #28
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr
 800665c:	40012c00 	.word	0x40012c00
 8006660:	40013400 	.word	0x40013400
 8006664:	40014000 	.word	0x40014000
 8006668:	40014400 	.word	0x40014400
 800666c:	40014800 	.word	0x40014800
 8006670:	40015000 	.word	0x40015000

08006674 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006674:	b480      	push	{r7}
 8006676:	b087      	sub	sp, #28
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6a1b      	ldr	r3, [r3, #32]
 8006682:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a1b      	ldr	r3, [r3, #32]
 8006688:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800669a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80066a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	021b      	lsls	r3, r3, #8
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80066ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	051b      	lsls	r3, r3, #20
 80066c2:	693a      	ldr	r2, [r7, #16]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a1a      	ldr	r2, [pc, #104]	; (8006734 <TIM_OC6_SetConfig+0xc0>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d013      	beq.n	80066f8 <TIM_OC6_SetConfig+0x84>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a19      	ldr	r2, [pc, #100]	; (8006738 <TIM_OC6_SetConfig+0xc4>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d00f      	beq.n	80066f8 <TIM_OC6_SetConfig+0x84>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a18      	ldr	r2, [pc, #96]	; (800673c <TIM_OC6_SetConfig+0xc8>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d00b      	beq.n	80066f8 <TIM_OC6_SetConfig+0x84>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a17      	ldr	r2, [pc, #92]	; (8006740 <TIM_OC6_SetConfig+0xcc>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d007      	beq.n	80066f8 <TIM_OC6_SetConfig+0x84>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	4a16      	ldr	r2, [pc, #88]	; (8006744 <TIM_OC6_SetConfig+0xd0>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d003      	beq.n	80066f8 <TIM_OC6_SetConfig+0x84>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	4a15      	ldr	r2, [pc, #84]	; (8006748 <TIM_OC6_SetConfig+0xd4>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d109      	bne.n	800670c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066fe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	695b      	ldr	r3, [r3, #20]
 8006704:	029b      	lsls	r3, r3, #10
 8006706:	697a      	ldr	r2, [r7, #20]
 8006708:	4313      	orrs	r3, r2
 800670a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	697a      	ldr	r2, [r7, #20]
 8006710:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	68fa      	ldr	r2, [r7, #12]
 8006716:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	685a      	ldr	r2, [r3, #4]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	693a      	ldr	r2, [r7, #16]
 8006724:	621a      	str	r2, [r3, #32]
}
 8006726:	bf00      	nop
 8006728:	371c      	adds	r7, #28
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop
 8006734:	40012c00 	.word	0x40012c00
 8006738:	40013400 	.word	0x40013400
 800673c:	40014000 	.word	0x40014000
 8006740:	40014400 	.word	0x40014400
 8006744:	40014800 	.word	0x40014800
 8006748:	40015000 	.word	0x40015000

0800674c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800674c:	b480      	push	{r7}
 800674e:	b087      	sub	sp, #28
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6a1b      	ldr	r3, [r3, #32]
 800675c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6a1b      	ldr	r3, [r3, #32]
 8006762:	f023 0201 	bic.w	r2, r3, #1
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	699b      	ldr	r3, [r3, #24]
 800676e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006776:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	011b      	lsls	r3, r3, #4
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	4313      	orrs	r3, r2
 8006780:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	f023 030a 	bic.w	r3, r3, #10
 8006788:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800678a:	697a      	ldr	r2, [r7, #20]
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	4313      	orrs	r3, r2
 8006790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	693a      	ldr	r2, [r7, #16]
 8006796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	697a      	ldr	r2, [r7, #20]
 800679c:	621a      	str	r2, [r3, #32]
}
 800679e:	bf00      	nop
 80067a0:	371c      	adds	r7, #28
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr

080067aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b087      	sub	sp, #28
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	60f8      	str	r0, [r7, #12]
 80067b2:	60b9      	str	r1, [r7, #8]
 80067b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6a1b      	ldr	r3, [r3, #32]
 80067ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6a1b      	ldr	r3, [r3, #32]
 80067c0:	f023 0210 	bic.w	r2, r3, #16
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80067d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	031b      	lsls	r3, r3, #12
 80067da:	693a      	ldr	r2, [r7, #16]
 80067dc:	4313      	orrs	r3, r2
 80067de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80067e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	011b      	lsls	r3, r3, #4
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	693a      	ldr	r2, [r7, #16]
 80067f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	697a      	ldr	r2, [r7, #20]
 80067fc:	621a      	str	r2, [r3, #32]
}
 80067fe:	bf00      	nop
 8006800:	371c      	adds	r7, #28
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800680a:	b480      	push	{r7}
 800680c:	b085      	sub	sp, #20
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
 8006812:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006820:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006824:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006826:	683a      	ldr	r2, [r7, #0]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	4313      	orrs	r3, r2
 800682c:	f043 0307 	orr.w	r3, r3, #7
 8006830:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	609a      	str	r2, [r3, #8]
}
 8006838:	bf00      	nop
 800683a:	3714      	adds	r7, #20
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006844:	b480      	push	{r7}
 8006846:	b087      	sub	sp, #28
 8006848:	af00      	add	r7, sp, #0
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	607a      	str	r2, [r7, #4]
 8006850:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800685e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	021a      	lsls	r2, r3, #8
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	431a      	orrs	r2, r3
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	4313      	orrs	r3, r2
 800686c:	697a      	ldr	r2, [r7, #20]
 800686e:	4313      	orrs	r3, r2
 8006870:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	609a      	str	r2, [r3, #8]
}
 8006878:	bf00      	nop
 800687a:	371c      	adds	r7, #28
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006884:	b480      	push	{r7}
 8006886:	b087      	sub	sp, #28
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	f003 031f 	and.w	r3, r3, #31
 8006896:	2201      	movs	r2, #1
 8006898:	fa02 f303 	lsl.w	r3, r2, r3
 800689c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6a1a      	ldr	r2, [r3, #32]
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	43db      	mvns	r3, r3
 80068a6:	401a      	ands	r2, r3
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6a1a      	ldr	r2, [r3, #32]
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	f003 031f 	and.w	r3, r3, #31
 80068b6:	6879      	ldr	r1, [r7, #4]
 80068b8:	fa01 f303 	lsl.w	r3, r1, r3
 80068bc:	431a      	orrs	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	621a      	str	r2, [r3, #32]
}
 80068c2:	bf00      	nop
 80068c4:	371c      	adds	r7, #28
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
	...

080068d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d101      	bne.n	80068e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068e4:	2302      	movs	r3, #2
 80068e6:	e074      	b.n	80069d2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2202      	movs	r2, #2
 80068f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a34      	ldr	r2, [pc, #208]	; (80069e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d009      	beq.n	8006926 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a33      	ldr	r2, [pc, #204]	; (80069e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d004      	beq.n	8006926 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a31      	ldr	r2, [pc, #196]	; (80069e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d108      	bne.n	8006938 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800692c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	4313      	orrs	r3, r2
 8006936:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800693e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006942:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	68fa      	ldr	r2, [r7, #12]
 800694a:	4313      	orrs	r3, r2
 800694c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	68fa      	ldr	r2, [r7, #12]
 8006954:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a21      	ldr	r2, [pc, #132]	; (80069e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d022      	beq.n	80069a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006968:	d01d      	beq.n	80069a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a1f      	ldr	r2, [pc, #124]	; (80069ec <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d018      	beq.n	80069a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a1d      	ldr	r2, [pc, #116]	; (80069f0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d013      	beq.n	80069a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a1c      	ldr	r2, [pc, #112]	; (80069f4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d00e      	beq.n	80069a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a15      	ldr	r2, [pc, #84]	; (80069e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d009      	beq.n	80069a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a18      	ldr	r2, [pc, #96]	; (80069f8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d004      	beq.n	80069a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a11      	ldr	r2, [pc, #68]	; (80069e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d10c      	bne.n	80069c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	68ba      	ldr	r2, [r7, #8]
 80069b4:	4313      	orrs	r3, r2
 80069b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68ba      	ldr	r2, [r7, #8]
 80069be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3714      	adds	r7, #20
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	40012c00 	.word	0x40012c00
 80069e4:	40013400 	.word	0x40013400
 80069e8:	40015000 	.word	0x40015000
 80069ec:	40000400 	.word	0x40000400
 80069f0:	40000800 	.word	0x40000800
 80069f4:	40000c00 	.word	0x40000c00
 80069f8:	40014000 	.word	0x40014000

080069fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a04:	bf00      	nop
 8006a06:	370c      	adds	r7, #12
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr

08006a10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a18:	bf00      	nop
 8006a1a:	370c      	adds	r7, #12
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006a2c:	bf00      	nop
 8006a2e:	370c      	adds	r7, #12
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006a40:	bf00      	nop
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006a54:	bf00      	nop
 8006a56:	370c      	adds	r7, #12
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006a68:	bf00      	nop
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006a7c:	bf00      	nop
 8006a7e:	370c      	adds	r7, #12
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d101      	bne.n	8006a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	e042      	b.n	8006b20 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d106      	bne.n	8006ab2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f7fa fc73 	bl	8001398 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2224      	movs	r2, #36	; 0x24
 8006ab6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681a      	ldr	r2, [r3, #0]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f022 0201 	bic.w	r2, r2, #1
 8006ac8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d002      	beq.n	8006ad8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 ff48 	bl	8007968 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 fc49 	bl	8007370 <UART_SetConfig>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d101      	bne.n	8006ae8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e01b      	b.n	8006b20 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	685a      	ldr	r2, [r3, #4]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006af6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	689a      	ldr	r2, [r3, #8]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f042 0201 	orr.w	r2, r2, #1
 8006b16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 ffc7 	bl	8007aac <UART_CheckIdleState>
 8006b1e:	4603      	mov	r3, r0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3708      	adds	r7, #8
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b08a      	sub	sp, #40	; 0x28
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	4613      	mov	r3, r2
 8006b34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b3c:	2b20      	cmp	r3, #32
 8006b3e:	d167      	bne.n	8006c10 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d002      	beq.n	8006b4c <HAL_UART_Transmit_DMA+0x24>
 8006b46:	88fb      	ldrh	r3, [r7, #6]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d101      	bne.n	8006b50 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e060      	b.n	8006c12 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	68ba      	ldr	r2, [r7, #8]
 8006b54:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	88fa      	ldrh	r2, [r7, #6]
 8006b5a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	88fa      	ldrh	r2, [r7, #6]
 8006b62:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2221      	movs	r2, #33	; 0x21
 8006b72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d028      	beq.n	8006bd0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b82:	4a26      	ldr	r2, [pc, #152]	; (8006c1c <HAL_UART_Transmit_DMA+0xf4>)
 8006b84:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b8a:	4a25      	ldr	r2, [pc, #148]	; (8006c20 <HAL_UART_Transmit_DMA+0xf8>)
 8006b8c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b92:	4a24      	ldr	r2, [pc, #144]	; (8006c24 <HAL_UART_Transmit_DMA+0xfc>)
 8006b94:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ba6:	4619      	mov	r1, r3
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	3328      	adds	r3, #40	; 0x28
 8006bae:	461a      	mov	r2, r3
 8006bb0:	88fb      	ldrh	r3, [r7, #6]
 8006bb2:	f7fc fe75 	bl	80038a0 <HAL_DMA_Start_IT>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d009      	beq.n	8006bd0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2210      	movs	r2, #16
 8006bc0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2220      	movs	r2, #32
 8006bc8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	e020      	b.n	8006c12 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	2240      	movs	r2, #64	; 0x40
 8006bd6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	3308      	adds	r3, #8
 8006bde:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	e853 3f00 	ldrex	r3, [r3]
 8006be6:	613b      	str	r3, [r7, #16]
   return(result);
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bee:	627b      	str	r3, [r7, #36]	; 0x24
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	3308      	adds	r3, #8
 8006bf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bf8:	623a      	str	r2, [r7, #32]
 8006bfa:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfc:	69f9      	ldr	r1, [r7, #28]
 8006bfe:	6a3a      	ldr	r2, [r7, #32]
 8006c00:	e841 2300 	strex	r3, r2, [r1]
 8006c04:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d1e5      	bne.n	8006bd8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	e000      	b.n	8006c12 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006c10:	2302      	movs	r3, #2
  }
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3728      	adds	r7, #40	; 0x28
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	08007f77 	.word	0x08007f77
 8006c20:	08008011 	.word	0x08008011
 8006c24:	08008197 	.word	0x08008197

08006c28 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b08a      	sub	sp, #40	; 0x28
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	4613      	mov	r3, r2
 8006c34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c3c:	2b20      	cmp	r3, #32
 8006c3e:	d137      	bne.n	8006cb0 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d002      	beq.n	8006c4c <HAL_UART_Receive_DMA+0x24>
 8006c46:	88fb      	ldrh	r3, [r7, #6]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e030      	b.n	8006cb2 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2200      	movs	r2, #0
 8006c54:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a18      	ldr	r2, [pc, #96]	; (8006cbc <HAL_UART_Receive_DMA+0x94>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d01f      	beq.n	8006ca0 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d018      	beq.n	8006ca0 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	e853 3f00 	ldrex	r3, [r3]
 8006c7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006c82:	627b      	str	r3, [r7, #36]	; 0x24
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8c:	623b      	str	r3, [r7, #32]
 8006c8e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c90:	69f9      	ldr	r1, [r7, #28]
 8006c92:	6a3a      	ldr	r2, [r7, #32]
 8006c94:	e841 2300 	strex	r3, r2, [r1]
 8006c98:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d1e6      	bne.n	8006c6e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006ca0:	88fb      	ldrh	r3, [r7, #6]
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	68b9      	ldr	r1, [r7, #8]
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	f001 f818 	bl	8007cdc <UART_Start_Receive_DMA>
 8006cac:	4603      	mov	r3, r0
 8006cae:	e000      	b.n	8006cb2 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006cb0:	2302      	movs	r3, #2
  }
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3728      	adds	r7, #40	; 0x28
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	40008000 	.word	0x40008000

08006cc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b0ba      	sub	sp, #232	; 0xe8
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006ce6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006cea:	f640 030f 	movw	r3, #2063	; 0x80f
 8006cee:	4013      	ands	r3, r2
 8006cf0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006cf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d11b      	bne.n	8006d34 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d00:	f003 0320 	and.w	r3, r3, #32
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d015      	beq.n	8006d34 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d0c:	f003 0320 	and.w	r3, r3, #32
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d105      	bne.n	8006d20 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006d14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d009      	beq.n	8006d34 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	f000 82e3 	beq.w	80072f0 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	4798      	blx	r3
      }
      return;
 8006d32:	e2dd      	b.n	80072f0 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006d34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f000 8123 	beq.w	8006f84 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006d3e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006d42:	4b8d      	ldr	r3, [pc, #564]	; (8006f78 <HAL_UART_IRQHandler+0x2b8>)
 8006d44:	4013      	ands	r3, r2
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d106      	bne.n	8006d58 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006d4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006d4e:	4b8b      	ldr	r3, [pc, #556]	; (8006f7c <HAL_UART_IRQHandler+0x2bc>)
 8006d50:	4013      	ands	r3, r2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	f000 8116 	beq.w	8006f84 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006d58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d5c:	f003 0301 	and.w	r3, r3, #1
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d011      	beq.n	8006d88 <HAL_UART_IRQHandler+0xc8>
 8006d64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d00b      	beq.n	8006d88 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2201      	movs	r2, #1
 8006d76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d7e:	f043 0201 	orr.w	r2, r3, #1
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d8c:	f003 0302 	and.w	r3, r3, #2
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d011      	beq.n	8006db8 <HAL_UART_IRQHandler+0xf8>
 8006d94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d98:	f003 0301 	and.w	r3, r3, #1
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d00b      	beq.n	8006db8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2202      	movs	r2, #2
 8006da6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dae:	f043 0204 	orr.w	r2, r3, #4
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006db8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dbc:	f003 0304 	and.w	r3, r3, #4
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d011      	beq.n	8006de8 <HAL_UART_IRQHandler+0x128>
 8006dc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006dc8:	f003 0301 	and.w	r3, r3, #1
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d00b      	beq.n	8006de8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	2204      	movs	r2, #4
 8006dd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dde:	f043 0202 	orr.w	r2, r3, #2
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006de8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dec:	f003 0308 	and.w	r3, r3, #8
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d017      	beq.n	8006e24 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006df4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006df8:	f003 0320 	and.w	r3, r3, #32
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d105      	bne.n	8006e0c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006e00:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006e04:	4b5c      	ldr	r3, [pc, #368]	; (8006f78 <HAL_UART_IRQHandler+0x2b8>)
 8006e06:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d00b      	beq.n	8006e24 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	2208      	movs	r2, #8
 8006e12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e1a:	f043 0208 	orr.w	r2, r3, #8
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d012      	beq.n	8006e56 <HAL_UART_IRQHandler+0x196>
 8006e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d00c      	beq.n	8006e56 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e4c:	f043 0220 	orr.w	r2, r3, #32
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	f000 8249 	beq.w	80072f4 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e66:	f003 0320 	and.w	r3, r3, #32
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d013      	beq.n	8006e96 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006e6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e72:	f003 0320 	and.w	r3, r3, #32
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d105      	bne.n	8006e86 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006e7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d007      	beq.n	8006e96 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d003      	beq.n	8006e96 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e9c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eaa:	2b40      	cmp	r3, #64	; 0x40
 8006eac:	d005      	beq.n	8006eba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006eae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006eb2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d054      	beq.n	8006f64 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 fff5 	bl	8007eaa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eca:	2b40      	cmp	r3, #64	; 0x40
 8006ecc:	d146      	bne.n	8006f5c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	3308      	adds	r3, #8
 8006ed4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006edc:	e853 3f00 	ldrex	r3, [r3]
 8006ee0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006ee4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ee8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006eec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	3308      	adds	r3, #8
 8006ef6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006efa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006efe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006f06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006f0a:	e841 2300 	strex	r3, r2, [r1]
 8006f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006f12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d1d9      	bne.n	8006ece <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d017      	beq.n	8006f54 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f2a:	4a15      	ldr	r2, [pc, #84]	; (8006f80 <HAL_UART_IRQHandler+0x2c0>)
 8006f2c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f34:	4618      	mov	r0, r3
 8006f36:	f7fc fd87 	bl	8003a48 <HAL_DMA_Abort_IT>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d019      	beq.n	8006f74 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8006f4e:	4610      	mov	r0, r2
 8006f50:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f52:	e00f      	b.n	8006f74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 f9f5 	bl	8007344 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f5a:	e00b      	b.n	8006f74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 f9f1 	bl	8007344 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f62:	e007      	b.n	8006f74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f000 f9ed 	bl	8007344 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8006f72:	e1bf      	b.n	80072f4 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f74:	bf00      	nop
    return;
 8006f76:	e1bd      	b.n	80072f4 <HAL_UART_IRQHandler+0x634>
 8006f78:	10000001 	.word	0x10000001
 8006f7c:	04000120 	.word	0x04000120
 8006f80:	08008217 	.word	0x08008217

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	f040 8153 	bne.w	8007234 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f92:	f003 0310 	and.w	r3, r3, #16
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	f000 814c 	beq.w	8007234 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006f9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fa0:	f003 0310 	and.w	r3, r3, #16
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f000 8145 	beq.w	8007234 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	2210      	movs	r2, #16
 8006fb0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fbc:	2b40      	cmp	r3, #64	; 0x40
 8006fbe:	f040 80bb 	bne.w	8007138 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006fd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	f000 818f 	beq.w	80072f8 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006fe0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	f080 8187 	bcs.w	80072f8 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006ff0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 0320 	and.w	r3, r3, #32
 8007002:	2b00      	cmp	r3, #0
 8007004:	f040 8087 	bne.w	8007116 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007010:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007014:	e853 3f00 	ldrex	r3, [r3]
 8007018:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800701c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007020:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007024:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	461a      	mov	r2, r3
 800702e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007032:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007036:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800703a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800703e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007042:	e841 2300 	strex	r3, r2, [r1]
 8007046:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800704a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800704e:	2b00      	cmp	r3, #0
 8007050:	d1da      	bne.n	8007008 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	3308      	adds	r3, #8
 8007058:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800705c:	e853 3f00 	ldrex	r3, [r3]
 8007060:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007062:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007064:	f023 0301 	bic.w	r3, r3, #1
 8007068:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	3308      	adds	r3, #8
 8007072:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007076:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800707a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800707e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007082:	e841 2300 	strex	r3, r2, [r1]
 8007086:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007088:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800708a:	2b00      	cmp	r3, #0
 800708c:	d1e1      	bne.n	8007052 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	3308      	adds	r3, #8
 8007094:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007096:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007098:	e853 3f00 	ldrex	r3, [r3]
 800709c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800709e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	3308      	adds	r3, #8
 80070ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80070b2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80070b4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80070b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80070ba:	e841 2300 	strex	r3, r2, [r1]
 80070be:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80070c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d1e3      	bne.n	800708e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2220      	movs	r2, #32
 80070ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070dc:	e853 3f00 	ldrex	r3, [r3]
 80070e0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80070e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070e4:	f023 0310 	bic.w	r3, r3, #16
 80070e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	461a      	mov	r2, r3
 80070f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80070f6:	65bb      	str	r3, [r7, #88]	; 0x58
 80070f8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80070fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80070fe:	e841 2300 	strex	r3, r2, [r1]
 8007102:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007104:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007106:	2b00      	cmp	r3, #0
 8007108:	d1e4      	bne.n	80070d4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007110:	4618      	mov	r0, r3
 8007112:	f7fc fc40 	bl	8003996 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2202      	movs	r2, #2
 800711a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007128:	b29b      	uxth	r3, r3
 800712a:	1ad3      	subs	r3, r2, r3
 800712c:	b29b      	uxth	r3, r3
 800712e:	4619      	mov	r1, r3
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 f911 	bl	8007358 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007136:	e0df      	b.n	80072f8 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007144:	b29b      	uxth	r3, r3
 8007146:	1ad3      	subs	r3, r2, r3
 8007148:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007152:	b29b      	uxth	r3, r3
 8007154:	2b00      	cmp	r3, #0
 8007156:	f000 80d1 	beq.w	80072fc <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800715a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800715e:	2b00      	cmp	r3, #0
 8007160:	f000 80cc 	beq.w	80072fc <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800716c:	e853 3f00 	ldrex	r3, [r3]
 8007170:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007174:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007178:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	461a      	mov	r2, r3
 8007182:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007186:	647b      	str	r3, [r7, #68]	; 0x44
 8007188:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800718c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800718e:	e841 2300 	strex	r3, r2, [r1]
 8007192:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007194:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1e4      	bne.n	8007164 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	3308      	adds	r3, #8
 80071a0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a4:	e853 3f00 	ldrex	r3, [r3]
 80071a8:	623b      	str	r3, [r7, #32]
   return(result);
 80071aa:	6a3b      	ldr	r3, [r7, #32]
 80071ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071b0:	f023 0301 	bic.w	r3, r3, #1
 80071b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	3308      	adds	r3, #8
 80071be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80071c2:	633a      	str	r2, [r7, #48]	; 0x30
 80071c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80071c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071ca:	e841 2300 	strex	r3, r2, [r1]
 80071ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80071d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1e1      	bne.n	800719a <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2220      	movs	r2, #32
 80071da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	e853 3f00 	ldrex	r3, [r3]
 80071f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f023 0310 	bic.w	r3, r3, #16
 80071fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	461a      	mov	r2, r3
 8007208:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800720c:	61fb      	str	r3, [r7, #28]
 800720e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007210:	69b9      	ldr	r1, [r7, #24]
 8007212:	69fa      	ldr	r2, [r7, #28]
 8007214:	e841 2300 	strex	r3, r2, [r1]
 8007218:	617b      	str	r3, [r7, #20]
   return(result);
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1e4      	bne.n	80071ea <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2202      	movs	r2, #2
 8007224:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007226:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800722a:	4619      	mov	r1, r3
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f000 f893 	bl	8007358 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007232:	e063      	b.n	80072fc <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007238:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800723c:	2b00      	cmp	r3, #0
 800723e:	d00e      	beq.n	800725e <HAL_UART_IRQHandler+0x59e>
 8007240:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007244:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007248:	2b00      	cmp	r3, #0
 800724a:	d008      	beq.n	800725e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007254:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f001 f81e 	bl	8008298 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800725c:	e051      	b.n	8007302 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800725e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007262:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007266:	2b00      	cmp	r3, #0
 8007268:	d014      	beq.n	8007294 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800726a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800726e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007272:	2b00      	cmp	r3, #0
 8007274:	d105      	bne.n	8007282 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007276:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800727a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800727e:	2b00      	cmp	r3, #0
 8007280:	d008      	beq.n	8007294 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007286:	2b00      	cmp	r3, #0
 8007288:	d03a      	beq.n	8007300 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	4798      	blx	r3
    }
    return;
 8007292:	e035      	b.n	8007300 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800729c:	2b00      	cmp	r3, #0
 800729e:	d009      	beq.n	80072b4 <HAL_UART_IRQHandler+0x5f4>
 80072a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d003      	beq.n	80072b4 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 ffc8 	bl	8008242 <UART_EndTransmit_IT>
    return;
 80072b2:	e026      	b.n	8007302 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80072b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d009      	beq.n	80072d4 <HAL_UART_IRQHandler+0x614>
 80072c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072c4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d003      	beq.n	80072d4 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 fff7 	bl	80082c0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80072d2:	e016      	b.n	8007302 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80072d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d010      	beq.n	8007302 <HAL_UART_IRQHandler+0x642>
 80072e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	da0c      	bge.n	8007302 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 ffdf 	bl	80082ac <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80072ee:	e008      	b.n	8007302 <HAL_UART_IRQHandler+0x642>
      return;
 80072f0:	bf00      	nop
 80072f2:	e006      	b.n	8007302 <HAL_UART_IRQHandler+0x642>
    return;
 80072f4:	bf00      	nop
 80072f6:	e004      	b.n	8007302 <HAL_UART_IRQHandler+0x642>
      return;
 80072f8:	bf00      	nop
 80072fa:	e002      	b.n	8007302 <HAL_UART_IRQHandler+0x642>
      return;
 80072fc:	bf00      	nop
 80072fe:	e000      	b.n	8007302 <HAL_UART_IRQHandler+0x642>
    return;
 8007300:	bf00      	nop
  }
}
 8007302:	37e8      	adds	r7, #232	; 0xe8
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007310:	bf00      	nop
 8007312:	370c      	adds	r7, #12
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr

0800731c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800731c:	b480      	push	{r7}
 800731e:	b083      	sub	sp, #12
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007324:	bf00      	nop
 8007326:	370c      	adds	r7, #12
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr

08007330 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007330:	b480      	push	{r7}
 8007332:	b083      	sub	sp, #12
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007338:	bf00      	nop
 800733a:	370c      	adds	r7, #12
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007344:	b480      	push	{r7}
 8007346:	b083      	sub	sp, #12
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800734c:	bf00      	nop
 800734e:	370c      	adds	r7, #12
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	460b      	mov	r3, r1
 8007362:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007374:	b08c      	sub	sp, #48	; 0x30
 8007376:	af00      	add	r7, sp, #0
 8007378:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800737a:	2300      	movs	r3, #0
 800737c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	689a      	ldr	r2, [r3, #8]
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	431a      	orrs	r2, r3
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	695b      	ldr	r3, [r3, #20]
 800738e:	431a      	orrs	r2, r3
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	69db      	ldr	r3, [r3, #28]
 8007394:	4313      	orrs	r3, r2
 8007396:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	4baa      	ldr	r3, [pc, #680]	; (8007648 <UART_SetConfig+0x2d8>)
 80073a0:	4013      	ands	r3, r2
 80073a2:	697a      	ldr	r2, [r7, #20]
 80073a4:	6812      	ldr	r2, [r2, #0]
 80073a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073a8:	430b      	orrs	r3, r1
 80073aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	68da      	ldr	r2, [r3, #12]
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a9f      	ldr	r2, [pc, #636]	; (800764c <UART_SetConfig+0x2dc>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d004      	beq.n	80073dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	6a1b      	ldr	r3, [r3, #32]
 80073d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073d8:	4313      	orrs	r3, r2
 80073da:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80073e6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	6812      	ldr	r2, [r2, #0]
 80073ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073f0:	430b      	orrs	r3, r1
 80073f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073fa:	f023 010f 	bic.w	r1, r3, #15
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	430a      	orrs	r2, r1
 8007408:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a90      	ldr	r2, [pc, #576]	; (8007650 <UART_SetConfig+0x2e0>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d125      	bne.n	8007460 <UART_SetConfig+0xf0>
 8007414:	4b8f      	ldr	r3, [pc, #572]	; (8007654 <UART_SetConfig+0x2e4>)
 8007416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800741a:	f003 0303 	and.w	r3, r3, #3
 800741e:	2b03      	cmp	r3, #3
 8007420:	d81a      	bhi.n	8007458 <UART_SetConfig+0xe8>
 8007422:	a201      	add	r2, pc, #4	; (adr r2, 8007428 <UART_SetConfig+0xb8>)
 8007424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007428:	08007439 	.word	0x08007439
 800742c:	08007449 	.word	0x08007449
 8007430:	08007441 	.word	0x08007441
 8007434:	08007451 	.word	0x08007451
 8007438:	2301      	movs	r3, #1
 800743a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800743e:	e116      	b.n	800766e <UART_SetConfig+0x2fe>
 8007440:	2302      	movs	r3, #2
 8007442:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007446:	e112      	b.n	800766e <UART_SetConfig+0x2fe>
 8007448:	2304      	movs	r3, #4
 800744a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800744e:	e10e      	b.n	800766e <UART_SetConfig+0x2fe>
 8007450:	2308      	movs	r3, #8
 8007452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007456:	e10a      	b.n	800766e <UART_SetConfig+0x2fe>
 8007458:	2310      	movs	r3, #16
 800745a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800745e:	e106      	b.n	800766e <UART_SetConfig+0x2fe>
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a7c      	ldr	r2, [pc, #496]	; (8007658 <UART_SetConfig+0x2e8>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d138      	bne.n	80074dc <UART_SetConfig+0x16c>
 800746a:	4b7a      	ldr	r3, [pc, #488]	; (8007654 <UART_SetConfig+0x2e4>)
 800746c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007470:	f003 030c 	and.w	r3, r3, #12
 8007474:	2b0c      	cmp	r3, #12
 8007476:	d82d      	bhi.n	80074d4 <UART_SetConfig+0x164>
 8007478:	a201      	add	r2, pc, #4	; (adr r2, 8007480 <UART_SetConfig+0x110>)
 800747a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800747e:	bf00      	nop
 8007480:	080074b5 	.word	0x080074b5
 8007484:	080074d5 	.word	0x080074d5
 8007488:	080074d5 	.word	0x080074d5
 800748c:	080074d5 	.word	0x080074d5
 8007490:	080074c5 	.word	0x080074c5
 8007494:	080074d5 	.word	0x080074d5
 8007498:	080074d5 	.word	0x080074d5
 800749c:	080074d5 	.word	0x080074d5
 80074a0:	080074bd 	.word	0x080074bd
 80074a4:	080074d5 	.word	0x080074d5
 80074a8:	080074d5 	.word	0x080074d5
 80074ac:	080074d5 	.word	0x080074d5
 80074b0:	080074cd 	.word	0x080074cd
 80074b4:	2300      	movs	r3, #0
 80074b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074ba:	e0d8      	b.n	800766e <UART_SetConfig+0x2fe>
 80074bc:	2302      	movs	r3, #2
 80074be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074c2:	e0d4      	b.n	800766e <UART_SetConfig+0x2fe>
 80074c4:	2304      	movs	r3, #4
 80074c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074ca:	e0d0      	b.n	800766e <UART_SetConfig+0x2fe>
 80074cc:	2308      	movs	r3, #8
 80074ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074d2:	e0cc      	b.n	800766e <UART_SetConfig+0x2fe>
 80074d4:	2310      	movs	r3, #16
 80074d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074da:	e0c8      	b.n	800766e <UART_SetConfig+0x2fe>
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a5e      	ldr	r2, [pc, #376]	; (800765c <UART_SetConfig+0x2ec>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d125      	bne.n	8007532 <UART_SetConfig+0x1c2>
 80074e6:	4b5b      	ldr	r3, [pc, #364]	; (8007654 <UART_SetConfig+0x2e4>)
 80074e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074ec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80074f0:	2b30      	cmp	r3, #48	; 0x30
 80074f2:	d016      	beq.n	8007522 <UART_SetConfig+0x1b2>
 80074f4:	2b30      	cmp	r3, #48	; 0x30
 80074f6:	d818      	bhi.n	800752a <UART_SetConfig+0x1ba>
 80074f8:	2b20      	cmp	r3, #32
 80074fa:	d00a      	beq.n	8007512 <UART_SetConfig+0x1a2>
 80074fc:	2b20      	cmp	r3, #32
 80074fe:	d814      	bhi.n	800752a <UART_SetConfig+0x1ba>
 8007500:	2b00      	cmp	r3, #0
 8007502:	d002      	beq.n	800750a <UART_SetConfig+0x19a>
 8007504:	2b10      	cmp	r3, #16
 8007506:	d008      	beq.n	800751a <UART_SetConfig+0x1aa>
 8007508:	e00f      	b.n	800752a <UART_SetConfig+0x1ba>
 800750a:	2300      	movs	r3, #0
 800750c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007510:	e0ad      	b.n	800766e <UART_SetConfig+0x2fe>
 8007512:	2302      	movs	r3, #2
 8007514:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007518:	e0a9      	b.n	800766e <UART_SetConfig+0x2fe>
 800751a:	2304      	movs	r3, #4
 800751c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007520:	e0a5      	b.n	800766e <UART_SetConfig+0x2fe>
 8007522:	2308      	movs	r3, #8
 8007524:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007528:	e0a1      	b.n	800766e <UART_SetConfig+0x2fe>
 800752a:	2310      	movs	r3, #16
 800752c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007530:	e09d      	b.n	800766e <UART_SetConfig+0x2fe>
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a4a      	ldr	r2, [pc, #296]	; (8007660 <UART_SetConfig+0x2f0>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d125      	bne.n	8007588 <UART_SetConfig+0x218>
 800753c:	4b45      	ldr	r3, [pc, #276]	; (8007654 <UART_SetConfig+0x2e4>)
 800753e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007542:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007546:	2bc0      	cmp	r3, #192	; 0xc0
 8007548:	d016      	beq.n	8007578 <UART_SetConfig+0x208>
 800754a:	2bc0      	cmp	r3, #192	; 0xc0
 800754c:	d818      	bhi.n	8007580 <UART_SetConfig+0x210>
 800754e:	2b80      	cmp	r3, #128	; 0x80
 8007550:	d00a      	beq.n	8007568 <UART_SetConfig+0x1f8>
 8007552:	2b80      	cmp	r3, #128	; 0x80
 8007554:	d814      	bhi.n	8007580 <UART_SetConfig+0x210>
 8007556:	2b00      	cmp	r3, #0
 8007558:	d002      	beq.n	8007560 <UART_SetConfig+0x1f0>
 800755a:	2b40      	cmp	r3, #64	; 0x40
 800755c:	d008      	beq.n	8007570 <UART_SetConfig+0x200>
 800755e:	e00f      	b.n	8007580 <UART_SetConfig+0x210>
 8007560:	2300      	movs	r3, #0
 8007562:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007566:	e082      	b.n	800766e <UART_SetConfig+0x2fe>
 8007568:	2302      	movs	r3, #2
 800756a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800756e:	e07e      	b.n	800766e <UART_SetConfig+0x2fe>
 8007570:	2304      	movs	r3, #4
 8007572:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007576:	e07a      	b.n	800766e <UART_SetConfig+0x2fe>
 8007578:	2308      	movs	r3, #8
 800757a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800757e:	e076      	b.n	800766e <UART_SetConfig+0x2fe>
 8007580:	2310      	movs	r3, #16
 8007582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007586:	e072      	b.n	800766e <UART_SetConfig+0x2fe>
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a35      	ldr	r2, [pc, #212]	; (8007664 <UART_SetConfig+0x2f4>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d12a      	bne.n	80075e8 <UART_SetConfig+0x278>
 8007592:	4b30      	ldr	r3, [pc, #192]	; (8007654 <UART_SetConfig+0x2e4>)
 8007594:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007598:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800759c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075a0:	d01a      	beq.n	80075d8 <UART_SetConfig+0x268>
 80075a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075a6:	d81b      	bhi.n	80075e0 <UART_SetConfig+0x270>
 80075a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075ac:	d00c      	beq.n	80075c8 <UART_SetConfig+0x258>
 80075ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075b2:	d815      	bhi.n	80075e0 <UART_SetConfig+0x270>
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d003      	beq.n	80075c0 <UART_SetConfig+0x250>
 80075b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075bc:	d008      	beq.n	80075d0 <UART_SetConfig+0x260>
 80075be:	e00f      	b.n	80075e0 <UART_SetConfig+0x270>
 80075c0:	2300      	movs	r3, #0
 80075c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075c6:	e052      	b.n	800766e <UART_SetConfig+0x2fe>
 80075c8:	2302      	movs	r3, #2
 80075ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075ce:	e04e      	b.n	800766e <UART_SetConfig+0x2fe>
 80075d0:	2304      	movs	r3, #4
 80075d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075d6:	e04a      	b.n	800766e <UART_SetConfig+0x2fe>
 80075d8:	2308      	movs	r3, #8
 80075da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075de:	e046      	b.n	800766e <UART_SetConfig+0x2fe>
 80075e0:	2310      	movs	r3, #16
 80075e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075e6:	e042      	b.n	800766e <UART_SetConfig+0x2fe>
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a17      	ldr	r2, [pc, #92]	; (800764c <UART_SetConfig+0x2dc>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d13a      	bne.n	8007668 <UART_SetConfig+0x2f8>
 80075f2:	4b18      	ldr	r3, [pc, #96]	; (8007654 <UART_SetConfig+0x2e4>)
 80075f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80075fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007600:	d01a      	beq.n	8007638 <UART_SetConfig+0x2c8>
 8007602:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007606:	d81b      	bhi.n	8007640 <UART_SetConfig+0x2d0>
 8007608:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800760c:	d00c      	beq.n	8007628 <UART_SetConfig+0x2b8>
 800760e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007612:	d815      	bhi.n	8007640 <UART_SetConfig+0x2d0>
 8007614:	2b00      	cmp	r3, #0
 8007616:	d003      	beq.n	8007620 <UART_SetConfig+0x2b0>
 8007618:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800761c:	d008      	beq.n	8007630 <UART_SetConfig+0x2c0>
 800761e:	e00f      	b.n	8007640 <UART_SetConfig+0x2d0>
 8007620:	2300      	movs	r3, #0
 8007622:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007626:	e022      	b.n	800766e <UART_SetConfig+0x2fe>
 8007628:	2302      	movs	r3, #2
 800762a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800762e:	e01e      	b.n	800766e <UART_SetConfig+0x2fe>
 8007630:	2304      	movs	r3, #4
 8007632:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007636:	e01a      	b.n	800766e <UART_SetConfig+0x2fe>
 8007638:	2308      	movs	r3, #8
 800763a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800763e:	e016      	b.n	800766e <UART_SetConfig+0x2fe>
 8007640:	2310      	movs	r3, #16
 8007642:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007646:	e012      	b.n	800766e <UART_SetConfig+0x2fe>
 8007648:	cfff69f3 	.word	0xcfff69f3
 800764c:	40008000 	.word	0x40008000
 8007650:	40013800 	.word	0x40013800
 8007654:	40021000 	.word	0x40021000
 8007658:	40004400 	.word	0x40004400
 800765c:	40004800 	.word	0x40004800
 8007660:	40004c00 	.word	0x40004c00
 8007664:	40005000 	.word	0x40005000
 8007668:	2310      	movs	r3, #16
 800766a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4aae      	ldr	r2, [pc, #696]	; (800792c <UART_SetConfig+0x5bc>)
 8007674:	4293      	cmp	r3, r2
 8007676:	f040 8097 	bne.w	80077a8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800767a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800767e:	2b08      	cmp	r3, #8
 8007680:	d823      	bhi.n	80076ca <UART_SetConfig+0x35a>
 8007682:	a201      	add	r2, pc, #4	; (adr r2, 8007688 <UART_SetConfig+0x318>)
 8007684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007688:	080076ad 	.word	0x080076ad
 800768c:	080076cb 	.word	0x080076cb
 8007690:	080076b5 	.word	0x080076b5
 8007694:	080076cb 	.word	0x080076cb
 8007698:	080076bb 	.word	0x080076bb
 800769c:	080076cb 	.word	0x080076cb
 80076a0:	080076cb 	.word	0x080076cb
 80076a4:	080076cb 	.word	0x080076cb
 80076a8:	080076c3 	.word	0x080076c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076ac:	f7fd fabe 	bl	8004c2c <HAL_RCC_GetPCLK1Freq>
 80076b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80076b2:	e010      	b.n	80076d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80076b4:	4b9e      	ldr	r3, [pc, #632]	; (8007930 <UART_SetConfig+0x5c0>)
 80076b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80076b8:	e00d      	b.n	80076d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076ba:	f7fd fa49 	bl	8004b50 <HAL_RCC_GetSysClockFreq>
 80076be:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80076c0:	e009      	b.n	80076d6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80076c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80076c8:	e005      	b.n	80076d6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80076ca:	2300      	movs	r3, #0
 80076cc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80076d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80076d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d8:	2b00      	cmp	r3, #0
 80076da:	f000 8130 	beq.w	800793e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e2:	4a94      	ldr	r2, [pc, #592]	; (8007934 <UART_SetConfig+0x5c4>)
 80076e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076e8:	461a      	mov	r2, r3
 80076ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80076f0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	685a      	ldr	r2, [r3, #4]
 80076f6:	4613      	mov	r3, r2
 80076f8:	005b      	lsls	r3, r3, #1
 80076fa:	4413      	add	r3, r2
 80076fc:	69ba      	ldr	r2, [r7, #24]
 80076fe:	429a      	cmp	r2, r3
 8007700:	d305      	bcc.n	800770e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007708:	69ba      	ldr	r2, [r7, #24]
 800770a:	429a      	cmp	r2, r3
 800770c:	d903      	bls.n	8007716 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007714:	e113      	b.n	800793e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007718:	2200      	movs	r2, #0
 800771a:	60bb      	str	r3, [r7, #8]
 800771c:	60fa      	str	r2, [r7, #12]
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007722:	4a84      	ldr	r2, [pc, #528]	; (8007934 <UART_SetConfig+0x5c4>)
 8007724:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007728:	b29b      	uxth	r3, r3
 800772a:	2200      	movs	r2, #0
 800772c:	603b      	str	r3, [r7, #0]
 800772e:	607a      	str	r2, [r7, #4]
 8007730:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007734:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007738:	f7f8 fd6e 	bl	8000218 <__aeabi_uldivmod>
 800773c:	4602      	mov	r2, r0
 800773e:	460b      	mov	r3, r1
 8007740:	4610      	mov	r0, r2
 8007742:	4619      	mov	r1, r3
 8007744:	f04f 0200 	mov.w	r2, #0
 8007748:	f04f 0300 	mov.w	r3, #0
 800774c:	020b      	lsls	r3, r1, #8
 800774e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007752:	0202      	lsls	r2, r0, #8
 8007754:	6979      	ldr	r1, [r7, #20]
 8007756:	6849      	ldr	r1, [r1, #4]
 8007758:	0849      	lsrs	r1, r1, #1
 800775a:	2000      	movs	r0, #0
 800775c:	460c      	mov	r4, r1
 800775e:	4605      	mov	r5, r0
 8007760:	eb12 0804 	adds.w	r8, r2, r4
 8007764:	eb43 0905 	adc.w	r9, r3, r5
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	469a      	mov	sl, r3
 8007770:	4693      	mov	fp, r2
 8007772:	4652      	mov	r2, sl
 8007774:	465b      	mov	r3, fp
 8007776:	4640      	mov	r0, r8
 8007778:	4649      	mov	r1, r9
 800777a:	f7f8 fd4d 	bl	8000218 <__aeabi_uldivmod>
 800777e:	4602      	mov	r2, r0
 8007780:	460b      	mov	r3, r1
 8007782:	4613      	mov	r3, r2
 8007784:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007786:	6a3b      	ldr	r3, [r7, #32]
 8007788:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800778c:	d308      	bcc.n	80077a0 <UART_SetConfig+0x430>
 800778e:	6a3b      	ldr	r3, [r7, #32]
 8007790:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007794:	d204      	bcs.n	80077a0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	6a3a      	ldr	r2, [r7, #32]
 800779c:	60da      	str	r2, [r3, #12]
 800779e:	e0ce      	b.n	800793e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80077a6:	e0ca      	b.n	800793e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	69db      	ldr	r3, [r3, #28]
 80077ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077b0:	d166      	bne.n	8007880 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80077b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80077b6:	2b08      	cmp	r3, #8
 80077b8:	d827      	bhi.n	800780a <UART_SetConfig+0x49a>
 80077ba:	a201      	add	r2, pc, #4	; (adr r2, 80077c0 <UART_SetConfig+0x450>)
 80077bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077c0:	080077e5 	.word	0x080077e5
 80077c4:	080077ed 	.word	0x080077ed
 80077c8:	080077f5 	.word	0x080077f5
 80077cc:	0800780b 	.word	0x0800780b
 80077d0:	080077fb 	.word	0x080077fb
 80077d4:	0800780b 	.word	0x0800780b
 80077d8:	0800780b 	.word	0x0800780b
 80077dc:	0800780b 	.word	0x0800780b
 80077e0:	08007803 	.word	0x08007803
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077e4:	f7fd fa22 	bl	8004c2c <HAL_RCC_GetPCLK1Freq>
 80077e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80077ea:	e014      	b.n	8007816 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077ec:	f7fd fa34 	bl	8004c58 <HAL_RCC_GetPCLK2Freq>
 80077f0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80077f2:	e010      	b.n	8007816 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077f4:	4b4e      	ldr	r3, [pc, #312]	; (8007930 <UART_SetConfig+0x5c0>)
 80077f6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80077f8:	e00d      	b.n	8007816 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077fa:	f7fd f9a9 	bl	8004b50 <HAL_RCC_GetSysClockFreq>
 80077fe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007800:	e009      	b.n	8007816 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007802:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007806:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007808:	e005      	b.n	8007816 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800780a:	2300      	movs	r3, #0
 800780c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007814:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007818:	2b00      	cmp	r3, #0
 800781a:	f000 8090 	beq.w	800793e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007822:	4a44      	ldr	r2, [pc, #272]	; (8007934 <UART_SetConfig+0x5c4>)
 8007824:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007828:	461a      	mov	r2, r3
 800782a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800782c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007830:	005a      	lsls	r2, r3, #1
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	085b      	lsrs	r3, r3, #1
 8007838:	441a      	add	r2, r3
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007842:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007844:	6a3b      	ldr	r3, [r7, #32]
 8007846:	2b0f      	cmp	r3, #15
 8007848:	d916      	bls.n	8007878 <UART_SetConfig+0x508>
 800784a:	6a3b      	ldr	r3, [r7, #32]
 800784c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007850:	d212      	bcs.n	8007878 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007852:	6a3b      	ldr	r3, [r7, #32]
 8007854:	b29b      	uxth	r3, r3
 8007856:	f023 030f 	bic.w	r3, r3, #15
 800785a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800785c:	6a3b      	ldr	r3, [r7, #32]
 800785e:	085b      	lsrs	r3, r3, #1
 8007860:	b29b      	uxth	r3, r3
 8007862:	f003 0307 	and.w	r3, r3, #7
 8007866:	b29a      	uxth	r2, r3
 8007868:	8bfb      	ldrh	r3, [r7, #30]
 800786a:	4313      	orrs	r3, r2
 800786c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	8bfa      	ldrh	r2, [r7, #30]
 8007874:	60da      	str	r2, [r3, #12]
 8007876:	e062      	b.n	800793e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800787e:	e05e      	b.n	800793e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007880:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007884:	2b08      	cmp	r3, #8
 8007886:	d828      	bhi.n	80078da <UART_SetConfig+0x56a>
 8007888:	a201      	add	r2, pc, #4	; (adr r2, 8007890 <UART_SetConfig+0x520>)
 800788a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800788e:	bf00      	nop
 8007890:	080078b5 	.word	0x080078b5
 8007894:	080078bd 	.word	0x080078bd
 8007898:	080078c5 	.word	0x080078c5
 800789c:	080078db 	.word	0x080078db
 80078a0:	080078cb 	.word	0x080078cb
 80078a4:	080078db 	.word	0x080078db
 80078a8:	080078db 	.word	0x080078db
 80078ac:	080078db 	.word	0x080078db
 80078b0:	080078d3 	.word	0x080078d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078b4:	f7fd f9ba 	bl	8004c2c <HAL_RCC_GetPCLK1Freq>
 80078b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80078ba:	e014      	b.n	80078e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078bc:	f7fd f9cc 	bl	8004c58 <HAL_RCC_GetPCLK2Freq>
 80078c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80078c2:	e010      	b.n	80078e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078c4:	4b1a      	ldr	r3, [pc, #104]	; (8007930 <UART_SetConfig+0x5c0>)
 80078c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80078c8:	e00d      	b.n	80078e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078ca:	f7fd f941 	bl	8004b50 <HAL_RCC_GetSysClockFreq>
 80078ce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80078d0:	e009      	b.n	80078e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80078d8:	e005      	b.n	80078e6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80078da:	2300      	movs	r3, #0
 80078dc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80078e4:	bf00      	nop
    }

    if (pclk != 0U)
 80078e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d028      	beq.n	800793e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f0:	4a10      	ldr	r2, [pc, #64]	; (8007934 <UART_SetConfig+0x5c4>)
 80078f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078f6:	461a      	mov	r2, r3
 80078f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	085b      	lsrs	r3, r3, #1
 8007904:	441a      	add	r2, r3
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	fbb2 f3f3 	udiv	r3, r2, r3
 800790e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007910:	6a3b      	ldr	r3, [r7, #32]
 8007912:	2b0f      	cmp	r3, #15
 8007914:	d910      	bls.n	8007938 <UART_SetConfig+0x5c8>
 8007916:	6a3b      	ldr	r3, [r7, #32]
 8007918:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800791c:	d20c      	bcs.n	8007938 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800791e:	6a3b      	ldr	r3, [r7, #32]
 8007920:	b29a      	uxth	r2, r3
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	60da      	str	r2, [r3, #12]
 8007928:	e009      	b.n	800793e <UART_SetConfig+0x5ce>
 800792a:	bf00      	nop
 800792c:	40008000 	.word	0x40008000
 8007930:	00f42400 	.word	0x00f42400
 8007934:	08008564 	.word	0x08008564
      }
      else
      {
        ret = HAL_ERROR;
 8007938:	2301      	movs	r3, #1
 800793a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	2201      	movs	r2, #1
 8007942:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	2201      	movs	r2, #1
 800794a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	2200      	movs	r2, #0
 8007952:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	2200      	movs	r2, #0
 8007958:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800795a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800795e:	4618      	mov	r0, r3
 8007960:	3730      	adds	r7, #48	; 0x30
 8007962:	46bd      	mov	sp, r7
 8007964:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007968 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007974:	f003 0308 	and.w	r3, r3, #8
 8007978:	2b00      	cmp	r3, #0
 800797a:	d00a      	beq.n	8007992 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	430a      	orrs	r2, r1
 8007990:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007996:	f003 0301 	and.w	r3, r3, #1
 800799a:	2b00      	cmp	r3, #0
 800799c:	d00a      	beq.n	80079b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	430a      	orrs	r2, r1
 80079b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079b8:	f003 0302 	and.w	r3, r3, #2
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d00a      	beq.n	80079d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	430a      	orrs	r2, r1
 80079d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079da:	f003 0304 	and.w	r3, r3, #4
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d00a      	beq.n	80079f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	430a      	orrs	r2, r1
 80079f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079fc:	f003 0310 	and.w	r3, r3, #16
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d00a      	beq.n	8007a1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	430a      	orrs	r2, r1
 8007a18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a1e:	f003 0320 	and.w	r3, r3, #32
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d00a      	beq.n	8007a3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	430a      	orrs	r2, r1
 8007a3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d01a      	beq.n	8007a7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	430a      	orrs	r2, r1
 8007a5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a66:	d10a      	bne.n	8007a7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	430a      	orrs	r2, r1
 8007a7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00a      	beq.n	8007aa0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	430a      	orrs	r2, r1
 8007a9e:	605a      	str	r2, [r3, #4]
  }
}
 8007aa0:	bf00      	nop
 8007aa2:	370c      	adds	r7, #12
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b098      	sub	sp, #96	; 0x60
 8007ab0:	af02      	add	r7, sp, #8
 8007ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007abc:	f7f9 ff0a 	bl	80018d4 <HAL_GetTick>
 8007ac0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 0308 	and.w	r3, r3, #8
 8007acc:	2b08      	cmp	r3, #8
 8007ace:	d12f      	bne.n	8007b30 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ad0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ad4:	9300      	str	r3, [sp, #0]
 8007ad6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f000 f88e 	bl	8007c00 <UART_WaitOnFlagUntilTimeout>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d022      	beq.n	8007b30 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007af2:	e853 3f00 	ldrex	r3, [r3]
 8007af6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007afa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007afe:	653b      	str	r3, [r7, #80]	; 0x50
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	461a      	mov	r2, r3
 8007b06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b08:	647b      	str	r3, [r7, #68]	; 0x44
 8007b0a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b10:	e841 2300 	strex	r3, r2, [r1]
 8007b14:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1e6      	bne.n	8007aea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2220      	movs	r2, #32
 8007b20:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b2c:	2303      	movs	r3, #3
 8007b2e:	e063      	b.n	8007bf8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f003 0304 	and.w	r3, r3, #4
 8007b3a:	2b04      	cmp	r3, #4
 8007b3c:	d149      	bne.n	8007bd2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b3e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b42:	9300      	str	r3, [sp, #0]
 8007b44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b46:	2200      	movs	r2, #0
 8007b48:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 f857 	bl	8007c00 <UART_WaitOnFlagUntilTimeout>
 8007b52:	4603      	mov	r3, r0
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d03c      	beq.n	8007bd2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b60:	e853 3f00 	ldrex	r3, [r3]
 8007b64:	623b      	str	r3, [r7, #32]
   return(result);
 8007b66:	6a3b      	ldr	r3, [r7, #32]
 8007b68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	461a      	mov	r2, r3
 8007b74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b76:	633b      	str	r3, [r7, #48]	; 0x30
 8007b78:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b7e:	e841 2300 	strex	r3, r2, [r1]
 8007b82:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d1e6      	bne.n	8007b58 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	3308      	adds	r3, #8
 8007b90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	e853 3f00 	ldrex	r3, [r3]
 8007b98:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f023 0301 	bic.w	r3, r3, #1
 8007ba0:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	3308      	adds	r3, #8
 8007ba8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007baa:	61fa      	str	r2, [r7, #28]
 8007bac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bae:	69b9      	ldr	r1, [r7, #24]
 8007bb0:	69fa      	ldr	r2, [r7, #28]
 8007bb2:	e841 2300 	strex	r3, r2, [r1]
 8007bb6:	617b      	str	r3, [r7, #20]
   return(result);
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d1e5      	bne.n	8007b8a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2220      	movs	r2, #32
 8007bc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e012      	b.n	8007bf8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2220      	movs	r2, #32
 8007bd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2220      	movs	r2, #32
 8007bde:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2200      	movs	r2, #0
 8007be6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007bf6:	2300      	movs	r3, #0
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3758      	adds	r7, #88	; 0x58
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b084      	sub	sp, #16
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	603b      	str	r3, [r7, #0]
 8007c0c:	4613      	mov	r3, r2
 8007c0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c10:	e04f      	b.n	8007cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c18:	d04b      	beq.n	8007cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c1a:	f7f9 fe5b 	bl	80018d4 <HAL_GetTick>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	1ad3      	subs	r3, r2, r3
 8007c24:	69ba      	ldr	r2, [r7, #24]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d302      	bcc.n	8007c30 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d101      	bne.n	8007c34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c30:	2303      	movs	r3, #3
 8007c32:	e04e      	b.n	8007cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 0304 	and.w	r3, r3, #4
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d037      	beq.n	8007cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	2b80      	cmp	r3, #128	; 0x80
 8007c46:	d034      	beq.n	8007cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	2b40      	cmp	r3, #64	; 0x40
 8007c4c:	d031      	beq.n	8007cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	69db      	ldr	r3, [r3, #28]
 8007c54:	f003 0308 	and.w	r3, r3, #8
 8007c58:	2b08      	cmp	r3, #8
 8007c5a:	d110      	bne.n	8007c7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2208      	movs	r2, #8
 8007c62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c64:	68f8      	ldr	r0, [r7, #12]
 8007c66:	f000 f920 	bl	8007eaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2208      	movs	r2, #8
 8007c6e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e029      	b.n	8007cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	69db      	ldr	r3, [r3, #28]
 8007c84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c8c:	d111      	bne.n	8007cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	f000 f906 	bl	8007eaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2220      	movs	r2, #32
 8007ca2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007cae:	2303      	movs	r3, #3
 8007cb0:	e00f      	b.n	8007cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	69da      	ldr	r2, [r3, #28]
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	4013      	ands	r3, r2
 8007cbc:	68ba      	ldr	r2, [r7, #8]
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	bf0c      	ite	eq
 8007cc2:	2301      	moveq	r3, #1
 8007cc4:	2300      	movne	r3, #0
 8007cc6:	b2db      	uxtb	r3, r3
 8007cc8:	461a      	mov	r2, r3
 8007cca:	79fb      	ldrb	r3, [r7, #7]
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	d0a0      	beq.n	8007c12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007cd0:	2300      	movs	r3, #0
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3710      	adds	r7, #16
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
	...

08007cdc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b096      	sub	sp, #88	; 0x58
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	60f8      	str	r0, [r7, #12]
 8007ce4:	60b9      	str	r1, [r7, #8]
 8007ce6:	4613      	mov	r3, r2
 8007ce8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	68ba      	ldr	r2, [r7, #8]
 8007cee:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	88fa      	ldrh	r2, [r7, #6]
 8007cf4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2222      	movs	r2, #34	; 0x22
 8007d04:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d02d      	beq.n	8007d6e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d18:	4a40      	ldr	r2, [pc, #256]	; (8007e1c <UART_Start_Receive_DMA+0x140>)
 8007d1a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d22:	4a3f      	ldr	r2, [pc, #252]	; (8007e20 <UART_Start_Receive_DMA+0x144>)
 8007d24:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d2c:	4a3d      	ldr	r2, [pc, #244]	; (8007e24 <UART_Start_Receive_DMA+0x148>)
 8007d2e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d36:	2200      	movs	r2, #0
 8007d38:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	3324      	adds	r3, #36	; 0x24
 8007d46:	4619      	mov	r1, r3
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	88fb      	ldrh	r3, [r7, #6]
 8007d50:	f7fb fda6 	bl	80038a0 <HAL_DMA_Start_IT>
 8007d54:	4603      	mov	r3, r0
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d009      	beq.n	8007d6e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2210      	movs	r2, #16
 8007d5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2220      	movs	r2, #32
 8007d66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e051      	b.n	8007e12 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	691b      	ldr	r3, [r3, #16]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d018      	beq.n	8007da8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d7e:	e853 3f00 	ldrex	r3, [r3]
 8007d82:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d8a:	657b      	str	r3, [r7, #84]	; 0x54
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	461a      	mov	r2, r3
 8007d92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d94:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d96:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d98:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007d9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d9c:	e841 2300 	strex	r3, r2, [r1]
 8007da0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007da2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d1e6      	bne.n	8007d76 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	3308      	adds	r3, #8
 8007dae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007db2:	e853 3f00 	ldrex	r3, [r3]
 8007db6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dba:	f043 0301 	orr.w	r3, r3, #1
 8007dbe:	653b      	str	r3, [r7, #80]	; 0x50
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	3308      	adds	r3, #8
 8007dc6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007dc8:	637a      	str	r2, [r7, #52]	; 0x34
 8007dca:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dcc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007dce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007dd0:	e841 2300 	strex	r3, r2, [r1]
 8007dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d1e5      	bne.n	8007da8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	3308      	adds	r3, #8
 8007de2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	e853 3f00 	ldrex	r3, [r3]
 8007dea:	613b      	str	r3, [r7, #16]
   return(result);
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007df2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	3308      	adds	r3, #8
 8007dfa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007dfc:	623a      	str	r2, [r7, #32]
 8007dfe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e00:	69f9      	ldr	r1, [r7, #28]
 8007e02:	6a3a      	ldr	r2, [r7, #32]
 8007e04:	e841 2300 	strex	r3, r2, [r1]
 8007e08:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e0a:	69bb      	ldr	r3, [r7, #24]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d1e5      	bne.n	8007ddc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007e10:	2300      	movs	r3, #0
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3758      	adds	r7, #88	; 0x58
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}
 8007e1a:	bf00      	nop
 8007e1c:	0800802d 	.word	0x0800802d
 8007e20:	08008159 	.word	0x08008159
 8007e24:	08008197 	.word	0x08008197

08007e28 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b08f      	sub	sp, #60	; 0x3c
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e36:	6a3b      	ldr	r3, [r7, #32]
 8007e38:	e853 3f00 	ldrex	r3, [r3]
 8007e3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e3e:	69fb      	ldr	r3, [r7, #28]
 8007e40:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007e44:	637b      	str	r3, [r7, #52]	; 0x34
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e50:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e52:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e56:	e841 2300 	strex	r3, r2, [r1]
 8007e5a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d1e6      	bne.n	8007e30 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	3308      	adds	r3, #8
 8007e68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	e853 3f00 	ldrex	r3, [r3]
 8007e70:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007e78:	633b      	str	r3, [r7, #48]	; 0x30
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	3308      	adds	r3, #8
 8007e80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e82:	61ba      	str	r2, [r7, #24]
 8007e84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e86:	6979      	ldr	r1, [r7, #20]
 8007e88:	69ba      	ldr	r2, [r7, #24]
 8007e8a:	e841 2300 	strex	r3, r2, [r1]
 8007e8e:	613b      	str	r3, [r7, #16]
   return(result);
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d1e5      	bne.n	8007e62 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2220      	movs	r2, #32
 8007e9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8007e9e:	bf00      	nop
 8007ea0:	373c      	adds	r7, #60	; 0x3c
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea8:	4770      	bx	lr

08007eaa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007eaa:	b480      	push	{r7}
 8007eac:	b095      	sub	sp, #84	; 0x54
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007eba:	e853 3f00 	ldrex	r3, [r3]
 8007ebe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ec2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	461a      	mov	r2, r3
 8007ece:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ed0:	643b      	str	r3, [r7, #64]	; 0x40
 8007ed2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007ed6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007ed8:	e841 2300 	strex	r3, r2, [r1]
 8007edc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d1e6      	bne.n	8007eb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	3308      	adds	r3, #8
 8007eea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eec:	6a3b      	ldr	r3, [r7, #32]
 8007eee:	e853 3f00 	ldrex	r3, [r3]
 8007ef2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ef4:	69fb      	ldr	r3, [r7, #28]
 8007ef6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007efa:	f023 0301 	bic.w	r3, r3, #1
 8007efe:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	3308      	adds	r3, #8
 8007f06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f08:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f10:	e841 2300 	strex	r3, r2, [r1]
 8007f14:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d1e3      	bne.n	8007ee4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d118      	bne.n	8007f56 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	e853 3f00 	ldrex	r3, [r3]
 8007f30:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	f023 0310 	bic.w	r3, r3, #16
 8007f38:	647b      	str	r3, [r7, #68]	; 0x44
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	461a      	mov	r2, r3
 8007f40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f42:	61bb      	str	r3, [r7, #24]
 8007f44:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f46:	6979      	ldr	r1, [r7, #20]
 8007f48:	69ba      	ldr	r2, [r7, #24]
 8007f4a:	e841 2300 	strex	r3, r2, [r1]
 8007f4e:	613b      	str	r3, [r7, #16]
   return(result);
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d1e6      	bne.n	8007f24 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2220      	movs	r2, #32
 8007f5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2200      	movs	r2, #0
 8007f68:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007f6a:	bf00      	nop
 8007f6c:	3754      	adds	r7, #84	; 0x54
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr

08007f76 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007f76:	b580      	push	{r7, lr}
 8007f78:	b090      	sub	sp, #64	; 0x40
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f82:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f003 0320 	and.w	r3, r3, #32
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d137      	bne.n	8008002 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007f92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f94:	2200      	movs	r2, #0
 8007f96:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	3308      	adds	r3, #8
 8007fa0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa4:	e853 3f00 	ldrex	r3, [r3]
 8007fa8:	623b      	str	r3, [r7, #32]
   return(result);
 8007faa:	6a3b      	ldr	r3, [r7, #32]
 8007fac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fb0:	63bb      	str	r3, [r7, #56]	; 0x38
 8007fb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	3308      	adds	r3, #8
 8007fb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fba:	633a      	str	r2, [r7, #48]	; 0x30
 8007fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fbe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007fc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fc2:	e841 2300 	strex	r3, r2, [r1]
 8007fc6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d1e5      	bne.n	8007f9a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007fce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	e853 3f00 	ldrex	r3, [r3]
 8007fda:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fe2:	637b      	str	r3, [r7, #52]	; 0x34
 8007fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	461a      	mov	r2, r3
 8007fea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fec:	61fb      	str	r3, [r7, #28]
 8007fee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff0:	69b9      	ldr	r1, [r7, #24]
 8007ff2:	69fa      	ldr	r2, [r7, #28]
 8007ff4:	e841 2300 	strex	r3, r2, [r1]
 8007ff8:	617b      	str	r3, [r7, #20]
   return(result);
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d1e6      	bne.n	8007fce <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008000:	e002      	b.n	8008008 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008002:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008004:	f7ff f980 	bl	8007308 <HAL_UART_TxCpltCallback>
}
 8008008:	bf00      	nop
 800800a:	3740      	adds	r7, #64	; 0x40
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b084      	sub	sp, #16
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800801c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800801e:	68f8      	ldr	r0, [r7, #12]
 8008020:	f7ff f97c 	bl	800731c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008024:	bf00      	nop
 8008026:	3710      	adds	r7, #16
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b09c      	sub	sp, #112	; 0x70
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008038:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f003 0320 	and.w	r3, r3, #32
 8008044:	2b00      	cmp	r3, #0
 8008046:	d171      	bne.n	800812c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008048:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800804a:	2200      	movs	r2, #0
 800804c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008050:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008058:	e853 3f00 	ldrex	r3, [r3]
 800805c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800805e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008060:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008064:	66bb      	str	r3, [r7, #104]	; 0x68
 8008066:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	461a      	mov	r2, r3
 800806c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800806e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008070:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008072:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008074:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008076:	e841 2300 	strex	r3, r2, [r1]
 800807a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800807c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800807e:	2b00      	cmp	r3, #0
 8008080:	d1e6      	bne.n	8008050 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	3308      	adds	r3, #8
 8008088:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800808a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800808c:	e853 3f00 	ldrex	r3, [r3]
 8008090:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008094:	f023 0301 	bic.w	r3, r3, #1
 8008098:	667b      	str	r3, [r7, #100]	; 0x64
 800809a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	3308      	adds	r3, #8
 80080a0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80080a2:	647a      	str	r2, [r7, #68]	; 0x44
 80080a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80080a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080aa:	e841 2300 	strex	r3, r2, [r1]
 80080ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80080b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d1e5      	bne.n	8008082 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	3308      	adds	r3, #8
 80080bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c0:	e853 3f00 	ldrex	r3, [r3]
 80080c4:	623b      	str	r3, [r7, #32]
   return(result);
 80080c6:	6a3b      	ldr	r3, [r7, #32]
 80080c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080cc:	663b      	str	r3, [r7, #96]	; 0x60
 80080ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	3308      	adds	r3, #8
 80080d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80080d6:	633a      	str	r2, [r7, #48]	; 0x30
 80080d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80080dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080de:	e841 2300 	strex	r3, r2, [r1]
 80080e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80080e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d1e5      	bne.n	80080b6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80080ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080ec:	2220      	movs	r2, #32
 80080ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d118      	bne.n	800812c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	e853 3f00 	ldrex	r3, [r3]
 8008106:	60fb      	str	r3, [r7, #12]
   return(result);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f023 0310 	bic.w	r3, r3, #16
 800810e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008110:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	461a      	mov	r2, r3
 8008116:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008118:	61fb      	str	r3, [r7, #28]
 800811a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811c:	69b9      	ldr	r1, [r7, #24]
 800811e:	69fa      	ldr	r2, [r7, #28]
 8008120:	e841 2300 	strex	r3, r2, [r1]
 8008124:	617b      	str	r3, [r7, #20]
   return(result);
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d1e6      	bne.n	80080fa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800812c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800812e:	2200      	movs	r2, #0
 8008130:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008132:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008134:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008136:	2b01      	cmp	r3, #1
 8008138:	d107      	bne.n	800814a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800813a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800813c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008140:	4619      	mov	r1, r3
 8008142:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008144:	f7ff f908 	bl	8007358 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008148:	e002      	b.n	8008150 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800814a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800814c:	f7f8 ffee 	bl	800112c <HAL_UART_RxCpltCallback>
}
 8008150:	bf00      	nop
 8008152:	3770      	adds	r7, #112	; 0x70
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}

08008158 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b084      	sub	sp, #16
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008164:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2201      	movs	r2, #1
 800816a:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008170:	2b01      	cmp	r3, #1
 8008172:	d109      	bne.n	8008188 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800817a:	085b      	lsrs	r3, r3, #1
 800817c:	b29b      	uxth	r3, r3
 800817e:	4619      	mov	r1, r3
 8008180:	68f8      	ldr	r0, [r7, #12]
 8008182:	f7ff f8e9 	bl	8007358 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008186:	e002      	b.n	800818e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008188:	68f8      	ldr	r0, [r7, #12]
 800818a:	f7ff f8d1 	bl	8007330 <HAL_UART_RxHalfCpltCallback>
}
 800818e:	bf00      	nop
 8008190:	3710      	adds	r7, #16
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}

08008196 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008196:	b580      	push	{r7, lr}
 8008198:	b086      	sub	sp, #24
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081aa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80081b2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	689b      	ldr	r3, [r3, #8]
 80081ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081be:	2b80      	cmp	r3, #128	; 0x80
 80081c0:	d109      	bne.n	80081d6 <UART_DMAError+0x40>
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	2b21      	cmp	r3, #33	; 0x21
 80081c6:	d106      	bne.n	80081d6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80081d0:	6978      	ldr	r0, [r7, #20]
 80081d2:	f7ff fe29 	bl	8007e28 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081e0:	2b40      	cmp	r3, #64	; 0x40
 80081e2:	d109      	bne.n	80081f8 <UART_DMAError+0x62>
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2b22      	cmp	r3, #34	; 0x22
 80081e8:	d106      	bne.n	80081f8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	2200      	movs	r2, #0
 80081ee:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80081f2:	6978      	ldr	r0, [r7, #20]
 80081f4:	f7ff fe59 	bl	8007eaa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081fe:	f043 0210 	orr.w	r2, r3, #16
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008208:	6978      	ldr	r0, [r7, #20]
 800820a:	f7ff f89b 	bl	8007344 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800820e:	bf00      	nop
 8008210:	3718      	adds	r7, #24
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}

08008216 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008216:	b580      	push	{r7, lr}
 8008218:	b084      	sub	sp, #16
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008222:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2200      	movs	r2, #0
 8008228:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2200      	movs	r2, #0
 8008230:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008234:	68f8      	ldr	r0, [r7, #12]
 8008236:	f7ff f885 	bl	8007344 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800823a:	bf00      	nop
 800823c:	3710      	adds	r7, #16
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}

08008242 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008242:	b580      	push	{r7, lr}
 8008244:	b088      	sub	sp, #32
 8008246:	af00      	add	r7, sp, #0
 8008248:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	e853 3f00 	ldrex	r3, [r3]
 8008256:	60bb      	str	r3, [r7, #8]
   return(result);
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800825e:	61fb      	str	r3, [r7, #28]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	461a      	mov	r2, r3
 8008266:	69fb      	ldr	r3, [r7, #28]
 8008268:	61bb      	str	r3, [r7, #24]
 800826a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826c:	6979      	ldr	r1, [r7, #20]
 800826e:	69ba      	ldr	r2, [r7, #24]
 8008270:	e841 2300 	strex	r3, r2, [r1]
 8008274:	613b      	str	r3, [r7, #16]
   return(result);
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d1e6      	bne.n	800824a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2220      	movs	r2, #32
 8008280:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f7ff f83c 	bl	8007308 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008290:	bf00      	nop
 8008292:	3720      	adds	r7, #32
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}

08008298 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80082a0:	bf00      	nop
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr

080082ac <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80082b4:	bf00      	nop
 80082b6:	370c      	adds	r7, #12
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr

080082c0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80082c8:	bf00      	nop
 80082ca:	370c      	adds	r7, #12
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b085      	sub	sp, #20
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d101      	bne.n	80082ea <HAL_UARTEx_DisableFifoMode+0x16>
 80082e6:	2302      	movs	r3, #2
 80082e8:	e027      	b.n	800833a <HAL_UARTEx_DisableFifoMode+0x66>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2201      	movs	r2, #1
 80082ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2224      	movs	r2, #36	; 0x24
 80082f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f022 0201 	bic.w	r2, r2, #1
 8008310:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008318:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	68fa      	ldr	r2, [r7, #12]
 8008326:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2220      	movs	r2, #32
 800832c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2200      	movs	r2, #0
 8008334:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3714      	adds	r7, #20
 800833e:	46bd      	mov	sp, r7
 8008340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008344:	4770      	bx	lr

08008346 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008346:	b580      	push	{r7, lr}
 8008348:	b084      	sub	sp, #16
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]
 800834e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008356:	2b01      	cmp	r3, #1
 8008358:	d101      	bne.n	800835e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800835a:	2302      	movs	r3, #2
 800835c:	e02d      	b.n	80083ba <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2201      	movs	r2, #1
 8008362:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2224      	movs	r2, #36	; 0x24
 800836a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	681a      	ldr	r2, [r3, #0]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f022 0201 	bic.w	r2, r2, #1
 8008384:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	683a      	ldr	r2, [r7, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 f850 	bl	8008440 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	68fa      	ldr	r2, [r7, #12]
 80083a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2220      	movs	r2, #32
 80083ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2200      	movs	r2, #0
 80083b4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3710      	adds	r7, #16
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}

080083c2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80083c2:	b580      	push	{r7, lr}
 80083c4:	b084      	sub	sp, #16
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	6078      	str	r0, [r7, #4]
 80083ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d101      	bne.n	80083da <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80083d6:	2302      	movs	r3, #2
 80083d8:	e02d      	b.n	8008436 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2201      	movs	r2, #1
 80083de:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2224      	movs	r2, #36	; 0x24
 80083e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f022 0201 	bic.w	r2, r2, #1
 8008400:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	683a      	ldr	r2, [r7, #0]
 8008412:	430a      	orrs	r2, r1
 8008414:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 f812 	bl	8008440 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	68fa      	ldr	r2, [r7, #12]
 8008422:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2220      	movs	r2, #32
 8008428:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008434:	2300      	movs	r3, #0
}
 8008436:	4618      	mov	r0, r3
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
	...

08008440 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008440:	b480      	push	{r7}
 8008442:	b085      	sub	sp, #20
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800844c:	2b00      	cmp	r3, #0
 800844e:	d108      	bne.n	8008462 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008460:	e031      	b.n	80084c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008462:	2308      	movs	r3, #8
 8008464:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008466:	2308      	movs	r3, #8
 8008468:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	0e5b      	lsrs	r3, r3, #25
 8008472:	b2db      	uxtb	r3, r3
 8008474:	f003 0307 	and.w	r3, r3, #7
 8008478:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	0f5b      	lsrs	r3, r3, #29
 8008482:	b2db      	uxtb	r3, r3
 8008484:	f003 0307 	and.w	r3, r3, #7
 8008488:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800848a:	7bbb      	ldrb	r3, [r7, #14]
 800848c:	7b3a      	ldrb	r2, [r7, #12]
 800848e:	4911      	ldr	r1, [pc, #68]	; (80084d4 <UARTEx_SetNbDataToProcess+0x94>)
 8008490:	5c8a      	ldrb	r2, [r1, r2]
 8008492:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008496:	7b3a      	ldrb	r2, [r7, #12]
 8008498:	490f      	ldr	r1, [pc, #60]	; (80084d8 <UARTEx_SetNbDataToProcess+0x98>)
 800849a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800849c:	fb93 f3f2 	sdiv	r3, r3, r2
 80084a0:	b29a      	uxth	r2, r3
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80084a8:	7bfb      	ldrb	r3, [r7, #15]
 80084aa:	7b7a      	ldrb	r2, [r7, #13]
 80084ac:	4909      	ldr	r1, [pc, #36]	; (80084d4 <UARTEx_SetNbDataToProcess+0x94>)
 80084ae:	5c8a      	ldrb	r2, [r1, r2]
 80084b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80084b4:	7b7a      	ldrb	r2, [r7, #13]
 80084b6:	4908      	ldr	r1, [pc, #32]	; (80084d8 <UARTEx_SetNbDataToProcess+0x98>)
 80084b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80084ba:	fb93 f3f2 	sdiv	r3, r3, r2
 80084be:	b29a      	uxth	r2, r3
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80084c6:	bf00      	nop
 80084c8:	3714      	adds	r7, #20
 80084ca:	46bd      	mov	sp, r7
 80084cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d0:	4770      	bx	lr
 80084d2:	bf00      	nop
 80084d4:	0800857c 	.word	0x0800857c
 80084d8:	08008584 	.word	0x08008584

080084dc <memset>:
 80084dc:	4402      	add	r2, r0
 80084de:	4603      	mov	r3, r0
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d100      	bne.n	80084e6 <memset+0xa>
 80084e4:	4770      	bx	lr
 80084e6:	f803 1b01 	strb.w	r1, [r3], #1
 80084ea:	e7f9      	b.n	80084e0 <memset+0x4>

080084ec <__libc_init_array>:
 80084ec:	b570      	push	{r4, r5, r6, lr}
 80084ee:	4d0d      	ldr	r5, [pc, #52]	; (8008524 <__libc_init_array+0x38>)
 80084f0:	4c0d      	ldr	r4, [pc, #52]	; (8008528 <__libc_init_array+0x3c>)
 80084f2:	1b64      	subs	r4, r4, r5
 80084f4:	10a4      	asrs	r4, r4, #2
 80084f6:	2600      	movs	r6, #0
 80084f8:	42a6      	cmp	r6, r4
 80084fa:	d109      	bne.n	8008510 <__libc_init_array+0x24>
 80084fc:	4d0b      	ldr	r5, [pc, #44]	; (800852c <__libc_init_array+0x40>)
 80084fe:	4c0c      	ldr	r4, [pc, #48]	; (8008530 <__libc_init_array+0x44>)
 8008500:	f000 f818 	bl	8008534 <_init>
 8008504:	1b64      	subs	r4, r4, r5
 8008506:	10a4      	asrs	r4, r4, #2
 8008508:	2600      	movs	r6, #0
 800850a:	42a6      	cmp	r6, r4
 800850c:	d105      	bne.n	800851a <__libc_init_array+0x2e>
 800850e:	bd70      	pop	{r4, r5, r6, pc}
 8008510:	f855 3b04 	ldr.w	r3, [r5], #4
 8008514:	4798      	blx	r3
 8008516:	3601      	adds	r6, #1
 8008518:	e7ee      	b.n	80084f8 <__libc_init_array+0xc>
 800851a:	f855 3b04 	ldr.w	r3, [r5], #4
 800851e:	4798      	blx	r3
 8008520:	3601      	adds	r6, #1
 8008522:	e7f2      	b.n	800850a <__libc_init_array+0x1e>
 8008524:	08008594 	.word	0x08008594
 8008528:	08008594 	.word	0x08008594
 800852c:	08008594 	.word	0x08008594
 8008530:	08008598 	.word	0x08008598

08008534 <_init>:
 8008534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008536:	bf00      	nop
 8008538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800853a:	bc08      	pop	{r3}
 800853c:	469e      	mov	lr, r3
 800853e:	4770      	bx	lr

08008540 <_fini>:
 8008540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008542:	bf00      	nop
 8008544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008546:	bc08      	pop	{r3}
 8008548:	469e      	mov	lr, r3
 800854a:	4770      	bx	lr
