timestamp 0
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
port "OUT1" 2 35531 -1507 35531 -1507 m1
port "D2_4" 11 28518 3285 28518 3285 m1
port "D2_3" 13 15859 2553 15859 2553 m1
port "P2" 1 22692 -1023 22692 -1023 m1
port "P2" 1 22770 -937 22770 -937 m1
port "D2_6" 15 13699 2548 13699 2548 m1
port "D2_5" 17 1170 3293 1170 3293 m1
port "Q5" 16 7978 1275 7978 1275 m1
port "Q4" 10 21770 1713 21770 1713 m1
port "Q6" 14 6893 4478 6893 4478 m1
port "Q7" 18 7836 6734 7836 6734 m1
port "Q3" 12 22634 4559 22634 4559 m1
port "D2_1" 7 15869 7770 15869 7770 m1
port "D2_2" 8 13700 7760 13700 7760 m1
port "D2_7" 19 1211 8502 1211 8502 m1
port "Q2" 9 6884 9750 6884 9750 m1
port "CLK" 5 24241 -358 24241 -358 m1
port "Q1" 6 22530 9388 22530 9388 m1
port "LD" 20 174 9335 174 9335 m1
port "VDD" 3 33355 9801 33355 9801 m1
port "VSS" 4 32299 -1851 32299 -1851 m1
node "a_12174_n8579#" 90 31.036 12174 -8579 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_8523_n8579#" 90 25.3687 8523 -8579 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_5036_n8579#" 90 42.9519 5036 -8579 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_1541_n8579#" 90 126.953 1541 -8579 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_16386_n8142#" 46 272.33 16386 -8142 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_14756_n8142#" 46 257.354 14756 -8142 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_16186_n8142#" 205 726.698 16186 -8142 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_14556_n8142#" 205 755.892 14556 -8142 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_12174_n8095#" 90 89.261 12174 -8095 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_8523_n8095#" 90 93.912 8523 -8095 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_5036_n8095#" 90 88.1682 5036 -8095 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_12590_n7648#" 14 97.8561 12590 -7648 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "p3_gen_magic_0.AND2_magic_1.A" 295 1663.09 12374 -7648 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71940 3204 298759 10686 0 0 0 0 0 0
equiv "p3_gen_magic_0.AND2_magic_1.A" "p3_gen_magic_0.xnor_magic_2.OUT"
node "a_1541_n8095#" 90 176.904 1541 -8095 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_12174_n7648#" 54 2581.45 12174 -7648 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_8939_n7648#" 14 97.6154 8939 -7648 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_6.OUT" 230 3629.95 8723 -7648 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 175872 3920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 83742 3706 651768 23322 0 0 0 0 0 0
equiv "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.AND2_magic_1.B"
node "a_8523_n7648#" 54 1713.07 8523 -7648 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_5452_n7648#" 14 96.6987 5452 -7648 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_5.OUT" 310 4050.43 5236 -7648 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72908 3236 821082 29360 0 0 0 0 0 0
equiv "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.AND2_magic_0.A"
node "a_5036_n7648#" 54 1662.99 5036 -7648 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_1957_n7648#" 14 104.141 1957 -7648 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_1.OUT" 241 4784.55 1741 -7648 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 175872 3920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 90058 3960 161670 5922 945862 32692 0 0 0 0
equiv "p3_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.AND2_magic_0.B"
node "a_1541_n7648#" 54 1711.15 1541 -7648 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 177 959.872 11228 -8548 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 210 1126.16 12693 -8320 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 177 880.706 7577 -8548 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 210 1105.75 9042 -8320 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 177 848.569 4090 -8548 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 210 1136.43 5555 -8320 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_1.B" 464 7967.92 2061 -8164 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 391849 8930 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 997401 43370 12092 622 75952 2556 0 0 0 0
equiv "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.inverter_magic_0.VOUT"
equiv "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN"
node "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 177 1088.38 595 -8548 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 210 1198.33 2060 -8320 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 175 312.686 29270 -7142 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "divide_by_2_0.tg_magic_2.IN" 204 1309.34 29382 -7046 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215408 9408 80967 2674 0 0 0 0 0 0
equiv "divide_by_2_0.tg_magic_2.IN" "divide_by_2_0.inverter_magic_3.VOUT"
node "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 175 370.986 26056 -7142 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "divide_by_2_0.tg_magic_0.IN" 204 1474.07 26168 -7046 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216013 9416 81394 2646 0 0 0 0 0 0
equiv "divide_by_2_0.tg_magic_0.IN" "divide_by_2_0.inverter_magic_4.VOUT"
node "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 329.237 19732 -7141 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 204 1340.24 19844 -7045 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215408 9408 80967 2674 0 0 0 0 0 0
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VOUT"
node "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 320.526 16518 -7141 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 204 1426.67 16630 -7045 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216013 9416 81394 2646 0 0 0 0 0 0
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VOUT"
node "a_13769_n6613#" 110 466.221 13769 -6613 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_13553_n6613#" 77 95.5166 13553 -6613 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_11708_n6613#" 110 480.536 11708 -6613 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_11492_n6613#" 77 124.455 11492 -6613 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_9059_n6471#" 14 96.6987 9059 -6471 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_8643_n6471#" 54 1687.41 8643 -6471 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 175 313.625 29331 -5368 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "divide_by_2_0.tg_magic_1.IN" 450 3040.57 28013 -7125 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281278 12060 101817 2884 0 0 0 0 0 0
equiv "divide_by_2_0.tg_magic_1.IN" "divide_by_2_0.inverter_magic_4.VIN"
equiv "divide_by_2_0.tg_magic_1.IN" "divide_by_2_0.inverter_magic_6.VOUT"
node "divide_by_2_0.tg_magic_3.IN" 626 4197.68 27025 -5826 ndif 0 0 0 0 129024 3840 129024 3840 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357369 15120 603468 20304 0 0 0 0 0 0
equiv "divide_by_2_0.tg_magic_3.IN" "divide_by_2_0.inverter_magic_2.VIN"
equiv "divide_by_2_0.tg_magic_3.IN" "divide_by_2_0.tg_magic_1.OUT"
equiv "divide_by_2_0.tg_magic_3.IN" "divide_by_2_0.tg_magic_2.OUT"
node "a_23352_n6798#" 225 946.088 23352 -6798 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_5470_n6471#" 14 96.6987 5470 -6471 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_5054_n6471#" 54 1610.57 5054 -6471 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_8643_n6024#" 90 72.2716 8643 -6024 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_1975_n6471#" 14 103.867 1975 -6471 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_1559_n6471#" 54 1716.8 1559 -6471 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_5054_n6024#" 90 71.8959 5054 -6024 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_1559_n6024#" 90 177.872 1559 -6024 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_23352_n5390#" 157 88.5251 23352 -5390 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "divide_by_2_0.tg_magic_3.OUT" 485 2627.56 25968 -7046 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "divide_by_2_0.tg_magic_3.OUT" "divide_by_2_0.inverter_magic_6.VIN"
equiv "divide_by_2_0.tg_magic_3.OUT" "divide_by_2_0.tg_magic_0.OUT"
node "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 175 392.517 26117 -5367 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "divide_by_2_0.tg_magic_3.CLK" 834 6974.86 25033 -5367 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.inverter_magic_5.VOUT"
equiv "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_2.inverter_magic_0.VIN"
equiv "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_2.CLK"
equiv "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_3.inverter_magic_0.VIN"
node "OR_magic_2.VOUT" 1105 8868.45 24200 -6798 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 1072107 24472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 575377 24706 286116 8886 0 0 0 0 0 0
equiv "OR_magic_2.VOUT" "divide_by_2_0.inverter_magic_5.VIN"
equiv "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_0.inverter_magic_0.VIN"
equiv "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_0.CLK"
equiv "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_1.inverter_magic_0.VIN"
equiv "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_1.CLK"
equiv "OR_magic_2.VOUT" "divide_by_2_0.CLK"
node "p3_gen_magic_0.P3" 512 2780.13 21732 -7124 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 515713 11314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270181 11214 0 0 0 0 0 0 0 0
equiv "p3_gen_magic_0.P3" "OR_magic_2.B"
equiv "p3_gen_magic_0.P3" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VOUT"
equiv "p3_gen_magic_0.P3" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VIN"
equiv "p3_gen_magic_0.P3" "p3_gen_magic_0.neg_DFF_magic_0.Q"
node "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 484 2981.16 19644 -7045 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VIN"
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.OUT"
node "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 330.515 19793 -5367 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 450 3411.44 18475 -7124 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281278 12060 101817 2884 0 0 0 0 0 0
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VIN"
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT"
node "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 834 6608.47 15495 -5366 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283029 11738 574669 19048 0 0 0 0 0 0
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT"
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK"
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
node "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 485 2426.7 16430 -7045 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VIN"
equiv "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.OUT"
node "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 314.806 16579 -5366 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 307 1562.18 14201 -6253 ndif 0 0 0 0 62720 1904 121856 3776 0 0 0 0 40617 950 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 266033 11198 13748 662 164878 5332 0 0 0 0
equiv "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.IN"
equiv "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.D"
node "a_13353_n6613#" 285 1597.22 13353 -6613 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 132908 2598 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 208111 9076 0 0 0 0 0 0 0 0
node "p3_gen_magic_0.3_inp_AND_magic_0.C" 200 6098.48 13873 -6297 p 0 0 0 0 19712 624 23296 656 0 0 0 0 220271 4384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541059 22732 147747 4620 0 0 0 0 0 0
equiv "p3_gen_magic_0.3_inp_AND_magic_0.C" "p3_gen_magic_0.AND2_magic_0.OUT"
node "p3_gen_magic_0.3_inp_AND_magic_0.B" 192 3244.94 13655 -6696 p 0 0 0 0 19712 624 23296 656 0 0 0 0 221384 4442 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 219339 9558 190413 6018 0 0 0 0 0 0
equiv "p3_gen_magic_0.3_inp_AND_magic_0.B" "p3_gen_magic_0.AND2_magic_1.OUT"
node "p3_gen_magic_0.3_inp_AND_magic_0.A" 392 2196.54 12140 -6253 ndif 0 0 0 0 19712 624 78848 2496 0 0 0 0 369969 7252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215858 8628 0 0 0 0 0 0 0 0
equiv "p3_gen_magic_0.3_inp_AND_magic_0.A" "p3_gen_magic_0.3_inp_AND_magic_1.VOUT"
node "a_8643_n5540#" 90 25.8653 8643 -5540 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 210 1143.78 9162 -5645 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 177 794.09 7697 -5571 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_5054_n5540#" 90 32.1699 5054 -5540 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 210 1099.52 5573 -5645 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 177 759.084 4108 -5571 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_1559_n5540#" 90 93.1059 1559 -5540 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 210 1174.19 2078 -5645 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 177 1108.86 613 -5571 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_11292_n6613#" 285 1806.11 11292 -6613 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 132908 2598 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 208111 9076 0 0 0 0 0 0 0 0
node "p3_gen_magic_0.xnor_magic_3.OUT" 236 3063.2 1759 -6471 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 220271 4384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159964 6342 859518 29992 0 0 0 0 0 0
equiv "p3_gen_magic_0.xnor_magic_3.OUT" "p3_gen_magic_0.3_inp_AND_magic_1.C"
node "p3_gen_magic_0.xnor_magic_4.OUT" 232 2446.93 5254 -6471 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 221384 4442 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81818 3626 638117 22424 0 0 0 0 0 0
equiv "p3_gen_magic_0.xnor_magic_4.OUT" "p3_gen_magic_0.3_inp_AND_magic_1.B"
node "p3_gen_magic_0.xnor_magic_0.OUT" 279 2857.39 8843 -6471 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 329352 6302 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78213 3360 279596 10032 0 0 0 0 0 0
equiv "p3_gen_magic_0.xnor_magic_0.OUT" "p3_gen_magic_0.3_inp_AND_magic_1.A"
node "a_12174_n4081#" 90 31.036 12174 -4081 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_8523_n4081#" 90 25.3687 8523 -4081 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_5036_n4081#" 90 41.3324 5036 -4081 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_1541_n4081#" 90 119.637 1541 -4081 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "a_16386_n3644#" 46 249.081 16386 -3644 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_14756_n3644#" 46 251.103 14756 -3644 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_16186_n3644#" 205 727.616 16186 -3644 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_14556_n3644#" 205 749.588 14556 -3644 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_12174_n3597#" 90 89.261 12174 -3597 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_8523_n3597#" 90 93.912 8523 -3597 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_5036_n3597#" 90 85.2352 5036 -3597 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_12590_n3150#" 14 97.8561 12590 -3150 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "p2_gen_magic_0.AND2_magic_1.A" 295 1665.64 12374 -3150 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 71940 3204 298759 10686 0 0 0 0 0 0
equiv "p2_gen_magic_0.AND2_magic_1.A" "p2_gen_magic_0.xnor_magic_2.OUT"
node "a_1541_n3597#" 90 180.528 1541 -3597 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_12174_n3150#" 54 2583.71 12174 -3150 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_8939_n3150#" 14 97.6154 8939 -3150 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_6.OUT" 230 3613.25 8723 -3150 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 175872 3920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 83742 3706 651254 23312 0 0 0 0 0 0
equiv "p2_gen_magic_0.xnor_magic_6.OUT" "p2_gen_magic_0.AND2_magic_1.B"
node "a_8523_n3150#" 54 1698.5 8523 -3150 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_5452_n3150#" 14 96.6987 5452 -3150 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_5.OUT" 310 2541.97 5236 -3150 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72908 3236 821082 29360 0 0 0 0 0 0
equiv "p2_gen_magic_0.xnor_magic_5.OUT" "p2_gen_magic_0.AND2_magic_0.A"
node "a_5036_n3150#" 54 1631.97 5036 -3150 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_1957_n3150#" 14 104.141 1957 -3150 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_1.OUT" 243 4789.68 1741 -3150 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 175872 3920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 925729 34212 167322 6204 94454 3330 0 0 0 0
equiv "p2_gen_magic_0.xnor_magic_1.OUT" "p2_gen_magic_0.AND2_magic_0.B"
node "a_1541_n3150#" 54 1906.83 1541 -3150 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 177 938.049 11228 -4050 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 210 1120.23 12693 -3822 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 177 849.532 7577 -4050 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 210 1046.2 9042 -3822 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 177 828.209 4090 -4050 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 210 1053.64 5555 -3822 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 177 1130.95 595 -4050 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 210 1102.87 2060 -3822 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "a_32816_n2458#" 46 320.067 32816 -2458 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 314.579 28082 -2640 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "DFF_magic_0.tg_magic_2.IN" 204 1293.96 28194 -2544 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215408 9408 80967 2674 0 0 0 0 0 0
equiv "DFF_magic_0.tg_magic_2.IN" "DFF_magic_0.inverter_magic_3.VOUT"
node "a_32616_n2458#" 205 938.649 32616 -2458 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "mux_magic_0.IN2" 481 4618.74 31270 -7125 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 438425 10024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 312907 13512 64644 2322 0 0 0 0 0 0
equiv "mux_magic_0.IN2" "divide_by_2_0.inverter_magic_2.VOUT"
equiv "mux_magic_0.IN2" "divide_by_2_0.inverter_magic_3.VIN"
equiv "mux_magic_0.IN2" "divide_by_2_0.Q"
equiv "mux_magic_0.IN2" "mux_magic_0.AND2_magic_1.B"
node "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 343.218 24868 -2640 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "DFF_magic_0.tg_magic_0.IN" 204 1458.06 24980 -2544 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216013 9416 81394 2646 0 0 0 0 0 0
equiv "DFF_magic_0.tg_magic_0.IN" "DFF_magic_0.inverter_magic_4.VOUT"
node "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 326.676 19732 -2647 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 204 1344.11 19844 -2551 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215408 9408 80967 2674 0 0 0 0 0 0
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VOUT"
node "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 315.638 16518 -2647 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 204 1406.07 16630 -2551 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216013 9416 81394 2646 0 0 0 0 0 0
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VOUT"
node "a_13769_n2115#" 110 466.221 13769 -2115 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_13553_n2115#" 77 95.5166 13553 -2115 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_11708_n2115#" 110 480.536 11708 -2115 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_11492_n2115#" 77 129.679 11492 -2115 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_9059_n1973#" 14 96.6987 9059 -1973 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_8643_n1973#" 54 1687.41 8643 -1973 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "OUT1" 76 12938.7 35531 -1507 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6243272 37338 1002634 5192 0 0 0 0 0 0
equiv "OUT1" "mux_magic_0.OR_magic_0.VOUT"
equiv "OUT1" "mux_magic_0.VOUT"
node "a_32816_n1264#" 46 281.839 32816 -1264 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_34156_n2297#" 225 970.791 34156 -2297 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_34156_n889#" 157 96.5419 34156 -889 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "mux_magic_0.OR_magic_0.B" 214 963.09 33680 -2018 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "mux_magic_0.OR_magic_0.B" "mux_magic_0.AND2_magic_1.OUT"
node "mux_magic_0.OR_magic_0.A" 192 707.909 33680 -824 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "mux_magic_0.OR_magic_0.A" "mux_magic_0.AND2_magic_0.OUT"
node "a_5470_n1973#" 14 96.6987 5470 -1973 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_5054_n1973#" 54 1620.72 5054 -1973 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_8643_n1526#" 90 72.2716 8643 -1526 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_1975_n1973#" 14 103.867 1975 -1973 ndif 0 0 0 0 23296 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10120 532 0 0 0 0 0 0 0 0
node "a_1559_n1973#" 54 1892.48 1559 -1973 ndif 0 0 0 0 39424 1248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103858 4620 38080 1252 0 0 0 0 0 0
node "a_5054_n1526#" 90 71.8772 5054 -1526 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_1559_n1526#" 90 178.355 1559 -1526 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36696 1740 59880 2100 0 0 0 0 0 0
node "a_32616_n1264#" 205 749.859 32616 -1264 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "mux_magic_0.AND2_magic_0.A" 391 1447.36 31924 -1645 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "DFF_magic_0.tg_magic_2.OUT" 484 2577.61 27994 -2544 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "DFF_magic_0.tg_magic_2.OUT" "DFF_magic_0.inverter_magic_2.VIN"
equiv "DFF_magic_0.tg_magic_2.OUT" "DFF_magic_0.tg_magic_1.OUT"
node "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 311.593 28143 -866 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "DFF_magic_0.tg_magic_1.IN" 450 3065.32 26825 -2623 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281278 12060 101817 2884 0 0 0 0 0 0
equiv "DFF_magic_0.tg_magic_1.IN" "DFF_magic_0.inverter_magic_4.VIN"
equiv "DFF_magic_0.tg_magic_1.IN" "DFF_magic_0.inverter_magic_6.VOUT"
node "DFF_magic_0.tg_magic_3.OUT" 485 2576.48 24780 -2544 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "DFF_magic_0.tg_magic_3.OUT" "DFF_magic_0.inverter_magic_6.VIN"
equiv "DFF_magic_0.tg_magic_3.OUT" "DFF_magic_0.tg_magic_0.OUT"
node "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 326.997 24929 -865 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "DFF_magic_0.tg_magic_3.CLK" 834 6135.13 23845 -865 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.inverter_magic_5.VOUT"
equiv "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_2.CLK"
equiv "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 484 2715.57 19644 -2551 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VIN"
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.OUT"
node "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 327.656 19793 -873 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 450 3160.37 18475 -2630 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281278 12060 101817 2884 0 0 0 0 0 0
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VIN"
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VOUT"
node "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 485 2395.96 16430 -2551 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VIN"
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.OUT"
node "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 308.42 16579 -872 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 834 6698.14 15495 -872 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VOUT"
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK"
equiv "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 307 1492.82 14201 -1755 ndif 0 0 0 0 62720 1904 121856 3776 0 0 0 0 40617 950 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 266409 11206 14124 670 165254 5340 0 0 0 0
equiv "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.IN"
equiv "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "p2_gen_magic_0.DFF_magic_0.D"
node "a_13353_n2115#" 285 1596.91 13353 -2115 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 132908 2598 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 208111 9076 0 0 0 0 0 0 0 0
node "p2_gen_magic_0.3_inp_AND_magic_0.C" 200 5323.24 13873 -1799 p 0 0 0 0 19712 624 23296 656 0 0 0 0 220271 4384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 541059 22732 147747 4620 0 0 0 0 0 0
equiv "p2_gen_magic_0.3_inp_AND_magic_0.C" "p2_gen_magic_0.AND2_magic_0.OUT"
node "p2_gen_magic_0.3_inp_AND_magic_0.B" 192 3270.39 13655 -2198 p 0 0 0 0 19712 624 23296 656 0 0 0 0 221384 4442 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 219339 9558 190413 6018 0 0 0 0 0 0
equiv "p2_gen_magic_0.3_inp_AND_magic_0.B" "p2_gen_magic_0.AND2_magic_1.OUT"
node "p2_gen_magic_0.3_inp_AND_magic_0.A" 392 2198.48 12140 -1755 ndif 0 0 0 0 19712 624 78848 2496 0 0 0 0 369969 7252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215858 8628 0 0 0 0 0 0 0 0
equiv "p2_gen_magic_0.3_inp_AND_magic_0.A" "p2_gen_magic_0.3_inp_AND_magic_1.VOUT"
node "a_8643_n1042#" 90 25.8653 8643 -1042 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 210 1158.99 9162 -1147 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 177 861.374 7697 -1073 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_5054_n1042#" 90 33.257 5054 -1042 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 210 1103.2 5573 -1147 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 177 851.994 4108 -1073 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_1559_n1042#" 90 93.3785 1559 -1042 pdif 0 0 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36212 1744 58634 2118 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 210 1096.87 2078 -1147 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 156376 3650 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105069 4606 61371 2258 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 177 1135.15 613 -1073 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 132720 2980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109475 4722 12818 640 76763 2692 0 0 0 0
node "a_11292_n2115#" 285 1808.32 11292 -2115 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 132908 2598 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 208111 9076 0 0 0 0 0 0 0 0
node "p2_gen_magic_0.xnor_magic_3.OUT" 236 3054.26 1759 -1973 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 220271 4384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159964 6342 859518 29992 0 0 0 0 0 0
equiv "p2_gen_magic_0.xnor_magic_3.OUT" "p2_gen_magic_0.3_inp_AND_magic_1.C"
node "p2_gen_magic_0.xnor_magic_4.OUT" 232 2564.75 5254 -1973 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 221384 4442 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81818 3626 638117 22424 0 0 0 0 0 0
equiv "p2_gen_magic_0.xnor_magic_4.OUT" "p2_gen_magic_0.3_inp_AND_magic_1.B"
node "p2_gen_magic_0.xnor_magic_0.OUT" 279 2819.28 8843 -1973 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 329352 6302 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78213 3360 279596 10032 0 0 0 0 0 0
equiv "p2_gen_magic_0.xnor_magic_0.OUT" "p2_gen_magic_0.3_inp_AND_magic_1.A"
node "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 175 315.003 35185 851 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "divide_by_2_1.tg_magic_2.IN" 204 1390.1 35297 947 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215408 9408 80967 2674 0 0 0 0 0 0
equiv "divide_by_2_1.tg_magic_2.IN" "divide_by_2_1.inverter_magic_3.VOUT"
node "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 175 353.019 31971 851 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "a_27778_1059#" 46 218.238 27778 1059 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "divide_by_2_1.tg_magic_0.IN" 204 1479.06 32083 947 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216013 9416 81394 2646 0 0 0 0 0 0
equiv "divide_by_2_1.tg_magic_0.IN" "divide_by_2_1.inverter_magic_4.VOUT"
node "a_27234_575#" 205 700.586 27234 575 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_23802_1059#" 46 211.935 23802 1059 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 391 1448.24 27666 1015 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_23258_575#" 205 688.677 23258 575 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_26038_684#" 157 146.451 26038 684 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 391 1430.48 23690 1015 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_19152_739#" 119 107.771 19152 739 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_16065_1059#" 46 212.196 16065 1059 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_15865_1059#" 205 685.294 15865 1059 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_22062_684#" 157 82.0889 22062 684 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_12931_1059#" 46 213.4 12931 1059 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_12387_575#" 205 698.036 12387 575 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_27778_2253#" 46 244.122 27778 2253 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_20171_1669#" 46 245.122 20171 1669 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27662 1236 45202 1204 0 0 0 0 0 0
node "a_19307_1669#" 47 282.35 19307 1669 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 33028 1218 0 0 0 0 0 0
node "a_17405_684#" 157 85.4365 17405 684 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 391 1421.9 15173 640 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 391 1424.75 12819 1015 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_9412_739#" 119 68.0786 9412 739 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_5385_1059#" 46 212.913 5385 1059 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_5185_1059#" 205 687.997 5185 1059 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_1.QB" 344 2085.53 16169 1015 p 0 0 0 0 23296 656 23296 656 0 0 0 0 354816 7832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97259 3976 442323 14608 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_1.QB" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_1.QB" "7b_counter_0.MDFF_1.mux_magic_0.IN1"
equiv "7b_counter_0.MDFF_1.QB" "7b_counter_0.MDFF_1.tspc2_magic_0.QB"
equiv "7b_counter_0.MDFF_1.QB" "7b_counter_0.MDFF_1.D1"
node "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 192 717.439 26558 613 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.OUT"
node "a_26126_1124#" 225 1050.41 26126 1124 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 214 977.969 26126 613 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.OUT"
node "mux_magic_0.IN1" 491 4856.93 32920 -1364 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 438425 10024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 529656 22894 111052 3476 0 0 0 0 0 0
equiv "mux_magic_0.IN1" "divide_by_2_1.inverter_magic_2.VOUT"
equiv "mux_magic_0.IN1" "divide_by_2_1.inverter_magic_3.VIN"
equiv "mux_magic_0.IN1" "divide_by_2_1.Q"
equiv "mux_magic_0.IN1" "mux_magic_0.AND2_magic_0.B"
node "a_27234_1769#" 205 871.19 27234 1769 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_23802_2253#" 46 237.594 23802 2253 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_19152_1223#" 261 1472.03 19152 1223 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_18891_1669#" 186 1035.1 18891 1669 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_11191_684#" 157 121.388 11191 684 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_1409_1059#" 46 303.301 1409 1059 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_1209_1059#" 205 744.596 1209 1059 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_1.tspc2_magic_0.D" 328 999.055 18253 1168 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_counter_0.MDFF_1.mux_magic_0.VOUT"
node "a_9689_1669#" 47 229.253 9689 1669 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 33028 1218 0 0 0 0 0 0
node "a_8825_1669#" 46 239.729 8825 1669 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27662 1236 45202 1204 0 0 0 0 0 0
node "a_6725_684#" 157 78.5217 6725 684 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 391 1430.45 4493 640 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_9212_739#" 186 950.743 9212 739 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 192 672.21 22582 613 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.OUT"
node "a_22150_1124#" 225 901.791 22150 1124 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_17405_2092#" 225 885.368 17405 2092 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 192 668.821 16929 619 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.OUT"
node "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 214 918.414 22150 613 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.OUT"
node "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 175 314.3 35246 2625 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "divide_by_2_1.tg_magic_1.IN" 450 3054.28 33928 868 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281278 12060 101817 2884 0 0 0 0 0 0
equiv "divide_by_2_1.tg_magic_1.IN" "divide_by_2_1.inverter_magic_4.VIN"
equiv "divide_by_2_1.tg_magic_1.IN" "divide_by_2_1.inverter_magic_6.VOUT"
node "divide_by_2_1.tg_magic_3.IN" 626 4618.97 32940 2167 ndif 0 0 0 0 129024 3840 129024 3840 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357369 15120 603468 20304 0 0 0 0 0 0
equiv "divide_by_2_1.tg_magic_3.IN" "divide_by_2_1.inverter_magic_2.VIN"
equiv "divide_by_2_1.tg_magic_3.IN" "divide_by_2_1.tg_magic_1.OUT"
equiv "divide_by_2_1.tg_magic_3.IN" "divide_by_2_1.tg_magic_2.OUT"
node "a_23258_1769#" 205 844.476 23258 1769 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 214 911.745 16929 1813 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.OUT"
node "a_16065_2253#" 46 234.28 16065 2253 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_12931_2253#" 46 237.417 12931 2253 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_counter_0.MDFF_4.QB" 343 1794.22 8497 1468 p 0 0 0 0 23296 656 23296 656 0 0 0 0 354816 7832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99796 4034 469742 14562 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_4.QB" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_4.QB" "7b_counter_0.MDFF_4.mux_magic_0.IN1"
equiv "7b_counter_0.MDFF_4.QB" "7b_counter_0.MDFF_4.tspc2_magic_0.QB"
equiv "7b_counter_0.MDFF_4.QB" "7b_counter_0.MDFF_4.D1"
node "a_8713_1625#" 261 1268.66 8713 1625 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_2749_684#" 157 89.8151 2749 684 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 391 1469.29 517 640 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_4.tspc2_magic_0.D" 328 957.574 9948 651 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_counter_0.MDFF_4.mux_magic_0.VOUT"
node "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 192 690.7 11711 613 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.OUT"
node "a_11279_1124#" 225 1001.38 11279 1124 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_6725_2092#" 225 865.581 6725 2092 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 192 658.099 6249 619 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.OUT"
node "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 214 956.551 11279 613 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.OUT"
node "a_15865_2253#" 205 855.646 15865 2253 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_12387_1769#" 205 865.053 12387 1769 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 214 885.889 6249 1813 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.OUT"
node "a_5385_2253#" 46 238.539 5385 2253 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_2749_2092#" 225 909.652 2749 2092 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 192 689.727 2273 619 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.OUT"
node "a_5185_2253#" 205 844.356 5185 2253 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 214 923.546 2273 1813 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.OUT"
node "a_1409_2253#" 46 322.786 1409 2253 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_1209_2253#" 205 910.094 1209 2253 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "divide_by_2_1.tg_magic_3.OUT" 485 2674.64 31883 947 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "divide_by_2_1.tg_magic_3.OUT" "divide_by_2_1.inverter_magic_6.VIN"
equiv "divide_by_2_1.tg_magic_3.OUT" "divide_by_2_1.tg_magic_0.OUT"
node "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 175 346.249 32032 2626 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "divide_by_2_1.tg_magic_3.CLK" 834 6977.44 30948 2626 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.inverter_magic_5.VOUT"
equiv "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_2.inverter_magic_0.VIN"
equiv "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_2.CLK"
equiv "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_3.inverter_magic_0.VIN"
node "a_27778_3363#" 46 240.272 27778 3363 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_20041_3363#" 46 244.534 20041 3363 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "D2_4" 1058 15189.3 28518 3285 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135442 25700 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 250996 10948 1560978 47022 3415148 63598 0 0 0 0
equiv "D2_4" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.B"
equiv "D2_4" "7b_counter_0.MDFF_7.mux_magic_0.IN2"
equiv "D2_4" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.B"
equiv "D2_4" "7b_counter_0.MDFF_7.mux_magic_2.IN2"
equiv "D2_4" "7b_counter_0.MDFF_7.DATA"
equiv "D2_4" "7b_counter_0.D2_4"
equiv "D2_4" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN"
equiv "D2_4" "p2_gen_magic_0.xnor_magic_3.B"
equiv "D2_4" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN"
equiv "D2_4" "p3_gen_magic_0.xnor_magic_3.B"
node "a_27234_3319#" 205 868.816 27234 3319 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_24536_3947#" 47 228.367 24536 3947 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 33028 1218 0 0 0 0 0 0
node "a_23672_3947#" 46 246.406 23672 3947 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27662 1236 45202 1204 0 0 0 0 0 0
node "a_16065_3363#" 46 239.587 16065 3363 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_12931_3363#" 46 231.918 12931 3363 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "OR_magic_1.VOUT" 1106 8760.7 30836 2582 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 1072107 24472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 595863 25578 286116 8886 0 0 0 0 0 0
equiv "OR_magic_1.VOUT" "divide_by_2_1.inverter_magic_5.VIN"
equiv "OR_magic_1.VOUT" "divide_by_2_1.tg_magic_0.inverter_magic_0.VIN"
equiv "OR_magic_1.VOUT" "divide_by_2_1.tg_magic_0.CLK"
equiv "OR_magic_1.VOUT" "divide_by_2_1.tg_magic_1.inverter_magic_0.VIN"
equiv "OR_magic_1.VOUT" "divide_by_2_1.tg_magic_1.CLK"
equiv "OR_magic_1.VOUT" "divide_by_2_1.CLK"
node "a_8955_3363#" 46 237.708 8955 3363 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_19841_3363#" 205 862.214 19841 3363 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D2_3" 1080 12687.9 15859 2553 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135442 25700 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 250668 10860 1772043 49946 2022242 45136 0 0 0 0
equiv "D2_3" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.B"
equiv "D2_3" "7b_counter_0.MDFF_1.mux_magic_0.IN2"
equiv "D2_3" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.B"
equiv "D2_3" "7b_counter_0.MDFF_1.mux_magic_2.IN2"
equiv "D2_3" "7b_counter_0.MDFF_1.DATA"
equiv "D2_3" "7b_counter_0.D2_3"
equiv "D2_3" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN"
equiv "D2_3" "p2_gen_magic_0.xnor_magic_4.B"
equiv "D2_3" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN"
equiv "D2_3" "p3_gen_magic_0.xnor_magic_4.B"
node "a_27778_4557#" 46 213.669 27778 4557 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_15865_3363#" 205 856.173 15865 3363 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_12387_3319#" 205 851.933 12387 3319 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_30365_3514#" 225 872.892 30365 3514 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_30365_4922#" 157 106.976 30365 4922 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "P2" 532 6148.74 22770 -937 m1 0 0 0 0 23296 656 46592 1312 0 0 0 0 515713 11314 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234873 8944 1342742 37412 0 0 0 0 0 0
equiv "P2" "OR_magic_1.B"
equiv "P2" "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VOUT"
equiv "P2" "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VIN"
equiv "P2" "p2_gen_magic_0.DFF_magic_0.Q"
equiv "P2" "p2_gen_magic_0.P2"
node "OR_magic_2.A" 695 8557.41 23434 -5611 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 739197 15620 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1037663 45022 0 0 0 0 0 0 0 0
equiv "OR_magic_2.A" "DFF_magic_0.inverter_magic_2.VOUT"
equiv "OR_magic_2.A" "DFF_magic_0.inverter_magic_3.VIN"
equiv "OR_magic_2.A" "DFF_magic_0.Q"
equiv "OR_magic_2.A" "OR_magic_1.A"
node "a_23560_3728#" 261 1307.39 23560 3728 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_1409_3363#" 46 305.818 1409 3363 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "D2_6" 1073 14747.5 13699 2548 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135442 25700 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 427329 13314 719363 23574 4225415 87112 0 0 0 0
equiv "D2_6" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.B"
equiv "D2_6" "7b_counter_0.MDFF_4.mux_magic_0.IN2"
equiv "D2_6" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.B"
equiv "D2_6" "7b_counter_0.MDFF_4.mux_magic_2.IN2"
equiv "D2_6" "7b_counter_0.MDFF_4.DATA"
equiv "D2_6" "7b_counter_0.D2_6"
equiv "D2_6" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN"
equiv "D2_6" "p2_gen_magic_0.xnor_magic_6.B"
equiv "D2_6" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN"
equiv "D2_6" "p3_gen_magic_0.xnor_magic_6.B"
node "a_8411_3319#" 205 826.954 8411 3319 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_26126_3480#" 225 1014.9 26126 3480 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_24259_4877#" 119 65.4105 24259 4877 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_24059_4877#" 186 949.152 24059 4877 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_20041_4557#" 46 236.673 20041 4557 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 227 2304.23 23256 3947 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 175872 3920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_counter_0.MDFF_7.mux_magic_2.IN1"
node "a_26038_4932#" 157 146.329 26038 4932 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 391 1408.64 27666 4373 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_27234_4513#" 205 682.316 27234 4513 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 192 716.075 26558 4888 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.OUT"
node "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 214 981.615 26126 4888 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.OUT"
node "7b_counter_0.MDFF_7.tspc2_magic_0.D" 328 973.011 24795 4263 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_counter_0.MDFF_7.mux_magic_0.VOUT"
node "7b_counter_0.MDFF_7.QB" 345 1809.3 23344 3903 p 0 0 0 0 23296 656 23296 656 0 0 0 0 354816 7832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 491587 17352 70926 2498 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_7.QB" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_7.QB" "7b_counter_0.MDFF_7.mux_magic_0.IN1"
equiv "7b_counter_0.MDFF_7.QB" "7b_counter_0.MDFF_7.tspc2_magic_0.QB"
equiv "7b_counter_0.MDFF_7.QB" "7b_counter_0.MDFF_7.D1"
node "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 604 3601.68 23776 3870 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.MDFF_7.mux_magic_3.VOUT"
node "a_21381_3524#" 225 912.679 21381 3524 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 604 3706.98 18253 3524 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_counter_0.MDFF_1.mux_magic_3.VOUT"
node "a_16065_4557#" 46 211.168 16065 4557 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_5515_3947#" 46 241.34 5515 3947 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27662 1236 45202 1204 0 0 0 0 0 0
node "a_4651_3947#" 47 228.733 4651 3947 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 33028 1218 0 0 0 0 0 0
node "a_21381_4932#" 157 82.0317 21381 4932 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 214 898.486 20905 3803 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.OUT"
node "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 192 652.921 20905 4997 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.OUT"
node "a_17405_3524#" 225 906.287 17405 3524 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_12931_4557#" 46 212.372 12931 4557 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_1209_3363#" 205 912.889 1209 3363 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D2_5" 1069 15795.3 1170 3293 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135442 25700 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 269184 11814 419224 13824 4711044 86420 0 0 0 0
equiv "D2_5" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.B"
equiv "D2_5" "7b_counter_0.MDFF_0.mux_magic_0.IN2"
equiv "D2_5" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.B"
equiv "D2_5" "7b_counter_0.MDFF_0.mux_magic_2.IN2"
equiv "D2_5" "7b_counter_0.MDFF_0.DATA"
equiv "D2_5" "7b_counter_0.D2_5"
equiv "D2_5" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN"
equiv "D2_5" "p2_gen_magic_0.xnor_magic_2.B"
equiv "D2_5" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN"
equiv "D2_5" "p3_gen_magic_0.xnor_magic_2.B"
node "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 604 3430.54 8929 1625 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.mux_magic_3.VOUT"
node "a_17405_4932#" 157 85.5965 17405 4932 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_19841_4557#" 205 684.26 19841 4557 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 227 2503.77 20145 4457 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 175872 3920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_counter_0.MDFF_1.mux_magic_2.IN1"
node "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 391 1473.67 19149 4176 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 214 891.585 16929 3803 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.OUT"
node "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 192 649.664 16929 4997 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.OUT"
node "a_8955_4557#" 46 209.955 8955 4557 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_4496_4393#" 261 1241.77 4496 4393 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_15865_4557#" 205 667.1 15865 4557 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 391 1402.53 15173 4176 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_11279_3480#" 225 1021.24 11279 3480 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_11191_4932#" 157 121.155 11191 4932 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 391 1404.62 12819 4373 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_12387_4513#" 205 677.684 12387 4513 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 192 668.515 11711 4888 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.OUT"
node "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 214 926.418 11279 4888 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.OUT"
node "a_7303_3480#" 225 914.251 7303 3480 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 227 2738.01 5489 1015 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 175872 3920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_counter_0.MDFF_0.mux_magic_2.IN1"
node "a_4235_3947#" 186 945.503 4235 3947 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_4496_4877#" 119 63.7819 4496 4877 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_1409_4557#" 46 285.451 1409 4557 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_7215_4932#" 157 82.0317 7215 4932 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 391 1410.18 8843 4373 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 227 2466.54 8409 1669 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 175872 3920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_counter_0.MDFF_4.mux_magic_2.IN1"
node "a_8411_4513#" 205 669.359 8411 4513 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 192 651.956 7735 4888 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.OUT"
node "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 214 894.665 7303 4888 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.OUT"
node "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 604 3524.95 3597 1168 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_counter_0.MDFF_0.mux_magic_3.VOUT"
node "7b_counter_0.MDFF_0.tspc2_magic_0.D" 328 924.942 3597 3524 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_counter_0.MDFF_0.mux_magic_0.VOUT"
node "a_2749_3524#" 225 885.82 2749 3524 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_2749_4932#" 157 89.6551 2749 4932 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 214 897.789 2273 3803 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.OUT"
node "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 192 668.484 2273 4997 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.OUT"
node "a_1209_4557#" 205 724.443 1209 4557 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_0.QB" 342 1861.03 1513 4457 p 0 0 0 0 23296 656 23296 656 0 0 0 0 354816 7832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97007 3966 561343 15508 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_0.mux_magic_0.IN1"
equiv "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_0.tspc2_magic_0.QB"
equiv "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_0.D1"
node "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 391 1442.2 517 4176 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 175 269.665 30218 5782 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 204 1303.64 30330 5878 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215408 9408 80967 2674 0 0 0 0 0 0
equiv "7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_counter_0.DFF_magic_0.inverter_magic_3.VOUT"
node "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 175 288.541 27004 5782 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 204 1406.59 27116 5878 pdif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216013 9416 81394 2646 0 0 0 0 0 0
equiv "7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_counter_0.DFF_magic_0.inverter_magic_4.VOUT"
node "a_23793_5904#" 196 255.995 23793 5904 pdif 0 0 0 0 0 0 125440 3808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 182146 8000 0 0 0 0 0 0 0 0
node "a_21504_5904#" 196 186.261 21504 5904 pdif 0 0 0 0 0 0 125440 3808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 182146 8000 0 0 0 0 0 0 0 0
node "a_19152_5956#" 119 103.52 19152 5956 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_16065_6276#" 46 211.168 16065 6276 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_15865_6276#" 205 667.1 15865 6276 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "Q5" 1160 25906 7978 1275 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1197340 26544 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3385827 116372 540090 20156 636258 19596 0 0 0 0
equiv "Q5" "7b_counter_0.NOR_gate_1.B"
equiv "Q5" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.B"
equiv "Q5" "7b_counter_0.MDFF_4.mux_magic_3.IN1"
equiv "Q5" "7b_counter_0.MDFF_4.CLK"
equiv "Q5" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VOUT"
equiv "Q5" "7b_counter_0.MDFF_0.mux_magic_2.VOUT"
equiv "Q5" "7b_counter_0.MDFF_0.Q"
equiv "Q5" "7b_counter_0.Q5"
equiv "Q5" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN"
equiv "Q5" "p2_gen_magic_0.xnor_magic_6.A"
equiv "Q5" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN"
equiv "Q5" "p3_gen_magic_0.xnor_magic_6.A"
node "Q4" 1194 20454.4 21770 1713 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1217534 27020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2299323 86048 382352 13276 1297477 44020 0 0 0 0
equiv "Q4" "7b_counter_0.NOR_gate_1.A"
equiv "Q4" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VOUT"
equiv "Q4" "7b_counter_0.MDFF_7.mux_magic_2.VOUT"
equiv "Q4" "7b_counter_0.MDFF_7.Q"
equiv "Q4" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.B"
equiv "Q4" "7b_counter_0.MDFF_0.mux_magic_3.IN1"
equiv "Q4" "7b_counter_0.MDFF_0.CLK"
equiv "Q4" "7b_counter_0.Q4"
equiv "Q4" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN"
equiv "Q4" "p2_gen_magic_0.xnor_magic_2.A"
equiv "Q4" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN"
equiv "Q4" "p3_gen_magic_0.xnor_magic_2.A"
node "a_12931_6276#" 46 211.158 12931 6276 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_12387_5792#" 205 674.647 12387 5792 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_20171_6886#" 46 252.268 20171 6886 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27662 1236 45202 1204 0 0 0 0 0 0
node "a_19307_6886#" 47 278.098 19307 6886 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 33028 1218 0 0 0 0 0 0
node "a_17405_5901#" 157 85.4365 17405 5901 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 391 1400.16 15173 5857 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 391 1401.2 12819 6232 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_9412_5956#" 119 67.196 9412 5956 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_5385_6275#" 46 209.955 5385 6275 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_5185_6275#" 205 668.863 5185 6275 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_6.QB" 343 1578.55 16169 6232 p 0 0 0 0 23296 656 23296 656 0 0 0 0 354816 7832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337560 10058 288745 9876 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_6.mux_magic_0.IN1"
equiv "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_6.tspc2_magic_0.QB"
equiv "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_6.D1"
node "a_19152_6440#" 261 1526.4 19152 6440 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_18891_6886#" 186 1047.34 18891 6886 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_11191_5901#" 157 120.465 11191 5901 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_1409_6275#" 46 288.456 1409 6275 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_1209_6275#" 205 724.848 1209 6275 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 484 2585.37 30130 5878 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 239263 9980 228518 7308 0 0 0 0 0 0
equiv "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_counter_0.DFF_magic_0.inverter_magic_2.VIN"
equiv "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_counter_0.DFF_magic_0.tg_magic_1.OUT"
node "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 175 303.145 30279 7556 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 450 3016.71 28961 5799 p 0 0 0 0 66304 1936 89600 2592 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281278 12060 101817 2884 0 0 0 0 0 0
equiv "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_counter_0.DFF_magic_0.inverter_magic_4.VIN"
equiv "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_counter_0.DFF_magic_0.inverter_magic_6.VOUT"
node "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 485 2417.23 26916 5878 pdif 0 0 0 0 86016 2560 86016 2560 0 0 0 0 262553 6104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 217137 9320 223326 7782 0 0 0 0 0 0
equiv "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.DFF_magic_0.inverter_magic_6.VIN"
equiv "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.DFF_magic_0.tg_magic_0.OUT"
node "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 175 323.634 27065 7557 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 144352 3118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93727 4070 0 0 0 0 0 0 0 0
node "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 834 6273.47 25981 7557 pdif 0 0 0 0 23296 656 46592 1312 0 0 0 0 809554 18368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 289030 12242 549589 18338 0 0 0 0 0 0
equiv "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.inverter_magic_5.VOUT"
equiv "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.tg_magic_2.CLK"
equiv "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
node "7b_counter_0.MDFF_6.tspc2_magic_0.D" 328 957.178 18253 6385 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_counter_0.MDFF_6.mux_magic_0.VOUT"
node "a_9689_6886#" 47 214.56 9689 6886 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 33028 1218 0 0 0 0 0 0
node "a_8825_6886#" 46 239.156 8825 6886 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27662 1236 45202 1204 0 0 0 0 0 0
node "a_6725_5900#" 157 82.0317 6725 5900 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 391 1404.7 4493 5856 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "Q6" 1201 16418.1 6893 4478 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1217534 27020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 718346 25662 2124916 68804 1189442 40216 0 0 0 0
equiv "Q6" "7b_counter_0.NOR_gate_0.A"
equiv "Q6" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.B"
equiv "Q6" "7b_counter_0.MDFF_3.mux_magic_3.IN1"
equiv "Q6" "7b_counter_0.MDFF_3.CLK"
equiv "Q6" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VOUT"
equiv "Q6" "7b_counter_0.MDFF_4.mux_magic_2.VOUT"
equiv "Q6" "7b_counter_0.MDFF_4.Q"
equiv "Q6" "7b_counter_0.Q6"
equiv "Q6" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN"
equiv "Q6" "p2_gen_magic_0.xnor_magic_5.A"
equiv "Q6" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN"
equiv "Q6" "p3_gen_magic_0.xnor_magic_5.A"
node "a_9212_5956#" 186 918.368 9212 5956 pdif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_17405_7309#" 225 885.641 17405 7309 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 192 648.641 16929 5836 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.OUT"
node "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 214 888.911 16929 7030 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.OUT"
node "a_16065_7470#" 46 240.907 16065 7470 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_12931_7470#" 46 234.99 12931 7470 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "7b_counter_0.MDFF_5.QB" 344 1658.93 8497 6685 p 0 0 0 0 23296 656 23296 656 0 0 0 0 354816 7832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100562 4060 430348 14914 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_5.mux_magic_0.IN1"
equiv "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_5.tspc2_magic_0.QB"
equiv "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_5.D1"
node "a_8713_6842#" 261 1258.78 8713 6842 p 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_2749_5900#" 157 89.8151 2749 5900 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 391 1443.6 517 5856 pdif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_5.tspc2_magic_0.D" 328 947.881 9948 5868 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_counter_0.MDFF_5.mux_magic_0.VOUT"
node "Q7" 986 17096 7836 6734 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1021468 22624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 606700 20912 1576136 52710 1943234 60720 0 0 0 0
equiv "Q7" "7b_counter_0.NOR_gate_0.B"
equiv "Q7" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VOUT"
equiv "Q7" "7b_counter_0.MDFF_3.mux_magic_2.VOUT"
equiv "Q7" "7b_counter_0.MDFF_3.Q"
equiv "Q7" "7b_counter_0.Q7"
equiv "Q7" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN"
equiv "Q7" "p2_gen_magic_0.xnor_magic_1.A"
equiv "Q7" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN"
equiv "Q7" "p3_gen_magic_0.xnor_magic_1.A"
node "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 192 663.449 11711 5830 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.OUT"
node "a_11279_6341#" 225 985.633 11279 6341 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_6725_7308#" 225 831.638 6725 7308 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 192 672.171 6249 5835 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.OUT"
node "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 214 923.408 11279 5830 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.OUT"
node "a_15865_7470#" 205 855.646 15865 7470 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_12387_6986#" 205 860.111 12387 6986 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 214 883.952 6249 7029 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.OUT"
node "a_5385_7469#" 46 238.539 5385 7469 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_2749_7308#" 225 909.652 2749 7308 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 192 669.507 2273 5835 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.OUT"
node "a_5185_7469#" 205 844.353 5185 7469 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 214 900.468 2273 7029 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.OUT"
node "a_1409_7469#" 46 327.537 1409 7469 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_1209_7469#" 205 913.205 1209 7469 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_24401_7877#" 110 469.686 24401 7877 ndif 0 0 0 0 86016 2560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77565 3440 0 0 0 0 0 0 0 0
node "a_24185_7877#" 77 98.0296 24185 7877 ndif 0 0 0 0 69888 1968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64303 2888 0 0 0 0 0 0 0 0
node "a_23207_5885#" 185 138.927 23207 5885 pdif 0 0 0 0 0 0 139776 3936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140032 5978 0 0 0 0 0 0 0 0
node "a_22991_5885#" 185 136.139 22991 5885 pdif 0 0 0 0 0 0 139776 3936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 136944 5950 0 0 0 0 0 0 0 0
node "Q3" 1201 13840 22634 4559 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1311036 28288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 754986 28410 2074425 73132 405589 11668 0 0 0 0
equiv "Q3" "7b_counter_0.3_inp_NOR_0.C"
equiv "Q3" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.B"
equiv "Q3" "7b_counter_0.MDFF_7.mux_magic_3.IN1"
equiv "Q3" "7b_counter_0.MDFF_7.CLK"
equiv "Q3" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VOUT"
equiv "Q3" "7b_counter_0.MDFF_1.mux_magic_2.VOUT"
equiv "Q3" "7b_counter_0.MDFF_1.Q"
equiv "Q3" "7b_counter_0.Q3"
equiv "Q3" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN"
equiv "Q3" "p2_gen_magic_0.xnor_magic_3.A"
equiv "Q3" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN"
equiv "Q3" "p3_gen_magic_0.xnor_magic_3.A"
node "a_20041_8580#" 46 242.878 20041 8580 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_16065_8580#" 46 230.526 16065 8580 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_12931_8580#" 46 246.855 12931 8580 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_23985_7877#" 285 1634.36 23985 7877 ndif 0 0 0 0 59136 1872 86016 2560 0 0 0 0 132908 2598 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 208111 9076 0 0 0 0 0 0 0 0
node "7b_counter_0.3_inp_AND_magic_0.C" 399 2621.9 22991 8677 ndif 0 0 0 0 43008 1280 118272 3744 0 0 0 0 220271 4384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 395382 14820 147747 4620 0 0 0 0 0 0
equiv "7b_counter_0.3_inp_AND_magic_0.C" "7b_counter_0.3_inp_NOR_0.VOUT"
node "7b_counter_0.3_inp_AND_magic_0.B" 221 1809.04 21920 6843 ndif 0 0 0 0 23296 656 46592 1312 0 0 0 0 221384 4442 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97926 4288 235085 7816 0 0 0 0 0 0
equiv "7b_counter_0.3_inp_AND_magic_0.B" "7b_counter_0.NOR_gate_0.VOUT"
node "7b_counter_0.3_inp_AND_magic_0.A" 276 4592.25 23812 7683 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 329352 6302 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 203883 8492 0 0 0 0 0 0 0 0
equiv "7b_counter_0.3_inp_AND_magic_0.A" "7b_counter_0.NOR_gate_1.VOUT"
node "7b_counter_0.MDFF_4.LD" 188 35185.9 8843 3179 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 5484033 121122 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3402893 138342 242021 9040 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_7.mux_magic_0.SEL"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_7.mux_magic_2.SEL"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_7.mux_magic_3.SEL"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_7.LD"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_1.mux_magic_0.SEL"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_1.mux_magic_2.SEL"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_1.mux_magic_3.SEL"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_1.LD"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_4.mux_magic_0.SEL"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_4.mux_magic_2.SEL"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_4.mux_magic_3.SEL"
node "a_8955_8580#" 46 237.472 8955 8580 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_19841_8580#" 205 864.205 19841 8580 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D2_1" 1493 30218.8 15869 7770 m1 0 0 0 0 0 0 0 0 0 0 0 0 1615483 36332 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 322524 12604 5692830 168848 345852 9024 0 0 0 0
equiv "D2_1" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.B"
equiv "D2_1" "7b_counter_0.MDFF_6.mux_magic_0.IN2"
equiv "D2_1" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.B"
equiv "D2_1" "7b_counter_0.MDFF_6.mux_magic_2.IN2"
equiv "D2_1" "7b_counter_0.MDFF_6.DATA"
equiv "D2_1" "7b_counter_0.D2_1"
equiv "D2_1" "mux_magic_0.AND2_magic_1.A"
equiv "D2_1" "mux_magic_0.SEL"
equiv "D2_1" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN"
equiv "D2_1" "p2_gen_magic_0.xnor_magic_1.B"
equiv "D2_1" "p3_gen_magic_0.inverter_magic_0.VIN"
node "a_31440_8496#" 484 1749.74 31440 8496 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "a_29512_8496#" 484 1633.04 29512 8496 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "a_27567_8496#" 484 1662.38 27567 8496 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 460308 9070 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129686 5566 65562 2426 0 0 0 0 0 0
node "a_15865_8580#" 205 855.71 15865 8580 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_12387_8536#" 205 865.603 12387 8536 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "DFF_magic_0.D" 1168 8912.44 25837 -1324 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 1387296 27282 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 269448 11526 1788512 52198 0 0 0 0 0 0
equiv "DFF_magic_0.D" "7b_counter_0.inverter_magic_0.VOUT"
equiv "DFF_magic_0.D" "7b_counter_0.LD"
equiv "DFF_magic_0.D" "DFF_magic_0.tg_magic_3.IN"
node "a_1409_8579#" 46 308.296 1409 8579 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "D2_2" 1094 12165.5 13700 7760 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135442 25700 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 357512 13672 348713 12678 1601228 42226 0 0 0 0
equiv "D2_2" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.B"
equiv "D2_2" "7b_counter_0.MDFF_5.mux_magic_0.IN2"
equiv "D2_2" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.B"
equiv "D2_2" "7b_counter_0.MDFF_5.mux_magic_2.IN2"
equiv "D2_2" "7b_counter_0.MDFF_5.DATA"
equiv "D2_2" "7b_counter_0.D2_2"
equiv "D2_2" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN"
equiv "D2_2" "p2_gen_magic_0.xnor_magic_0.B"
equiv "D2_2" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN"
equiv "D2_2" "p3_gen_magic_0.xnor_magic_0.B"
node "a_8411_8536#" 205 808.374 8411 8536 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "a_20041_9774#" 46 220.277 20041 9774 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_24003_10051#" 81 354.039 24003 10051 ndif 0 0 0 0 62720 1904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65077 2854 39939 1222 0 0 0 0 0 0
node "a_21381_8741#" 225 870.004 21381 8741 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 604 3704.61 18253 8741 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_counter_0.MDFF_6.mux_magic_3.VOUT"
node "a_16065_9774#" 46 213.112 16065 9774 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_5515_9163#" 46 248.184 5515 9163 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27662 1236 45202 1204 0 0 0 0 0 0
node "a_4651_9163#" 47 228.733 4651 9163 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24369 1168 33028 1218 0 0 0 0 0 0
node "a_21381_10149#" 157 78.5217 21381 10149 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 214 902.84 20905 9020 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.OUT"
node "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 192 663.468 20905 10214 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.OUT"
node "a_17405_8741#" 225 905.744 17405 8741 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_12931_9774#" 46 216.97 12931 9774 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_1209_8579#" 205 868.128 1209 8579 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "D2_7" 1075 16108.1 1211 8502 m1 0 0 0 0 0 0 0 0 0 0 0 0 1135442 25700 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 403450 14924 1764674 58808 1827051 35944 0 0 0 0
equiv "D2_7" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.B"
equiv "D2_7" "7b_counter_0.MDFF_3.mux_magic_0.IN2"
equiv "D2_7" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.B"
equiv "D2_7" "7b_counter_0.MDFF_3.mux_magic_2.IN2"
equiv "D2_7" "7b_counter_0.MDFF_3.DATA"
equiv "D2_7" "7b_counter_0.D2_7"
equiv "D2_7" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN"
equiv "D2_7" "p2_gen_magic_0.xnor_magic_5.B"
equiv "D2_7" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN"
equiv "D2_7" "p3_gen_magic_0.xnor_magic_5.B"
node "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 604 3470.64 8929 6842 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_counter_0.MDFF_5.mux_magic_3.VOUT"
node "a_17405_10149#" 157 85.5965 17405 10149 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "a_19841_9774#" 205 705.38 19841 9774 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 227 2616.95 20145 9674 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 175872 3920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_counter_0.MDFF_6.mux_magic_2.IN1"
node "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 391 1518.81 19149 9393 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 214 918.307 16929 9020 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.OUT"
node "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 192 674.063 16929 10214 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.OUT"
node "a_8955_9774#" 46 216.178 8955 9774 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "Q2" 1187 19732.9 6884 9750 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1310794 28290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1989908 75110 1879939 61786 714013 23352 0 0 0 0
equiv "Q2" "7b_counter_0.3_inp_NOR_0.B"
equiv "Q2" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VOUT"
equiv "Q2" "7b_counter_0.MDFF_5.mux_magic_2.VOUT"
equiv "Q2" "7b_counter_0.MDFF_5.Q"
equiv "Q2" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.B"
equiv "Q2" "7b_counter_0.MDFF_1.mux_magic_3.IN1"
equiv "Q2" "7b_counter_0.MDFF_1.CLK"
equiv "Q2" "7b_counter_0.Q2"
equiv "Q2" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN"
equiv "Q2" "p2_gen_magic_0.xnor_magic_4.A"
equiv "Q2" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN"
equiv "Q2" "p3_gen_magic_0.xnor_magic_4.A"
node "a_4496_9609#" 261 1282.66 4496 9609 pdif 0 0 0 0 23296 656 23296 656 0 0 0 0 230012 5538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34628 1614 57935 2056 63090 1664 0 0 0 0
node "a_15865_9774#" 205 689.983 15865 9774 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "CLK" 8 59191.3 24241 -358 m1 0 0 0 0 0 0 0 0 0 0 0 0 5695404 129248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2859480 121982 1903077 63502 4144784 106276 0 0 0 0
equiv "CLK" "7b_counter_0.DFF_magic_0.inverter_magic_5.VIN"
equiv "CLK" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "CLK" "7b_counter_0.DFF_magic_0.tg_magic_0.CLK"
equiv "CLK" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "CLK" "7b_counter_0.DFF_magic_0.tg_magic_1.CLK"
equiv "CLK" "7b_counter_0.DFF_magic_0.CLK"
equiv "CLK" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.B"
equiv "CLK" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.B"
equiv "CLK" "7b_counter_0.MDFF_6.mux_magic_3.IN2"
equiv "CLK" "7b_counter_0.MDFF_6.mux_magic_3.IN1"
equiv "CLK" "7b_counter_0.MDFF_6.CLK"
equiv "CLK" "7b_counter_0.MDFF_6.G-CLK"
equiv "CLK" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.B"
equiv "CLK" "7b_counter_0.MDFF_5.mux_magic_3.IN2"
equiv "CLK" "7b_counter_0.MDFF_5.G-CLK"
equiv "CLK" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.B"
equiv "CLK" "7b_counter_0.MDFF_3.mux_magic_3.IN2"
equiv "CLK" "7b_counter_0.MDFF_3.G-CLK"
equiv "CLK" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.B"
equiv "CLK" "7b_counter_0.MDFF_7.mux_magic_3.IN2"
equiv "CLK" "7b_counter_0.MDFF_7.G-CLK"
equiv "CLK" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.B"
equiv "CLK" "7b_counter_0.MDFF_1.mux_magic_3.IN2"
equiv "CLK" "7b_counter_0.MDFF_1.G-CLK"
equiv "CLK" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.B"
equiv "CLK" "7b_counter_0.MDFF_4.mux_magic_3.IN2"
equiv "CLK" "7b_counter_0.MDFF_4.G-CLK"
equiv "CLK" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.B"
equiv "CLK" "7b_counter_0.MDFF_0.mux_magic_3.IN2"
equiv "CLK" "7b_counter_0.MDFF_0.G-CLK"
equiv "CLK" "7b_counter_0.G-CLK"
equiv "CLK" "DFF_magic_0.inverter_magic_5.VIN"
equiv "CLK" "DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "CLK" "DFF_magic_0.tg_magic_0.CLK"
equiv "CLK" "DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "CLK" "DFF_magic_0.tg_magic_1.CLK"
equiv "CLK" "DFF_magic_0.CLK"
equiv "CLK" "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VIN"
equiv "CLK" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN"
equiv "CLK" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.CLK"
equiv "CLK" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN"
equiv "CLK" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.CLK"
equiv "CLK" "p2_gen_magic_0.DFF_magic_0.CLK"
equiv "CLK" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VIN"
equiv "CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VIN"
equiv "CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.CLK"
equiv "CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VIN"
equiv "CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.CLK"
equiv "CLK" "p3_gen_magic_0.neg_DFF_magic_0.CLK"
node "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 391 1428.44 15173 9393 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "a_11279_8697#" 225 1032.97 11279 8697 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_11191_10149#" 157 123.95 11191 10149 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 391 1432.1 12819 9590 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "Q1" 1197 20132.7 22530 9388 m1 0 0 0 0 19712 624 39424 1248 0 0 0 0 1308242 28236 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 789072 24176 460895 16104 3044800 72418 0 0 0 0
equiv "Q1" "7b_counter_0.3_inp_NOR_0.A"
equiv "Q1" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VOUT"
equiv "Q1" "7b_counter_0.MDFF_6.mux_magic_2.VOUT"
equiv "Q1" "7b_counter_0.MDFF_6.Q"
equiv "Q1" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.B"
equiv "Q1" "7b_counter_0.MDFF_5.mux_magic_3.IN1"
equiv "Q1" "7b_counter_0.MDFF_5.CLK"
equiv "Q1" "7b_counter_0.Q1"
equiv "Q1" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN"
equiv "Q1" "p2_gen_magic_0.xnor_magic_0.A"
equiv "Q1" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN"
equiv "Q1" "p3_gen_magic_0.xnor_magic_0.A"
node "a_12387_9730#" 205 700.567 12387 9730 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 192 697.957 11711 10105 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.OUT"
node "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 214 966.228 11279 10105 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.OUT"
node "7b_counter_0.MDFF_5.LD" 199 23579.2 8843 8396 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 3656022 80748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1520299 62786 1174753 36744 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_0.SEL"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_2.SEL"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_3.SEL"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.LD"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_0.SEL"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_2.SEL"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.A"
equiv "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_3.SEL"
node "a_7303_8697#" 225 868.545 7303 8697 p 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 227 2552.25 5489 6231 p 0 0 0 0 19712 624 39424 1248 0 0 0 0 175872 3920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_counter_0.MDFF_3.mux_magic_2.IN1"
node "a_4235_9163#" 186 945.711 4235 9163 ndif 0 0 0 0 19712 624 62720 1904 0 0 0 0 88296 2090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179840 7664 44354 1416 0 0 0 0 0 0
node "a_4496_10093#" 119 63.7819 4496 10093 pdif 0 0 0 0 0 0 93184 2624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96600 4292 0 0 0 0 0 0 0 0
node "a_1409_9773#" 46 319.976 1409 9773 ndif 0 0 0 0 46592 1312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26676 1220 35358 1176 0 0 0 0 0 0
node "a_7215_10149#" 157 82.0317 7215 10149 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 391 1433.4 8843 9590 p 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 227 2449.85 8409 6886 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 175872 3920 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 253202 10790 100639 3406 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_counter_0.MDFF_5.mux_magic_2.IN1"
node "a_8411_9730#" 205 690.148 8411 9730 p 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 192 673.25 7735 10105 p 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.OUT"
node "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 214 909.109 7303 10105 p 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.OUT"
node "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 604 3599.96 3597 6384 pdif 0 0 0 0 19712 624 39424 1248 0 0 0 0 519684 12364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316834 10282 204689 6606 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_counter_0.MDFF_3.mux_magic_3.VOUT"
node "7b_counter_0.MDFF_3.tspc2_magic_0.D" 328 959.17 3597 8740 ndif 0 0 0 0 19712 624 39424 1248 0 0 0 0 268593 6290 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86392 3634 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VOUT"
equiv "7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_counter_0.MDFF_3.mux_magic_0.VOUT"
node "a_2749_8740#" 225 886.179 2749 8740 ndif 0 0 0 0 39424 1248 62720 1904 0 0 0 0 144256 2800 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127285 5152 31532 1196 0 0 0 0 0 0
node "a_2749_10148#" 157 89.9222 2749 10148 pdif 0 0 0 0 0 0 109312 3216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 123924 5480 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 214 925.167 2273 9019 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 253160 5210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92150 3264 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.OUT"
node "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 192 693.838 2273 10213 pdif 0 0 0 0 19712 624 23296 656 0 0 0 0 238322 4758 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 67299 2926 0 0 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.OUT"
node "a_1209_9773#" 205 752.332 1209 9773 ndif 0 0 0 0 39424 1248 46592 1312 0 0 0 0 137424 2972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 106275 4676 0 0 0 0 0 0 0 0
node "7b_counter_0.MDFF_3.QB" 341 2137.53 1513 9673 p 0 0 0 0 23296 656 23296 656 0 0 0 0 354816 7832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 612291 17022 71311 2404 0 0 0 0 0 0
equiv "7b_counter_0.MDFF_3.QB" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.B"
equiv "7b_counter_0.MDFF_3.QB" "7b_counter_0.MDFF_3.mux_magic_0.IN1"
equiv "7b_counter_0.MDFF_3.QB" "7b_counter_0.MDFF_3.tspc2_magic_0.QB"
equiv "7b_counter_0.MDFF_3.QB" "7b_counter_0.MDFF_3.D1"
node "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 391 1470.31 517 9392 ndif 0 0 0 0 43008 1280 86016 2560 0 0 0 0 228361 5428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128484 5414 0 0 0 0 0 0 0 0
node "LD" 184 31889.7 174 9335 m1 0 0 0 0 43008 1280 86016 2560 0 0 0 0 3656022 80748 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3014810 110796 524877 16504 0 0 0 0 0 0
equiv "LD" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.A"
equiv "LD" "7b_counter_0.MDFF_3.mux_magic_0.SEL"
equiv "LD" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.A"
equiv "LD" "7b_counter_0.MDFF_3.mux_magic_2.SEL"
equiv "LD" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.A"
equiv "LD" "7b_counter_0.MDFF_3.mux_magic_3.SEL"
equiv "LD" "7b_counter_0.MDFF_3.LD"
equiv "LD" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.A"
equiv "LD" "7b_counter_0.MDFF_0.mux_magic_0.SEL"
equiv "LD" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.A"
equiv "LD" "7b_counter_0.MDFF_0.mux_magic_2.SEL"
equiv "LD" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.A"
equiv "LD" "7b_counter_0.MDFF_0.mux_magic_3.SEL"
equiv "LD" "7b_counter_0.MDFF_0.LD"
node "7b_counter_0.NAND_magic_0.VOUT" 211 2466.86 24203 10051 ndif 0 0 0 0 66304 1936 89600 2592 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 428795 16914 138246 4766 0 0 0 0 0 0
equiv "7b_counter_0.NAND_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_3.IN"
equiv "7b_counter_0.NAND_magic_0.VOUT" "7b_counter_0.DFF_magic_0.D"
node "7b_counter_0.3_inp_AND_magic_0.VOUT" 344 2744.17 24491 9895 p 0 0 0 0 19712 624 78848 2496 0 0 0 0 230361 5130 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 301408 11798 0 0 0 0 0 0 0 0
equiv "7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_counter_0.NAND_magic_0.B"
node "7b_counter_0.NAND_magic_0.A" 764 10306.5 24063 10367 p 0 0 0 0 23296 656 46592 1312 0 0 0 0 702474 16166 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 870724 37776 0 0 0 0 0 0 0 0
equiv "7b_counter_0.NAND_magic_0.A" "7b_counter_0.inverter_magic_0.VIN"
equiv "7b_counter_0.NAND_magic_0.A" "7b_counter_0.DFF_magic_0.inverter_magic_2.VOUT"
equiv "7b_counter_0.NAND_magic_0.A" "7b_counter_0.DFF_magic_0.inverter_magic_3.VIN"
equiv "7b_counter_0.NAND_magic_0.A" "7b_counter_0.DFF_magic_0.Q"
node "VDD" 1217 821655 33355 9801 m1 241114985 666252 0 0 5192709 146380 16887808 507392 0 0 0 0 211120 4890 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42013398 1257070 14704498 412918 1438195 27130 45275343 204790 0 0
equiv "VDD" "7b_counter_0.inverter_magic_0.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "7b_counter_0.DFF_magic_0.VDD"
equiv "VDD" "7b_counter_0.buffer_magic_2.VDD"
equiv "VDD" "7b_counter_0.buffer_magic_1.VDD"
equiv "VDD" "7b_counter_0.buffer_magic_0.VDD"
equiv "VDD" "7b_counter_0.NOR_gate_1.VDD"
equiv "VDD" "7b_counter_0.NOR_gate_0.VDD"
equiv "VDD" "7b_counter_0.NAND_magic_0.VDD"
equiv "VDD" "7b_counter_0.3_inp_NOR_0.VDD"
equiv "VDD" "7b_counter_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_2.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.mux_magic_3.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_6.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_2.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.mux_magic_3.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_5.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_2.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.mux_magic_3.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_3.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_2.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.mux_magic_3.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_7.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_2.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.mux_magic_3.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_2.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.mux_magic_3.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_4.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_2.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.mux_magic_3.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.VDD"
equiv "VDD" "7b_counter_0.MDFF_0.VDD"
equiv "VDD" "7b_counter_0.VDD"
equiv "VDD" "DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "DFF_magic_0.VDD"
equiv "VDD" "divide_by_2_0.inverter_magic_2.VDD"
equiv "VDD" "divide_by_2_0.inverter_magic_3.VDD"
equiv "VDD" "divide_by_2_0.inverter_magic_4.VDD"
equiv "VDD" "divide_by_2_0.inverter_magic_5.VDD"
equiv "VDD" "divide_by_2_0.inverter_magic_6.VDD"
equiv "VDD" "divide_by_2_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "divide_by_2_0.tg_magic_0.VDD"
equiv "VDD" "divide_by_2_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "divide_by_2_0.tg_magic_1.VDD"
equiv "VDD" "divide_by_2_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "divide_by_2_0.tg_magic_2.VDD"
equiv "VDD" "divide_by_2_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "divide_by_2_0.tg_magic_3.VDD"
equiv "VDD" "divide_by_2_0.VDD"
equiv "VDD" "divide_by_2_1.inverter_magic_2.VDD"
equiv "VDD" "divide_by_2_1.inverter_magic_3.VDD"
equiv "VDD" "divide_by_2_1.inverter_magic_4.VDD"
equiv "VDD" "divide_by_2_1.inverter_magic_5.VDD"
equiv "VDD" "divide_by_2_1.inverter_magic_6.VDD"
equiv "VDD" "divide_by_2_1.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "divide_by_2_1.tg_magic_0.VDD"
equiv "VDD" "divide_by_2_1.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "divide_by_2_1.tg_magic_1.VDD"
equiv "VDD" "divide_by_2_1.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "divide_by_2_1.tg_magic_2.VDD"
equiv "VDD" "divide_by_2_1.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "divide_by_2_1.tg_magic_3.VDD"
equiv "VDD" "divide_by_2_1.VDD"
equiv "VDD" "mux_magic_0.AND2_magic_0.VDD"
equiv "VDD" "mux_magic_0.AND2_magic_1.VDD"
equiv "VDD" "mux_magic_0.OR_magic_0.VDD"
equiv "VDD" "mux_magic_0.VDD"
equiv "VDD" "OR_magic_1.VDD"
equiv "VDD" "OR_magic_2.VDD"
equiv "VDD" "p2_gen_magic_0.AND2_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_2.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "p2_gen_magic_0.DFF_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.AND2_magic_1.VDD"
equiv "VDD" "p2_gen_magic_0.3_inp_AND_magic_1.VDD"
equiv "VDD" "p2_gen_magic_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_6.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_5.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_4.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_3.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_1.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD"
equiv "VDD" "p2_gen_magic_0.xnor_magic_0.VDD"
equiv "VDD" "p2_gen_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.AND2_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_2.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VDD"
equiv "VDD" "p3_gen_magic_0.neg_DFF_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.AND2_magic_1.VDD"
equiv "VDD" "p3_gen_magic_0.3_inp_AND_magic_1.VDD"
equiv "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_6.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_5.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_4.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_3.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_1.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD"
equiv "VDD" "p3_gen_magic_0.xnor_magic_0.VDD"
equiv "VDD" "p3_gen_magic_0.VDD"
substrate "VSS" 0 0 32299 -1851 m1 0 0 0 0 8886528 269744 16066455 421094 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55688409 1380900 14994000 400006 2536437 50274 47884937 222092 0 0
equiv "VSS" "7b_counter_0.inverter_magic_0.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "7b_counter_0.DFF_magic_0.VSS"
equiv "VSS" "7b_counter_0.buffer_magic_2.VSS"
equiv "VSS" "7b_counter_0.buffer_magic_1.VSS"
equiv "VSS" "7b_counter_0.buffer_magic_0.VSS"
equiv "VSS" "7b_counter_0.NOR_gate_1.VSS"
equiv "VSS" "7b_counter_0.NOR_gate_0.VSS"
equiv "VSS" "7b_counter_0.NAND_magic_0.VSS"
equiv "VSS" "7b_counter_0.3_inp_NOR_0.VSS"
equiv "VSS" "7b_counter_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_2.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.mux_magic_3.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.tspc2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_6.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_2.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.mux_magic_3.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.tspc2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_5.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_2.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.mux_magic_3.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.tspc2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_3.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_2.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.mux_magic_3.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.tspc2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_7.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_2.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.mux_magic_3.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.tspc2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_2.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.mux_magic_3.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.tspc2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_4.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_2.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.mux_magic_3.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.tspc2_magic_0.VSS"
equiv "VSS" "7b_counter_0.MDFF_0.VSS"
equiv "VSS" "7b_counter_0.VSS"
equiv "VSS" "DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "DFF_magic_0.VSS"
equiv "VSS" "divide_by_2_0.inverter_magic_2.VSS"
equiv "VSS" "divide_by_2_0.inverter_magic_3.VSS"
equiv "VSS" "divide_by_2_0.inverter_magic_4.VSS"
equiv "VSS" "divide_by_2_0.inverter_magic_5.VSS"
equiv "VSS" "divide_by_2_0.inverter_magic_6.VSS"
equiv "VSS" "divide_by_2_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "divide_by_2_0.tg_magic_0.VSS"
equiv "VSS" "divide_by_2_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "divide_by_2_0.tg_magic_1.VSS"
equiv "VSS" "divide_by_2_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "divide_by_2_0.tg_magic_2.VSS"
equiv "VSS" "divide_by_2_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "divide_by_2_0.tg_magic_3.VSS"
equiv "VSS" "divide_by_2_0.VSS"
equiv "VSS" "divide_by_2_1.inverter_magic_2.VSS"
equiv "VSS" "divide_by_2_1.inverter_magic_3.VSS"
equiv "VSS" "divide_by_2_1.inverter_magic_4.VSS"
equiv "VSS" "divide_by_2_1.inverter_magic_5.VSS"
equiv "VSS" "divide_by_2_1.inverter_magic_6.VSS"
equiv "VSS" "divide_by_2_1.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "divide_by_2_1.tg_magic_0.VSS"
equiv "VSS" "divide_by_2_1.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "divide_by_2_1.tg_magic_1.VSS"
equiv "VSS" "divide_by_2_1.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "divide_by_2_1.tg_magic_2.VSS"
equiv "VSS" "divide_by_2_1.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "divide_by_2_1.tg_magic_3.VSS"
equiv "VSS" "divide_by_2_1.VSS"
equiv "VSS" "mux_magic_0.AND2_magic_0.VSS"
equiv "VSS" "mux_magic_0.AND2_magic_1.VSS"
equiv "VSS" "mux_magic_0.OR_magic_0.VSS"
equiv "VSS" "mux_magic_0.VSS"
equiv "VSS" "OR_magic_1.VSS"
equiv "VSS" "OR_magic_2.VSS"
equiv "VSS" "p2_gen_magic_0.AND2_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_2.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "p2_gen_magic_0.DFF_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.AND2_magic_1.VSS"
equiv "VSS" "p2_gen_magic_0.3_inp_AND_magic_1.VSS"
equiv "VSS" "p2_gen_magic_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_6.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_5.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_4.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_3.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_1.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS"
equiv "VSS" "p2_gen_magic_0.xnor_magic_0.VSS"
equiv "VSS" "p2_gen_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.AND2_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_2.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VSS"
equiv "VSS" "p3_gen_magic_0.neg_DFF_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.AND2_magic_1.VSS"
equiv "VSS" "p3_gen_magic_0.3_inp_AND_magic_1.VSS"
equiv "VSS" "p3_gen_magic_0.3_inp_AND_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_6.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_5.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_4.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_3.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_1.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS"
equiv "VSS" "p3_gen_magic_0.xnor_magic_0.VSS"
equiv "VSS" "p3_gen_magic_0.VSS"
cap "Q3" "a_19841_4557#" 0.0484928
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_5036_n3597#" 83.0419
cap "a_1957_n3150#" "a_1559_n1526#" 0.300763
cap "a_5385_2253#" "Q7" 4.61308
cap "p3_gen_magic_0.AND2_magic_1.A" "a_12174_n8579#" 616.639
cap "a_18891_1669#" "CLK" 4.83609
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D2_3" 0.420609
cap "a_15865_7470#" "D2_3" 2.07469
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.0109723
cap "D2_5" "a_1209_3363#" 262.187
cap "Q3" "a_23672_3947#" 0.938147
cap "a_12931_4557#" "a_12387_4513#" 298.29
cap "a_11492_n2115#" "p2_gen_magic_0.xnor_magic_0.OUT" 75.7835
cap "divide_by_2_1.tg_magic_3.CLK" "D2_1" 1.01106
cap "a_4651_3947#" "a_4235_3947#" 161.13
cap "a_5452_n7648#" "VDD" 4.61309
cap "a_12174_n3597#" "p2_gen_magic_0.xnor_magic_3.OUT" 0.0299234
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_1.OUT" 1.47802
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "a_7215_10149#" 189.314
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_4496_10093#" 120.019
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_5185_7469#" 29.3856
cap "a_12590_n7648#" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 5.7007
cap "a_1541_n8095#" "p3_gen_magic_0.xnor_magic_1.OUT" 374.49
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_1209_8579#" 1.985
cap "LD" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 0.605288
cap "a_5036_n8579#" "D2_7" 37.9218
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "D2_1" 0.0531472
cap "a_27234_3319#" "a_27778_3363#" 299.584
cap "a_8713_6842#" "VDD" 767.425
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_5036_n4081#" 0.016619
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p3_gen_magic_0.3_inp_AND_magic_0.B" 0.263561
cap "7b_counter_0.MDFF_3.QB" "D2_1" 52.7389
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "D2_6" 410.187
cap "DFF_magic_0.tg_magic_3.OUT" "DFF_magic_0.D" 830.938
cap "7b_counter_0.MDFF_0.QB" "a_4496_4393#" 122.597
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1089.26
cap "Q3" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 6.03822
cap "CLK" "a_8955_8580#" 9.90682
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_5.OUT" 0.0136345
cap "a_24401_7877#" "7b_counter_0.3_inp_AND_magic_0.VOUT" 200.301
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "a_21381_3524#" 431.521
cap "7b_counter_0.NAND_magic_0.A" "a_23985_7877#" 1.51592
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_12387_3319#" 146.237
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_13553_n2115#" 11.3618
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 9.89045
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 1.08097
cap "a_5452_n7648#" "D2_7" 6.49412
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_3.OUT" 20.0854
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 24.8504
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "OR_magic_2.A" 2.71322
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "a_11191_684#" 414.018
cap "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "D2_1" 1.2431
cap "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 0.0940318
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D2_3" 0.135247
cap "a_20171_1669#" "a_19152_1223#" 43.7667
cap "a_12387_575#" "a_11191_684#" 2.00324
cap "Q6" "Q5" 353.381
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_19307_6886#" 4.5739
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_11279_3480#" 36.6129
cap "a_12387_4513#" "a_11191_4932#" 2.00324
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_4496_4393#" 11.6117
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_1.QB" 0.660404
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.3_inp_AND_magic_0.B" 0.0780768
cap "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1084.34
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 178.114
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_6.OUT" 0.544662
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_1541_n8095#" 63.5764
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_21381_4932#" 414.018
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 1.25741
cap "a_5470_n1973#" "a_5054_n1526#" 11.5142
cap "a_34156_n889#" "mux_magic_0.AND2_magic_0.A" 0.0357662
cap "mux_magic_0.OR_magic_0.B" "a_32616_n1264#" 0.192729
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_7.QB" 387.123
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_21381_3524#" 0.645978
cap "a_26038_4932#" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 2.15008
cap "LD" "7b_counter_0.3_inp_AND_magic_0.C" 54.8292
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_8411_4513#" 149.276
cap "7b_counter_0.MDFF_4.QB" "a_12931_2253#" 2.00497
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 1.71075
cap "a_32816_n1264#" "mux_magic_0.IN2" 3.96409
cap "mux_magic_0.OR_magic_0.A" "a_32816_n2458#" 0.177344
cap "a_34156_n2297#" "a_32616_n2458#" 1.52867
cap "Q1" "p2_gen_magic_0.xnor_magic_6.OUT" 123.243
cap "a_23802_1059#" "7b_counter_0.MDFF_4.LD" 0.109856
cap "a_17405_3524#" "a_15865_3363#" 1.52867
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q4" 0.274146
cap "a_20171_1669#" "7b_counter_0.MDFF_4.LD" 0.848817
cap "D2_6" "D2_2" 3108.57
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_1209_8579#" 1.1576
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 485.259
cap "p3_gen_magic_0.xnor_magic_4.OUT" "D2_3" 178.008
cap "a_22062_684#" "a_22150_1124#" 479.729
cap "LD" "Q4" 1928.46
cap "a_15865_1059#" "a_17405_2092#" 0.0753894
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.572112
cap "a_5036_n8095#" "Q2" 0.00669038
cap "p2_gen_magic_0.xnor_magic_5.OUT" "D2_1" 1511.01
cap "a_8523_n3150#" "VDD" 1.39645
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_12387_5792#" 0.192729
cap "a_12387_1769#" "Q5" 0.388491
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_18891_1669#" 671.058
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "a_11708_n6613#" 200.301
cap "Q6" "a_5036_n8579#" 0.179437
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_4.LD" 435.114
cap "D2_1" "a_4496_9609#" 1.30943
cap "a_20041_4557#" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.926961
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.011678
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_1209_9773#" 0.0162546
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 3.85123
cap "D2_5" "CLK" 2044.71
cap "Q6" "a_22991_5885#" 0.281461
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "p3_gen_magic_0.3_inp_AND_magic_0.C" 42.2969
cap "divide_by_2_1.tg_magic_1.IN" "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 240.827
cap "p3_gen_magic_0.P3" "OR_magic_2.VOUT" 3.59227
cap "D2_4" "CLK" 924.842
cap "7b_counter_0.MDFF_1.QB" "Q5" 516.603
cap "a_5185_1059#" "Q4" 0.910669
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_1559_n5540#" 93.5918
cap "p2_gen_magic_0.xnor_magic_0.OUT" "a_13353_n2115#" 0.0173437
cap "p2_gen_magic_0.xnor_magic_3.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.B" 10.3328
cap "Q6" "a_5452_n7648#" 1.58221
cap "Q1" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 457.711
cap "LD" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 0.560134
cap "a_20041_8580#" "7b_counter_0.MDFF_6.QB" 0.00238608
cap "Q6" "a_8713_6842#" 0.0106524
cap "a_9212_5956#" "7b_counter_0.MDFF_5.QB" 40.7593
cap "Q3" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 1.14131
cap "LD" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.611951
cap "a_14556_n3644#" "a_16186_n3644#" 0.49485
cap "a_1209_8579#" "Q2" 3.16638
cap "a_17405_8741#" "a_15865_9774#" 0.0753894
cap "D2_1" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 14.4633
cap "Q3" "LD" 10.4526
cap "a_2749_4932#" "VDD" 1557.86
cap "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "VDD" 1310.5
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q2" 100.114
cap "7b_counter_0.MDFF_0.QB" "D2_5" 5.01159
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_1209_3363#" 1.1576
cap "p3_gen_magic_0.AND2_magic_1.A" "a_16386_n8142#" 0.383791
cap "a_1541_n8095#" "a_1541_n8579#" 33.5366
cap "Q3" "a_26038_684#" 11.3399
cap "7b_counter_0.MDFF_5.tspc2_magic_0.D" "VDD" 1432.17
cap "7b_counter_0.MDFF_5.QB" "a_11191_5901#" 20.6362
cap "Q3" "a_1541_n8095#" 0.00669038
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 3.70019
cap "a_15865_1059#" "VDD" 928.771
cap "p2_gen_magic_0.xnor_magic_3.OUT" "Q4" 25.3871
cap "p2_gen_magic_0.xnor_magic_4.OUT" "Q5" 147.155
cap "a_8643_n1973#" "D2_2" 54.1841
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_12387_575#" 0.137072
cap "a_16186_n8142#" "p3_gen_magic_0.3_inp_AND_magic_0.B" 44.0804
cap "a_14556_n8142#" "p3_gen_magic_0.3_inp_AND_magic_0.C" 0.535526
cap "7b_counter_0.MDFF_0.tspc2_magic_0.D" "VDD" 1451
cap "a_23352_n6798#" "CLK" 0.0774304
cap "a_17405_3524#" "7b_counter_0.MDFF_4.LD" 1.15224
cap "D2_4" "a_11279_1124#" 8.52771
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1084.38
cap "D2_5" "a_11708_n6613#" 18.8836
cap "D2_4" "a_27778_2253#" 40.1361
cap "a_20041_3363#" "a_20171_1669#" 5.69926
cap "a_2749_5900#" "LD" 2.67185
cap "a_32816_n1264#" "VDD" 56.7539
cap "Q3" "a_5185_1059#" 0.231853
cap "a_8523_n7648#" "a_8939_n7648#" 2.22258
cap "D2_1" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 8.65405
cap "D2_6" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 188.48
cap "a_12387_4513#" "VDD" 931.5
cap "D2_5" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 213.817
cap "Q1" "a_8523_n3597#" 22.0221
cap "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 1169.29
cap "D2_5" "p3_gen_magic_0.3_inp_AND_magic_0.C" 6.82054
cap "divide_by_2_1.tg_magic_1.IN" "OR_magic_1.VOUT" 699.47
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "D2_3" 2.13373
cap "a_8411_3319#" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 29.3856
cap "D2_4" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.684262
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D2_3" 1027.71
cap "p3_gen_magic_0.xnor_magic_0.OUT" "Q4" 9.37126
cap "D2_4" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 23.2578
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "Q5" 0.291686
cap "a_13553_n2115#" "D2_3" 2.44861
cap "7b_counter_0.MDFF_4.QB" "a_11279_1124#" 9.30131
cap "p2_gen_magic_0.AND2_magic_1.A" "D2_1" 0.192288
cap "a_5036_n3597#" "VDD" 241.656
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q7" 21.2281
cap "a_30365_3514#" "7b_counter_0.MDFF_4.LD" 0.048623
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_17405_684#" 189.314
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_4.LD" 439.554
cap "7b_counter_0.MDFF_5.LD" "D2_2" 535.811
cap "LD" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 443.289
cap "Q1" "a_21381_8741#" 137.741
cap "Q3" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.788581
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D2_1" 0.406799
cap "7b_counter_0.MDFF_7.tspc2_magic_0.D" "VDD" 1419.86
cap "a_15865_6276#" "a_15865_4557#" 5.69768
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_counter_0.MDFF_1.QB" 0.434983
cap "a_11292_n2115#" "p2_gen_magic_0.xnor_magic_0.OUT" 394.147
cap "p2_gen_magic_0.xnor_magic_1.OUT" "VDD" 6760.41
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D2_5" 56.7141
cap "7b_counter_0.MDFF_5.LD" "a_12387_9730#" 2.08608
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 178.114
cap "a_23560_3728#" "Q5" 0.787073
cap "a_12931_2253#" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 1.03371
cap "Q3" "p2_gen_magic_0.xnor_magic_3.OUT" 1289.3
cap "mux_magic_0.AND2_magic_0.A" "a_32816_n2458#" 1.03371
cap "a_24536_3947#" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 69.391
cap "a_23672_3947#" "7b_counter_0.MDFF_7.QB" 183.162
cap "D2_4" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 25.7695
cap "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "CLK" 321.291
cap "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "Q2" 0.826016
cap "a_11279_3480#" "7b_counter_0.MDFF_4.LD" 1.15224
cap "Q1" "a_16065_4557#" 0.619501
cap "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "VDD" 2204.12
cap "a_1209_6275#" "a_1409_6275#" 298.29
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.44583
cap "divide_by_2_0.tg_magic_2.IN" "mux_magic_0.IN2" 314.216
cap "a_9689_6886#" "CLK" 1.88031
cap "a_22150_1124#" "a_19152_1223#" 1.30219
cap "a_5036_n3597#" "D2_7" 250.622
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_12387_8536#" 146.237
cap "7b_counter_0.MDFF_5.LD" "a_15865_8580#" 225.16
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "a_29512_8496#" 2.97563
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "VDD" 1387.15
cap "Q1" "D2_3" 1189.19
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "VDD" 1894.71
cap "a_16065_4557#" "a_16065_3363#" 20.6349
cap "a_5515_3947#" "VDD" 97.495
cap "p2_gen_magic_0.xnor_magic_1.OUT" "D2_7" 65.2276
cap "a_5452_n3150#" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.00777117
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_8523_n8095#" 83.6648
cap "a_8523_n8579#" "VDD" 430.465
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.400234
cap "OR_magic_1.VOUT" "DFF_magic_0.D" 1.87988
cap "a_11708_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.B" 2.71595
cap "a_13553_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.A" 75.7835
cap "a_27778_4557#" "VDD" 64.2706
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q2" 546.16
cap "a_14756_n3644#" "p2_gen_magic_0.3_inp_AND_magic_0.B" 2.26936
cap "a_9689_6886#" "a_9412_5956#" 1.64266
cap "a_16186_n3644#" "p2_gen_magic_0.3_inp_AND_magic_0.C" 146.469
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "CLK" 12.5777
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "D2_3" 196.349
cap "D2_4" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 73.0697
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 0.0447438
cap "LD" "Q2" 11240.5
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "VDD" 1176.78
cap "Q6" "a_2749_4932#" 16.4044
cap "Q6" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.409007
cap "a_16065_6276#" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 37.6144
cap "a_15865_6276#" "a_17405_5901#" 2.00324
cap "Q7" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 23.9772
cap "a_11279_6341#" "a_11279_8697#" 1.1198
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "CLK" 0.0606816
cap "a_23802_1059#" "CLK" 5.19602
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "D2_7" 170.444
cap "D2_4" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.0158884
cap "a_20171_1669#" "CLK" 2.17892
cap "a_5054_n1973#" "a_5036_n3150#" 73.24
cap "a_24259_4877#" "VDD" 732.917
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "Q7" 85.0377
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "Q4" 2.45698
cap "Q6" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 17.745
cap "p3_gen_magic_0.xnor_magic_6.OUT" "D2_6" 381.08
cap "D2_4" "a_26038_4932#" 16.3047
cap "a_5385_6275#" "7b_counter_0.MDFF_0.QB" 28.0578
cap "divide_by_2_1.tg_magic_3.CLK" "P2" 0.0611724
cap "a_23672_3947#" "a_24059_4877#" 7.20153
cap "a_11708_n2115#" "Q4" 8.53708
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "VDD" 1258.34
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "DFF_magic_0.D" 0.0250829
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_0.QB" 360.008
cap "a_6725_684#" "D2_3" 0.029189
cap "a_14756_n3644#" "Q4" 3.17359
cap "LD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.60703
cap "LD" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 1.21173
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "CLK" 4.33089
cap "a_19152_6440#" "Q7" 0.412498
cap "a_2749_10148#" "a_2749_8740#" 479.729
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 1.71075
cap "a_23802_2253#" "VDD" 87.9684
cap "D2_5" "a_1409_1059#" 1.21276
cap "a_6725_5900#" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 189.314
cap "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 3.7987
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_11191_684#" 2.15008
cap "a_1559_n1526#" "D2_1" 0.530867
cap "a_1559_n1973#" "VDD" 15.0701
cap "LD" "Q7" 165.025
cap "D2_3" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 4.02032
cap "a_8643_n1042#" "VDD" 386.59
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_5.OUT" 171.314
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_5036_n3150#" 11.5238
cap "Q6" "a_5036_n3597#" 91.4269
cap "a_32816_n2458#" "D2_1" 40.8682
cap "a_1541_n7648#" "a_1559_n6471#" 12.7832
cap "divide_by_2_0.tg_magic_2.IN" "VDD" 1044.9
cap "Q1" "7b_counter_0.3_inp_AND_magic_0.B" 58.3989
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_11279_6341#" 429.153
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "a_6725_7308#" 36.6129
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q2" 9.63748
cap "Q4" "D2_2" 471.976
cap "p2_gen_magic_0.xnor_magic_6.OUT" "p2_gen_magic_0.xnor_magic_0.OUT" 148.797
cap "a_16065_6276#" "D2_1" 3.99797
cap "p3_gen_magic_0.xnor_magic_1.B" "a_1957_n7648#" 5.7007
cap "7b_counter_0.DFF_magic_0.tg_magic_2.IN" "DFF_magic_0.D" 11.0094
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_1.OUT" 9.31329
cap "7b_counter_0.MDFF_0.QB" "a_4235_3947#" 38.0988
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_1409_4557#" 0.926961
cap "a_21504_5904#" "VDD" 1131.83
cap "a_1541_n8095#" "Q7" 88.3203
cap "a_8713_6842#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 514.308
cap "Q6" "p2_gen_magic_0.xnor_magic_1.OUT" 35.8552
cap "p2_gen_magic_0.xnor_magic_3.OUT" "Q2" 863.413
cap "a_31440_8496#" "7b_counter_0.MDFF_4.LD" 343.031
cap "VDD" "7b_counter_0.3_inp_AND_magic_0.A" 437.145
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_0.QB" 15.6168
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 1.1198
cap "Q3" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 4.69365
cap "a_19841_4557#" "7b_counter_0.MDFF_4.LD" 0.395972
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_11279_1124#" 0.0240125
cap "a_11492_n6613#" "a_11708_n6613#" 329.078
cap "Q6" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.295947
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "D2_1" 3.52214
cap "7b_counter_0.MDFF_1.QB" "a_15865_1059#" 278.005
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 3.45651
cap "a_8713_6842#" "a_8411_4513#" 0.172985
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_18891_1669#" 282.223
cap "a_1559_n1973#" "D2_7" 4.321
cap "a_23672_3947#" "7b_counter_0.MDFF_4.LD" 0.848817
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D2_5" 26.1342
cap "a_11708_n6613#" "p3_gen_magic_0.3_inp_AND_magic_0.B" 2.71595
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_8523_n4081#" 465.726
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_4.OUT" 0.00688742
cap "a_19307_6886#" "D2_1" 0.0920906
cap "a_1559_n6024#" "D2_4" 247.128
cap "a_12387_5792#" "VDD" 931.5
cap "a_17405_3524#" "CLK" 43.5939
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_counter_0.NAND_magic_0.A" 0.834259
cap "a_4235_3947#" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.0193783
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "Q6" 156.16
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.780656
cap "a_5036_n7648#" "Q5" 689.995
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_12174_n3150#" 143.718
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 3.24908
cap "p3_gen_magic_0.3_inp_AND_magic_0.B" "p3_gen_magic_0.3_inp_AND_magic_0.C" 1287.09
cap "Q6" "a_5515_3947#" 1.48018
cap "a_18891_6886#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 671.058
cap "p2_gen_magic_0.3_inp_AND_magic_0.B" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 17.8584
cap "p2_gen_magic_0.3_inp_AND_magic_0.C" "a_13353_n2115#" 536.475
cap "a_7215_10149#" "a_8411_8536#" 0.0750518
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "D2_2" 86.6338
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_20171_1669#" 125.951
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q7" 716.02
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_17405_2092#" 0.000642059
cap "Q3" "D2_2" 108.995
cap "a_8939_n3150#" "D2_6" 5.7007
cap "a_5185_7469#" "a_5385_7469#" 297.401
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "a_23985_7877#" 125.366
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_2749_7308#" 36.6129
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 178.114
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_1.B" 105.174
cap "p2_gen_magic_0.xnor_magic_3.OUT" "Q7" 90.6297
cap "a_30365_3514#" "CLK" 16.5846
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "CLK" 18.5873
cap "Q1" "a_20041_8580#" 3.57007
cap "a_4235_9163#" "LD" 0.00262398
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 1390.3
cap "LD" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 18.5949
cap "a_9212_739#" "Q5" 7.7238
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q4" 1.08941
cap "a_14756_n8142#" "VDD" 54.6303
cap "a_5054_n6024#" "a_5470_n6471#" 11.5142
cap "divide_by_2_0.tg_magic_3.OUT" "divide_by_2_0.tg_magic_1.IN" 340.787
cap "D2_5" "a_8523_n8095#" 1.84759
cap "7b_counter_0.MDFF_0.QB" "a_5385_2253#" 0.00238608
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.1198
cap "a_8713_6842#" "a_8411_8536#" 0.30255
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 5.93923
cap "a_8411_9730#" "VDD" 917.295
cap "divide_by_2_1.tg_magic_2.IN" "divide_by_2_1.tg_magic_1.IN" 0.6945
cap "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "divide_by_2_1.tg_magic_3.IN" 164.97
cap "a_16065_8580#" "VDD" 17.1208
cap "D2_5" "D2_1" 1738.88
cap "Q4" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 139.242
cap "Q5" "a_13353_n2115#" 0.0677173
cap "a_5185_2253#" "Q7" 11.9944
cap "p3_gen_magic_0.xnor_magic_1.B" "Q5" 46.1302
cap "7b_counter_0.MDFF_5.LD" "a_12931_7470#" 33.9463
cap "a_15865_2253#" "a_15865_3363#" 3.29081
cap "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "D2_3" 0.420609
cap "7b_counter_0.MDFF_6.QB" "a_20041_4557#" 1.35959
cap "p3_gen_magic_0.xnor_magic_3.OUT" "a_13553_n6613#" 0.387435
cap "a_11292_n6613#" "a_11708_n6613#" 278.913
cap "D2_4" "D2_1" 772.998
cap "DFF_magic_0.tg_magic_2.OUT" "CLK" 303.257
cap "a_8523_n3597#" "p2_gen_magic_0.xnor_magic_0.OUT" 11.7918
cap "a_5036_n3597#" "p2_gen_magic_0.xnor_magic_4.OUT" 9.28579
cap "a_27778_3363#" "VDD" 12.2141
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 25.092
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1541_n3150#" 8.79888
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "a_8411_9730#" 0.192729
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_4496_10093#" 0.129046
cap "a_5452_n7648#" "a_5036_n7648#" 2.22258
cap "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.xnor_magic_1.OUT" 54.3069
cap "a_12174_n7648#" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 9.15442
cap "p3_gen_magic_0.xnor_magic_3.OUT" "a_13353_n6613#" 1.97695
cap "a_11292_n6613#" "p3_gen_magic_0.3_inp_AND_magic_0.C" 0.224372
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_5385_2253#" 16.9668
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_8643_n6471#" 1.59758
cap "Q1" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 9.35509
cap "a_24536_3947#" "D2_4" 9.9106
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_1541_n4081#" 0.0156666
cap "divide_by_2_1.tg_magic_3.OUT" "divide_by_2_1.tg_magic_1.IN" 340.787
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "D2_6" 3.90145
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "VDD" 1097.31
cap "Q6" "a_21504_5904#" 302.465
cap "a_21381_10149#" "VDD" 1564.61
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_5.OUT" 0.0354859
cap "a_8523_n3597#" "a_8523_n4081#" 33.5366
cap "Q3" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.301147
cap "a_16065_2253#" "VDD" 17.7477
cap "a_17405_3524#" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 132.169
cap "a_22150_1124#" "CLK" 95.9122
cap "D2_5" "a_2749_684#" 2.91838
cap "7b_counter_0.NAND_magic_0.A" "7b_counter_0.3_inp_AND_magic_0.A" 1.88937
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_8713_1625#" 515.029
cap "a_11279_1124#" "a_11279_3480#" 1.1198
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_1975_n1973#" 0.609565
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_5054_n1526#" 82.3148
cap "D2_6" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 10.0527
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q2" 537.996
cap "p2_gen_magic_0.xnor_magic_5.OUT" "a_16386_n3644#" 37.6865
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_14556_n3644#" 249.081
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.00878202
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.0306678
cap "a_11292_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.C" 0.224372
cap "D2_4" "a_2749_684#" 8.71091
cap "D2_4" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 17.8893
cap "7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 414.986
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "CLK" 628.351
cap "Q3" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 19.9378
cap "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_23802_2253#" 0.0546428
cap "a_23352_n6798#" "D2_1" 24.2872
cap "7b_counter_0.MDFF_3.QB" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 83.376
cap "7b_counter_0.MDFF_6.QB" "a_16065_6276#" 157.651
cap "a_19152_6440#" "a_19152_5956#" 14.1428
cap "p2_gen_magic_0.xnor_magic_1.OUT" "a_1541_n3597#" 371.458
cap "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_4651_9163#" 69.391
cap "divide_by_2_0.tg_magic_1.IN" "VDD" 1854.17
cap "D2_5" "a_5054_n6471#" 79.2282
cap "a_8643_n1973#" "D2_6" 12.5088
cap "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "OR_magic_1.VOUT" 1324.9
cap "p2_gen_magic_0.xnor_magic_0.OUT" "D2_3" 0.156312
cap "D2_4" "a_5054_n6471#" 8.87653
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "a_27234_1769#" 1.985
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_5.OUT" 173.858
cap "7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_23560_3728#" 37.9425
cap "a_15865_7470#" "a_16065_6276#" 3.08302
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 0.00878202
cap "a_24185_7877#" "7b_counter_0.3_inp_AND_magic_0.C" 1.36064
cap "a_24401_7877#" "7b_counter_0.3_inp_AND_magic_0.B" 62.6308
cap "Q2" "D2_2" 253.881
cap "7b_counter_0.MDFF_6.QB" "a_19307_6886#" 0.0189879
cap "a_19152_6440#" "a_20171_6886#" 43.7667
cap "mux_magic_0.OR_magic_0.B" "mux_magic_0.IN2" 2.40229
cap "Q1" "p2_gen_magic_0.xnor_magic_5.OUT" 30.3436
cap "mux_magic_0.OR_magic_0.A" "a_32616_n2458#" 1.985
cap "a_15865_2253#" "7b_counter_0.MDFF_4.LD" 224.216
cap "a_26038_684#" "7b_counter_0.MDFF_4.LD" 2.67185
cap "a_7215_4932#" "a_7303_3480#" 479.729
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 0.0940318
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q4" 0.657515
cap "a_11292_n2115#" "Q5" 0.0677173
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 557.18
cap "a_12387_9730#" "Q2" 0.681534
cap "a_22062_684#" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 189.314
cap "a_23207_5885#" "Q5" 0.0456214
cap "p3_gen_magic_0.P3" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 314.216
cap "a_12174_n3150#" "D2_3" 0.638822
cap "a_5036_n3150#" "VDD" 42.066
cap "7b_counter_0.MDFF_5.LD" "D2_6" 92.3103
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1324.77
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_4.LD" 1.13108
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_30365_4922#" 0.431421
cap "p3_gen_magic_0.xnor_magic_6.OUT" "Q4" 227.93
cap "a_8523_n7648#" "Q5" 323.606
cap "a_31440_8496#" "CLK" 2.6334
cap "D2_1" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.353752
cap "p3_gen_magic_0.P3" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.384591
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 968.23
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_1209_9773#" 0.192729
cap "Q6" "a_8411_9730#" 0.301389
cap "a_15865_9774#" "VDD" 927.898
cap "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "mux_magic_0.IN1" 4.00275
cap "7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_20041_9774#" 128.771
cap "LD" "7b_counter_0.NAND_magic_0.VOUT" 81.141
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 25.0639
cap "7b_counter_0.MDFF_5.QB" "Q5" 22.6507
cap "a_5054_n1526#" "p2_gen_magic_0.xnor_magic_3.OUT" 0.164951
cap "a_23672_3947#" "CLK" 0.0192522
cap "p2_gen_magic_0.xnor_magic_4.OUT" "a_8643_n1042#" 387.036
cap "p2_gen_magic_0.xnor_magic_0.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.A" 1.21422
cap "p2_gen_magic_0.xnor_magic_3.OUT" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 1.09085
cap "p3_gen_magic_0.xnor_magic_1.OUT" "D2_6" 2335.27
cap "a_17405_3524#" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "Q7" "D2_2" 68.3221
cap "7b_counter_0.MDFF_5.LD" "a_19841_9774#" 1.8501
cap "Q1" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 2.24897
cap "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_4496_9609#" 515.297
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "Q2" 1.09742
cap "a_5036_n3150#" "D2_7" 642.098
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "VDD" 1310.2
cap "a_9059_n1973#" "a_8523_n3597#" 0.124905
cap "a_12387_9730#" "Q7" 21.5584
cap "a_8411_3319#" "D2_6" 290.761
cap "a_24259_4877#" "a_23560_3728#" 14.1428
cap "Q3" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 626.331
cap "LD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.550802
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "a_26038_4932#" 0.0357662
cap "p2_gen_magic_0.AND2_magic_1.A" "a_16386_n3644#" 0.383791
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 1.67031
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 1.69749
cap "a_1209_8579#" "CLK" 20.0483
cap "a_15865_8580#" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 146.237
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "D2_1" 0.0531472
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "D2_2" 37.1928
cap "a_22991_5885#" "a_23207_5885#" 901.612
cap "Q3" "a_24185_7877#" 0.131816
cap "a_8955_9774#" "VDD" 93.7066
cap "a_1209_4557#" "VDD" 931.274
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "CLK" 11.5673
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D2_5" 45.0371
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q2" 0.0398086
cap "a_12590_n7648#" "a_12174_n8095#" 13.0214
cap "Q6" "a_21381_10149#" 58.2829
cap "p3_gen_magic_0.AND2_magic_1.A" "a_14556_n8142#" 232.114
cap "LD" "a_1209_3363#" 224.216
cap "p2_gen_magic_0.xnor_magic_1.OUT" "a_16186_n3644#" 276.806
cap "a_1541_n3597#" "a_1559_n1973#" 0.510241
cap "a_12387_6986#" "D2_2" 268.168
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D2_4" 0.286068
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 4.9971
cap "p2_gen_magic_0.xnor_magic_6.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.C" 26.6558
cap "Q1" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 7.61694
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "VDD" 1240.96
cap "a_12387_3319#" "a_11279_3480#" 1.52867
cap "a_11279_6341#" "VDD" 934.39
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "a_27234_4513#" 0.192729
cap "a_12387_575#" "VDD" 917.43
cap "a_23560_3728#" "a_23802_2253#" 0.539346
cap "p3_gen_magic_0.AND2_magic_1.A" "D2_5" 197.392
cap "a_13553_n6613#" "VDD" 17.7247
cap "D2_4" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 13.9503
cap "D2_4" "a_23258_575#" 29.4763
cap "D2_5" "a_8643_n6471#" 63.4268
cap "D2_4" "a_17405_684#" 16.74
cap "mux_magic_0.OR_magic_0.B" "VDD" 1180.37
cap "Q3" "a_26126_1124#" 11.8124
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_6.OUT" 980.813
cap "D2_1" "p3_gen_magic_0.3_inp_AND_magic_0.B" 2.41666
cap "a_5054_n6024#" "p3_gen_magic_0.xnor_magic_3.OUT" 0.164951
cap "a_7303_3480#" "VDD" 942.239
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_12931_3363#" 0.177344
cap "D2_5" "a_1409_4557#" 4.18292
cap "VDD" "a_13353_n6613#" 1140.73
cap "D2_5" "a_5385_1059#" 7.54005
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_9412_739#" 365.826
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "p3_gen_magic_0.xnor_magic_4.OUT" 3.34535
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_11292_n6613#" 10.9435
cap "Q3" "DFF_magic_0.tg_magic_3.CLK" 16.8486
cap "LD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 0.695681
cap "a_8411_3319#" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 146.237
cap "a_5385_7469#" "VDD" 108.951
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_1541_n7648#" 0.919081
cap "p2_gen_magic_0.xnor_magic_6.OUT" "Q5" 153.944
cap "7b_counter_0.MDFF_4.QB" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 16.7683
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q7" 0.339105
cap "a_14556_n3644#" "D2_3" 26.2861
cap "a_9689_1669#" "a_11279_1124#" 0.0233894
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_19152_739#" 0.129046
cap "a_8713_6842#" "7b_counter_0.MDFF_5.QB" 122.673
cap "OR_magic_2.A" "7b_counter_0.MDFF_4.LD" 1038.91
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_12387_575#" 0.0162546
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_20171_1669#" 0.0209943
cap "7b_counter_0.MDFF_5.LD" "a_24003_10051#" 221.427
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_8955_4557#" 128.771
cap "a_21381_3524#" "VDD" 961.727
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D2_1" 0.357452
cap "DFF_magic_0.tg_magic_2.OUT" "mux_magic_0.AND2_magic_0.A" 0.0168354
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_counter_0.MDFF_1.QB" 0.317085
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "VDD" 1035.59
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D2_5" 91.6021
cap "a_16065_2253#" "7b_counter_0.MDFF_1.QB" 2.00497
cap "D2_6" "Q4" 3186.31
cap "a_8713_1625#" "a_9412_739#" 14.1428
cap "Q6" "a_5036_n3150#" 332.475
cap "mux_magic_0.AND2_magic_0.A" "a_32616_n2458#" 1.1576
cap "DFF_magic_0.tg_magic_2.OUT" "DFF_magic_0.tg_magic_2.IN" 973.393
cap "a_15865_8580#" "a_16065_9774#" 3.08302
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 168.057
cap "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "CLK" 18.3203
cap "D2_3" "a_20041_9774#" 1.38259
cap "Q1" "a_21381_4932#" 52.3906
cap "a_5385_7469#" "D2_7" 128.625
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "a_23258_1769#" 1.985
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_1209_9773#" 149.276
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "CLK" 0.735628
cap "Q6" "a_15865_9774#" 0.301389
cap "a_26126_3480#" "a_27234_4513#" 0.0753894
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "a_18891_1669#" 0.00322445
cap "p3_gen_magic_0.xnor_magic_3.OUT" "a_12174_n8095#" 0.0299234
cap "divide_by_2_1.tg_magic_3.IN" "mux_magic_0.IN1" 345.958
cap "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_27567_8496#" 7.46703
cap "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "DFF_magic_0.D" 25.8388
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "VDD" 4395.89
cap "Q1" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.24935
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "VDD" 1213.61
cap "a_17405_4932#" "a_17405_3524#" 479.729
cap "a_11292_n6613#" "D2_1" 9.79622
cap "a_12387_5792#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.137072
cap "a_19841_4557#" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 149.276
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_21381_4932#" 0.0357662
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_5036_n8095#" 83.6648
cap "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_5515_9163#" 125.951
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_counter_0.MDFF_4.LD" 121.479
cap "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 63.7361
cap "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_2.IN" 1.11442
cap "D2_5" "p3_gen_magic_0.xnor_magic_4.OUT" 139.977
cap "D2_5" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 2.85093
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q2" 14.0931
cap "Q1" "a_20041_4557#" 1.9119
cap "D2_4" "p3_gen_magic_0.xnor_magic_4.OUT" 207.572
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_19152_6440#" 36.9626
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_15865_3363#" 146.237
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 1.1198
cap "a_4235_9163#" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 282.223
cap "LD" "CLK" 666.866
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "VDD" 1043.22
cap "D2_4" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 12.1156
cap "Q6" "a_1209_4557#" 24.8695
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_0.QB" 26.9179
cap "a_1541_n7648#" "a_1957_n7648#" 2.22258
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_4.LD" 0.909356
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "D2_6" 62.7347
cap "a_26038_684#" "CLK" 6.46061
cap "a_15865_2253#" "CLK" 0.3821
cap "Q3" "D2_6" 279.943
cap "a_5054_n6024#" "a_5054_n5540#" 33.5366
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "VDD" 1190.31
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_6725_7308#" 0.0240125
cap "a_6725_5900#" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 414.018
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 25.1705
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_20041_4557#" 37.6144
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D2_2" 970.617
cap "Q1" "a_18891_1669#" 5.60502
cap "p3_gen_magic_0.xnor_magic_5.OUT" "D2_6" 465.654
cap "a_12931_7470#" "Q2" 72.9571
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 4.10049
cap "a_1209_1059#" "a_2749_2092#" 0.0753894
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 272.186
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_1209_9773#" 279.393
cap "a_15865_4557#" "VDD" 944.161
cap "Q6" "a_7303_3480#" 152.096
cap "a_12174_n3597#" "Q4" 92.0969
cap "a_8523_n3597#" "Q5" 88.3203
cap "LD" "7b_counter_0.MDFF_0.QB" 311.4
cap "a_1409_7469#" "CLK" 133.79
cap "a_11191_5901#" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 414.018
cap "a_27234_1769#" "DFF_magic_0.D" 0.641028
cap "a_11191_684#" "VDD" 1556.68
cap "D2_2" "7b_counter_0.MDFF_4.LD" 32.7373
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q7" 117.721
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_2749_7308#" 0.20708
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "D2_6" 26.7486
cap "DFF_magic_0.tg_magic_2.OUT" "D2_1" 2.24657
cap "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 10.522
cap "a_32616_n1264#" "VDD" 914.128
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 0.6945
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1957_n3150#" 5.7007
cap "D2_3" "p2_gen_magic_0.3_inp_AND_magic_0.C" 294.866
cap "a_32616_n2458#" "D2_1" 225.381
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.3_inp_AND_magic_0.C" 1.10749
cap "a_11191_5901#" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 0.42215
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1088.09
cap "a_12387_1769#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.985
cap "divide_by_2_1.tg_magic_3.OUT" "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 164.969
cap "a_5470_n1973#" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.609565
cap "a_8643_n1526#" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 82.9591
cap "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1086.82
cap "a_23258_575#" "a_23802_1059#" 298.29
cap "a_26038_684#" "a_27234_575#" 2.00324
cap "a_5036_n3150#" "p2_gen_magic_0.xnor_magic_4.OUT" 34.857
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.899419
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_1.OUT" 160.373
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1541_n7648#" 11.5238
cap "a_12387_575#" "a_12387_1769#" 5.57357
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_1409_4557#" 37.6144
cap "Q6" "a_21381_3524#" 0.0200114
cap "a_15865_6276#" "VDD" 944.161
cap "a_5185_7469#" "a_5185_6275#" 5.57357
cap "LD" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 121.479
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_8523_n8095#" 0.162923
cap "divide_by_2_0.tg_magic_3.IN" "OR_magic_2.A" 1.35901
cap "Q1" "a_19307_6886#" 15.1727
cap "VDD" "a_19841_8580#" 921.956
cap "a_12931_3363#" "7b_counter_0.MDFF_4.LD" 37.6865
cap "a_23352_n5390#" "D2_1" 11.3244
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 17.9506
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_4.LD" 4.70085
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_15865_2253#" 1.1576
cap "a_2749_7308#" "LD" 1.15224
cap "a_5054_n6024#" "VDD" 225.572
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D2_1" 0.709005
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_1409_1059#" 37.6144
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_11191_684#" 0.108308
cap "a_8643_n5540#" "VDD" 386.59
cap "p3_gen_magic_0.AND2_magic_1.A" "p3_gen_magic_0.3_inp_AND_magic_0.B" 7.71153
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D2_5" 85.5173
cap "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "divide_by_2_1.tg_magic_3.IN" 304.333
cap "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_1.IN" 61.7402
cap "D2_4" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 20.2203
cap "a_17405_5901#" "VDD" 1556.68
cap "a_1209_9773#" "Q2" 0.678995
cap "a_19841_3363#" "Q4" 0.0272569
cap "a_27234_1769#" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 146.237
cap "D2_3" "Q5" 625.29
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "VDD" 1070.13
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D2_4" 7.5743
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.NAND_magic_0.A" 31.4603
cap "7b_counter_0.MDFF_5.QB" "a_12387_4513#" 25.0537
cap "a_1541_n3150#" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.477183
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_5185_1059#" 243.646
cap "a_1541_n7648#" "Q5" 685.195
cap "a_8523_n3150#" "p2_gen_magic_0.xnor_magic_6.OUT" 93.6501
cap "p3_gen_magic_0.xnor_magic_1.OUT" "Q4" 0.42244
cap "Q6" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 1.43126
cap "a_12387_6986#" "a_12931_7470#" 294.5
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_15865_2253#" 0.052803
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "D2_2" 2.10188
cap "p2_gen_magic_0.3_inp_AND_magic_0.A" "p2_gen_magic_0.3_inp_AND_magic_0.C" 42.2969
cap "a_8411_9730#" "a_8411_8536#" 5.57357
cap "a_5054_n6024#" "D2_7" 0.00669038
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 178.114
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_counter_0.3_inp_AND_magic_0.A" 1.18634
cap "7b_counter_0.MDFF_6.QB" "a_17405_3524#" 8.78273
cap "a_7303_8697#" "a_7215_10149#" 479.729
cap "a_4235_9163#" "a_4496_10093#" 655.098
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 434.61
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_8643_n1526#" 0.0225536
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_5054_n1973#" 2.71484
cap "D2_6" "Q2" 250.294
cap "OR_magic_2.A" "CLK" 516.087
cap "7b_counter_0.MDFF_5.LD" "Q3" 0.559832
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_1409_8579#" 0.177344
cap "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "7b_counter_0.MDFF_4.LD" 0.0517879
cap "Q1" "D2_5" 214.328
cap "a_12174_n8095#" "VDD" 183.91
cap "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_1.IN" 699.47
cap "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_3.IN" 985.915
cap "7b_counter_0.MDFF_0.QB" "a_5185_2253#" 0.210312
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "p2_gen_magic_0.xnor_magic_3.OUT" 0.146576
cap "p3_gen_magic_0.xnor_magic_1.OUT" "a_1541_n8579#" 340.948
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_8643_n6024#" 63.7775
cap "Q1" "D2_4" 73.8365
cap "Q3" "a_19841_3363#" 0.155803
cap "divide_by_2_1.tg_magic_0.IN" "divide_by_2_1.tg_magic_1.IN" 311.939
cap "Q4" "p2_gen_magic_0.3_inp_AND_magic_0.B" 50.8529
cap "Q5" "p2_gen_magic_0.3_inp_AND_magic_0.A" 0.0677173
cap "Q3" "p3_gen_magic_0.xnor_magic_1.OUT" 0.0121863
cap "a_1209_2253#" "Q7" 43.4315
cap "a_1541_n8095#" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.172718
cap "Q2" "a_19841_9774#" 0.681534
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "VDD" 2197.96
cap "p3_gen_magic_0.xnor_magic_0.OUT" "a_11708_n6613#" 24.7297
cap "p3_gen_magic_0.xnor_magic_4.OUT" "a_11492_n6613#" 116.764
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 178.114
cap "7b_counter_0.3_inp_AND_magic_0.B" "a_23985_7877#" 326.499
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_1209_6275#" 279.825
cap "p2_gen_magic_0.AND2_magic_1.A" "p2_gen_magic_0.xnor_magic_0.OUT" 0.388329
cap "a_27234_3319#" "VDD" 807.784
cap "a_23793_5904#" "Q5" 543.517
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "a_30365_4922#" 0.263336
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_1409_3363#" 0.177344
cap "a_8939_n7648#" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 5.7007
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_1.OUT" 1352.4
cap "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 37.1673
cap "p3_gen_magic_0.xnor_magic_4.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.B" 4.67756
cap "Q1" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 0.334792
cap "DFF_magic_0.tg_magic_0.IN" "CLK" 628.351
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_5185_2253#" 29.3856
cap "Q1" "7b_counter_0.MDFF_4.QB" 100.745
cap "a_23672_3947#" "a_24536_3947#" 9.7216
cap "Q5" "7b_counter_0.3_inp_AND_magic_0.B" 0.809306
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_0.OUT" 0.5395
cap "Q4" "7b_counter_0.3_inp_AND_magic_0.C" 70.0006
cap "Q7" "D2_6" 78.7548
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 267.492
cap "a_17405_7309#" "a_19152_5956#" 0.0138854
cap "D2_6" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 99.9496
cap "a_17405_8741#" "VDD" 941.683
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "D2_1" 1.1553
cap "a_8713_1625#" "VDD" 762.17
cap "a_2749_4932#" "a_2749_3524#" 479.729
cap "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 271.67
cap "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "a_17405_10149#" 414.018
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "CLK" 75.385
cap "a_1209_1059#" "VDD" 915.754
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 400.25
cap "a_5036_n8095#" "a_5054_n6471#" 0.284021
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "D2_6" 0.141241
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_8825_1669#" 125.951
cap "Q6" "a_19841_8580#" 0.122153
cap "LD" "a_1409_1059#" 4.06506
cap "a_8523_n3150#" "a_8523_n3597#" 14.2326
cap "a_12174_n3150#" "p2_gen_magic_0.AND2_magic_1.A" 93.6501
cap "D2_6" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 59.3883
cap "p2_gen_magic_0.xnor_magic_5.OUT" "a_14556_n3644#" 47.8225
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_1559_n1526#" 63.7775
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_11191_4932#" 0.42215
cap "p2_gen_magic_0.xnor_magic_1.OUT" "a_1541_n4081#" 334.897
cap "a_5054_n6024#" "Q6" 33.5822
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_1541_n8579#" 93.5918
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_0.OUT" 0.00687983
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_4.OUT" 0.0858635
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.198428
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 2.11831
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_12174_n4081#" 92.0574
cap "D2_4" "a_6725_684#" 7.36385
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_1409_8579#" 0.781194
cap "Q7" "a_19841_9774#" 50.7779
cap "a_11279_6341#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 9.03921
cap "a_12387_1769#" "a_11191_684#" 0.0750518
cap "Q3" "p2_gen_magic_0.3_inp_AND_magic_0.B" 2.38588
cap "a_12387_6986#" "D2_6" 0.0506001
cap "a_19152_739#" "a_18891_1669#" 655.098
cap "a_5470_n6471#" "VDD" 3.21782
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p2_gen_magic_0.xnor_magic_6.OUT" 79.9086
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_12174_n3150#" 8.71041
cap "a_2749_3524#" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 134.004
cap "a_2749_4932#" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 2.15008
cap "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.0635789
cap "D2_4" "a_1559_n6471#" 57.1242
cap "D2_4" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 1.65595
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "Q7" 25.8949
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_5.OUT" 0.536913
cap "a_21381_3524#" "a_23560_3728#" 1.30219
cap "7b_counter_0.MDFF_0.tspc2_magic_0.D" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 423.451
cap "a_1209_1059#" "D2_7" 16.0826
cap "a_22991_5885#" "7b_counter_0.3_inp_AND_magic_0.B" 36.6175
cap "Q3" "7b_counter_0.3_inp_AND_magic_0.C" 285.079
cap "a_23207_5885#" "7b_counter_0.3_inp_AND_magic_0.A" 0.256684
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_2749_684#" 0.0357662
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_8713_1625#" 37.9425
cap "Q2" "a_24003_10051#" 0.0992285
cap "CLK" "D2_2" 540.858
cap "a_8713_1625#" "a_8825_1669#" 43.7667
cap "7b_counter_0.MDFF_4.QB" "a_6725_684#" 2.54706
cap "p3_gen_magic_0.xnor_magic_4.OUT" "a_11292_n6613#" 318.049
cap "a_16065_1059#" "7b_counter_0.MDFF_4.LD" 3.06795
cap "a_8411_4513#" "a_7303_3480#" 0.0753894
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.C" 9.57691
cap "a_23258_575#" "a_22150_1124#" 0.0753894
cap "a_12387_9730#" "CLK" 0.657594
cap "Q1" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 2.73556
cap "7b_counter_0.MDFF_5.LD" "Q2" 3800.13
cap "a_19307_1669#" "a_17405_2092#" 0.0233894
cap "a_16065_7470#" "a_16065_6276#" 20.6349
cap "Q3" "Q4" 491.372
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_15865_6276#" 0.192729
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 314.62
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 1429.66
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 10.7244
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_8643_n6471#" 6.37791
cap "a_34156_n889#" "divide_by_2_1.tg_magic_1.IN" 0.0582827
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.0462925
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 1084.82
cap "a_26126_1124#" "7b_counter_0.MDFF_4.LD" 1.15224
cap "p3_gen_magic_0.xnor_magic_5.OUT" "Q4" 64.0854
cap "D2_1" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 0.353752
cap "a_15865_8580#" "CLK" 268.792
cap "a_11279_8697#" "VDD" 941.683
cap "a_12931_3363#" "CLK" 133.959
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "CLK" 7.60172
cap "DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.MDFF_4.LD" 5.34585
cap "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_21381_8741#" 0.0240125
cap "7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 6.42123
cap "p2_gen_magic_0.xnor_magic_4.OUT" "a_11191_684#" 0.120474
cap "a_8825_6886#" "VDD" 84.0744
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_17405_5901#" 189.314
cap "7b_counter_0.MDFF_5.QB" "a_12387_5792#" 277.764
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 1.08097
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D2_6" 0.649137
cap "a_11279_1124#" "D2_2" 44.0379
cap "Q1" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 680.28
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 30.3401
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "Q4" 5.24023
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "Q5" 0.494576
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_1209_6275#" 0.138854
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "CLK" 8.41022
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "Q2" 0.820271
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "Q5" 2.22268
cap "a_19152_6440#" "D2_1" 0.414118
cap "a_11708_n6613#" "D2_2" 0.0163268
cap "a_5185_6275#" "VDD" 973.561
cap "P2" "a_30365_3514#" 497.716
cap "7b_counter_0.MDFF_5.LD" "Q7" 2367.51
cap "7b_counter_0.MDFF_6.QB" "a_19841_4557#" 3.72647
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_23560_3728#" 12.9922
cap "Q1" "a_6725_2092#" 17.0586
cap "a_12590_n3150#" "a_12174_n3597#" 13.0214
cap "p2_gen_magic_0.AND2_magic_1.A" "a_14556_n3644#" 232.114
cap "Q1" "a_20171_1669#" 2.43848
cap "a_12931_9774#" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 37.6144
cap "a_5054_n1042#" "VDD" 505.153
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_5054_n5540#" 0.016619
cap "D2_3" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 29.2433
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1124.29
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.0826581
cap "LD" "D2_1" 917.349
cap "a_12174_n7648#" "a_12174_n8095#" 13.8836
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_5515_3947#" 125.951
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D2_4" 1213.4
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.C" 6.99894
cap "Q1" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 2.38774
cap "D2_6" "a_8955_4557#" 6.05973
cap "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "VDD" 1231.01
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "VDD" 1209.35
cap "D2_5" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 2.6745
cap "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "VDD" 1282.11
cap "7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 1.71075
cap "7b_counter_0.MDFF_7.QB" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 4.41256
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_27234_4513#" 0.137072
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_12387_1769#" 0.052803
cap "a_24401_7877#" "D2_4" 5.6362
cap "a_15865_1059#" "D2_3" 0.251491
cap "a_19307_1669#" "VDD" 3.61344
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_19307_1669#" 4.10364
cap "p3_gen_magic_0.xnor_magic_1.OUT" "Q7" 157.4
cap "a_12590_n7648#" "VDD" 1.79784
cap "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "CLK" 41.513
cap "a_8939_n7648#" "D2_5" 1.43019
cap "a_9059_n6471#" "VDD" 1.79784
cap "7b_counter_0.MDFF_5.LD" "a_12387_6986#" 224.216
cap "a_8713_6842#" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 12.8949
cap "D2_4" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 11.2749
cap "D2_4" "a_19152_739#" 13.1102
cap "Q6" "a_5470_n6471#" 1.99135
cap "a_5054_n1973#" "VDD" 33.2345
cap "mux_magic_0.AND2_magic_0.A" "OR_magic_2.A" 3.21052
cap "DFF_magic_0.tg_magic_2.OUT" "P2" 13.9203
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "D2_1" 2.13373
cap "a_4496_4877#" "VDD" 768.234
cap "D2_6" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 127.562
cap "7b_counter_0.MDFF_3.QB" "a_7215_10149#" 0.0187687
cap "a_9412_739#" "VDD" 725.398
cap "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_11279_3480#" 0.0240125
cap "a_5054_n5540#" "p3_gen_magic_0.xnor_magic_3.OUT" 128.084
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_0.OUT" 166.749
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_4.OUT" 170.054
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_17405_4932#" 0.00151341
cap "a_8411_3319#" "Q7" 4.06368
cap "a_32616_n2458#" "P2" 0.38963
cap "Q3" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 65.2246
cap "DFF_magic_0.tg_magic_2.IN" "OR_magic_2.A" 329.918
cap "a_1559_n1042#" "a_1209_1059#" 0.0712016
cap "a_5185_7469#" "VDD" 959.921
cap "LD" "a_2749_684#" 2.67185
cap "D2_4" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.76417
cap "Q2" "7b_counter_0.3_inp_AND_magic_0.C" 85.3135
cap "Q1" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 99.5178
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 1.08097
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.279597
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.22766
cap "p2_gen_magic_0.xnor_magic_5.OUT" "Q5" 32.1867
cap "7b_counter_0.MDFF_4.QB" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 5.74071
cap "a_9212_739#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.00322445
cap "a_6725_684#" "a_6725_2092#" 479.729
cap "a_5036_n3597#" "D2_3" 0.048778
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_15865_2253#" 0.0757317
cap "D2_6" "7b_counter_0.MDFF_4.LD" 1151.54
cap "7b_counter_0.MDFF_5.LD" "a_16065_9774#" 33.9012
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_11279_3480#" 0.20708
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "D2_1" 82.0404
cap "Q4" "Q2" 26.9548
cap "a_5054_n1973#" "D2_7" 495.733
cap "DFF_magic_0.tg_magic_1.IN" "DFF_magic_0.tg_magic_2.OUT" 1097.43
cap "p2_gen_magic_0.xnor_magic_1.OUT" "D2_3" 61.0611
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "VDD" 1491.64
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 271.67
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_9412_739#" 120.019
cap "Q3" "a_27778_1059#" 155.139
cap "a_21504_5904#" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 22.2448
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_7303_8697#" 1.00409
cap "DFF_magic_0.tg_magic_2.OUT" "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0343567
cap "p2_gen_magic_0.xnor_magic_3.OUT" "D2_1" 28.169
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_11191_10149#" 0.0357662
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q7" 5.73896
cap "D2_3" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 493.301
cap "a_5185_7469#" "D2_7" 243.646
cap "Q1" "a_17405_3524#" 17.0295
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "p2_gen_magic_0.xnor_magic_4.OUT" 0.121599
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 240.827
cap "a_8643_n6024#" "a_8643_n6471#" 13.685
cap "a_24059_4877#" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.00322445
cap "a_26126_3480#" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 134.004
cap "a_24259_4877#" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 0.129046
cap "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 63.7361
cap "D2_4" "p2_gen_magic_0.xnor_magic_0.OUT" 3.79994
cap "p3_gen_magic_0.xnor_magic_0.OUT" "a_8523_n8095#" 11.7918
cap "p3_gen_magic_0.xnor_magic_4.OUT" "a_5036_n8095#" 16.4329
cap "a_23258_1769#" "a_23802_2253#" 297.401
cap "a_9212_5956#" "a_9689_6886#" 161.13
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_6725_5900#" 0.0357662
cap "a_17405_7309#" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 134.004
cap "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "DFF_magic_0.D" 1.83703
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "OR_magic_1.VOUT" 0.180586
cap "Q7" "7b_counter_0.3_inp_AND_magic_0.C" 0.155704
cap "a_12931_4557#" "VDD" 59.2347
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_17405_3524#" 0.20708
cap "a_12387_3319#" "D2_2" 10.6543
cap "p3_gen_magic_0.xnor_magic_0.OUT" "D2_1" 5.05597
cap "a_1957_n3150#" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.00684873
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D2_7" 59.0683
cap "p3_gen_magic_0.xnor_magic_3.OUT" "VDD" 2861.03
cap "D2_5" "a_8523_n4081#" 7.82429
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "Q2" 0.757386
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_12174_n8579#" 64.5292
cap "a_2749_2092#" "VDD" 947.759
cap "D2_5" "a_1409_2253#" 78.8277
cap "a_8643_n1973#" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 107.246
cap "a_1209_3363#" "a_1209_2253#" 3.29081
cap "p2_gen_magic_0.AND2_magic_1.A" "p2_gen_magic_0.3_inp_AND_magic_0.C" 4.27709
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "Q2" 0.834798
cap "Q6" "a_5185_6275#" 0.554245
cap "Q7" "Q4" 45.2563
cap "a_12931_1059#" "Q5" 0.448893
cap "a_12174_n3150#" "D2_5" 57.5605
cap "a_4235_9163#" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 0.715869
cap "7b_counter_0.MDFF_4.QB" "p2_gen_magic_0.xnor_magic_0.OUT" 0.0402304
cap "a_16186_n8142#" "D2_6" 18.747
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 270.406
cap "Q3" "Q2" 2428.82
cap "Q6" "a_5054_n1042#" 4.42998
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_counter_0.NAND_magic_0.A" 0.494819
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_1.OUT" 0.174975
cap "OR_magic_2.A" "D2_1" 256.323
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "Q5" 3.67989
cap "a_12931_3363#" "a_12387_3319#" 299.584
cap "a_30365_4922#" "VDD" 1594.06
cap "p3_gen_magic_0.xnor_magic_5.OUT" "Q2" 0.0121863
cap "Q4" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1.31947
cap "Q1" "a_11279_3480#" 5.12455
cap "D2_5" "a_1409_3363#" 179.51
cap "Q6" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 108.985
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 6.18423
cap "a_19152_6440#" "7b_counter_0.MDFF_6.QB" 119.697
cap "7b_counter_0.MDFF_7.QB" "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 0.060058
cap "p3_gen_magic_0.xnor_magic_3.OUT" "D2_7" 370.036
cap "a_16065_4557#" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 0.926961
cap "divide_by_2_1.tg_magic_0.IN" "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 272.186
cap "a_12931_7470#" "CLK" 10.6277
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_4.LD" 0.0109723
cap "7b_counter_0.MDFF_7.QB" "7b_counter_0.3_inp_AND_magic_0.C" 0.0757683
cap "a_26126_1124#" "CLK" 63.0084
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.08097
cap "Q6" "a_5054_n1973#" 8.97589
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 24.3918
cap "a_1209_1059#" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.192729
cap "Q6" "a_4496_4877#" 12.4897
cap "a_12590_n3150#" "Q4" 3.39888
cap "a_11191_4932#" "VDD" 1556.95
cap "D2_3" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1.34649
cap "a_24259_4877#" "a_26126_3480#" 0.0138854
cap "DFF_magic_0.tg_magic_3.CLK" "CLK" 594.161
cap "a_20041_8580#" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "Q7" "a_1541_n8579#" 0.141151
cap "a_19841_3363#" "a_19152_1223#" 0.30255
cap "p3_gen_magic_0.xnor_magic_4.OUT" "a_8643_n6024#" 0.223974
cap "p3_gen_magic_0.xnor_magic_3.OUT" "a_1975_n6471#" 64.0602
cap "a_11292_n2115#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.186237
cap "7b_counter_0.MDFF_7.QB" "Q4" 181.724
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "Q5" 12.426
cap "Q7" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 23.9772
cap "Q6" "a_5185_7469#" 0.253505
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 0.0940318
cap "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1087.25
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 859.117
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 711.376
cap "a_32616_n1264#" "OR_magic_1.VOUT" 0.470978
cap "a_16386_n8142#" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.28768
cap "Q3" "Q7" 922.04
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D2_2" 1043.15
cap "Q3" "a_22062_684#" 1.20496
cap "a_12931_2253#" "D2_6" 180.849
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_4.LD" 35.1822
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "Q2" 112.612
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 400.03
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_6.QB" 16.9463
cap "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "a_6725_2092#" 428.787
cap "mux_magic_0.IN2" "VDD" 2001.41
cap "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_counter_0.MDFF_4.LD" 1.125
cap "a_7215_4932#" "VDD" 1556.79
cap "a_17405_684#" "a_15865_2253#" 0.0750518
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 25.0475
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.964405
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_5185_1059#" 0.0461353
cap "Q1" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 655.594
cap "a_2749_5900#" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 0.423218
cap "LD" "a_1409_4557#" 3.06795
cap "Q6" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 672.068
cap "LD" "a_5385_1059#" 0.109856
cap "a_12174_n7648#" "a_12590_n7648#" 2.22258
cap "7b_counter_0.MDFF_5.LD" "a_20171_6886#" 0.848817
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_11708_n6613#" 6.56382
cap "a_19841_3363#" "7b_counter_0.MDFF_4.LD" 224.142
cap "a_2749_5900#" "Q7" 2.9351
cap "7b_counter_0.MDFF_5.QB" "a_11279_6341#" 7.1852
cap "divide_by_2_0.tg_magic_3.CLK" "D2_1" 28.1106
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "a_19841_9774#" 0.192729
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_15865_7470#" 1.985
cap "a_17405_2092#" "VDD" 948.63
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "LD" 4.70085
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_16065_1059#" 37.6144
cap "a_26126_1124#" "a_27234_575#" 0.0753894
cap "7b_counter_0.MDFF_1.QB" "a_19307_1669#" 0.0189879
cap "divide_by_2_0.tg_magic_3.OUT" "VDD" 1163.34
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D2_1" 0.764349
cap "7b_counter_0.NAND_magic_0.VOUT" "a_24003_10051#" 786.96
cap "a_5054_n5540#" "VDD" 505.44
cap "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.C" 29.0149
cap "a_1209_9773#" "CLK" 0.634454
cap "a_13769_n2115#" "VDD" 17.0326
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D2_4" 1025.89
cap "D2_5" "a_14556_n3644#" 0.775546
cap "a_8411_3319#" "7b_counter_0.MDFF_4.LD" 224.142
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_15865_1059#" 0.192729
cap "a_5185_1059#" "a_5385_1059#" 298.29
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.NAND_magic_0.VOUT" 53.1032
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "Q4" 45.3501
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "Q5" 542.565
cap "Q3" "7b_counter_0.MDFF_7.QB" 2.19084
cap "Q3" "a_1541_n3150#" 2.09794
cap "a_1209_2253#" "CLK" 243.862
cap "a_8523_n8095#" "D2_2" 0.312826
cap "a_1559_n1973#" "a_1975_n1973#" 2.22258
cap "Q6" "p3_gen_magic_0.xnor_magic_3.OUT" 38.8675
cap "a_5054_n1042#" "p2_gen_magic_0.xnor_magic_4.OUT" 299.642
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_0.OUT" 237.983
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_3.OUT" 32.1868
cap "a_20041_8580#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 7.392
cap "a_24059_4877#" "Q4" 0.369285
cap "D2_4" "a_27234_4513#" 4.34759
cap "a_4235_9163#" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 0.00322445
cap "D2_1" "D2_2" 117.187
cap "divide_by_2_0.tg_magic_2.IN" "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 270.406
cap "p2_gen_magic_0.xnor_magic_3.OUT" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.0104391
cap "a_7303_8697#" "a_8411_9730#" 0.0753894
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.0109723
cap "D2_6" "CLK" 660.277
cap "a_12387_9730#" "D2_1" 0.27262
cap "Q1" "a_19841_4557#" 13.9757
cap "a_5054_n1973#" "p2_gen_magic_0.xnor_magic_4.OUT" 300.596
cap "p3_gen_magic_0.P3" "a_23352_n6798#" 349.803
cap "Q5" "a_18891_1669#" 0.033721
cap "Q4" "a_19152_1223#" 0.283255
cap "p3_gen_magic_0.xnor_magic_1.OUT" "a_16186_n8142#" 274.615
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_5054_n6471#" 2.64991
cap "LD" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 2.20985
cap "a_21504_5904#" "7b_counter_0.3_inp_AND_magic_0.B" 900.342
cap "a_15865_8580#" "D2_1" 2.78462
cap "a_23793_5904#" "7b_counter_0.3_inp_AND_magic_0.A" 898.684
cap "7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_counter_0.MDFF_4.LD" 0.056336
cap "Q4" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.164147
cap "a_29512_8496#" "VDD" 2873.78
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 6.2562
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 163.593
cap "a_21381_10149#" "a_21381_8741#" 479.729
cap "p3_gen_magic_0.AND2_magic_1.A" "p3_gen_magic_0.xnor_magic_0.OUT" 0.388329
cap "a_12174_n7648#" "p3_gen_magic_0.xnor_magic_3.OUT" 0.413975
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_20041_9774#" 0.853007
cap "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_17405_10149#" 0.0357662
cap "a_11279_8697#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 132.169
cap "Q2" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.823212
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "VDD" 1152.67
cap "a_9412_5956#" "D2_6" 41.4057
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_17405_4932#" 189.314
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_19841_4557#" 279.825
cap "p3_gen_magic_0.xnor_magic_0.OUT" "a_8643_n6471#" 292.076
cap "7b_counter_0.3_inp_AND_magic_0.A" "7b_counter_0.3_inp_AND_magic_0.B" 247.423
cap "D2_4" "DFF_magic_0.D" 40.5212
cap "a_8825_6886#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 125.951
cap "a_20041_3363#" "a_19841_3363#" 297.401
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_counter_0.MDFF_3.QB" 304.572
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_1409_3363#" 1.03371
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_4651_9163#" 4.10364
cap "a_12387_9730#" "a_12931_9774#" 298.29
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.450132
cap "a_8523_n7648#" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 107.246
cap "Q7" "Q2" 1945.53
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 2.97717
cap "Q3" "a_24059_4877#" 2.09135
cap "Q1" "a_9689_1669#" 1.85983
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_0.OUT" 18.19
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_4.OUT" 1.04961
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "D2_1" 5.92246
cap "Q4" "7b_counter_0.MDFF_4.LD" 3329.19
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "VDD" 1193.35
cap "a_11279_1124#" "D2_6" 42.5238
cap "Q6" "a_7215_4932#" 2.83146
cap "CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 16.7918
cap "D2_7" "VDD" 5786.11
cap "7b_counter_0.MDFF_4.QB" "a_8955_3363#" 0.00238608
cap "a_12387_5792#" "a_12931_6276#" 298.29
cap "Q1" "a_8643_n6024#" 92.7771
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "VDD" 1407.61
cap "a_16065_2253#" "D2_3" 184.192
cap "a_11292_n2115#" "a_11191_684#" 0.0766554
cap "a_8825_1669#" "VDD" 83.9062
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "CLK" 343.704
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_2749_4932#" 414.018
cap "a_1209_4557#" "a_2749_3524#" 0.0753894
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_9212_739#" 671.058
cap "D2_6" "p3_gen_magic_0.3_inp_AND_magic_0.C" 59.955
cap "a_12387_6986#" "Q2" 100.292
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "D2_6" 2.31682
cap "Q3" "a_19152_1223#" 0.0801229
cap "p2_gen_magic_0.xnor_magic_5.OUT" "a_5036_n3597#" 371.6
cap "7b_counter_0.NAND_magic_0.VOUT" "7b_counter_0.3_inp_AND_magic_0.C" 151.93
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_8523_n4081#" 93.5918
cap "D2_4" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 20.7586
cap "Q6" "a_5054_n5540#" 44.657
cap "Q3" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.444312
cap "Q7" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.761433
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 2.34326
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "Q7" 16.3363
cap "a_1975_n6471#" "VDD" 1.79784
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_8939_n3150#" 5.7007
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p2_gen_magic_0.xnor_magic_5.OUT" 1325.82
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_6.OUT" 37.1442
cap "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 6.06244
cap "a_1209_4557#" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.137072
cap "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_1209_8579#" 0.052803
cap "a_17405_7309#" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 0.0240125
cap "D2_4" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 3.78972
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "CLK" 1.26644
cap "7b_counter_0.MDFF_7.QB" "Q2" 0.517505
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "p2_gen_magic_0.xnor_magic_3.OUT" 0.155498
cap "D2_4" "p2_gen_magic_0.3_inp_AND_magic_0.C" 2.17742
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D2_6" 55.8306
cap "Q3" "7b_counter_0.MDFF_4.LD" 946.651
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_8825_1669#" 0.0209943
cap "a_8713_1625#" "a_9212_739#" 301.553
cap "D2_4" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 3.60024
cap "a_12387_4513#" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 0.138616
cap "p3_gen_magic_0.xnor_magic_0.OUT" "p3_gen_magic_0.xnor_magic_4.OUT" 348.279
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_9059_n1973#" 5.7007
cap "DFF_magic_0.tg_magic_3.OUT" "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.0444988
cap "a_15865_2253#" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1.985
cap "a_23258_575#" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 0.192729
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_4496_9609#" 12.4638
cap "a_4235_9163#" "Q2" 0.0157291
cap "7b_counter_0.MDFF_5.LD" "CLK" 959.252
cap "Q1" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 302.946
cap "a_12387_9730#" "a_11191_10149#" 2.00324
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_11279_8697#" 36.6129
cap "D2_4" "a_23985_7877#" 11.1474
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 5.70742
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "a_2749_2092#" 431.521
cap "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "CLK" 381.933
cap "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_2.IN" 711.376
cap "D2_5" "Q5" 1145.44
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_12387_4513#" 0.192729
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_8939_n7648#" 0.105166
cap "a_5036_n3150#" "D2_3" 0.184931
cap "a_8713_6842#" "a_8955_8580#" 0.539346
cap "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 710.655
cap "a_13353_n6613#" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.0125833
cap "7b_counter_0.MDFF_1.QB" "a_17405_2092#" 8.89762
cap "a_1409_8579#" "CLK" 9.69701
cap "a_12387_8536#" "a_11279_8697#" 1.52867
cap "D2_4" "Q5" 586.581
cap "a_19841_3363#" "CLK" 1.41408
cap "7b_counter_0.NAND_magic_0.A" "a_29512_8496#" 6.97641
cap "a_17405_7309#" "D2_1" 46.4338
cap "a_1541_n3150#" "Q7" 348.367
cap "7b_counter_0.NAND_magic_0.A" "VDD" 6601.35
cap "Q6" "VDD" 9770.89
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5054_n6471#" 0.580716
cap "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "divide_by_2_0.tg_magic_1.IN" 3.2019
cap "Q1" "a_19152_6440#" 12.6412
cap "a_14756_n8142#" "a_16386_n8142#" 3.33314
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D2_2" 22.9566
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 973.393
cap "Q1" "LD" 3.61003
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_1209_6275#" 0.12758
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "CLK" 12.7049
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0416427
cap "7b_counter_0.MDFF_4.QB" "Q5" 535.258
cap "a_8643_n6471#" "D2_2" 54.067
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 1.08097
cap "a_8411_9730#" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 243.646
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 3.1489
cap "Q6" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 0.605225
cap "a_18891_6886#" "VDD" 977.068
cap "OR_magic_2.A" "P2" 921.344
cap "D2_6" "a_12387_3319#" 0.400136
cap "Q1" "a_15865_2253#" 15.5736
cap "a_8643_n1526#" "D2_2" 236.724
cap "a_19152_6440#" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.692095
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 15.9999
cap "a_18891_6886#" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 0.0959117
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D2_1" 7.21194
cap "a_4496_10093#" "D2_1" 3.20935
cap "a_1209_2253#" "a_1409_1059#" 3.08302
cap "a_1559_n1042#" "VDD" 428.164
cap "a_4651_3947#" "Q7" 3.58691
cap "a_27778_1059#" "7b_counter_0.MDFF_4.LD" 4.06506
cap "LD" "a_27567_8496#" 506.166
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_8523_n8095#" 371.622
cap "p3_gen_magic_0.xnor_magic_5.OUT" "a_16186_n8142#" 229.104
cap "a_1209_7469#" "VDD" 807.784
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_8643_n1973#" 0.181219
cap "Q6" "D2_7" 999.948
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p2_gen_magic_0.AND2_magic_1.A" 10.924
cap "a_15865_7470#" "a_15865_8580#" 3.29081
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D2_3" 0.369833
cap "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "VDD" 1323.61
cap "a_12387_1769#" "VDD" 808.402
cap "Q1" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.134703
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 423.451
cap "a_12387_575#" "D2_3" 0.332425
cap "a_13553_n2115#" "p2_gen_magic_0.xnor_magic_3.OUT" 0.387435
cap "a_12174_n7648#" "VDD" 1.39645
cap "a_5054_n1526#" "Q2" 88.3203
cap "p2_gen_magic_0.3_inp_AND_magic_0.B" "CLK" 0.237001
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_1.OUT" 1.31305
cap "D2_3" "a_13553_n6613#" 0.811542
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q2" 3.34021
cap "LD" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 87.0219
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_1209_6275#" 149.276
cap "DFF_magic_0.tg_magic_1.IN" "OR_magic_2.A" 1.03563
cap "7b_counter_0.MDFF_1.QB" "VDD" 2928.7
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "VDD" 1211.09
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 1.49191
cap "a_1559_n1042#" "D2_7" 17.1589
cap "D2_3" "a_13353_n6613#" 15.3637
cap "a_1559_n5540#" "p3_gen_magic_0.xnor_magic_3.OUT" 457.196
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_4.OUT" 202.081
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_8523_n4081#" 0.108546
cap "7b_counter_0.DFF_magic_0.tg_magic_0.IN" "CLK" 639.804
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_counter_0.MDFF_1.QB" 253.848
cap "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "OR_magic_2.A" 0.781882
cap "p3_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.C" 18.8143
cap "a_1209_7469#" "D2_7" 19.2006
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.223783
cap "DFF_magic_0.tg_magic_3.OUT" "VDD" 1167.5
cap "CLK" "7b_counter_0.3_inp_AND_magic_0.C" 74.279
cap "Q2" "7b_counter_0.MDFF_4.LD" 203.409
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_12387_1769#" 0.0757317
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "D2_4" 0.112832
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "a_23802_1059#" 0.926961
cap "Q1" "p2_gen_magic_0.xnor_magic_3.OUT" 143.901
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_5515_9163#" 1.26777
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "P2" 0.00777713
cap "7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_4496_4393#" 38.3615
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_23258_1769#" 29.3856
cap "Q4" "CLK" 1391.04
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_19841_3363#" 0.465165
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D2_6" 0.186083
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D2_3" 18.4944
cap "p3_gen_magic_0.xnor_magic_4.OUT" "D2_2" 162.528
cap "DFF_magic_0.tg_magic_1.IN" "DFF_magic_0.tg_magic_0.IN" 311.939
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "D2_6" 46.3718
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 270.406
cap "a_9212_739#" "a_9412_739#" 655.098
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_5385_1059#" 37.6144
cap "a_6725_684#" "a_5185_1059#" 2.00324
cap "a_12387_575#" "p2_gen_magic_0.3_inp_AND_magic_0.A" 0.0154691
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 177.041
cap "a_1541_n8095#" "a_1559_n6471#" 0.50186
cap "mux_magic_0.OR_magic_0.A" "mux_magic_0.IN1" 2.50852
cap "p2_gen_magic_0.xnor_magic_4.OUT" "VDD" 1481.71
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q7" 7.95212
cap "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 0.0462925
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 1.86408
cap "Q1" "p3_gen_magic_0.xnor_magic_0.OUT" 146.683
cap "DFF_magic_0.tg_magic_0.IN" "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 272.186
cap "7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_19841_8580#" 29.3856
cap "OUT1" "a_32616_n1264#" 0.0162546
cap "a_24259_4877#" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 365.826
cap "a_24059_4877#" "7b_counter_0.MDFF_7.QB" 27.7698
cap "a_26038_4932#" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 414.018
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "a_27234_4513#" 279.825
cap "a_8411_4513#" "a_7215_4932#" 2.00324
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 271.67
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 270.406
cap "Q6" "7b_counter_0.NAND_magic_0.A" 0.146628
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "p2_gen_magic_0.3_inp_AND_magic_0.C" 0.308432
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "a_12931_6276#" 37.6144
cap "a_32816_n1264#" "a_32816_n2458#" 20.6349
cap "a_1209_9773#" "D2_1" 9.3859
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "D2_3" 2.40229
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.36883
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_19841_3363#" 1.985
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "Q5" 0.830599
cap "a_20041_4557#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 1.02721
cap "a_12174_n4081#" "VDD" 389.76
cap "OR_magic_2.VOUT" "mux_magic_0.IN2" 0.310012
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "CLK" 6.10061
cap "p3_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.988434
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_8523_n8579#" 66.0635
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "VDD" 1193.64
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_23802_2253#" 7.49203
cap "a_17405_7309#" "7b_counter_0.MDFF_6.QB" 8.05631
cap "a_1541_n3597#" "VDD" 183.944
cap "p2_gen_magic_0.xnor_magic_4.OUT" "D2_7" 333.879
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "a_12387_5792#" 149.276
cap "Q6" "a_18891_6886#" 0.0353316
cap "a_6725_2092#" "Q5" 166.603
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "CLK" 2.4598
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "Q2" 2.78477
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_4.LD" 2.20985
cap "a_8523_n3150#" "D2_5" 0.0639422
cap "a_20171_1669#" "Q5" 0.0675497
cap "Q3" "CLK" 831.9
cap "a_8523_n8095#" "D2_6" 247.611
cap "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "D2_2" 4.05193
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_1.OUT" 0.317423
cap "Q4" "a_11708_n6613#" 0.292177
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p2_gen_magic_0.3_inp_AND_magic_0.A" 3.02221
cap "Q6" "a_1209_7469#" 1.16489
cap "divide_by_2_0.tg_magic_1.IN" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 240.827
cap "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_3.OUT" 429.672
cap "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 1332
cap "p3_gen_magic_0.P3" "a_23352_n5390#" 191.862
cap "a_30365_3514#" "DFF_magic_0.D" 3.74372
cap "D2_6" "D2_1" 257.184
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "DFF_magic_0.D" 7.87253
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "Q4" 0.985026
cap "a_1541_n3150#" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 107.246
cap "Q4" "p3_gen_magic_0.3_inp_AND_magic_0.C" 161.047
cap "a_23560_3728#" "VDD" 784.341
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_4496_4393#" 1.1567
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.118736
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "Q5" 2.20859
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "Q4" 0.553122
cap "a_17405_7309#" "a_15865_7470#" 1.52867
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 24.2789
cap "a_16065_4557#" "a_15865_4557#" 298.29
cap "a_5515_3947#" "a_4496_4393#" 43.7667
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "D2_2" 2.71879
cap "a_2749_5900#" "CLK" 1.18975
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.3_inp_AND_magic_0.A" 0.0282917
cap "7b_counter_0.MDFF_7.QB" "7b_counter_0.MDFF_4.LD" 58.6453
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 6.77092
cap "a_2749_684#" "a_1209_2253#" 0.0750518
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_1409_2253#" 1.03371
cap "a_1541_n3597#" "D2_7" 2.13344
cap "a_6725_684#" "a_5185_2253#" 0.0750518
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "a_8955_9774#" 128.771
cap "a_12931_3363#" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 1.03371
cap "a_9689_6886#" "a_8713_6842#" 240.883
cap "a_8825_6886#" "7b_counter_0.MDFF_5.QB" 188.18
cap "LD" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.119785
cap "a_14756_n3644#" "a_16386_n3644#" 3.33314
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "CLK" 709.192
cap "a_16065_8580#" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.177344
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.A" 11.0872
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "Q2" 1.06511
cap "Q1" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 154.085
cap "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "VDD" 2198.89
cap "a_21381_8741#" "a_19841_8580#" 1.52867
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_1209_3363#" 146.237
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "Q4" 0.863929
cap "DFF_magic_0.tg_magic_2.OUT" "DFF_magic_0.D" 61.2502
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "Q5" 5.77329
cap "Q7" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 24.8417
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_4.OUT" 17.0606
cap "a_16186_n8142#" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 0.0197326
cap "Q3" "a_27234_575#" 270.357
cap "Q3" "a_27778_2253#" 2.00497
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_18891_6886#" 0.715869
cap "a_1209_3363#" "Q7" 9.72778
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "CLK" 3.14795
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1091.96
cap "a_19307_6886#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 69.391
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.MDFF_4.LD" 0.0163865
cap "a_8411_4513#" "VDD" 937.845
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 7.49248
cap "D2_5" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 3.82845
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_counter_0.3_inp_AND_magic_0.B" 0.0265491
cap "a_2749_5900#" "7b_counter_0.MDFF_0.QB" 14.078
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_1209_4557#" 0.12758
cap "D2_3" "a_15865_6276#" 2.44956
cap "Q3" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.262549
cap "D2_4" "a_15865_1059#" 25.0401
cap "Q3" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 1.50801
cap "a_27778_1059#" "CLK" 6.1191
cap "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.AND2_magic_1.A" 253.673
cap "D2_1" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 59.695
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 436.27
cap "D2_3" "a_19841_8580#" 3.01648
cap "a_15865_3363#" "7b_counter_0.MDFF_4.LD" 224.216
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 1.08097
cap "a_17405_8741#" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 1.37059
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "Q4" 2.22147
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "D2_1" 79.1916
cap "Q6" "p2_gen_magic_0.xnor_magic_4.OUT" 10.0761
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 15.726
cap "a_5185_1059#" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 0.192729
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "a_26038_684#" 414.018
cap "a_5054_n6024#" "D2_3" 238.989
cap "mux_magic_0.OR_magic_0.B" "divide_by_2_1.tg_magic_3.CLK" 0.92627
cap "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1085.8
cap "OR_magic_2.VOUT" "VDD" 7571.49
cap "a_1559_n5540#" "VDD" 427.807
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.C" 6.99894
cap "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_26038_684#" 0.189923
cap "Q7" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 79.4715
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 0.0327229
cap "D2_3" "a_17405_5901#" 16.4055
cap "a_11492_n2115#" "VDD" 14.2561
cap "a_16186_n3644#" "VDD" 819.774
cap "D2_5" "a_5036_n3597#" 50.3978
cap "a_5036_n3150#" "p2_gen_magic_0.xnor_magic_5.OUT" 93.6501
cap "a_16065_7470#" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 0.177344
cap "mux_magic_0.AND2_magic_0.A" "mux_magic_0.IN1" 497.755
cap "Q3" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 0.426605
cap "Q1" "D2_2" 723.103
cap "7b_counter_0.NAND_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 854.418
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_1209_1059#" 0.0162546
cap "a_1559_n1526#" "a_1559_n1973#" 14.2326
cap "a_2749_7308#" "a_2749_5900#" 479.729
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_3.OUT" 180.88
cap "p2_gen_magic_0.xnor_magic_1.OUT" "D2_5" 295.34
cap "a_12387_9730#" "Q1" 243.714
cap "D2_4" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 87.3532
cap "a_27234_3319#" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 146.237
cap "CLK" "Q2" 389.788
cap "a_8955_4557#" "7b_counter_0.MDFF_4.LD" 0.109856
cap "a_5385_7469#" "7b_counter_0.MDFF_3.QB" 0.00238608
cap "p2_gen_magic_0.xnor_magic_1.OUT" "D2_4" 248.313
cap "a_8411_8536#" "VDD" 921.905
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "a_22150_1124#" 36.6129
cap "p2_gen_magic_0.xnor_magic_3.OUT" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 0.155498
cap "a_27778_1059#" "a_27234_575#" 298.29
cap "a_27778_1059#" "a_27778_2253#" 20.6349
cap "a_19152_1223#" "7b_counter_0.MDFF_4.LD" 6.77932
cap "D2_6" "a_11191_10149#" 5.21505
cap "a_12174_n8095#" "a_12174_n8579#" 33.5366
cap "7b_counter_0.MDFF_5.LD" "D2_1" 621.014
cap "Q1" "a_15865_8580#" 15.4579
cap "Q3" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 3.76426
cap "Q1" "a_12931_3363#" 11.1334
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "VDD" 1239.28
cap "Q5" "a_11279_3480#" 32.8444
cap "Q1" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 13.3454
cap "a_1409_6275#" "VDD" 58.8051
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0999212
cap "Q3" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 542.79
cap "D2_5" "a_5515_3947#" 0.445011
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "a_8411_8536#" 146.237
cap "Q4" "a_1409_1059#" 129.597
cap "p3_gen_magic_0.xnor_magic_1.OUT" "a_8523_n8095#" 3.76345
cap "a_1559_n6024#" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.70242
cap "a_8523_n3150#" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 2.61284
cap "LD" "a_1409_2253#" 37.6865
cap "DFF_magic_0.D" "a_31440_8496#" 419.399
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 5.35056
cap "a_12387_8536#" "VDD" 808.402
cap "a_13553_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0189879
cap "a_13769_n2115#" "a_13353_n2115#" 278.913
cap "OR_magic_1.VOUT" "VDD" 7893.1
cap "CLK" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 2.40229
cap "a_15865_9774#" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 149.276
cap "a_5185_2253#" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 146.237
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D2_3" 0.680136
cap "p3_gen_magic_0.xnor_magic_1.OUT" "D2_1" 2.38083
cap "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.xnor_magic_4.OUT" 30.8377
cap "a_8939_n7648#" "p3_gen_magic_0.xnor_magic_0.OUT" 0.17295
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "a_5036_n7648#" "VDD" 44.0548
cap "a_1957_n3150#" "Q7" 3.34944
cap "D2_5" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 134.312
cap "7b_counter_0.MDFF_5.QB" "a_12931_4557#" 28.4971
cap "D2_4" "a_27778_4557#" 3.99797
cap "Q6" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0199136
cap "Q7" "CLK" 863.747
cap "a_6725_7308#" "Q2" 0.435182
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 252.157
cap "7b_counter_0.MDFF_5.LD" "a_12931_9774#" 4.06506
cap "LD" "a_1409_3363#" 37.6865
cap "a_22062_684#" "CLK" 28.2072
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "D2_1" 5.41913
cap "a_2749_8740#" "VDD" 954.212
cap "a_9689_6886#" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 4.5739
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "CLK" 1.04918
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "D2_6" 8.02396
cap "p2_gen_magic_0.xnor_magic_5.OUT" "a_13353_n6613#" 0.00692442
cap "a_22150_1124#" "Q5" 1.26975
cap "a_6725_5900#" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 0.485311
cap "Q6" "a_8411_4513#" 0.0496343
cap "a_9212_5956#" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.0627893
cap "D2_4" "a_24259_4877#" 7.61441
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "CLK" 1.88533
cap "p3_gen_magic_0.AND2_magic_1.A" "D2_6" 93.4545
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "Q5" 0.000793856
cap "a_27234_3319#" "a_26126_3480#" 1.52867
cap "p2_gen_magic_0.xnor_magic_0.OUT" "p2_gen_magic_0.xnor_magic_3.OUT" 41.8416
cap "D2_6" "a_8643_n6471#" 0.184931
cap "CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1350.31
cap "D2_3" "a_17405_8741#" 1.52
cap "a_8643_n1526#" "D2_6" 16.8459
cap "a_8713_1625#" "D2_3" 0.26604
cap "a_5036_n7648#" "D2_7" 57.7747
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "Q4" 20.0272
cap "a_1209_4557#" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 149.276
cap "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 16.2169
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_2749_4932#" 0.0357662
cap "a_9212_739#" "VDD" 975.666
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "VDD" 2523.33
cap "Q3" "a_1409_1059#" 0.0590765
cap "a_5385_7469#" "a_4496_9609#" 0.539346
cap "a_12387_6986#" "CLK" 31.8383
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.08097
cap "mux_magic_0.IN1" "D2_1" 52.2091
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 423.451
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5036_n4081#" 93.5918
cap "a_5185_6275#" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.209879
cap "7b_counter_0.MDFF_0.QB" "Q7" 70.2155
cap "DFF_magic_0.tg_magic_3.CLK" "P2" 655.215
cap "D2_3" "a_5470_n6471#" 5.7007
cap "a_1541_n3150#" "a_1957_n3150#" 2.22258
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_5.OUT" 0.0372908
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_8523_n3150#" 107.246
cap "a_13353_n2115#" "VDD" 1138.05
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 0.00878202
cap "a_2749_8740#" "D2_7" 42.2101
cap "a_2749_10148#" "a_1209_8579#" 0.0750518
cap "a_20041_3363#" "a_19152_1223#" 0.539346
cap "a_27234_3319#" "a_27234_1769#" 3.29081
cap "D2_4" "a_23802_2253#" 128.625
cap "7b_counter_0.MDFF_5.QB" "a_11191_4932#" 10.8562
cap "p3_gen_magic_0.xnor_magic_1.B" "VDD" 6526.56
cap "7b_counter_0.MDFF_7.QB" "CLK" 9.20488
cap "a_6725_7308#" "Q7" 175.844
cap "a_11279_6341#" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 32.61
cap "D2_4" "a_1559_n1973#" 101.104
cap "divide_by_2_1.tg_magic_3.CLK" "a_32616_n1264#" 1.76793
cap "a_12174_n3150#" "p2_gen_magic_0.xnor_magic_3.OUT" 0.413975
cap "a_12931_1059#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.926961
cap "a_12387_575#" "a_12931_1059#" 298.29
cap "a_2749_3524#" "a_4496_4877#" 0.0138854
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 0.0444988
cap "7b_counter_0.DFF_magic_0.tg_magic_2.IN" "VDD" 1044.9
cap "a_20041_8580#" "a_19841_8580#" 297.401
cap "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.00878202
cap "CLK" "a_16065_9774#" 132.735
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_9212_739#" 282.223
cap "a_9212_739#" "a_8825_1669#" 7.20153
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_6725_684#" 0.0357662
cap "VDD" "a_12931_8580#" 12.2141
cap "a_1559_n6024#" "Q3" 88.3203
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_2749_4932#" 0.00151552
cap "a_2749_7308#" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 0.0100627
cap "a_5036_n8095#" "Q5" 0.574988
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "Q7" 79.5548
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_11279_6341#" 0.0100496
cap "a_13553_n6613#" "a_13769_n6613#" 329.078
cap "7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_4235_3947#" 282.223
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_4496_4877#" 365.826
cap "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_1.IN" 61.7402
cap "a_16065_1059#" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.926961
cap "a_4235_9163#" "CLK" 8.17528
cap "7b_counter_0.MDFF_5.LD" "a_11191_10149#" 2.67185
cap "D2_4" "7b_counter_0.3_inp_AND_magic_0.A" 12.9779
cap "a_20041_3363#" "7b_counter_0.MDFF_4.LD" 36.9261
cap "a_13553_n6613#" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0189879
cap "a_13769_n6613#" "a_13353_n6613#" 278.913
cap "mux_magic_0.OR_magic_0.B" "a_34156_n889#" 189.314
cap "mux_magic_0.OR_magic_0.A" "a_34156_n2297#" 36.6129
cap "a_2749_7308#" "Q7" 10.4242
cap "a_1209_2253#" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.985
cap "Q4" "D2_1" 135.174
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "CLK" 455.905
cap "p3_gen_magic_0.xnor_magic_1.B" "D2_7" 239.634
cap "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 63.7361
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_1541_n8095#" 0.559061
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "Q6" 0.336891
cap "Q1" "a_17405_7309#" 0.17029
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q2" 67.4406
cap "Q6" "a_1409_6275#" 138.643
cap "a_13353_n6613#" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 123.693
cap "a_11191_5901#" "D2_2" 44.0537
cap "a_15865_3363#" "CLK" 264.578
cap "p3_gen_magic_0.xnor_magic_4.OUT" "D2_6" 0.0356815
cap "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 446.924
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q2" 0.00753021
cap "a_8643_n1526#" "a_8643_n1973#" 13.685
cap "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "divide_by_2_0.tg_magic_3.IN" 0.0343567
cap "divide_by_2_0.tg_magic_0.IN" "divide_by_2_0.tg_magic_1.IN" 311.939
cap "a_12931_2253#" "7b_counter_0.MDFF_4.LD" 37.6865
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.QB" 48.5967
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_5385_6275#" 128.771
cap "Q6" "a_5036_n7648#" 319.301
cap "p2_gen_magic_0.AND2_magic_1.A" "a_13353_n6613#" 0.0345004
cap "a_5036_n8095#" "a_5036_n8579#" 33.5366
cap "a_14556_n8142#" "a_14756_n8142#" 300.637
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "a_24059_4877#" "CLK" 1.18133
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "LD" 0.60703
cap "7b_counter_0.MDFF_0.QB" "a_4651_3947#" 0.0189879
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.B" 0.20469
cap "LD" "a_1209_6275#" 2.08608
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q5" 0.297147
cap "a_9689_1669#" "Q5" 1.64206
cap "a_1209_7469#" "a_1409_6275#" 3.08302
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "D2_1" 5.42348
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "Q4" 0.741015
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 2.40229
cap "7b_counter_0.MDFF_5.LD" "a_15865_7470#" 224.216
cap "D2_5" "a_14756_n8142#" 3.23573
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "D2_1" 0.353752
cap "a_2749_3524#" "a_2749_2092#" 1.1198
cap "a_5054_n1042#" "D2_3" 8.66304
cap "a_11292_n2115#" "VDD" 1125.02
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "Q7" 2.47338
cap "a_1409_9773#" "VDD" 52.9088
cap "Q1" "p3_gen_magic_0.xnor_magic_6.OUT" 0.135542
cap "LD" "DFF_magic_0.D" 477.933
cap "Q3" "D2_1" 153.356
cap "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "Q2" 353.472
cap "a_5452_n7648#" "a_5036_n8095#" 13.0214
cap "a_23207_5885#" "VDD" 164.609
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q7" 36.4484
cap "a_8643_n6024#" "Q5" 0.0651351
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p2_gen_magic_0.AND2_magic_1.A" 235.37
cap "a_5385_7469#" "a_5515_9163#" 5.69926
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_4235_3947#" 0.0630709
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_counter_0.NAND_magic_0.A" 97.0551
cap "a_19152_1223#" "CLK" 8.3426
cap "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "D2_3" 2.0704
cap "Q6" "7b_counter_0.3_inp_AND_magic_0.VOUT" 0.0105677
cap "Q3" "a_24536_3947#" 1.01786
cap "a_19307_1669#" "D2_3" 7.4638
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_2749_2092#" 132.169
cap "a_4651_3947#" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 4.10364
cap "a_5515_3947#" "a_4235_3947#" 7.20153
cap "p3_gen_magic_0.xnor_magic_5.OUT" "D2_1" 3.88917
cap "a_11708_n2115#" "p2_gen_magic_0.xnor_magic_0.OUT" 24.7297
cap "a_11492_n2115#" "p2_gen_magic_0.xnor_magic_4.OUT" 116.764
cap "a_1957_n3150#" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.609565
cap "a_8523_n7648#" "VDD" 1.39645
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 25.0414
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_1.OUT" 1.31697
cap "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_4496_10093#" 365.826
cap "a_1541_n8095#" "a_1957_n7648#" 13.0214
cap "p3_gen_magic_0.AND2_magic_1.A" "p3_gen_magic_0.xnor_magic_1.OUT" 1.14751
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_11492_n6613#" 0.0563213
cap "a_5054_n1973#" "D2_3" 54.067
cap "D2_4" "a_27778_3363#" 176.474
cap "7b_counter_0.MDFF_5.QB" "VDD" 4006.9
cap "p3_gen_magic_0.xnor_magic_1.B" "Q6" 38.8276
cap "a_1409_9773#" "D2_7" 9.99667
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_5036_n4081#" 0.0156666
cap "7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_counter_0.NAND_magic_0.A" 314.216
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "D2_6" 105.789
cap "Q3" "a_2749_684#" 0.397871
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "VDD" 1262.3
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_19152_5956#" 120.019
cap "p2_gen_magic_0.xnor_magic_0.OUT" "D2_2" 224.346
cap "CLK" "7b_counter_0.MDFF_4.LD" 1546.94
cap "Q3" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 0.279267
cap "a_21381_4932#" "a_21381_3524#" 479.729
cap "a_1559_n6024#" "Q2" 4.22547
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_12387_3319#" 1.985
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_13769_n2115#" 2.31167
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "D2_4" 3.44558
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_counter_0.MDFF_4.LD" 8.5118
cap "p2_gen_magic_0.xnor_magic_1.OUT" "a_11292_n6613#" 0.135123
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_8643_n1042#" 63.0972
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "D2_6" 0.589729
cap "p3_gen_magic_0.P3" "OR_magic_2.A" 218.409
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "D2_1" 9.291
cap "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "Q2" 28.1586
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_15865_3363#" 0.118269
cap "Q7" "a_1409_1059#" 10.0478
cap "a_26038_684#" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 189.314
cap "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_27234_1769#" 1.1576
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 1.1198
cap "a_8411_4513#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.20936
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_20171_6886#" 0.0209943
cap "a_12387_4513#" "a_11279_3480#" 0.0753894
cap "a_7303_3480#" "a_4496_4393#" 1.52664
cap "a_16386_n3644#" "D2_6" 0.760489
cap "divide_by_2_1.tg_magic_2.IN" "VDD" 1040.65
cap "a_12174_n3150#" "D2_2" 0.326389
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1331.04
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_21381_10149#" 414.018
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1541_n8095#" 83.0865
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "a_21381_4932#" 189.314
cap "a_34156_n2297#" "mux_magic_0.AND2_magic_0.A" 0.0240125
cap "a_34156_n889#" "a_32616_n1264#" 2.00324
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 0.00878202
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 3.4823
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 2.40229
cap "LD" "a_23985_7877#" 8.12877
cap "7b_counter_0.NAND_magic_0.VOUT" "CLK" 678.238
cap "a_32816_n1264#" "a_32616_n2458#" 3.08302
cap "Q1" "a_8939_n3150#" 6.99761
cap "a_5515_3947#" "a_5385_2253#" 5.69926
cap "a_27234_575#" "7b_counter_0.MDFF_4.LD" 2.84284
cap "a_27778_2253#" "7b_counter_0.MDFF_4.LD" 37.7862
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q5" 2.16531
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q4" 0.164147
cap "a_1559_n6024#" "Q7" 0.00502506
cap "a_1541_n4081#" "VDD" 425.848
cap "p3_gen_magic_0.xnor_magic_3.OUT" "D2_3" 134.398
cap "LD" "Q5" 135.035
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_11292_n6613#" 1.28136
cap "divide_by_2_1.tg_magic_3.OUT" "VDD" 1164.22
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "a_11279_8697#" 1.37059
cap "p2_gen_magic_0.xnor_magic_6.OUT" "VDD" 1300.86
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "CLK" 6.12229
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_19152_1223#" 515.297
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "Q4" 1.08761
cap "a_23258_575#" "Q4" 0.0547739
cap "Q1" "D2_6" 897.757
cap "a_5036_n3150#" "D2_5" 78.851
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "a_13553_n6613#" 75.7835
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_4.LD" 443.527
cap "a_16065_8580#" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 1.03371
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 0.242465
cap "a_1541_n8095#" "Q5" 0.763605
cap "p3_gen_magic_0.AND2_magic_1.A" "Q4" 467.693
cap "D2_1" "Q2" 1214.57
cap "a_8825_6886#" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1.26777
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 25.0455
cap "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "a_1209_9773#" 0.137072
cap "a_1209_3363#" "CLK" 2.30237
cap "Q6" "a_23207_5885#" 0.00299068
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "a_13353_n6613#" 481.98
cap "p3_gen_magic_0.P3" "divide_by_2_0.tg_magic_3.CLK" 0.0597747
cap "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_8411_8536#" 0.465165
cap "OR_magic_2.A" "DFF_magic_0.D" 393.99
cap "a_5185_1059#" "Q5" 14.407
cap "a_20041_3363#" "CLK" 0.398849
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.118736
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "a_27778_4557#" 37.6144
cap "p2_gen_magic_0.xnor_magic_3.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.C" 8.26473
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.42763
cap "a_1541_n4081#" "D2_7" 2.64585
cap "a_17405_3524#" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 36.6129
cap "Q1" "a_19841_9774#" 0.0162546
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.LD" 86.0592
cap "p2_gen_magic_0.xnor_magic_6.OUT" "D2_7" 1.7265
cap "Q3" "7b_counter_0.MDFF_6.QB" 0.00857769
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 24.1559
cap "a_15865_3363#" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 1.1576
cap "Q6" "7b_counter_0.MDFF_5.QB" 41.2956
cap "Q3" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.444312
cap "a_14556_n3644#" "a_14756_n3644#" 300.637
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.229195
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p3_gen_magic_0.3_inp_AND_magic_0.A" 0.0313597
cap "D2_1" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 22.4392
cap "a_12387_8536#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.118269
cap "a_15865_8580#" "a_17405_10149#" 0.0750518
cap "Q1" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 3.44236
cap "a_24185_7877#" "a_24401_7877#" 329.078
cap "a_2749_3524#" "VDD" 954.212
cap "7b_counter_0.MDFF_6.tspc2_magic_0.Q" "VDD" 1161
cap "a_1209_4557#" "D2_5" 0.251491
cap "7b_counter_0.MDFF_0.QB" "a_1209_3363#" 0.821765
cap "Q3" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.268921
cap "Q3" "a_23258_575#" 0.313883
cap "Q7" "D2_1" 342.614
cap "p2_gen_magic_0.xnor_magic_3.OUT" "Q5" 97.0283
cap "a_14756_n8142#" "p3_gen_magic_0.3_inp_AND_magic_0.B" 7.76725
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_8955_3363#" 16.9668
cap "a_9059_n1973#" "D2_2" 5.7007
cap "a_16186_n8142#" "p3_gen_magic_0.3_inp_AND_magic_0.C" 146.469
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "VDD" 2479.53
cap "a_5054_n6471#" "Q2" 305.824
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_4.LD" 0.0109723
cap "P2" "mux_magic_0.IN1" 47.4671
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "D2_1" 7.52223
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "VDD" 1066.46
cap "D2_4" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 20.3052
cap "D2_5" "a_13553_n6613#" 4.09247
cap "D2_4" "a_12387_575#" 25.1179
cap "OUT1" "VDD" 349.86
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_8939_n7648#" 64.0602
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.AND2_magic_1.A" 424.599
cap "D2_1" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 16.6599
cap "D2_6" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 211.324
cap "Q1" "a_8643_n1973#" 323.493
cap "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 3580.78
cap "D2_5" "a_13353_n6613#" 25.567
cap "a_17405_8741#" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 36.6129
cap "a_23258_1769#" "VDD" 937.997
cap "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" "OR_magic_1.VOUT" 1345.11
cap "a_17405_2092#" "D2_3" 41.8887
cap "a_8411_3319#" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 1.1576
cap "p3_gen_magic_0.xnor_magic_0.OUT" "Q5" 0.0440626
cap "a_5054_n5540#" "D2_3" 10.8757
cap "p3_gen_magic_0.xnor_magic_4.OUT" "Q4" 1.26705
cap "a_5185_2253#" "Q5" 1.23952
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "Q4" 3.4154
cap "Q7" "a_12931_9774#" 26.3382
cap "a_2749_684#" "Q7" 9.82111
cap "a_13769_n2115#" "D2_3" 8.43056
cap "7b_counter_0.MDFF_4.QB" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 19.0069
cap "a_8523_n3597#" "VDD" 183.943
cap "a_12387_3319#" "7b_counter_0.MDFF_4.LD" 224.216
cap "7b_counter_0.MDFF_4.QB" "a_12387_575#" 278.101
cap "a_26126_1124#" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 36.6129
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "D2_2" 4.42851
cap "a_1541_n3150#" "D2_1" 57.3013
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "VDD" 1208.88
cap "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_26126_1124#" 0.000580358
cap "a_11292_n2115#" "p2_gen_magic_0.xnor_magic_4.OUT" 318.049
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "a_2749_5900#" 189.314
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D2_5" 1054.82
cap "P2" "Q4" 314.629
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_12387_9730#" 0.192729
cap "7b_counter_0.MDFF_5.LD" "Q1" 205.628
cap "a_23672_3947#" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 0.0209943
cap "a_20041_3363#" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 7.49203
cap "a_24536_3947#" "7b_counter_0.MDFF_7.QB" 0.0189879
cap "a_27234_3319#" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 0.052803
cap "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1332
cap "a_5185_7469#" "7b_counter_0.MDFF_3.QB" 0.210312
cap "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_15865_9774#" 279.825
cap "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_counter_0.MDFF_4.LD" 445.787
cap "a_21381_8741#" "VDD" 956.678
cap "a_19841_4557#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.20936
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 178.114
cap "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "mux_magic_0.IN2" 0.494819
cap "a_4235_9163#" "D2_1" 2.09691
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_12387_8536#" 1.985
cap "7b_counter_0.MDFF_5.LD" "a_27567_8496#" 1.62331
cap "Q1" "a_19841_3363#" 30.6805
cap "a_7303_8697#" "VDD" 953.498
cap "a_9212_5956#" "D2_6" 56.0022
cap "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1085.59
cap "a_16065_4557#" "VDD" 63.7119
cap "a_15865_6276#" "a_16065_6276#" 298.29
cap "a_12174_n8579#" "VDD" 392.783
cap "Q3" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 1.40001
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "D2_4" 29.418
cap "7b_counter_0.MDFF_6.QB" "Q2" 87.2142
cap "a_20041_3363#" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.177344
cap "a_13769_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.A" 24.7297
cap "a_13553_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.B" 175.285
cap "a_14756_n3644#" "p2_gen_magic_0.3_inp_AND_magic_0.C" 1.11692
cap "a_16386_n3644#" "p2_gen_magic_0.3_inp_AND_magic_0.B" 0.680697
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q2" 5.96971
cap "D2_3" "VDD" 5808.74
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_4.OUT" 0.138319
cap "7b_counter_0.MDFF_0.QB" "CLK" 3.78441
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "D2_3" 284.29
cap "a_17405_4932#" "a_15865_3363#" 0.0750518
cap "Q1" "a_8411_3319#" 20.2026
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_19841_3363#" 1.1576
cap "a_11191_5901#" "D2_6" 4.90861
cap "a_7303_8697#" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 431.521
cap "a_1541_n7648#" "VDD" 13.9927
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "Q5" 428.297
cap "D2_5" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 7.32188
cap "Q6" "a_2749_3524#" 10.505
cap "Q6" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 197.372
cap "a_15865_7470#" "Q2" 0.568891
cap "Q7" "a_11191_10149#" 9.7471
cap "a_6725_7308#" "CLK" 0.0980484
cap "Q3" "P2" 16.4513
cap "a_27234_575#" "CLK" 7.49897
cap "a_27778_2253#" "CLK" 205.288
cap "a_6725_5900#" "Q7" 15.269
cap "a_26126_3480#" "VDD" 955.854
cap "a_9689_6886#" "a_11279_6341#" 0.0233894
cap "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_4.LD" 1.32563
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "Q5" 0.30389
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "Q4" 0.499296
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 0.205299
cap "Q6" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 23.077
cap "a_8939_n7648#" "D2_6" 5.7007
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "Q5" 0.33692
cap "a_27778_3363#" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 1.03371
cap "a_24536_3947#" "a_24059_4877#" 161.13
cap "D2_4" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 360.297
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "CLK" 2.99402
cap "CLK" "p3_gen_magic_0.3_inp_AND_magic_0.C" 686.729
cap "D2_3" "D2_7" 12.1286
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "D2_3" 0.57086
cap "a_13553_n2115#" "Q4" 8.46959
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_1209_4557#" 279.825
cap "a_1541_n7648#" "D2_7" 0.431249
cap "a_16386_n3644#" "Q4" 11.4035
cap "LD" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.611951
cap "a_5185_7469#" "a_4496_9609#" 0.30255
cap "a_2749_7308#" "CLK" 10.6225
cap "7b_counter_0.MDFF_6.QB" "Q7" 33.0105
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 5.93923
cap "a_2749_10148#" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 0.108308
cap "a_27234_1769#" "VDD" 807.784
cap "Q3" "DFF_magic_0.tg_magic_1.IN" 0.0171276
cap "a_1975_n1973#" "VDD" 1.79784
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5452_n3150#" 0.609565
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_5.OUT" 251.813
cap "p2_gen_magic_0.3_inp_AND_magic_0.A" "VDD" 1248.8
cap "D2_4" "a_11191_684#" 14.3579
cap "a_23672_3947#" "a_23802_2253#" 5.69926
cap "LD" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 8.52432
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D2_1" 1146.74
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_12931_8580#" 0.177344
cap "Q1" "7b_counter_0.3_inp_AND_magic_0.C" 48.7494
cap "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1086.82
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "CLK" 118.636
cap "Q5" "D2_2" 122.757
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 178.114
cap "p2_gen_magic_0.xnor_magic_6.OUT" "p2_gen_magic_0.xnor_magic_4.OUT" 30.8377
cap "a_8939_n3150#" "p2_gen_magic_0.xnor_magic_0.OUT" 0.17295
cap "a_15865_1059#" "a_15865_2253#" 5.57357
cap "a_22062_684#" "a_23258_575#" 2.00324
cap "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 257.396
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 175.681
cap "a_23793_5904#" "VDD" 1100.23
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "a_5185_6275#" 0.192729
cap "a_12387_8536#" "a_12931_8580#" 299.584
cap "Q1" "Q4" 50.5791
cap "Q3" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.193236
cap "a_2749_7308#" "7b_counter_0.MDFF_0.QB" 8.48316
cap "VDD" "7b_counter_0.3_inp_AND_magic_0.B" 672.452
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 6.91124
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 6.90037
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_1209_4557#" 0.138854
cap "a_7303_3480#" "a_6725_2092#" 0.162616
cap "a_17405_4932#" "7b_counter_0.MDFF_4.LD" 2.67185
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.08097
cap "p2_gen_magic_0.xnor_magic_0.OUT" "D2_6" 200.519
cap "Q6" "a_21381_8741#" 154.41
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_12387_575#" 279.825
cap "7b_counter_0.MDFF_4.QB" "a_11191_684#" 16.3445
cap "a_11292_n2115#" "a_11492_n2115#" 522.094
cap "a_5054_n6024#" "D2_5" 40.4242
cap "7b_counter_0.MDFF_5.QB" "a_8411_4513#" 22.4964
cap "a_8713_6842#" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 1.15565
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_19152_1223#" 38.3615
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_5036_n3597#" 0.00698006
cap "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_23258_1769#" 1.1576
cap "a_8643_n5540#" "D2_5" 1.58403
cap "a_1541_n3597#" "a_1541_n4081#" 33.5366
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.00690394
cap "a_20171_6886#" "D2_1" 0.445011
cap "a_1209_2253#" "a_1409_2253#" 299.584
cap "a_13553_n6613#" "p3_gen_magic_0.3_inp_AND_magic_0.B" 175.285
cap "a_5385_7469#" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 0.177344
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "Q7" 7.49101
cap "a_12931_3363#" "Q5" 66.4272
cap "a_5054_n6024#" "D2_4" 104.41
cap "a_12931_6276#" "VDD" 57.637
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 164.97
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "CLK" 0.0250489
cap "a_7303_8697#" "Q6" 0.648848
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 271.67
cap "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_counter_0.NAND_magic_0.A" 1.90848
cap "p3_gen_magic_0.xnor_magic_4.OUT" "Q2" 131.678
cap "p3_gen_magic_0.3_inp_AND_magic_0.B" "a_13353_n6613#" 385.755
cap "a_19152_6440#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 514.788
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "Q2" 0.221469
cap "a_8523_n4081#" "D2_6" 7.72344
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "p2_gen_magic_0.3_inp_AND_magic_0.C" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 795.803
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_19841_8580#" 1.985
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_1559_n6471#" 0.734898
cap "Q6" "D2_3" 98.8126
cap "mux_magic_0.IN2" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 0.0763799
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_counter_0.MDFF_4.LD" 1.21278
cap "Q6" "a_1541_n7648#" 1.27606
cap "a_5185_7469#" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 146.237
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_17405_2092#" 431.521
cap "a_12387_3319#" "CLK" 279.959
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.1198
cap "Q1" "Q3" 186.95
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "LD" 121.479
cap "LD" "a_5515_3947#" 0.848817
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "Q5" 0.526301
cap "7b_counter_0.MDFF_6.QB" "a_15865_3363#" 0.858474
cap "a_18891_6886#" "D2_3" 42.6483
cap "a_16186_n8142#" "D2_1" 10.4077
cap "a_16386_n8142#" "VDD" 24.7657
cap "divide_by_2_0.tg_magic_3.OUT" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "D2_5" "a_12174_n8095#" 248.327
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "D2_1" 0.30136
cap "a_8713_6842#" "D2_2" 0.165478
cap "7b_counter_0.MDFF_5.QB" "a_8411_8536#" 0.210312
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 3.70019
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "VDD" 1212.17
cap "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "Q2" 1.16743
cap "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "CLK" 20.2755
cap "a_20041_8580#" "VDD" 85.6913
cap "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "divide_by_2_1.tg_magic_1.IN" 3.2019
cap "Q4" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 273.868
cap "Q3" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.00878202
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "Q7" 31.311
cap "a_1409_1059#" "CLK" 3.96409
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "Q5" 13.0298
cap "7b_counter_0.MDFF_5.LD" "a_16065_7470#" 37.7887
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 3.70019
cap "a_8643_n1973#" "p2_gen_magic_0.xnor_magic_0.OUT" 292.076
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_1.OUT" 249.077
cap "divide_by_2_1.tg_magic_3.CLK" "VDD" 4183.39
cap "D2_4" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 1.26155
cap "a_8939_n7648#" "p3_gen_magic_0.xnor_magic_1.OUT" 0.687529
cap "p3_gen_magic_0.xnor_magic_3.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.164285
cap "p3_gen_magic_0.AND2_magic_1.A" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 235.4
cap "a_11292_n6613#" "a_13353_n6613#" 0.0672908
cap "DFF_magic_0.tg_magic_2.IN" "CLK" 1.11442
cap "a_27234_3319#" "D2_4" 261.56
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "D2_3" 26.1461
cap "7b_counter_0.MDFF_1.QB" "D2_3" 178.142
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "VDD" 1314.45
cap "a_5185_6275#" "a_4496_4393#" 0.0233204
cap "divide_by_2_1.tg_magic_3.OUT" "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_23802_1059#" 128.771
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "D2_6" 2.21919
cap "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.D" 556.757
cap "D2_1" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 2.40229
cap "7b_counter_0.MDFF_3.QB" "VDD" 5260.59
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "VDD" 1187.28
cap "a_4651_9163#" "VDD" 51.1838
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "VDD" 1193.86
cap "7b_counter_0.NAND_magic_0.A" "7b_counter_0.3_inp_AND_magic_0.B" 1.91068
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.QB" 168.944
cap "D2_5" "a_1209_1059#" 1.66322
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_11492_n2115#" 9.90974
cap "a_8825_6886#" "a_8955_8580#" 5.69926
cap "Q6" "7b_counter_0.3_inp_AND_magic_0.B" 65.6272
cap "a_12174_n3150#" "a_12174_n3597#" 13.8836
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q2" 5.96971
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_5054_n1526#" 63.6449
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "a_11191_4932#" 0.00151341
cap "a_11292_n2115#" "a_13353_n2115#" 0.0672908
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5036_n8579#" 93.5918
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_0.OUT" 0.134564
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.0761969
cap "a_23258_1769#" "a_23560_3728#" 0.30255
cap "D2_4" "a_8713_1625#" 0.789688
cap "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "CLK" 3.07195
cap "Q3" "a_1559_n6471#" 306.674
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "CLK" 1324.9
cap "Q3" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 67.579
cap "divide_by_2_0.tg_magic_3.IN" "D2_1" 1185.41
cap "7b_counter_0.MDFF_3.QB" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 1.75787
cap "7b_counter_0.MDFF_6.QB" "a_19152_5956#" 0.352489
cap "a_19307_1669#" "a_18891_1669#" 161.13
cap "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" "VDD" 1083.38
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "D2_7" 110.179
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_9059_n1973#" "D2_6" 1.14645
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_11191_4932#" 189.314
cap "a_4496_4877#" "a_4496_4393#" 14.1428
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 1.08097
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 6.18342
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_4.LD" 280.176
cap "7b_counter_0.MDFF_3.QB" "D2_7" 298.558
cap "divide_by_2_1.tg_magic_0.IN" "VDD" 1022.32
cap "divide_by_2_1.tg_magic_2.IN" "OR_magic_1.VOUT" 1.11442
cap "p2_gen_magic_0.xnor_magic_4.OUT" "D2_3" 165.551
cap "D2_4" "a_5470_n6471#" 5.8995
cap "D2_7" "a_4651_9163#" 7.39984
cap "a_8523_n3150#" "D2_2" 0.50722
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5452_n7648#" 0.609565
cap "a_26126_1124#" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 431.521
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_11191_684#" 0.0357662
cap "mux_magic_0.OR_magic_0.A" "mux_magic_0.AND2_magic_0.A" 1.08097
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 178.114
cap "a_24185_7877#" "a_23985_7877#" 522.094
cap "a_8643_n1526#" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 63.7775
cap "LD" "7b_counter_0.3_inp_AND_magic_0.A" 4.36583
cap "a_24401_7877#" "7b_counter_0.3_inp_AND_magic_0.C" 57.0004
cap "a_8713_1625#" "7b_counter_0.MDFF_4.QB" 122.767
cap "7b_counter_0.MDFF_6.QB" "a_20171_6886#" 183.201
cap "mux_magic_0.OR_magic_0.B" "a_32616_n2458#" 146.237
cap "a_23258_575#" "7b_counter_0.MDFF_4.LD" 1.15273
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q5" 2.12178
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q4" 0.164147
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 61.7402
cap "Q1" "Q2" 496.306
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "a_24185_7877#" "Q5" 0.287832
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_0.OUT" 1.77735
cap "divide_by_2_1.tg_magic_3.OUT" "OR_magic_1.VOUT" 429.603
cap "a_1957_n3150#" "D2_1" 5.7007
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "a_7215_4932#" 0.485311
cap "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "Q4" 1.08761
cap "a_16065_1059#" "Q5" 0.832036
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "D2_6" 9.02347
cap "p2_gen_magic_0.xnor_magic_5.OUT" "VDD" 1948.3
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 247.535
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 16.8821
cap "p3_gen_magic_0.xnor_magic_6.OUT" "Q5" 150.271
cap "D2_1" "CLK" 1823.03
cap "Q6" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 26.5277
cap "a_16065_3363#" "Q2" 2.00497
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 168.057
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5054_n1526#" 0.00712218
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1559_n1973#" 0.181219
cap "a_2749_10148#" "a_1209_9773#" 2.00324
cap "a_4496_9609#" "VDD" 1076.33
cap "divide_by_2_1.tg_magic_3.IN" "divide_by_2_1.tg_magic_1.IN" 1170.13
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "p3_gen_magic_0.P3" 337.254
cap "a_19841_9774#" "a_20041_9774#" 298.29
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "D2_1" 8.27074
cap "a_8955_3363#" "D2_6" 134.719
cap "a_24536_3947#" "CLK" 0.0137736
cap "a_1559_n1973#" "p2_gen_magic_0.xnor_magic_3.OUT" 93.6501
cap "p2_gen_magic_0.xnor_magic_0.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.B" 0.901395
cap "p2_gen_magic_0.xnor_magic_4.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.A" 3.34535
cap "a_17405_3524#" "a_15865_4557#" 0.0753894
cap "7b_counter_0.MDFF_5.tspc2_magic_0.D" "D2_2" 12.2653
cap "7b_counter_0.MDFF_5.LD" "a_17405_10149#" 33.168
cap "Q1" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 5.19944
cap "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "Q2" 2.81298
cap "p2_gen_magic_0.xnor_magic_5.OUT" "D2_7" 142.398
cap "a_21381_3524#" "a_22150_1124#" 0.789858
cap "a_8643_n1973#" "a_9059_n1973#" 0.581635
cap "Q6" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 326.151
cap "Q1" "Q7" 167.752
cap "a_26126_3480#" "a_23560_3728#" 0.063369
cap "Q3" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 6.14299
cap "LD" "a_8411_9730#" 0.493064
cap "a_12387_4513#" "D2_2" 12.6731
cap "a_12931_9774#" "CLK" 4.41951
cap "D2_7" "a_4496_9609#" 0.0550929
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.229195
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_8643_n5540#" 0.108178
cap "a_17405_8741#" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "VDD" 1256.54
cap "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "VDD" 1241.07
cap "Q3" "a_24401_7877#" 0.076198
cap "a_5054_n1042#" "D2_5" 50.7646
cap "Q6" "7b_counter_0.MDFF_3.QB" 123.63
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "CLK" 1.20248
cap "p2_gen_magic_0.xnor_magic_1.OUT" "a_14756_n3644#" 2.53785
cap "Q3" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 0.294261
cap "a_1541_n3597#" "a_1975_n1973#" 0.304324
cap "a_5054_n1042#" "D2_4" 0.13098
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_13353_n2115#" 38.495
cap "Q1" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 6.47004
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "VDD" 1251.49
cap "D2_5" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.423107
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_27234_4513#" 149.276
cap "a_12931_1059#" "VDD" 56.7539
cap "p2_gen_magic_0.xnor_magic_0.OUT" "Q4" 27.7386
cap "a_1559_n6471#" "Q2" 0.568137
cap "a_12590_n7648#" "D2_5" 8.73789
cap "a_13769_n6613#" "VDD" 19.4985
cap "D2_4" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 6.66128
cap "D2_5" "a_9059_n6471#" 2.31289
cap "D2_4" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.569866
cap "D2_4" "a_19307_1669#" 0.67564
cap "mux_magic_0.OR_magic_0.A" "D2_1" 0.0109723
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_1209_7469#" 1.1576
cap "Q3" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 15.5189
cap "a_34156_n889#" "VDD" 1556.68
cap "a_1559_n6024#" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 83.6648
cap "a_5054_n1973#" "D2_5" 75.944
cap "D2_1" "p3_gen_magic_0.3_inp_AND_magic_0.C" 281.031
cap "D2_6" "p2_gen_magic_0.3_inp_AND_magic_0.C" 18.3304
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "VDD" 1209.94
cap "a_1209_3363#" "a_1409_4557#" 3.08302
cap "p2_gen_magic_0.xnor_magic_1.OUT" "D2_2" 5.37063
cap "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 2053.41
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "p3_gen_magic_0.xnor_magic_3.OUT" 913.677
cap "Q7" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 20.7729
cap "Q3" "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 3.47447
cap "a_8411_3319#" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 1.985
cap "a_5036_n4081#" "Q5" 0.188265
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "VDD" 1216.91
cap "Q1" "7b_counter_0.MDFF_7.QB" 2.58711
cap "a_23793_5904#" "a_23560_3728#" 0.474012
cap "a_1409_2253#" "Q4" 2.00497
cap "7b_counter_0.MDFF_4.QB" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 1.71684
cap "a_8939_n3150#" "Q5" 0.030204
cap "a_16065_2253#" "a_15865_2253#" 299.584
cap "a_12174_n3150#" "Q4" 372.511
cap "a_8713_1625#" "a_6725_2092#" 1.52664
cap "a_6725_684#" "Q7" 0.878172
cap "p2_gen_magic_0.AND2_magic_1.A" "VDD" 1365.27
cap "P2" "7b_counter_0.MDFF_4.LD" 1.81428
cap "Q1" "a_16065_9774#" 0.0563855
cap "a_7303_8697#" "a_8411_8536#" 1.52867
cap "7b_counter_0.MDFF_5.LD" "a_20041_9774#" 1.09453
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_8955_4557#" 37.6144
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "VDD" 2284.82
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D2_1" 0.348815
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.MDFF_1.QB" 0.424783
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "VDD" 1182.94
cap "a_19841_4557#" "a_21381_3524#" 0.0753894
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D2_5" 48.6082
cap "Q7" "a_1559_n6471#" 0.926688
cap "D2_6" "Q5" 1569.29
cap "7b_counter_0.MDFF_4.QB" "a_9412_739#" 11.14
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_1.QB" 16.4212
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 4.70085
cap "a_23672_3947#" "a_21381_3524#" 0.0120318
cap "Q3" "p2_gen_magic_0.xnor_magic_0.OUT" 5.06158
cap "Q6" "p2_gen_magic_0.xnor_magic_5.OUT" 301.347
cap "DFF_magic_0.tg_magic_2.OUT" "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 164.97
cap "a_32616_n1264#" "a_32616_n2458#" 5.57357
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_11191_10149#" "CLK" 1.99641
cap "a_15865_8580#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.118269
cap "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "7b_counter_0.MDFF_4.LD" 445.675
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D2_4" 4.8583
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "D2_7" 2.40229
cap "a_5515_9163#" "VDD" 97.366
cap "a_9212_5956#" "Q2" 98.0838
cap "mux_magic_0.IN2" "a_32816_n2458#" 128.771
cap "Q6" "a_4496_9609#" 0.362674
cap "7b_counter_0.MDFF_5.LD" "DFF_magic_0.D" 467.673
cap "a_17405_2092#" "a_18891_1669#" 2.1175
cap "divide_by_2_1.tg_magic_1.IN" "mux_magic_0.IN1" 4.49267
cap "DFF_magic_0.tg_magic_1.IN" "7b_counter_0.MDFF_4.LD" 0.0886584
cap "a_8825_6886#" "a_9689_6886#" 9.7216
cap "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 7.05259
cap "Q1" "a_15865_3363#" 21.1966
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "a_27567_8496#" 5.81468
cap "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "DFF_magic_0.D" 90.2659
cap "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "VDD" 1088.7
cap "a_21381_4932#" "VDD" 1565.84
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.0298705
cap "a_19841_4557#" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 0.192729
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D2_1" 0.384832
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "a_27778_1059#" 0.926961
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_11292_n2115#" 22.6809
cap "a_5036_n3150#" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 2.8032
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_4.LD" 434.61
cap "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_2.IN" 711.376
cap "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 0.240962
cap "divide_by_2_0.tg_magic_3.OUT" "divide_by_2_0.tg_magic_0.IN" 859.117
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 423.451
cap "7b_counter_0.MDFF_6.QB" "CLK" 0.503331
cap "a_11191_5901#" "Q2" 46.9524
cap "D2_5" "p3_gen_magic_0.xnor_magic_3.OUT" 124.584
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 8.87732
cap "a_11492_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.A" 0.0189879
cap "a_15865_3363#" "a_16065_3363#" 299.584
cap "D2_5" "a_2749_2092#" 56.2256
cap "a_14556_n3644#" "p2_gen_magic_0.3_inp_AND_magic_0.B" 146.828
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q2" 23.012
cap "D2_7" "a_5515_9163#" 0.445011
cap "D2_4" "p3_gen_magic_0.xnor_magic_3.OUT" 222.873
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_counter_0.MDFF_6.QB" 5.92624
cap "a_4235_9163#" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 671.058
cap "a_5036_n7648#" "D2_3" 0.184931
cap "LD" "a_15865_9774#" 0.493064
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "VDD" 1187.01
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "Q5" 0.49334
cap "D2_4" "a_2749_2092#" 4.21615
cap "Q6" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.336891
cap "Q6" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 20.0315
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_4.LD" 0.854143
cap "p3_gen_magic_0.xnor_magic_1.OUT" "a_1957_n7648#" 64.7478
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "a_21381_8741#" 0.000461997
cap "a_23258_575#" "CLK" 42.7585
cap "Q1" "a_8955_4557#" 0.619501
cap "a_8411_3319#" "a_8955_3363#" 297.401
cap "a_20041_4557#" "VDD" 106.56
cap "a_6725_5900#" "a_6725_7308#" 479.729
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_15865_7470#" 0.0757317
cap "a_5185_6275#" "a_5385_6275#" 298.29
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_8643_n5540#" 63.0972
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.71391
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_20041_4557#" 128.771
cap "a_27234_4513#" "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 0.0262783
cap "a_8643_n1042#" "D2_2" 8.52725
cap "Q1" "a_19152_1223#" 39.4911
cap "a_1409_4557#" "CLK" 0.713784
cap "a_23672_3947#" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 1.26777
cap "a_27234_3319#" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 1.1576
cap "Q1" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 9.92215
cap "a_8643_n1973#" "Q5" 0.640347
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 4.80751
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D2_7" 3.75679
cap "a_14556_n3644#" "Q4" 18.3477
cap "a_4496_4393#" "VDD" 1076.16
cap "LD" "a_1209_4557#" 1.41967
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 178.114
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_11279_3480#" 132.169
cap "a_17405_4932#" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.0357662
cap "a_8713_6842#" "D2_6" 51.1412
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "CLK" 11.7377
cap "a_5185_6275#" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 149.276
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_2749_10148#" 189.314
cap "a_18891_1669#" "VDD" 975.666
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_18891_1669#" 0.0193783
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q7" 26.4145
cap "Q1" "a_19152_5956#" 0.139239
cap "mux_magic_0.AND2_magic_0.A" "D2_1" 435.95
cap "Q6" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 52.9059
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_5385_7469#" 0.0546428
cap "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0343567
cap "a_1559_n1526#" "VDD" 183.944
cap "D2_3" "a_13353_n2115#" 21.2429
cap "a_8411_4513#" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.074818
cap "divide_by_2_0.tg_magic_0.IN" "VDD" 995.698
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_8643_n6024#" 0.0225536
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_5054_n6471#" 1.7157
cap "7b_counter_0.MDFF_5.LD" "a_23985_7877#" 0.0796981
cap "a_11191_5901#" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 0.00151341
cap "Q1" "7b_counter_0.MDFF_4.LD" 194.224
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_11279_1124#" 431.521
cap "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "a_6725_2092#" 36.6129
cap "a_32816_n2458#" "VDD" 12.2141
cap "a_12387_5792#" "D2_2" 12.6731
cap "Q7" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 6.97709
cap "a_12931_1059#" "a_12387_1769#" 3.08302
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_1957_n7648#" 0.609565
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p2_gen_magic_0.xnor_magic_4.OUT" 0.135921
cap "a_15865_1059#" "a_16065_1059#" 298.29
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_1.OUT" 287.011
cap "p3_gen_magic_0.xnor_magic_1.B" "a_1541_n7648#" 83.8811
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.223783
cap "7b_counter_0.MDFF_0.QB" "a_1409_4557#" 158.709
cap "a_19307_1669#" "a_20171_1669#" 9.7216
cap "a_16065_6276#" "VDD" 65.4026
cap "a_12387_6986#" "a_11191_5901#" 0.0750518
cap "Q1" "a_20171_6886#" 2.35262
cap "a_16065_3363#" "7b_counter_0.MDFF_4.LD" 37.7887
cap "VDD" "a_8955_8580#" 85.6913
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_0.QB" 15.9684
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_4.LD" 434.557
cap "a_5385_7469#" "LD" 36.9261
cap "Q3" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 5.77329
cap "a_17405_7309#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 18.9829
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_17405_684#" 0.0357662
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D2_1" 0.775762
cap "a_1559_n1526#" "D2_7" 15.8737
cap "p3_gen_magic_0.AND2_magic_1.A" "p3_gen_magic_0.3_inp_AND_magic_0.C" 4.45511
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "VDD" 1250.88
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 1.98837
cap "a_5054_n5540#" "D2_5" 38.9319
cap "a_5054_n1973#" "a_5470_n1973#" 0.581635
cap "a_5185_7469#" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 1.985
cap "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "D2_1" 12.6382
cap "D2_4" "a_17405_2092#" 10.8098
cap "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "divide_by_2_1.tg_magic_1.IN" 0.0462925
cap "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "a_19307_6886#" "VDD" 3.61344
cap "a_19841_3363#" "Q5" 0.0690818
cap "a_4496_4877#" "a_4235_3947#" 655.098
cap "a_5054_n5540#" "D2_4" 21.6337
cap "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_counter_0.NAND_magic_0.A" 1.84028
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_5385_1059#" 128.771
cap "a_1541_n3150#" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.919081
cap "a_8523_n3150#" "a_8939_n3150#" 2.22258
cap "p3_gen_magic_0.xnor_magic_1.OUT" "Q5" 76.9576
cap "Q6" "a_21381_4932#" 0.401787
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 3.1489
cap "a_8411_9730#" "D2_2" 18.1677
cap "p2_gen_magic_0.3_inp_AND_magic_0.A" "a_13353_n2115#" 481.98
cap "p2_gen_magic_0.3_inp_AND_magic_0.B" "p2_gen_magic_0.3_inp_AND_magic_0.C" 1284.95
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "a_8411_8536#" 29.3856
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_17405_684#" 2.15008
cap "7b_counter_0.NAND_magic_0.VOUT" "a_27567_8496#" 7.37277
cap "a_8411_3319#" "Q5" 0.740978
cap "a_8523_n3150#" "D2_6" 121.793
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "a_2749_7308#" 431.521
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 19.1147
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_counter_0.3_inp_AND_magic_0.B" 3.76198
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 0.0287212
cap "p2_gen_magic_0.xnor_magic_3.OUT" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.03853
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "p2_gen_magic_0.xnor_magic_3.OUT" "a_12387_575#" 0.0297641
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_8643_n1526#" 0.0185844
cap "P2" "CLK" 153.023
cap "7b_counter_0.MDFF_5.LD" "a_22991_5885#" 0.145553
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "Q4" 0.553255
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.MDFF_4.LD" 0.676341
cap "a_14556_n8142#" "VDD" 877.977
cap "7b_counter_0.DFF_magic_0.tg_magic_0.IN" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 272.186
cap "divide_by_2_0.tg_magic_3.OUT" "a_23352_n6798#" 0.0186161
cap "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_1.IN" 61.7402
cap "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 1345.11
cap "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "divide_by_2_0.tg_magic_3.IN" 304.333
cap "a_11292_n2115#" "D2_3" 0.157099
cap "a_8643_n5540#" "a_8643_n6024#" 33.5366
cap "Q1" "a_20041_3363#" 13.1085
cap "a_16065_8580#" "a_15865_8580#" 299.584
cap "Q3" "DFF_magic_0.D" 320.053
cap "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "CLK" 83.594
cap "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "divide_by_2_1.tg_magic_3.IN" 0.0343567
cap "Q4" "p2_gen_magic_0.3_inp_AND_magic_0.C" 308.838
cap "Q5" "p2_gen_magic_0.3_inp_AND_magic_0.B" 0.0677173
cap "a_1409_2253#" "Q7" 8.75356
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_8523_n8579#" 465.726
cap "a_5385_2253#" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.177344
cap "D2_5" "VDD" 4685.62
cap "Q6" "a_4496_4393#" 37.8838
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q5" 7.35986
cap "7b_counter_0.MDFF_5.LD" "a_8713_6842#" 6.63997
cap "a_18891_6886#" "a_20041_4557#" 0.770164
cap "p3_gen_magic_0.xnor_magic_3.OUT" "a_11492_n6613#" 1.36064
cap "p3_gen_magic_0.xnor_magic_4.OUT" "a_11708_n6613#" 58.0123
cap "7b_counter_0.3_inp_AND_magic_0.C" "a_23985_7877#" 610.315
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_2749_10148#" 414.018
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_1409_6275#" 37.6144
cap "a_2749_5900#" "a_1209_6275#" 2.00324
cap "DFF_magic_0.tg_magic_1.IN" "CLK" 699.469
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 8.12539
cap "D2_4" "VDD" 7562.76
cap "divide_by_2_1.tg_magic_3.CLK" "OR_magic_1.VOUT" 590.729
cap "D2_4" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 6.48037
cap "a_20041_3363#" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.0546428
cap "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 17.3247
cap "p3_gen_magic_0.xnor_magic_0.OUT" "a_13353_n6613#" 0.0173437
cap "p3_gen_magic_0.xnor_magic_3.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.B" 10.3328
cap "Q1" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 7.32853
cap "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "CLK" 1325.06
cap "Q1" "a_12931_2253#" 4.95842
cap "Q5" "7b_counter_0.3_inp_AND_magic_0.C" 263.526
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_3.OUT" 0.000504425
cap "Q4" "a_23985_7877#" 0.0755434
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 17.3947
cap "7b_counter_0.MDFF_5.tspc2_magic_0.D" "D2_6" 79.9059
cap "a_15865_1059#" "D2_6" 0.354421
cap "D2_6" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 43.4019
cap "a_5036_n3597#" "a_5036_n4081#" 33.5366
cap "p2_gen_magic_0.AND2_magic_1.A" "a_12174_n4081#" 616.639
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "VDD" 1231.36
cap "Q3" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 1.69136
cap "D2_5" "D2_7" 556.163
cap "7b_counter_0.MDFF_4.QB" "VDD" 2984.79
cap "Q4" "Q5" 5115.97
cap "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_19841_9774#" 279.825
cap "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "a_17405_10149#" 189.314
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "CLK" 0.305474
cap "a_5036_n8095#" "a_5470_n6471#" 0.125579
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_9689_1669#" 69.391
cap "a_8523_n3150#" "a_8643_n1973#" 186.236
cap "D2_6" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 82.7928
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q2" 58.3237
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "a_11279_3480#" 0.0100496
cap "Q3" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 17.7494
cap "a_1559_n1042#" "a_1559_n1526#" 33.5366
cap "a_12174_n3150#" "a_12590_n3150#" 2.22258
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_8523_n3597#" 371.622
cap "p2_gen_magic_0.xnor_magic_5.OUT" "a_16186_n3644#" 229.104
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_1559_n1973#" 11.5238
cap "D2_4" "D2_7" 936.843
cap "a_11292_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.A" 124.67
cap "p3_gen_magic_0.xnor_magic_1.B" "a_16386_n8142#" 0.765157
cap "p2_gen_magic_0.xnor_magic_1.OUT" "a_5036_n4081#" 0.210161
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1541_n8579#" 66.0635
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_12174_n4081#" 64.5292
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_4.OUT" 0.0754017
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.203642
cap "D2_4" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 2.04441
cap "Q3" "p2_gen_magic_0.3_inp_AND_magic_0.C" 196.726
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 1.13869
cap "a_16386_n3644#" "CLK" 0.0219475
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 8.87732
cap "a_19152_739#" "a_19152_1223#" 14.1428
cap "a_23352_n6798#" "VDD" 990.428
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q3" 1.43754
cap "a_2749_8740#" "a_4651_9163#" 0.0233894
cap "a_2749_3524#" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 18.9829
cap "DFF_magic_0.tg_magic_1.IN" "a_27234_575#" 0.00519946
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_15865_4557#" 0.138616
cap "a_19152_6440#" "a_19841_8580#" 0.30255
cap "divide_by_2_1.tg_magic_0.IN" "OR_magic_1.VOUT" 628.351
cap "D2_4" "a_1975_n6471#" 5.7007
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "Q7" 17.3264
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_23560_3728#" 515.297
cap "7b_counter_0.MDFF_1.QB" "a_18891_1669#" 39.6048
cap "a_23207_5885#" "7b_counter_0.3_inp_AND_magic_0.B" 47.3767
cap "a_22991_5885#" "7b_counter_0.3_inp_AND_magic_0.C" 19.0831
cap "p2_gen_magic_0.xnor_magic_1.OUT" "D2_6" 4.99405
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_2749_10148#" 0.0357662
cap "Q3" "a_23985_7877#" 1.67003
cap "a_24185_7877#" "7b_counter_0.3_inp_AND_magic_0.A" 75.7835
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_counter_0.MDFF_4.QB" 17.0983
cap "a_8713_1625#" "a_9689_1669#" 240.883
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_1209_1059#" 279.825
cap "7b_counter_0.MDFF_4.QB" "a_8825_1669#" 188.15
cap "a_18891_6886#" "a_19307_6886#" 161.13
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 351.509
cap "a_1541_n8579#" "Q5" 4.24708
cap "p3_gen_magic_0.xnor_magic_3.OUT" "a_11292_n6613#" 473.167
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 238.377
cap "Q1" "CLK" 1167.78
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "Q2" 0.823212
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.561448
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0.536897
cap "a_22991_5885#" "Q4" 6.9754
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_15865_6276#" 149.276
cap "Q3" "Q5" 1456.29
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_0.OUT" 18.819
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_4.OUT" 0.263129
cap "Q1" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 0.355453
cap "p2_gen_magic_0.xnor_magic_6.OUT" "D2_3" 140.213
cap "a_15865_7470#" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 1.1576
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_9059_n6471#" 5.7007
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_8643_n6471#" 107.246
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 345.544
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_4.LD" 3.05302
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "OR_magic_2.A" 0.113516
cap "p3_gen_magic_0.xnor_magic_5.OUT" "Q5" 29.5868
cap "a_15865_8580#" "a_15865_9774#" 5.57357
cap "a_27567_8496#" "CLK" 18.4743
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "D2_2" 15.1978
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 1.08097
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 1.72371
cap "D2_6" "a_8523_n8579#" 17.0971
cap "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "VDD" 1379.22
cap "a_16065_3363#" "CLK" 180.772
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "CLK" 0.175396
cap "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_counter_0.MDFF_4.LD" 0.864271
cap "a_8955_9774#" "D2_2" 5.81029
cap "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "mux_magic_0.IN1" 0.0653809
cap "a_9689_6886#" "VDD" 3.61344
cap "Q6" "D2_5" 1172.52
cap "7b_counter_0.MDFF_5.QB" "a_12931_6276#" 159.366
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_17405_5901#" 414.018
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.204806
cap "p2_gen_magic_0.xnor_magic_0.OUT" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 166.749
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D2_6" 1.1346
cap "D2_4" "7b_counter_0.NAND_magic_0.A" 113.315
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D2_2" 14.8269
cap "Q7" "a_20041_9774#" 32.9243
cap "a_11279_6341#" "D2_2" 132.802
cap "Q6" "D2_4" 1669.99
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 454.908
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "Q4" 0.84349
cap "a_12387_575#" "D2_2" 3.32671
cap "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "CLK" 47.6562
cap "a_2749_8740#" "a_4496_9609#" 0.791749
cap "7b_counter_0.MDFF_6.QB" "D2_1" 3.34242
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 3.70019
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_7215_10149#" 0.0357662
cap "a_30365_4922#" "a_30365_3514#" 479.677
cap "a_5385_6275#" "VDD" 119.528
cap "Q1" "a_11279_1124#" 10.2914
cap "7b_counter_0.MDFF_6.QB" "a_17405_4932#" 14.9013
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "Q7" 13.153
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.1198
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "VDD" 1176.63
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "a_1409_1059#" 0.926961
cap "Q3" "a_22991_5885#" 32.0286
cap "D2_3" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 11.5311
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "VDD" 1298.05
cap "p3_gen_magic_0.xnor_magic_5.OUT" "a_5036_n8579#" 426.478
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_14756_n8142#" 128.771
cap "Q6" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 27.337
cap "a_8523_n8095#" "a_8643_n6471#" 0.367836
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_14756_n3644#" 2.51306
cap "a_1559_n1042#" "D2_4" 8.74863
cap "a_15865_7470#" "D2_1" 258.263
cap "p2_gen_magic_0.xnor_magic_6.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.A" 39.6666
cap "Q1" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 2.38774
cap "a_6725_2092#" "VDD" 955.478
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "VDD" 1250.61
cap "a_12387_3319#" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 1.1576
cap "a_23802_1059#" "VDD" 98.1438
cap "7b_counter_0.MDFF_7.QB" "a_27234_4513#" 250.574
cap "a_20171_1669#" "VDD" 83.9062
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_20171_1669#" 1.26777
cap "a_1957_n7648#" "Q7" 0.0248372
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "CLK" 590.588
cap "a_12174_n7648#" "D2_5" 81.5651
cap "D2_4" "a_12387_1769#" 2.00735
cap "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 1.8688
cap "a_11492_n6613#" "VDD" 14.2561
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 258.367
cap "a_17405_3524#" "a_17405_2092#" 1.1198
cap "D2_4" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 101.065
cap "a_5470_n1973#" "VDD" 3.97122
cap "p3_gen_magic_0.xnor_magic_5.OUT" "a_5452_n7648#" 64.0602
cap "mux_magic_0.AND2_magic_0.A" "P2" 9.92162
cap "D2_6" "a_8643_n1042#" 18.6228
cap "a_4235_3947#" "VDD" 1067.23
cap "7b_counter_0.MDFF_3.QB" "a_1409_9773#" 130.365
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "VDD" 1296.31
cap "a_11191_4932#" "a_11279_3480#" 479.729
cap "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.B" 772.318
cap "a_8643_n5540#" "p3_gen_magic_0.xnor_magic_0.OUT" 298.941
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_4.OUT" 99.0756
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 8.39835
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "D2_7" 91.9032
cap "DFF_magic_0.tg_magic_2.IN" "P2" 8.20745
cap "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "OR_magic_2.A" 1.2767
cap "Q3" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 24.9113
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "VDD" 1256.54
cap "LD" "a_1209_1059#" 2.08608
cap "Q1" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 45.2023
cap "D2_4" "7b_counter_0.MDFF_1.QB" 658.609
cap "Q2" "a_23985_7877#" 0.481257
cap "Q1" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 265.028
cap "7b_counter_0.MDFF_4.QB" "a_12387_1769#" 0.975942
cap "a_16065_2253#" "a_16065_1059#" 20.6349
cap "a_8825_1669#" "a_6725_2092#" 0.0290496
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_17405_684#" 0.108308
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "a_22062_684#" 414.018
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 88.9745
cap "7b_counter_0.MDFF_7.QB" "DFF_magic_0.D" 41.1636
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_8955_4557#" 0.926961
cap "Q5" "Q2" 609.214
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D2_1" 0.496541
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "a_27778_4557#" 0.926961
cap "a_5470_n1973#" "D2_7" 0.689742
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 3.1489
cap "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "DFF_magic_0.tg_magic_2.OUT" 168.057
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "VDD" 1038.35
cap "a_2749_7308#" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 132.169
cap "D2_6" "a_12387_5792#" 0.0305097
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_9689_1669#" "a_9412_739#" 1.64266
cap "DFF_magic_0.tg_magic_1.IN" "DFF_magic_0.tg_magic_2.IN" 0.6945
cap "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_11279_8697#" 0.0240125
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 15.3263
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 240.827
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q7" 535.21
cap "a_32816_n1264#" "mux_magic_0.IN1" 128.819
cap "Q1" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 46.2473
cap "D2_5" "p2_gen_magic_0.xnor_magic_4.OUT" 98.1296
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "D2_7" 1.76417
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 1097.43
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "p2_gen_magic_0.xnor_magic_3.OUT" 0.244608
cap "a_8643_n6024#" "a_9059_n6471#" 11.5142
cap "a_9212_5956#" "CLK" 3.54913
cap "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "a_8955_8580#" 7.49203
cap "7b_counter_0.MDFF_6.tspc2_magic_0.Q" "7b_counter_0.3_inp_AND_magic_0.B" 2.47403
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D2_2" 1.00828
cap "DFF_magic_0.tg_magic_0.IN" "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "mux_magic_0.IN2" "a_32616_n2458#" 243.646
cap "Q6" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.387381
cap "a_26126_3480#" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 431.521
cap "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_2.IN" 696.428
cap "D2_4" "p2_gen_magic_0.xnor_magic_4.OUT" 2.77589
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.00676169
cap "p2_gen_magic_0.3_inp_AND_magic_0.C" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.107085
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "DFF_magic_0.D" 19.5515
cap "a_17405_3524#" "VDD" 941.683
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_17405_3524#" 0.12323
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 1.08097
cap "p3_gen_magic_0.xnor_magic_4.OUT" "D2_1" 2.62252
cap "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_0.IN" 628.351
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_4.LD" 0.0109723
cap "a_11292_n6613#" "VDD" 1125.45
cap "D2_5" "a_12174_n4081#" 27.0818
cap "p3_gen_magic_0.xnor_magic_1.OUT" "a_8523_n8579#" 10.0368
cap "a_5385_2253#" "VDD" 109.264
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 2.21976
cap "a_9059_n1973#" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.609565
cap "D2_5" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 16.5675
cap "Q7" "Q5" 946.424
cap "Q1" "a_12387_3319#" 21.245
cap "Q6" "a_5385_6275#" 0.177257
cap "a_9212_5956#" "a_9412_5956#" 655.098
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_5185_6275#" 279.825
cap "7b_counter_0.MDFF_4.QB" "p2_gen_magic_0.xnor_magic_4.OUT" 0.0587365
cap "a_15865_1059#" "Q4" 0.446911
cap "a_14756_n8142#" "D2_6" 13.9252
cap "a_22991_5885#" "Q2" 191.655
cap "a_1209_1059#" "p2_gen_magic_0.xnor_magic_3.OUT" 0.189793
cap "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_3.OUT" 553.852
cap "D2_4" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 12.496
cap "Q6" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 15.1203
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_1.OUT" 0.146109
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.B" 40.9443
cap "a_1541_n3597#" "D2_4" 0.530867
cap "a_11191_684#" "D2_2" 15.2906
cap "a_19152_739#" "CLK" 0.000453073
cap "P2" "D2_1" 529.739
cap "a_5054_n6024#" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 76.8134
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "Q5" 4.60914
cap "Q4" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 0.815394
cap "Q1" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 5.26123
cap "a_30365_3514#" "VDD" 1174.34
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "VDD" 1300.01
cap "Q6" "a_6725_2092#" 75.3701
cap "a_1209_3363#" "a_1409_3363#" 299.584
cap "Q6" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 23.2172
cap "7b_counter_0.MDFF_7.QB" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 3.03979
cap "D2_4" "a_23560_3728#" 19.5306
cap "a_8713_6842#" "Q2" 8.17994
cap "a_27234_4513#" "7b_counter_0.MDFF_4.LD" 0.395972
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "CLK" 15.9818
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_5054_n1042#" 67.3435
cap "a_5185_6275#" "LD" 0.395972
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_2749_2092#" 0.0240125
cap "a_2749_684#" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 414.018
cap "Q6" "a_5470_n1973#" 0.887855
cap "a_11279_3480#" "VDD" 941.683
cap "Q6" "a_4235_3947#" 12.6714
cap "a_16065_3363#" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 1.03371
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_15865_4557#" 0.192729
cap "7b_counter_0.MDFF_6.QB" "a_15865_7470#" 0.673003
cap "a_20041_8580#" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 16.9668
cap "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "CLK" 5.19243
cap "a_8411_8536#" "a_8955_8580#" 297.401
cap "a_24003_10051#" "7b_counter_0.3_inp_AND_magic_0.A" 0.0231749
cap "p3_gen_magic_0.xnor_magic_4.OUT" "a_5054_n6471#" 301.89
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_1559_n6471#" 11.5238
cap "7b_counter_0.MDFF_7.QB" "Q5" 871.225
cap "Q7" "a_7215_10149#" 26.618
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "D2_6" 44.215
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_5185_7469#" 1.1576
cap "Q6" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 23.1345
cap "p2_gen_magic_0.xnor_magic_1.OUT" "Q4" 184.223
cap "DFF_magic_0.tg_magic_2.OUT" "VDD" 1254.71
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 311.939
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 164.969
cap "LD" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.0109723
cap "D2_3" "p2_gen_magic_0.3_inp_AND_magic_0.A" 9.58439
cap "a_22991_5885#" "Q7" 0.387735
cap "a_8643_n5540#" "D2_2" 16.5451
cap "Q3" "a_15865_1059#" 0.175254
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.3_inp_AND_magic_0.A" 0.0788145
cap "a_12931_7470#" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.0546428
cap "a_32616_n2458#" "VDD" 807.784
cap "divide_by_2_1.tg_magic_3.OUT" "divide_by_2_1.tg_magic_0.IN" 859.117
cap "a_5054_n1973#" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 9.40801
cap "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_23802_1059#" 37.6144
cap "a_26038_684#" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.0357662
cap "a_16386_n8142#" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 15.9811
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.899419
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 5.0655
cap "Q1" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 17.3298
cap "Q1" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 0.962247
cap "7b_counter_0.MDFF_5.LD" "a_12387_5792#" 0.395972
cap "DFF_magic_0.D" "7b_counter_0.MDFF_4.LD" 1046.59
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_13553_n6613#" 11.3618
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 9.82259
cap "a_8955_3363#" "7b_counter_0.MDFF_4.LD" 36.9261
cap "a_21381_10149#" "a_19841_9774#" 2.00324
cap "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "D2_1" 7.31752
cap "a_8713_6842#" "Q7" 5.47501
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 18.9731
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_12387_1769#" 1.1576
cap "a_5185_1059#" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 149.276
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "a_27234_575#" 149.276
cap "a_22150_1124#" "VDD" 1031.66
cap "a_5185_7469#" "LD" 224.142
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_1209_7469#" 1.985
cap "a_23352_n5390#" "VDD" 1565.87
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_22150_1124#" 0.671747
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "a_27778_2253#" 0.177344
cap "7b_counter_0.MDFF_1.QB" "a_20171_1669#" 188.089
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D2_1" 0.514431
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_13353_n6613#" 38.495
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 0.578048
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "VDD" 1180.58
cap "a_16386_n3644#" "D2_1" 23.1334
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "VDD" 1000.53
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_17405_5901#" 0.42215
cap "a_1559_n5540#" "D2_4" 7.72344
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 14.197
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "Q4" 688.66
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 5.35056
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 35.7433
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p2_gen_magic_0.xnor_magic_6.OUT" 980.376
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_8713_1625#" 12.5285
cap "Q3" "p2_gen_magic_0.xnor_magic_1.OUT" 1.46632
cap "a_1409_2253#" "CLK" 128.771
cap "a_5054_n1042#" "p2_gen_magic_0.xnor_magic_3.OUT" 128.084
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_4.OUT" 167.732
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_5.QB" 3.94242
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_19152_739#" 365.826
cap "7b_counter_0.NAND_magic_0.VOUT" "DFF_magic_0.D" 5.52022
cap "a_24059_4877#" "Q5" 1.97488
cap "a_27778_3363#" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 0.177344
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_4.LD" 0.854143
cap "Q1" "a_8523_n8095#" 0.0185844
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D2_2" 222.046
cap "p2_gen_magic_0.xnor_magic_3.OUT" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.155498
cap "7b_counter_0.MDFF_5.LD" "a_8411_9730#" 0.395972
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_4.LD" 5.61021
cap "a_1409_3363#" "CLK" 0.713784
cap "7b_counter_0.MDFF_5.LD" "a_16065_8580#" 37.6865
cap "Q1" "D2_1" 1889.45
cap "p2_gen_magic_0.3_inp_AND_magic_0.C" "7b_counter_0.MDFF_4.LD" 0.940476
cap "Q1" "a_17405_4932#" 2.14613
cap "a_5470_n1973#" "p2_gen_magic_0.xnor_magic_4.OUT" 77.2384
cap "a_1559_n6024#" "a_1559_n6471#" 14.2326
cap "a_5036_n8095#" "VDD" 240.773
cap "OR_magic_2.VOUT" "a_23352_n6798#" 130.894
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_5470_n6471#" 5.7007
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_5054_n6471#" 107.012
cap "Q5" "a_19152_1223#" 0.857754
cap "p3_gen_magic_0.xnor_magic_1.OUT" "a_14756_n8142#" 0.174673
cap "a_5054_n6024#" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.00712218
cap "LD" "a_2749_2092#" 1.15224
cap "a_29512_8496#" "a_31440_8496#" 0.00807715
cap "a_20041_8580#" "D2_3" 0.860309
cap "a_5054_n1526#" "Q5" 8.16383
cap "a_31440_8496#" "VDD" 2851.29
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 63.7361
cap "Q5" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.134825
cap "a_5185_2253#" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 1.985
cap "Q2" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.826016
cap "a_19841_4557#" "VDD" 941.676
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_19841_4557#" 243.646
cap "p3_gen_magic_0.xnor_magic_4.OUT" "a_8643_n6471#" 0.745627
cap "p3_gen_magic_0.xnor_magic_0.OUT" "a_9059_n6471#" 77.3125
cap "7b_counter_0.3_inp_AND_magic_0.A" "7b_counter_0.3_inp_AND_magic_0.C" 226.806
cap "D2_5" "a_5036_n7648#" 3.76581
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_17405_3524#" 0.0100496
cap "a_9689_6886#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 69.391
cap "7b_counter_0.MDFF_0.QB" "a_1409_3363#" 2.00497
cap "a_23672_3947#" "VDD" 89.8022
cap "a_21504_5904#" "Q4" 2.36139
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "OR_magic_2.A" 6.36314
cap "a_7303_8697#" "7b_counter_0.MDFF_3.QB" 3.63226
cap "7b_counter_0.MDFF_5.tspc2_magic_0.D" "Q2" 108.645
cap "7b_counter_0.MDFF_5.LD" "a_21381_10149#" 6.05705
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 14.848
cap "a_8523_n7648#" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 11.5238
cap "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224.325
cap "Q1" "a_12931_9774#" 128.771
cap "a_5036_n8095#" "D2_7" 252.183
cap "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "D2_1" 42.2717
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_0.OUT" 0.142429
cap "Q1" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 6.0765
cap "Q4" "7b_counter_0.3_inp_AND_magic_0.A" 45.5213
cap "Q5" "7b_counter_0.MDFF_4.LD" 2490.55
cap "a_11279_6341#" "D2_6" 22.8786
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "D2_6" 2.29383
cap "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "OR_magic_2.A" 0.023017
cap "a_12387_575#" "D2_6" 0.305798
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "D2_3" 0.44423
cap "a_15865_8580#" "a_17405_8741#" 1.52867
cap "a_17405_7309#" "a_15865_6276#" 0.0753894
cap "CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 4.07904
cap "a_1209_8579#" "VDD" 807.784
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "VDD" 1277.89
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "D2_3" 7.32013
cap "a_9689_1669#" "VDD" 3.61344
cap "p3_gen_magic_0.P3" "CLK" 233.508
cap "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.0940318
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_2749_3524#" 36.6129
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_2749_4932#" 189.314
cap "Q3" "a_23802_2253#" 0.482939
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_26126_1124#" 0.12323
cap "a_5452_n3150#" "a_5036_n3597#" 13.0214
cap "p2_gen_magic_0.xnor_magic_6.OUT" "p2_gen_magic_0.AND2_magic_1.A" 256.454
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_8523_n4081#" 66.0635
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_4.OUT" 0.0258193
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.199534
cap "7b_counter_0.NAND_magic_0.VOUT" "a_23985_7877#" 0.205298
cap "p3_gen_magic_0.xnor_magic_1.B" "a_14556_n8142#" 0.879944
cap "D2_4" "a_9212_739#" 0.0251182
cap "Q3" "a_1559_n1973#" 309.627
cap "a_2749_4932#" "Q7" 2.54136
cap "Q7" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 24.3134
cap "a_14556_n3644#" "CLK" 3.88781
cap "a_5036_n3597#" "Q2" 0.00669038
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "D2_4" 31.4427
cap "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 2.04409
cap "a_8643_n6024#" "VDD" 183.902
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_6.OUT" 15.2473
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 1.71075
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 3.70019
cap "a_17405_7309#" "a_17405_5901#" 479.729
cap "D2_5" "a_13353_n2115#" 0.0486354
cap "a_27234_4513#" "CLK" 0.638275
cap "p3_gen_magic_0.xnor_magic_1.B" "D2_5" 2.58248
cap "Q3" "a_21504_5904#" 190.794
cap "p2_gen_magic_0.xnor_magic_1.OUT" "Q2" 18.0658
cap "D2_4" "a_13353_n2115#" 3.06489
cap "D2_7" "a_1209_8579#" 443.6
cap "7b_counter_0.MDFF_0.tspc2_magic_0.D" "Q7" 10.55
cap "p3_gen_magic_0.xnor_magic_1.B" "D2_4" 1.31034
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "D2_7" 104.162
cap "Q3" "7b_counter_0.3_inp_AND_magic_0.A" 11.276
cap "a_11279_8697#" "D2_2" 36.4002
cap "7b_counter_0.MDFF_4.QB" "a_9212_739#" 40.3614
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_9689_1669#" 4.5739
cap "a_8825_1669#" "a_9689_1669#" 9.7216
cap "a_14756_n8142#" "Q4" 35.148
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 271.976
cap "p3_gen_magic_0.xnor_magic_0.OUT" "p3_gen_magic_0.xnor_magic_3.OUT" 41.8416
cap "a_8825_6886#" "D2_2" 0.445011
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "a_7303_3480#" 431.521
cap "a_15865_2253#" "a_17405_2092#" 1.52867
cap "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_22150_1124#" 0.0240125
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "Q2" 405.236
cap "a_7303_8697#" "a_4496_9609#" 1.51704
cap "a_12387_9730#" "a_11279_8697#" 0.0753894
cap "7b_counter_0.MDFF_5.LD" "a_15865_9774#" 31.2716
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "CLK" 15.1226
cap "a_17405_684#" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 414.018
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 856.654
cap "a_12387_6986#" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.0757317
cap "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 1390.3
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_12387_4513#" 149.276
cap "p2_gen_magic_0.xnor_magic_5.OUT" "D2_3" 132.137
cap "7b_counter_0.MDFF_5.QB" "a_8955_8580#" 0.00238608
cap "Q6" "a_5036_n8095#" 89.6261
cap "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 246.208
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 169.047
cap "mux_magic_0.OR_magic_0.A" "divide_by_2_1.tg_magic_1.IN" 2.50699
cap "DFF_magic_0.D" "CLK" 956.771
cap "7b_counter_0.MDFF_1.QB" "a_22150_1124#" 3.89426
cap "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "VDD" 1311.49
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_counter_0.MDFF_4.LD" 0.513923
cap "7b_counter_0.NAND_magic_0.A" "a_31440_8496#" 6.97919
cap "p2_gen_magic_0.xnor_magic_1.OUT" "Q7" 192.484
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "VDD" 1408.26
cap "a_16065_7470#" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 1.03371
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 434.645
cap "Q1" "7b_counter_0.MDFF_6.QB" 26.2748
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D2_6" 1055.02
cap "Q1" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 18.8946
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "D2_2" 67.4249
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "Q4" 0.846118
cap "7b_counter_0.MDFF_5.LD" "a_8955_9774#" 0.109856
cap "7b_counter_0.MDFF_0.QB" "a_1209_6275#" 26.878
cap "a_2749_10148#" "CLK" 2.00141
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_23258_1769#" 0.465165
cap "a_9059_n6471#" "D2_2" 5.7007
cap "a_8411_9730#" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 279.825
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_7215_10149#" 414.018
cap "a_19152_6440#" "VDD" 770.257
cap "Q1" "a_15865_7470#" 0.3821
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "Q7" 100.405
cap "OR_magic_2.A" "a_30365_4922#" 313.772
cap "Q1" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 9.37042
cap "a_19152_6440#" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 1.15565
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 4.2204
cap "Q1" "a_17405_684#" 1.19368
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D2_1" 0.0050523
cap "a_1409_2253#" "a_1409_1059#" 20.6349
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 2.11831
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 2.21976
cap "a_5515_3947#" "Q7" 5.23113
cap "a_9412_739#" "D2_2" 0.0167653
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "VDD" 1503.47
cap "LD" "a_29512_8496#" 35.3977
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "Q2" 2.40229
cap "Q1" "a_8643_n6471#" 306.431
cap "LD" "VDD" 20470
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "CLK" 74.5443
cap "p3_gen_magic_0.xnor_magic_5.OUT" "a_14756_n8142#" 28.4821
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_12174_n8095#" 23.5201
cap "a_8939_n7648#" "a_8523_n8095#" 13.0214
cap "a_17405_7309#" "a_17405_8741#" 1.1198
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "D2_7" 13.6535
cap "7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_4651_3947#" 4.5739
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_12174_n3597#" 63.7775
cap "Q1" "a_8643_n1526#" 88.6033
cap "a_11292_n2115#" "D2_4" 6.36804
cap "a_8523_n3150#" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.355462
cap "a_27234_575#" "DFF_magic_0.D" 0.185246
cap "a_15865_2253#" "VDD" 821.356
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "CLK" 36.4104
cap "a_27778_2253#" "DFF_magic_0.D" 2.28086
cap "a_26038_684#" "VDD" 1556.68
cap "7b_counter_0.MDFF_7.QB" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 2.84674
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 5.93923
cap "a_1541_n8095#" "VDD" 183.131
cap "a_8523_n7648#" "D2_5" 13.6086
cap "a_1541_n3150#" "p2_gen_magic_0.xnor_magic_1.OUT" 93.6501
cap "p2_gen_magic_0.3_inp_AND_magic_0.C" "CLK" 670.422
cap "D2_3" "a_13769_n6613#" 1.83931
cap "LD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 0.60703
cap "a_2749_7308#" "a_1209_6275#" 0.0753894
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_1409_6275#" 0.926961
cap "DFF_magic_0.tg_magic_1.IN" "P2" 1.93067
cap "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "OR_magic_2.A" 0.0758007
cap "a_16065_7470#" "D2_1" 176.474
cap "D2_3" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 7.1135
cap "a_5185_1059#" "VDD" 939.19
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "VDD" 1258.34
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D2_7" 9.79512
cap "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "CLK" 1325.78
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_4.OUT" 205.497
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_8523_n4081#" 0.104582
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 26.342
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 25.092
cap "a_1559_n1042#" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.0558294
cap "a_11292_n2115#" "7b_counter_0.MDFF_4.QB" 0.0402304
cap "mux_magic_0.IN2" "OR_magic_2.A" 10.8229
cap "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "P2" 1.42502
cap "Q3" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 24.7157
cap "a_1209_7469#" "a_1209_8579#" 3.29081
cap "LD" "D2_7" 1081
cap "a_5054_n1042#" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.0723313
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_1209_1059#" 0.0461353
cap "a_2749_3524#" "a_4496_4393#" 0.791749
cap "a_1409_7469#" "VDD" 12.2141
cap "Q2" "7b_counter_0.3_inp_AND_magic_0.A" 1.01284
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 4.20104
cap "p2_gen_magic_0.AND2_magic_1.A" "D2_3" 108.856
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "D2_4" 0.615678
cap "a_8411_3319#" "a_7303_3480#" 1.52867
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 1.08097
cap "a_1541_n8095#" "D2_7" 0.121497
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_19152_739#" 120.019
cap "a_7303_8697#" "a_5515_9163#" 0.0308551
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_4496_4393#" 515.297
cap "Q5" "CLK" 219.314
cap "a_12387_5792#" "Q2" 29.7933
cap "7b_counter_0.MDFF_7.QB" "a_27778_4557#" 130.024
cap "a_21381_3524#" "a_19841_3363#" 1.52867
cap "a_27234_575#" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 0.192729
cap "a_12931_4557#" "D2_2" 1.19971
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D2_3" 0.258922
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "VDD" 1184.66
cap "p3_gen_magic_0.xnor_magic_3.OUT" "D2_2" 78.3708
cap "a_1559_n1973#" "Q7" 42.0341
cap "a_4235_9163#" "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 0.0193783
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "D2_6" 0.676857
cap "DFF_magic_0.tg_magic_1.IN" "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "7b_counter_0.MDFF_3.QB" "a_4651_9163#" 0.0189879
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 0.0462925
cap "p2_gen_magic_0.xnor_magic_3.OUT" "VDD" 2879.91
cap "a_1541_n8095#" "a_1975_n6471#" 0.304324
cap "mux_magic_0.OR_magic_0.B" "mux_magic_0.IN1" 0.106231
cap "a_1409_7469#" "D2_7" 34.6424
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 340.787
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 485.259
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.104945
cap "a_4651_3947#" "a_5515_3947#" 9.7216
cap "Q1" "p3_gen_magic_0.xnor_magic_4.OUT" 340.402
cap "a_19841_9774#" "a_19841_8580#" 5.57357
cap "Q6" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 0.387381
cap "a_24059_4877#" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 282.223
cap "a_26038_4932#" "a_27234_4513#" 2.00324
cap "a_24259_4877#" "7b_counter_0.MDFF_7.QB" 0.352489
cap "a_26126_3480#" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 18.9829
cap "Q7" "a_21504_5904#" 480.71
cap "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_0.IN" 163.593
cap "Q6" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 6.68608
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_13353_n2115#" 0.0183723
cap "a_12931_4557#" "a_12931_3363#" 20.6349
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 3.2019
cap "7b_counter_0.MDFF_5.tspc2_magic_0.D" "7b_counter_0.MDFF_4.LD" 8.5118
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "a_19841_3363#" 146.237
cap "a_15865_1059#" "7b_counter_0.MDFF_4.LD" 1.15273
cap "a_19307_6886#" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.119551
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "D2_7" 4.92052
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 166.649
cap "p3_gen_magic_0.xnor_magic_0.OUT" "VDD" 592.422
cap "divide_by_2_0.tg_magic_3.CLK" "mux_magic_0.IN2" 28.1034
cap "a_1957_n7648#" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.0146199
cap "a_5185_2253#" "VDD" 959.921
cap "a_7215_10149#" "CLK" 1.99641
cap "7b_counter_0.MDFF_7.QB" "a_23802_2253#" 0.00238608
cap "p2_gen_magic_0.xnor_magic_3.OUT" "D2_7" 47.4779
cap "a_8411_9730#" "Q2" 0.766152
cap "Q6" "a_19152_6440#" 0.491948
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "a_12931_6276#" 0.926961
cap "a_11279_1124#" "Q5" 0.593383
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_27234_1769#" 0.118269
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "Q4" 1.01311
cap "p2_gen_magic_0.xnor_magic_6.OUT" "D2_5" 68.3704
cap "a_12387_4513#" "7b_counter_0.MDFF_4.LD" 2.08608
cap "a_12387_575#" "Q4" 0.910669
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "p2_gen_magic_0.xnor_magic_3.OUT" 0.244608
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "a_11191_4932#" "D2_2" 43.9036
cap "Q6" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 212.702
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 25.092
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_1.OUT" 10.7981
cap "Q4" "a_13553_n6613#" 4.58489
cap "a_1541_n3150#" "a_1559_n1973#" 190.683
cap "LD" "7b_counter_0.NAND_magic_0.A" 405.505
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p2_gen_magic_0.3_inp_AND_magic_0.A" 0.0327229
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p2_gen_magic_0.3_inp_AND_magic_0.B" 0.263561
cap "Q6" "LD" 1544.73
cap "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_3.OUT" 546.73
cap "OR_magic_2.VOUT" "a_23352_n5390#" 0.267576
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_12387_5792#" 0.138616
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "Q5" 0.5669
cap "a_1559_n6024#" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 63.7775
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 150.184
cap "OR_magic_2.A" "VDD" 5467.16
cap "OR_magic_1.VOUT" "a_30365_3514#" 137.791
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "Q5" 2.20859
cap "Q1" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 4.2613
cap "Q4" "a_13353_n6613#" 20.7265
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_23793_5904#" 1.07804
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "D2_6" 261.939
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_5054_n5540#" 64.9408
cap "a_18891_6886#" "a_19152_6440#" 301.553
cap "Q6" "a_1541_n8095#" 0.134967
cap "a_12387_6986#" "a_12387_5792#" 5.57357
cap "a_23672_3947#" "a_23560_3728#" 43.7667
cap "a_8713_6842#" "CLK" 39.0618
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 0.585421
cap "a_1209_1059#" "a_1209_2253#" 5.57357
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_2749_2092#" 0.20708
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_8955_9774#" 37.6144
cap "a_19152_5956#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 363.339
cap "a_15865_3363#" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1.985
cap "a_9689_6886#" "7b_counter_0.MDFF_5.QB" 0.0189879
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "a_16186_n3644#" 0.0209782
cap "Q6" "a_5185_1059#" 56.2287
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "CLK" 1360.99
cap "7b_counter_0.MDFF_3.QB" "a_4496_9609#" 119.508
cap "a_24059_4877#" "a_24259_4877#" 655.098
cap "D2_1" "a_17405_10149#" 16.115
cap "a_4651_9163#" "a_4496_9609#" 240.883
cap "Q1" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 4.11862
cap "a_1209_7469#" "LD" 224.216
cap "D2_3" "a_18891_1669#" 33.5402
cap "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.LD" 0.0309488
cap "a_2749_4932#" "a_1209_3363#" 0.0750518
cap "a_21381_3524#" "Q4" 4.61657
cap "a_2749_3524#" "D2_5" 42.2355
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "Q5" 5.18828
cap "Q6" "a_1409_7469#" 2.00497
cap "Q7" "a_8411_9730#" 22.5796
cap "7b_counter_0.MDFF_5.LD" "a_15865_6276#" 0.395972
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "Q4" 25.7339
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "Q5" 553.421
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 33.0712
cap "a_16186_n8142#" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.087059
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 163.593
cap "Q3" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.233365
cap "a_8713_1625#" "D2_6" 25.7583
cap "Q3" "a_12387_575#" 0.211681
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_18891_6886#" 0.00322445
cap "a_16065_7470#" "7b_counter_0.MDFF_6.QB" 2.00497
cap "7b_counter_0.MDFF_5.LD" "a_19841_8580#" 224.142
cap "a_8713_6842#" "a_9412_5956#" 13.4336
cap "DFF_magic_0.tg_magic_0.IN" "VDD" 995.698
cap "a_20171_6886#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 125.951
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "VDD" 1226.18
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.3_inp_AND_magic_0.C" 0.0502605
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_counter_0.MDFF_4.LD" 6.45251
cap "Q1" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 4.34228
cap "a_1209_3363#" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 0.0757317
cap "D2_5" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 110.195
cap "Q1" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 14.8498
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_12590_n7648#" 2.93915
cap "D2_4" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.578014
cap "P2" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 28.1097
cap "D2_1" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 15.1988
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.0447438
cap "a_27778_4557#" "7b_counter_0.MDFF_4.LD" 3.06795
cap "7b_counter_0.MDFF_1.QB" "a_15865_2253#" 0.88489
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 1.07492
cap "a_16065_7470#" "a_15865_7470#" 299.584
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 2.40229
cap "p3_gen_magic_0.P3" "D2_1" 139.604
cap "a_8713_6842#" "a_6725_7308#" 1.51704
cap "Q6" "p2_gen_magic_0.xnor_magic_3.OUT" 45.457
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "Q4" 5.63427
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "Q5" 0.518273
cap "a_26126_1124#" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "a_34156_n889#" "divide_by_2_1.tg_magic_3.CLK" 0.792112
cap "a_1409_7469#" "a_1209_7469#" 299.584
cap "divide_by_2_0.tg_magic_3.CLK" "VDD" 4195.88
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "VDD" 1237.82
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D2_1" 0.398109
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 0.011678
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "Q5" 11.0335
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "D2_3" 19.4898
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "VDD" 1366.42
cap "a_1559_n6024#" "a_1957_n7648#" 0.300763
cap "DFF_magic_0.tg_magic_3.OUT" "a_26038_684#" 0.0854967
cap "Q7" "a_21381_10149#" 17.8183
cap "D2_4" "a_23258_1769#" 244.434
cap "D2_3" "a_19307_6886#" 3.3633
cap "a_14556_n3644#" "D2_1" 0.557574
cap "a_11708_n2115#" "VDD" 12.5929
cap "a_14756_n3644#" "VDD" 50.6132
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 178.114
cap "D2_5" "a_8523_n3597#" 3.21662
cap "a_5036_n3150#" "a_5452_n3150#" 2.22258
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "Q4" 13.3266
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q5" 3.75586
cap "a_32616_n1264#" "mux_magic_0.IN1" 412.086
cap "Q3" "a_21381_3524#" 158.586
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_8825_1669#" 1.26777
cap "a_1559_n1526#" "a_1975_n1973#" 13.0214
cap "a_1559_n1042#" "p2_gen_magic_0.xnor_magic_3.OUT" 457.196
cap "a_5036_n3150#" "Q2" 1.35881
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_4.OUT" 237.944
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_8643_n1042#" 90.7214
cap "Q6" "a_5185_2253#" 1.40725
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "Q4" 208.805
cap "a_12387_3319#" "Q5" 43.2807
cap "a_27778_3363#" "7b_counter_0.MDFF_7.QB" 2.00497
cap "a_16065_8580#" "a_16065_9774#" 20.6349
cap "a_1559_n1973#" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.734898
cap "D2_4" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 31.2388
cap "a_27234_3319#" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 1.985
cap "a_15865_9774#" "Q2" 0.681534
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_4.LD" 2.20985
cap "divide_by_2_0.tg_magic_0.IN" "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "D2_2" "VDD" 4192.98
cap "a_23352_n6798#" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 3.96268
cap "p2_gen_magic_0.xnor_magic_0.OUT" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 1.02134
cap "a_23802_2253#" "7b_counter_0.MDFF_4.LD" 36.9261
cap "D2_6" "a_11279_8697#" 12.7456
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "D2_1" 0.345845
cap "Q1" "a_16065_3363#" 10.754
cap "Q5" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.61424
cap "a_8825_6886#" "D2_6" 0.511402
cap "a_12387_9730#" "VDD" 915.238
cap "Q3" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 7.77491
cap "Q1" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 8.15971
cap "a_8643_n1526#" "p2_gen_magic_0.xnor_magic_0.OUT" 417.891
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.130274
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.0461353
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "D2_2" 3.79939
cap "p2_gen_magic_0.xnor_magic_6.OUT" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.631141
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_14756_n8142#" 0.790586
cap "a_5036_n7648#" "a_5036_n8095#" 14.2326
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_5036_n8579#" 66.0635
cap "a_1559_n6024#" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 0.00669038
cap "LD" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 4.70085
cap "D2_5" "a_12174_n8579#" 7.72344
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "Q2" 50.9442
cap "a_15865_8580#" "VDD" 821.356
cap "a_13769_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 200.301
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "p2_gen_magic_0.3_inp_AND_magic_0.C" 1.44652
cap "7b_counter_0.MDFF_3.QB" "a_5515_9163#" 183.194
cap "a_16386_n3644#" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 17.1094
cap "a_12931_3363#" "VDD" 12.2141
cap "a_4651_9163#" "a_5515_9163#" 9.7216
cap "a_12174_n7648#" "p3_gen_magic_0.xnor_magic_0.OUT" 1.98628
cap "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.xnor_magic_3.OUT" 52.9499
cap "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.00878202
cap "a_15865_9774#" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.192729
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_21381_8741#" 36.6129
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "VDD" 1211.03
cap "D2_5" "D2_3" 3473.91
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "D2_2" 139.822
cap "D2_4" "D2_3" 1587.57
cap "Q7" "a_15865_9774#" 0.600316
cap "a_11279_6341#" "Q2" 132.132
cap "7b_counter_0.MDFF_5.tspc2_magic_0.D" "CLK" 3.74637
cap "a_5452_n7648#" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 5.7007
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.450132
cap "D2_4" "a_1541_n7648#" 0.257838
cap "7b_counter_0.MDFF_5.LD" "a_17405_8741#" 13.9416
cap "Q3" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 478.529
cap "a_15865_1059#" "CLK" 0.227981
cap "a_2749_10148#" "D2_1" 3.23673
cap "Q1" "a_6725_684#" 7.5049
cap "a_12387_5792#" "7b_counter_0.MDFF_4.LD" 1.01911
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "VDD" 1426.28
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_8411_3319#" 0.465165
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "CLK" 0.183396
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "D2_6" 8.14176
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 1.9941e-05
cap "a_1559_n6024#" "Q5" 0.744802
cap "Q6" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.213455
cap "a_9212_5956#" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.0562095
cap "a_12387_4513#" "CLK" 16.0285
cap "D2_4" "a_26126_3480#" 85.2366
cap "p2_gen_magic_0.xnor_magic_4.OUT" "p2_gen_magic_0.xnor_magic_3.OUT" 871.612
cap "D2_6" "a_9059_n6471#" 0.105166
cap "CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 245.998
cap "7b_counter_0.MDFF_4.QB" "D2_3" 267.518
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "Q4" 8.10875
cap "7b_counter_0.MDFF_0.QB" "a_2749_4932#" 19.5391
cap "a_1209_4557#" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 0.192729
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "a_2749_3524#" 0.0240125
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "VDD" 1387.49
cap "a_1409_4557#" "a_1409_3363#" 20.6349
cap "a_9412_739#" "D2_6" 12.3017
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p2_gen_magic_0.AND2_magic_1.A" 424.155
cap "a_9412_5956#" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 120.019
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_5036_n4081#" 66.0635
cap "a_1209_4557#" "Q7" 0.990987
cap "Q7" "a_8955_9774#" 26.3382
cap "Q6" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 16.1756
cap "DFF_magic_0.tg_magic_3.OUT" "OR_magic_2.A" 7.98385
cap "p2_gen_magic_0.3_inp_AND_magic_0.C" "D2_1" 4.75888
cap "p2_gen_magic_0.xnor_magic_1.OUT" "a_1957_n3150#" 64.0602
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1541_n3597#" 83.6648
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_5.OUT" 15.5055
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_8523_n3150#" 4.63062
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_6.OUT" 200.659
cap "a_2749_8740#" "a_1209_8579#" 1.52867
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "D2_7" 3.66258
cap "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" "VDD" 1796.05
cap "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 19.312
cap "D2_5" "p2_gen_magic_0.3_inp_AND_magic_0.A" 6.5582
cap "D2_4" "a_27234_1769#" 11.9205
cap "a_8411_3319#" "a_8713_1625#" 0.30255
cap "7b_counter_0.MDFF_5.QB" "a_11279_3480#" 7.14438
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "VDD" 1073.23
cap "7b_counter_0.MDFF_7.tspc2_magic_0.D" "CLK" 0.154003
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "p2_gen_magic_0.xnor_magic_3.OUT" 0.155498
cap "D2_4" "a_1975_n1973#" 5.7007
cap "p2_gen_magic_0.xnor_magic_1.OUT" "CLK" 150.366
cap "D2_4" "p2_gen_magic_0.3_inp_AND_magic_0.A" 6.95143
cap "a_2749_3524#" "a_4235_3947#" 2.1175
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "a_8955_8580#" 16.9668
cap "a_12387_6986#" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 1.1576
cap "a_15865_9774#" "a_16065_9774#" 298.29
cap "a_4496_9609#" "a_5515_9163#" 43.7667
cap "a_9212_739#" "a_9689_1669#" 161.13
cap "D2_4" "a_23793_5904#" 6.83168
cap "a_7303_3480#" "Q7" 39.0807
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 1.1198
cap "a_12174_n8095#" "Q4" 95.4371
cap "a_8523_n8095#" "Q5" 88.3203
cap "Q6" "D2_2" 58.991
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 413.248
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_15865_1059#" 279.825
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_4235_3947#" 671.058
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_18891_1669#" 0.715869
cap "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "DFF_magic_0.tg_magic_1.IN" 0.0462925
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_8523_n3597#" 0.162923
cap "D2_4" "7b_counter_0.3_inp_AND_magic_0.B" 6.27181
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "CLK" 52.9243
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 1.08097
cap "7b_counter_0.MDFF_5.LD" "a_11279_8697#" 1.15224
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_11191_10149#" 189.314
cap "a_27778_3363#" "7b_counter_0.MDFF_4.LD" 37.7862
cap "a_5385_7469#" "Q7" 14.6246
cap "a_13769_n6613#" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 200.301
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "p3_gen_magic_0.3_inp_AND_magic_0.C" 1.42384
cap "Q5" "D2_1" 430.153
cap "mux_magic_0.OR_magic_0.A" "a_32816_n1264#" 0.926961
cap "mux_magic_0.OR_magic_0.B" "a_34156_n2297#" 431.521
cap "a_12387_6986#" "a_11279_6341#" 1.52867
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "CLK" 857.164
cap "a_1409_2253#" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 0.177344
cap "a_1209_2253#" "a_2749_2092#" 1.52867
cap "7b_counter_0.MDFF_4.QB" "p2_gen_magic_0.3_inp_AND_magic_0.A" 0.0465642
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D2_7" 1052.5
cap "DFF_magic_0.tg_magic_3.OUT" "DFF_magic_0.tg_magic_0.IN" 859.117
cap "7b_counter_0.MDFF_5.LD" "a_8825_6886#" 0.848817
cap "a_12387_9730#" "Q6" 0.301389
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_8523_n7648#" 0.155496
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "Q4" 1.62173
cap "a_12387_8536#" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 1.1576
cap "7b_counter_0.MDFF_1.QB" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 3.68139
cap "a_27778_4557#" "CLK" 0.0373329
cap "a_21381_3524#" "Q7" 1.05264
cap "p3_gen_magic_0.xnor_magic_3.OUT" "D2_6" 0.514264
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_counter_0.MDFF_4.LD" 0.515223
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_15865_1059#" 0.137072
cap "a_8643_n1526#" "a_9059_n1973#" 11.5142
cap "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "divide_by_2_0.tg_magic_1.IN" 0.561448
cap "divide_by_2_0.tg_magic_2.IN" "divide_by_2_0.tg_magic_3.IN" 973.398
cap "a_17405_7309#" "VDD" 948.63
cap "a_16065_2253#" "7b_counter_0.MDFF_4.LD" 37.6865
cap "mux_magic_0.AND2_magic_0.A" "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 0.0432134
cap "p2_gen_magic_0.AND2_magic_1.A" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.0958205
cap "a_12387_1769#" "D2_2" 2.04764
cap "a_14556_n8142#" "a_16386_n8142#" 1.07047
cap "a_16186_n8142#" "a_14756_n8142#" 0.321289
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_counter_0.MDFF_0.QB" 18.0262
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 10.522
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 0.6945
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "Q2" 0.023186
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "LD" 0.550802
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 164.97
cap "7b_counter_0.MDFF_0.QB" "a_5515_3947#" 188.214
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.C" 235.618
cap "LD" "a_1409_6275#" 3.6551
cap "a_8713_1625#" "Q4" 1.12549
cap "a_1209_1059#" "Q4" 251.71
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "Q5" 2.90279
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_8411_9730#" 149.276
cap "Q1" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 12.4358
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1559_n5540#" 0.016619
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D2_3" 0.973562
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "VDD" 1180.54
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "Q7" 7.21174
cap "a_4496_10093#" "VDD" 768.95
cap "a_15865_4557#" "Q2" 250.956
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" "CLK" 2.24897
cap "a_24185_7877#" "VDD" 20.9794
cap "a_5054_n6471#" "Q5" 578.984
cap "Q3" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0.474861
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_12590_n3150#" 0.609565
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p2_gen_magic_0.AND2_magic_1.A" 258.463
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_8523_n3597#" 63.7775
cap "Q6" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 42.6845
cap "D2_6" "a_11191_4932#" 1.16808
cap "a_23802_2253#" "CLK" 67.3607
cap "a_16065_1059#" "VDD" 61.6606
cap "a_21381_3524#" "7b_counter_0.MDFF_7.QB" 2.96165
cap "a_20171_1669#" "D2_3" 0.445011
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_5385_2253#" 7.49203
cap "a_11492_n2115#" "p2_gen_magic_0.xnor_magic_3.OUT" 1.36064
cap "a_5515_3947#" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 1.26777
cap "a_11708_n2115#" "p2_gen_magic_0.xnor_magic_4.OUT" 58.0123
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_1.OUT" 1.31305
cap "p3_gen_magic_0.xnor_magic_6.OUT" "VDD" 1341.51
cap "D2_3" "a_11492_n6613#" 0.811542
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_2749_7308#" 1.37059
cap "a_1409_7469#" "a_1409_6275#" 20.6349
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "a_1209_6275#" 0.192729
cap "a_5470_n1973#" "D2_3" 5.7007
cap "a_12931_7470#" "VDD" 2.5225
cap "D2_3" "p3_gen_magic_0.3_inp_AND_magic_0.B" 7.21197
cap "a_26126_1124#" "VDD" 941.683
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "D2_3" 2.26506
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "Q6" 6.50759
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "D2_5" 0.117706
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 6.90037
cap "a_15865_6276#" "Q2" 0.12853
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D2_7" 0.927261
cap "a_1409_9773#" "a_1209_8579#" 2.89001
cap "a_20041_8580#" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 0.177344
cap "p2_gen_magic_0.xnor_magic_4.OUT" "D2_2" 243.893
cap "DFF_magic_0.tg_magic_3.CLK" "VDD" 4204.9
cap "Q3" "a_8713_1625#" 0.0858024
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "p2_gen_magic_0.xnor_magic_5.OUT" 0.019923
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_6.OUT" 0.224456
cap "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "a_12931_8580#" 1.03371
cap "Q2" "a_19841_8580#" 0.0157275
cap "CLK" "7b_counter_0.3_inp_AND_magic_0.A" 0.268621
cap "Q3" "a_1209_1059#" 0.839052
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.MDFF_7.QB" 45.2706
cap "LD" "7b_counter_0.3_inp_AND_magic_0.VOUT" 163.419
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_7.QB" 0.699775
cap "a_5054_n6024#" "Q2" 88.3203
cap "a_12387_4513#" "a_12387_3319#" 5.57357
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "D2_4" 14.268
cap "a_6725_684#" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 189.314
cap "p3_gen_magic_0.xnor_magic_6.OUT" "D2_7" 1.80604
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "a_23258_575#" 149.276
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.23584
cap "Q1" "p2_gen_magic_0.xnor_magic_0.OUT" 151.292
cap "D2_4" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 13.8728
cap "OR_magic_2.VOUT" "OR_magic_2.A" 2.66961
cap "a_12387_5792#" "CLK" 16.0285
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D2_3" 0.609857
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0822693
cap "a_12174_n4081#" "D2_2" 1.21486
cap "a_13769_n2115#" "D2_6" 0.0508129
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 0.0488519
cap "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "D2_1" 1.75314
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_4.LD" 1.32563
cap "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "VDD" 1086.51
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "a_21381_10149#" 189.314
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 532.871
cap "Q1" "a_8523_n4081#" 7.19694
cap "p3_gen_magic_0.xnor_magic_1.B" "a_1541_n8095#" 309.723
cap "a_26038_4932#" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 0.108308
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_counter_0.MDFF_7.QB" 305.315
cap "a_34156_n2297#" "a_32616_n1264#" 0.0753894
cap "a_32816_n1264#" "mux_magic_0.AND2_magic_0.A" 37.5827
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "a_7215_4932#" 189.314
cap "a_8411_4513#" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 243.646
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 1.08097
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 0.0488519
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "p2_gen_magic_0.3_inp_AND_magic_0.A" 1.00423
cap "OUT1" "a_32616_n2458#" 0.0757317
cap "Q7" "a_19841_8580#" 0.89871
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_4.LD" 0.0109723
cap "a_17405_3524#" "D2_3" 6.46134
cap "a_1209_9773#" "VDD" 915.02
cap "a_12387_575#" "7b_counter_0.MDFF_4.LD" 0.395972
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q5" 134.657
cap "a_5036_n4081#" "VDD" 508.913
cap "a_11292_n6613#" "D2_3" 15.3637
cap "a_1209_2253#" "VDD" 807.784
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "Q5" 2.37081
cap "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q4" 1.01311
cap "a_8411_9730#" "CLK" 0.657594
cap "a_8939_n3150#" "VDD" 1.79784
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_11279_8697#" 0.20708
cap "a_17405_7309#" "a_18891_6886#" 2.1175
cap "p2_gen_magic_0.xnor_magic_5.OUT" "D2_5" 1103.79
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "a_13769_n6613#" 24.7297
cap "a_16065_8580#" "CLK" 144.86
cap "a_12590_n7648#" "Q4" 1.05812
cap "a_9689_6886#" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.132408
cap "p2_gen_magic_0.xnor_magic_5.OUT" "D2_4" 7.61464
cap "Q5" "a_8643_n6471#" 0.378257
cap "a_23258_1769#" "a_22150_1124#" 1.52867
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.349992
cap "divide_by_2_0.tg_magic_3.IN" "divide_by_2_0.tg_magic_1.IN" 1170.13
cap "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_3.CLK" 594.13
cap "a_8643_n1526#" "Q5" 0.0651351
cap "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "D2_2" 55.2445
cap "P2" "DFF_magic_0.D" 627.139
cap "D2_6" "VDD" 6151.3
cap "OR_magic_1.VOUT" "OR_magic_2.A" 58.1981
cap "a_27778_3363#" "CLK" 2.09201
cap "a_1209_9773#" "D2_7" 24.5059
cap "p2_gen_magic_0.xnor_magic_3.OUT" "a_13353_n2115#" 1.97695
cap "a_5036_n4081#" "D2_7" 7.72344
cap "a_12387_9730#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.0162546
cap "a_1209_2253#" "D2_7" 12.1712
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "p2_gen_magic_0.AND2_magic_1.A" 0.0355158
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_1559_n1042#" 66.0635
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.0940318
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_8955_9774#" 0.926961
cap "a_11492_n2115#" "a_11708_n2115#" 329.078
cap "a_17405_7309#" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 431.521
cap "a_15865_3363#" "a_15865_4557#" 5.57357
cap "a_14556_n3644#" "a_16386_n3644#" 1.07047
cap "a_16186_n3644#" "a_14756_n3644#" 0.321289
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_24059_4877#" 0.0193783
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "CLK" 5.19243
cap "LD" "a_1409_9773#" 3.69568
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "a_26126_3480#" 0.0240125
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.234368
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p3_gen_magic_0.3_inp_AND_magic_0.A" 0.140151
cap "D2_1" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 12.9258
cap "Q1" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 0.258005
cap "a_19841_9774#" "VDD" 902.903
cap "a_1209_4557#" "a_1209_3363#" 5.57357
cap "a_19841_4557#" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.074818
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "D2_5" 2.13373
cap "a_1209_1059#" "Q2" 0.201371
cap "DFF_magic_0.tg_magic_1.IN" "DFF_magic_0.D" 67.4185
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "Q5" 14.7583
cap "Q3" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.256069
cap "Q3" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 369.964
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_21504_5904#" 0.395981
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "D2_6" 44.265
cap "a_8825_1669#" "D2_6" 0.792612
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "P2" 0.0522531
cap "a_14756_n8142#" "p3_gen_magic_0.3_inp_AND_magic_0.C" 2.2799
cap "a_16386_n8142#" "p3_gen_magic_0.3_inp_AND_magic_0.B" 0.680697
cap "a_11492_n2115#" "D2_2" 8.91478
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "VDD" 1203.41
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.MDFF_4.LD" 40.8082
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_8955_3363#" 0.0546428
cap "a_5470_n6471#" "Q2" 0.0248372
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 7.06387
cap "D2_4" "a_12931_1059#" 3.80916
cap "a_32816_n1264#" "D2_1" 3.06795
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_12174_n7648#" 143.702
cap "D2_1" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 59.1211
cap "Q1" "a_9059_n1973#" 1.2829
cap "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 2039.71
cap "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1.08097
cap "a_17405_8741#" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 431.521
cap "7b_counter_0.MDFF_1.QB" "a_16065_1059#" 159.17
cap "a_26126_1124#" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.20708
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "VDD" 1377.68
cap "divide_by_2_1.tg_magic_3.IN" "VDD" 2622.11
cap "a_8411_3319#" "a_7215_4932#" 0.0750518
cap "p3_gen_magic_0.xnor_magic_3.OUT" "Q4" 2.0632
cap "p3_gen_magic_0.xnor_magic_4.OUT" "Q5" 477.574
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D2_3" 0.621433
cap "a_8411_8536#" "D2_2" 318.21
cap "7b_counter_0.DFF_magic_0.tg_magic_2.IN" "OR_magic_2.A" 0.0296301
cap "DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.0742731
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "Q5" 0.256935
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_5036_n7648#" 0.155496
cap "a_8643_n1973#" "VDD" 1.39645
cap "a_12931_2253#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 0.177344
cap "a_12174_n3597#" "VDD" 183.91
cap "a_1209_1059#" "Q7" 44.4816
cap "D2_5" "p2_gen_magic_0.AND2_magic_1.A" 276.014
cap "7b_counter_0.MDFF_4.QB" "a_12931_1059#" 159.847
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_counter_0.MDFF_4.LD" 111.883
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_15865_1059#" 0.0162546
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "D2_2" 1.79281
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_9212_739#" 0.0193783
cap "7b_counter_0.NAND_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 606.39
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" "VDD" 1252.06
cap "p2_gen_magic_0.xnor_magic_1.OUT" "D2_1" 534.259
cap "Q6" "a_5036_n4081#" 14.8589
cap "a_11292_n2115#" "p2_gen_magic_0.xnor_magic_3.OUT" 473.167
cap "mux_magic_0.IN2" "mux_magic_0.IN1" 3.89514
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 1.08097
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D2_5" 140.212
cap "a_16065_2253#" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 1.03371
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "Q1" 0.794493
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_12387_9730#" 149.276
cap "D2_4" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 248.686
cap "a_24536_3947#" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 4.5739
cap "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_3.OUT" 544.813
cap "CLK" "a_15865_9774#" 243.646
cap "a_12387_8536#" "D2_2" 11.9205
cap "D2_1" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 124.591
cap "a_15865_4557#" "7b_counter_0.MDFF_4.LD" 2.08608
cap "a_24003_10051#" "VDD" 36.3845
cap "a_27778_1059#" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 37.6144
cap "a_8825_6886#" "Q2" 2.19143
cap "a_8523_n8095#" "a_8523_n8579#" 33.5366
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "D2_1" 1.09338
cap "a_12387_9730#" "a_12387_8536#" 5.57357
cap "7b_counter_0.MDFF_5.LD" "a_29512_8496#" 409.654
cap "Q1" "a_8955_3363#" 11.8161
cap "7b_counter_0.MDFF_5.LD" "VDD" 21117.2
cap "Q5" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 289.682
cap "Q6" "D2_6" 68.0214
cap "D2_3" "a_5036_n8095#" 0.301304
cap "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "VDD" 1232.45
cap "Q3" "p3_gen_magic_0.xnor_magic_3.OUT" 148.989
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_12174_n8095#" 63.7775
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_1559_n6471#" 107.246
cap "a_1541_n3597#" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.172718
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "CLK" 66.8496
cap "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "D2_4" 2.73104
cap "DFF_magic_0.D" "a_27567_8496#" 605.826
cap "a_15865_6276#" "7b_counter_0.MDFF_4.LD" 1.01911
cap "a_1409_8579#" "VDD" 12.2141
cap "a_13553_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.C" 1.36064
cap "a_13769_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.B" 121.479
cap "a_16386_n3644#" "p2_gen_magic_0.3_inp_AND_magic_0.C" 2.63455
cap "a_19841_3363#" "VDD" 921.92
cap "a_5054_n1042#" "Q2" 3.40973
cap "a_1209_4557#" "CLK" 1.6756
cap "CLK" "a_8955_9774#" 0.455412
cap "a_5452_n7648#" "p3_gen_magic_0.xnor_magic_4.OUT" 0.737541
cap "a_19841_4557#" "D2_3" 0.539529
cap "a_8523_n7648#" "p3_gen_magic_0.xnor_magic_0.OUT" 37.4484
cap "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1.08097
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_19841_3363#" 29.3856
cap "p3_gen_magic_0.xnor_magic_1.OUT" "VDD" 1586.18
cap "a_9212_739#" "D2_2" 1.07741
cap "D2_5" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 53.6539
cap "a_1209_6275#" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.0162546
cap "Q6" "a_19841_9774#" 0.371575
cap "Q7" "a_11279_8697#" 6.68489
cap "a_11279_6341#" "CLK" 9.6
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "Q2" 49.6214
cap "a_8825_6886#" "Q7" 2.01886
cap "a_8411_3319#" "VDD" 921.912
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "VDD" 1192.94
cap "a_12387_1769#" "D2_6" 261.924
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.B" 0.00693631
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "Q5" 2.10987
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 6.65154
cap "Q6" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 10.3805
cap "a_5054_n1973#" "Q2" 305.824
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "Q5" 1.40217
cap "a_24536_3947#" "a_24259_4877#" 1.64266
cap "a_1409_8579#" "D2_7" 201.402
cap "a_19152_6440#" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 12.716
cap "CLK" "a_13353_n6613#" 1.33096
cap "a_13769_n2115#" "Q4" 7.21857
cap "7b_counter_0.MDFF_0.QB" "a_1209_4557#" 277.8
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1.08097
cap "p3_gen_magic_0.xnor_magic_1.OUT" "D2_7" 1684.14
cap "D2_5" "a_4496_4393#" 0.0550929
cap "a_17405_4932#" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 414.018
cap "a_5385_7469#" "CLK" 1.2671
cap "LD" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.547
cap "7b_counter_0.MDFF_1.QB" "D2_6" 43.8682
cap "a_5185_6275#" "Q7" 37.6983
cap "a_9412_5956#" "a_11279_6341#" 0.0138854
cap "a_2749_10148#" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 2.15008
cap "a_2749_8740#" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 134.004
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1541_n4081#" 66.0635
cap "D2_2" "a_12931_8580#" 40.1361
cap "mux_magic_0.IN1" "VDD" 6473.39
cap "a_1559_n1973#" "D2_1" 0.369824
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "P2" 0.06965
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_5452_n3150#" 5.7007
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_5.OUT" 0.0372908
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "D2_7" 9.34858
cap "p2_gen_magic_0.3_inp_AND_magic_0.B" "VDD" 747.882
cap "D2_4" "a_18891_1669#" 16.3475
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.878428
cap "LD" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 84.7195
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "VDD" 1035.33
cap "a_21381_3524#" "CLK" 3.24928
cap "a_11279_1124#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 36.6129
cap "Q7" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 3.32143
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "Q2" 1.50838
cap "D2_4" "a_1559_n1526#" 238.982
cap "a_12387_575#" "a_11279_1124#" 0.0753894
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5036_n7648#" 107.246
cap "a_12174_n3150#" "p2_gen_magic_0.xnor_magic_0.OUT" 1.98628
cap "p2_gen_magic_0.xnor_magic_6.OUT" "p2_gen_magic_0.xnor_magic_3.OUT" 52.9499
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_4235_3947#" 0.00322445
cap "7b_counter_0.MDFF_0.QB" "a_7303_3480#" 4.96563
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_4496_4877#" 0.129046
cap "7b_counter_0.DFF_magic_0.tg_magic_0.IN" "VDD" 995.698
cap "a_17405_684#" "a_15865_1059#" 2.00324
cap "Q1" "Q5" 827.613
cap "VDD" "7b_counter_0.3_inp_AND_magic_0.C" 1446.01
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "a_2749_4932#" 0.423218
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 6.19382
cap "7b_counter_0.NAND_magic_0.A" "a_24003_10051#" 98.209
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.LD" 84.6885
cap "p2_gen_magic_0.xnor_magic_4.OUT" "D2_6" 42.4105
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "a_12931_1059#" 37.6144
cap "a_11292_n2115#" "a_11708_n2115#" 278.913
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 17.6646
cap "a_8713_6842#" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.61555
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "D2_5" 60.2914
cap "a_27234_3319#" "7b_counter_0.MDFF_4.LD" 224.216
cap "p2_gen_magic_0.xnor_magic_5.OUT" "a_11292_n6613#" 0.00692442
cap "mux_magic_0.OR_magic_0.A" "mux_magic_0.OR_magic_0.B" 178.114
cap "a_13553_n6613#" "p3_gen_magic_0.3_inp_AND_magic_0.C" 1.36064
cap "a_13769_n6613#" "p3_gen_magic_0.3_inp_AND_magic_0.B" 121.479
cap "a_5185_7469#" "Q7" 35.3899
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 178.114
cap "a_12387_6986#" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 146.237
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "CLK" 659.865
cap "a_1209_2253#" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 146.237
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D2_7" 28.8486
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.NAND_magic_0.A" 168.841
cap "Q4" "VDD" 13062.2
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "CLK" 0.12254
cap "7b_counter_0.MDFF_5.LD" "Q6" 157.166
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_7303_3480#" 1.34217
cap "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_counter_0.NAND_magic_0.A" 341.127
cap "p3_gen_magic_0.xnor_magic_3.OUT" "Q2" 288.947
cap "p3_gen_magic_0.3_inp_AND_magic_0.B" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 23.2534
cap "p3_gen_magic_0.3_inp_AND_magic_0.C" "a_13353_n6613#" 536.475
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 81.4582
cap "a_11292_n2115#" "D2_2" 36.5715
cap "p2_gen_magic_0.3_inp_AND_magic_0.C" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 18.873
cap "a_13353_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 123.738
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "a_19841_8580#" 146.237
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 2.75321
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1559_n6471#" 2.74056
cap "LD" "a_21381_8741#" 0.0160195
cap "a_8713_1625#" "7b_counter_0.MDFF_4.LD" 6.63997
cap "Q6" "p3_gen_magic_0.xnor_magic_1.OUT" 0.467231
cap "p2_gen_magic_0.AND2_magic_1.A" "p3_gen_magic_0.3_inp_AND_magic_0.B" 0.0250513
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 0.964405
cap "a_15865_7470#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.052803
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 859.117
cap "Q4" "D2_7" 319.779
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "CLK" 70.4764
cap "Q1" "a_22991_5885#" 216.721
cap "a_8523_n7648#" "D2_2" 0.184931
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "Q4" 1.44496
cap "a_6725_684#" "Q5" 18.4929
cap "Q6" "a_8411_3319#" 0.170419
cap "a_19152_6440#" "D2_3" 26.4111
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "VDD" 1239.2
cap "a_1541_n8579#" "VDD" 428.164
cap "D2_5" "a_14556_n8142#" 1.80155
cap "a_8411_9730#" "D2_1" 0.27262
cap "7b_counter_0.MDFF_5.QB" "D2_2" 63.9796
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D2_3" 53.0925
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "VDD" 1314.18
cap "a_15865_4557#" "CLK" 0.356393
cap "LD" "D2_3" 16.7356
cap "Q3" "VDD" 9259.96
cap "p3_gen_magic_0.xnor_magic_3.OUT" "Q7" 0.62361
cap "a_1559_n6471#" "Q5" 582.233
cap "Q5" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.494576
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5036_n3597#" 63.7775
cap "a_2749_2092#" "Q7" 14.0017
cap "a_15865_2253#" "D2_3" 267.131
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_5185_2253#" 0.465165
cap "a_4651_3947#" "a_4496_4877#" 1.64266
cap "a_8643_n1973#" "p2_gen_magic_0.xnor_magic_4.OUT" 0.745627
cap "a_9059_n1973#" "p2_gen_magic_0.xnor_magic_0.OUT" 77.3125
cap "a_12931_4557#" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 0.926961
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 5.76341
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_1.OUT" 1.33546
cap "p3_gen_magic_0.xnor_magic_5.OUT" "VDD" 2205.12
cap "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "VDD" 1090.61
cap "D2_4" "D2_5" 80.17
cap "D2_6" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 502.796
cap "a_2749_8740#" "a_4496_10093#" 0.0138854
cap "a_12590_n7648#" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.609565
cap "a_1541_n8095#" "a_1541_n7648#" 4.57391
cap "p3_gen_magic_0.AND2_magic_1.A" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 257.594
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "CLK" 1333.54
cap "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "CLK" 0.240962
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "D2_7" 4.84743
cap "a_1541_n8579#" "D2_7" 62.7836
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "DFF_magic_0.D" 0.204307
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "D2_3" 14.4682
cap "a_2749_5900#" "VDD" 1558.12
cap "7b_counter_0.MDFF_1.QB" "a_19841_3363#" 0.210312
cap "a_5185_1059#" "D2_3" 1.47169
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "Q6" 20.4996
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 15.7439
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "D2_6" 1.98871
cap "a_8411_4513#" "D2_6" 18.9585
cap "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "DFF_magic_0.D" 313.982
cap "Q3" "D2_7" 1153.94
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "VDD" 1857.48
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_15865_6276#" 0.0162546
cap "OR_magic_2.A" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 0.148872
cap "Q3" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 0.405884
cap "a_12174_n3597#" "a_12174_n4081#" 33.5366
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_5.OUT" 0.0132996
cap "p2_gen_magic_0.AND2_magic_1.A" "a_11292_n6613#" 0.150933
cap "a_24185_7877#" "7b_counter_0.3_inp_AND_magic_0.VOUT" 0.0189879
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "a_21381_3524#" 36.6129
cap "7b_counter_0.NAND_magic_0.A" "7b_counter_0.3_inp_AND_magic_0.C" 2.96133
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_11708_n2115#" 6.56382
cap "a_5054_n5540#" "Q2" 4.39748
cap "a_5054_n1042#" "a_5054_n1526#" 33.5366
cap "p3_gen_magic_0.xnor_magic_5.OUT" "D2_7" 314.599
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_14756_n3644#" 128.771
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_11292_n6613#" 0.0284479
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_4.OUT" 0.134564
cap "D2_4" "7b_counter_0.MDFF_4.QB" 1039.73
cap "Q3" "a_1975_n6471#" 0.0248372
cap "a_11279_1124#" "a_11191_684#" 479.729
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "CLK" 1.11442
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "VDD" 1276.97
cap "a_26038_684#" "a_27234_1769#" 0.0750518
cap "a_20171_1669#" "a_18891_1669#" 7.20153
cap "a_19307_1669#" "a_19152_1223#" 240.883
cap "7b_counter_0.MDFF_6.QB" "a_21504_5904#" 47.1388
cap "Q6" "Q4" 265.604
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_17405_5901#" 0.108308
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "a_11279_3480#" 431.521
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "a_11191_4932#" 414.018
cap "a_4235_3947#" "a_4496_4393#" 301.553
cap "a_12387_4513#" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 279.825
cap "a_16186_n3644#" "D2_6" 0.890324
cap "a_19152_6440#" "7b_counter_0.3_inp_AND_magic_0.B" 0.0087521
cap "a_27778_1059#" "VDD" 56.7539
cap "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" "OR_magic_1.VOUT" 0.240962
cap "p2_gen_magic_0.xnor_magic_3.OUT" "D2_3" 81.1864
cap "p2_gen_magic_0.xnor_magic_6.OUT" "D2_2" 200.027
cap "a_7215_4932#" "Q7" 20.0066
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.204806
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.xnor_magic_6.OUT" 53.3322
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_counter_0.MDFF_4.LD" 3.12871
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 178.114
cap "a_5054_n1973#" "a_5054_n1526#" 13.6652
cap "mux_magic_0.OR_magic_0.A" "a_32616_n1264#" 149.276
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 178.114
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" "a_8411_4513#" 0.192729
cap "a_8643_n1526#" "a_8643_n1042#" 33.5366
cap "LD" "7b_counter_0.3_inp_AND_magic_0.B" 9.81096
cap "a_24401_7877#" "a_23985_7877#" 278.913
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 3.24908
cap "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 3.17086
cap "Q1" "a_8523_n3150#" 62.2383
cap "a_34156_n889#" "a_32616_n2458#" 0.0750518
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_4.LD" 1.20652
cap "a_1559_n1042#" "Q4" 0.0699184
cap "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "7b_counter_0.MDFF_4.LD" 446.08
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q5" 0.769596
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "D2_7" 87.7183
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.183756
cap "p3_gen_magic_0.xnor_magic_0.OUT" "D2_3" 6.96808
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_15865_4557#" 0.0162546
cap "a_15865_1059#" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 149.276
cap "a_24401_7877#" "Q5" 0.043828
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.000504425
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "D2_6" 2.96606
cap "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "Q5" 21.4751
cap "a_5452_n3150#" "VDD" 5.60195
cap "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "Q4" 0.00878202
cap "Q6" "a_1541_n8579#" 0.173739
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "a_11492_n6613#" 0.0189879
cap "a_8939_n7648#" "Q5" 0.0248372
cap "a_12174_n7648#" "Q4" 307.963
cap "D2_1" "a_15865_9774#" 3.2389
cap "p3_gen_magic_0.P3" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.06965
cap "Q6" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.387381
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_5054_n1526#" 0.00669038
cap "a_2749_8740#" "a_1209_9773#" 0.0753894
cap "Q2" "VDD" 9582.79
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "p3_gen_magic_0.3_inp_AND_magic_0.B" 312.144
cap "Q6" "Q3" 40.6387
cap "divide_by_2_1.tg_magic_3.IN" "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 207.107
cap "a_23258_1769#" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 146.237
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 7.08699
cap "a_27234_3319#" "CLK" 7.72243
cap "7b_counter_0.MDFF_1.QB" "Q4" 72.2732
cap "a_1975_n1973#" "p2_gen_magic_0.xnor_magic_3.OUT" 64.0602
cap "p2_gen_magic_0.xnor_magic_4.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.B" 4.67756
cap "p2_gen_magic_0.xnor_magic_3.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.A" 913.677
cap "Q6" "p3_gen_magic_0.xnor_magic_5.OUT" 161.89
cap "Q1" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.860242
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 84.6885
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "Q2" 4.92935
cap "a_20041_8580#" "a_19152_6440#" 0.539346
cap "a_5452_n3150#" "D2_7" 7.84336
cap "a_5385_2253#" "a_4496_4393#" 0.539346
cap "Q6" "a_2749_5900#" 14.805
cap "a_9212_5956#" "a_8713_6842#" 301.553
cap "LD" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 0.547
cap "Q3" "a_1559_n1042#" 1.17573
cap "D2_7" "Q2" 2133.23
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.234368
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_8643_n5540#" 0.104561
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "VDD" 1211.43
cap "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" "VDD" 1192.53
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "D2_5" 13.5525
cap "p3_gen_magic_0.AND2_magic_1.A" "a_14756_n8142#" 37.6865
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.229461
cap "p2_gen_magic_0.xnor_magic_1.OUT" "a_16386_n3644#" 140.317
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D2_4" 0.278864
cap "Q3" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 85.28
cap "Q1" "a_12387_4513#" 0.849881
cap "a_9212_739#" "D2_6" 64.7773
cap "Q7" "VDD" 8668.83
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_11279_1124#" 18.2711
cap "a_22062_684#" "VDD" 1600.68
cap "p2_gen_magic_0.xnor_magic_0.OUT" "Q5" 0.11178
cap "p2_gen_magic_0.xnor_magic_4.OUT" "Q4" 10.5656
cap "a_14556_n8142#" "p3_gen_magic_0.3_inp_AND_magic_0.B" 146.828
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_8955_3363#" 0.177344
cap "a_1975_n6471#" "Q2" 0.743773
cap "a_8523_n3597#" "D2_2" 0.312826
cap "a_12931_4557#" "7b_counter_0.MDFF_4.LD" 4.06506
cap "D2_4" "a_6725_2092#" 5.4798
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "VDD" 1003.98
cap "D2_4" "a_23802_1059#" 30.7933
cap "D2_5" "a_11492_n6613#" 28.9476
cap "D2_4" "a_20171_1669#" 1.53645
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "LD" 445.809
cap "a_34156_n2297#" "VDD" 938.506
cap "a_2749_5900#" "a_1209_7469#" 0.0750518
cap "Q3" "7b_counter_0.MDFF_1.QB" 381.293
cap "a_8523_n7648#" "p3_gen_magic_0.xnor_magic_6.OUT" 103.719
cap "a_5470_n1973#" "D2_5" 2.13684
cap "D2_1" "a_13353_n6613#" 6.44155
cap "D2_6" "a_13353_n2115#" 4.83505
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "VDD" 1256.55
cap "D2_5" "a_4235_3947#" 33.7795
cap "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1095.3
cap "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "a_15865_4557#" 279.825
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "a_11292_n6613#" 124.67
cap "D2_5" "p3_gen_magic_0.3_inp_AND_magic_0.B" 31.6738
cap "p3_gen_magic_0.xnor_magic_1.B" "D2_6" 48.2537
cap "Q7" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 37.595
cap "LD" "7b_counter_0.MDFF_3.QB" 50.802
cap "Q3" "DFF_magic_0.tg_magic_3.OUT" 0.373042
cap "divide_by_2_1.tg_magic_3.IN" "OR_magic_1.VOUT" 635.475
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_counter_0.MDFF_4.QB" 0.14315
cap "a_8411_3319#" "a_8411_4513#" 5.57357
cap "a_12174_n4081#" "Q4" 1.60767
cap "a_8523_n4081#" "Q5" 0.141151
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D2_3" 47.0086
cap "a_12387_6986#" "VDD" 807.353
cap "D2_4" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 28.9141
cap "a_5054_n6024#" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 0.00669038
cap "Q1" "p2_gen_magic_0.xnor_magic_1.OUT" 10.7648
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 0.0401611
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 3.85123
cap "Q7" "D2_7" 777.755
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "Q4" 1.08761
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "a_17405_684#" 0.178376
cap "7b_counter_0.MDFF_4.QB" "a_6725_2092#" 4.90098
cap "a_8713_1625#" "a_11279_1124#" 0.063369
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "a_15865_2253#" 146.237
cap "a_14756_n3644#" "D2_3" 26.5528
cap "a_12590_n3150#" "VDD" 1.79784
cap "a_30365_4922#" "7b_counter_0.MDFF_4.LD" 25.4395
cap "7b_counter_0.MDFF_5.LD" "a_8411_8536#" 224.142
cap "Q1" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 86.1152
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 3.1489
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "D2_1" 0.416588
cap "7b_counter_0.MDFF_7.QB" "VDD" 7507.06
cap "mux_magic_0.AND2_magic_0.A" "a_32616_n1264#" 240.798
cap "a_15865_6276#" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 0.127332
cap "a_1541_n3150#" "VDD" 15.1006
cap "a_1409_7469#" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 1.03371
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D2_5" 10.2652
cap "a_23560_3728#" "Q4" 3.43756
cap "7b_counter_0.MDFF_4.QB" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 415.023
cap "Q3" "p2_gen_magic_0.xnor_magic_4.OUT" 2.59065
cap "Q6" "a_5452_n3150#" 0.790995
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 2.20985
cap "a_23672_3947#" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 125.951
cap "a_11279_8697#" "CLK" 15.9349
cap "a_11191_4932#" "7b_counter_0.MDFF_4.LD" 2.67185
cap "a_15865_1059#" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 3.0427
cap "a_16065_9774#" "VDD" 61.6606
cap "D2_3" "D2_2" 99.5853
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 1.1198
cap "7b_counter_0.NAND_magic_0.A" "Q2" 0.145759
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 7.59057
cap "a_8825_6886#" "CLK" 2.31532
cap "a_32616_n2458#" "a_32816_n2458#" 299.584
cap "DFF_magic_0.tg_magic_2.IN" "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 270.406
cap "Q6" "Q2" 1378.34
cap "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" "mux_magic_0.IN1" 0.06965
cap "a_17405_2092#" "a_19152_1223#" 0.791749
cap "a_1409_9773#" "a_1209_9773#" 298.29
cap "7b_counter_0.MDFF_5.LD" "a_12387_8536#" 224.216
cap "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_counter_0.MDFF_4.LD" 2.6837
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "a_29512_8496#" 2.1871
cap "a_4235_9163#" "VDD" 1068.48
cap "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "a_15865_4557#" 0.127332
cap "a_12387_5792#" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.127332
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "VDD" 1171.28
cap "a_4651_3947#" "VDD" 51.2797
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.385619
cap "a_19841_4557#" "a_21381_4932#" 2.00324
cap "a_1541_n3150#" "D2_7" 1.64214
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 0.988434
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_8523_n8095#" 63.7775
cap "divide_by_2_0.tg_magic_3.OUT" "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 164.969
cap "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 1390.3
cap "a_5036_n3150#" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 0.521954
cap "Q3" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 0.248759
cap "D2_5" "a_11292_n6613#" 47.6256
cap "Q3" "a_1541_n3597#" 0.00669038
cap "a_11492_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.B" 0.727304
cap "a_1559_n1042#" "Q2" 0.248094
cap "a_11708_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.A" 200.301
cap "a_15865_3363#" "VDD" 821.263
cap "D2_5" "a_5385_2253#" 131.565
cap "a_16186_n3644#" "p2_gen_magic_0.3_inp_AND_magic_0.B" 44.0804
cap "a_14556_n3644#" "p2_gen_magic_0.3_inp_AND_magic_0.C" 0.522577
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "D2_3" 5.63697
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "CLK" 12.4024
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 18.8582
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "Q4" 4.09212
cap "LD" "a_4496_9609#" 7.50673
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "VDD" 1038.88
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "Q5" 0.866093
cap "Q6" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.381132
cap "Q6" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 13.6989
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "a_24003_10051#" 187.014
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 3.30063
cap "a_15865_6276#" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 279.825
cap "a_4235_9163#" "D2_7" 33.5313
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "CLK" 5.64572
cap "Q3" "a_23560_3728#" 4.22452
cap "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "CLK" 26.5144
cap "a_19307_1669#" "CLK" 2.0147
cap "a_24059_4877#" "VDD" 982.676
cap "Q1" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 6.45283
cap "a_8825_6886#" "a_6725_7308#" 0.0308551
cap "a_9212_5956#" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 281.948
cap "Q6" "Q7" 6563.87
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_12387_3319#" 0.118269
cap "a_19841_4557#" "a_20041_4557#" 298.29
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_8643_n5540#" 90.7214
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.3_inp_AND_magic_0.VOUT" 102.172
cap "a_27234_4513#" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 5.87276
cap "p2_gen_magic_0.3_inp_AND_magic_0.A" "D2_2" 5.99676
cap "divide_by_2_1.tg_magic_3.CLK" "OR_magic_2.A" 2.09359
cap "a_8523_n7648#" "D2_6" 57.1242
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "Q5" 2.11231
cap "a_5185_6275#" "7b_counter_0.MDFF_0.QB" 26.7282
cap "a_24536_3947#" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 4.10364
cap "D2_4" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 12.6129
cap "a_27234_3319#" "a_26038_4932#" 0.0750518
cap "divide_by_2_1.tg_magic_2.IN" "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 270.406
cap "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "a_17405_5901#" 0.0357662
cap "Q1" "a_8643_n1042#" 1.11089
cap "a_11492_n2115#" "Q4" 9.57199
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 3.1489
cap "a_16065_3363#" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 0.177344
cap "a_8955_4557#" "VDD" 98.4566
cap "a_16186_n3644#" "Q4" 56.2898
cap "7b_counter_0.MDFF_5.QB" "D2_6" 140.567
cap "LD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.550802
cap "LD" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 1.14709
cap "a_17405_4932#" "a_15865_4557#" 2.00324
cap "a_5185_7469#" "CLK" 0.295301
cap "a_11191_5901#" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.108308
cap "a_5185_6275#" "a_6725_7308#" 0.0753894
cap "a_5385_6275#" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 0.926961
cap "a_9412_5956#" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 0.129046
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_2749_8740#" 431.521
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "DFF_magic_0.D" 0.235285
cap "OR_magic_1.VOUT" "mux_magic_0.IN1" 6.37181
cap "a_19152_1223#" "VDD" 764.146
cap "a_1559_n1042#" "Q7" 49.2576
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "a_19152_1223#" 12.8949
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "D2_6" 1.48254
cap "a_32616_n1264#" "D2_1" 0.395972
cap "Q1" "a_21504_5904#" 48.5074
cap "a_5054_n1526#" "VDD" 236.943
cap "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 973.393
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5036_n3150#" 107.246
cap "D2_3" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 126.921
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "VDD" 1027.06
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "D2_1" 17.1562
cap "a_5185_6275#" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.0751164
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_8643_n6024#" 0.0185844
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D2_3" 0.135247
cap "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1078.38
cap "7b_counter_0.MDFF_5.LD" "a_12931_8580#" 37.7887
cap "Q1" "7b_counter_0.3_inp_AND_magic_0.A" 0.0916422
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "VDD" 1031.43
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 178.114
cap "a_12931_6276#" "D2_2" 2.88954
cap "a_12387_575#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.192729
cap "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "a_27234_575#" 279.825
cap "a_15865_6276#" "D2_1" 0.251491
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1957_n7648#" 5.7007
cap "a_8523_n3150#" "p2_gen_magic_0.xnor_magic_0.OUT" 37.4484
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.xnor_magic_1.OUT" 464.038
cap "a_5054_n1042#" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 0.0691425
cap "a_22062_684#" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "a_27778_2253#" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 1.03371
cap "a_1209_4557#" "a_1409_4557#" 298.29
cap "7b_counter_0.MDFF_0.QB" "a_4496_4877#" 11.4054
cap "a_19152_5956#" "VDD" 725.343
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1.1198
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 1.1198
cap "Q6" "a_1541_n3150#" 1.91565
cap "p2_gen_magic_0.xnor_magic_4.OUT" "Q2" 136.949
cap "D2_1" "a_19841_8580#" 243.646
cap "DFF_magic_0.D" "a_23985_7877#" 0.0156003
cap "a_5185_7469#" "7b_counter_0.MDFF_0.QB" 0.47706
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 2.40229
cap "VDD" "7b_counter_0.MDFF_4.LD" 32017.8
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_counter_0.MDFF_4.LD" 114.739
cap "a_9412_739#" "a_11279_1124#" 0.0138854
cap "Q3" "a_1559_n5540#" 0.141151
cap "7b_counter_0.MDFF_1.QB" "a_22062_684#" 1.71524
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 0.0963656
cap "a_1209_1059#" "a_1409_1059#" 298.29
cap "a_5054_n1526#" "D2_7" 0.0166098
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D2_5" 105.932
cap "a_11492_n6613#" "p3_gen_magic_0.3_inp_AND_magic_0.B" 0.727304
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_0.OUT" 0.00688742
cap "a_5185_7469#" "a_6725_7308#" 1.52867
cap "D2_4" "a_22150_1124#" 12.8234
cap "a_12931_4557#" "CLK" 9.15394
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 3.2019
cap "a_8955_3363#" "Q5" 0.387556
cap "a_20171_6886#" "VDD" 84.4655
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D2_7" 37.5408
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.NAND_magic_0.A" 4.54864
cap "a_1957_n7648#" "Q5" 1.19636
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_8939_n3150#" 64.0602
cap "Q6" "a_4651_3947#" 0.665419
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "Q2" 0.256159
cap "a_1541_n3597#" "Q2" 1.39375
cap "p2_gen_magic_0.3_inp_AND_magic_0.A" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.349992
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "D2_2" 418.637
cap "p2_gen_magic_0.3_inp_AND_magic_0.B" "a_13353_n2115#" 385.755
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_8411_8536#" 1.1576
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_19307_1669#" 69.391
cap "LD" "a_5515_9163#" 0.848817
cap "a_17405_7309#" "D2_3" 29.4764
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 2.38086
cap "a_8825_1669#" "7b_counter_0.MDFF_4.LD" 0.848817
cap "mux_magic_0.IN2" "divide_by_2_0.tg_magic_3.IN" 348.508
cap "p2_gen_magic_0.xnor_magic_6.OUT" "D2_6" 223.057
cap "7b_counter_0.NAND_magic_0.VOUT" "VDD" 1398.76
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_counter_0.3_inp_AND_magic_0.C" 410.203
cap "a_16065_2253#" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 0.177344
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_1.B" 977.842
cap "a_30365_4922#" "CLK" 12.9787
cap "7b_counter_0.MDFF_5.LD" "a_23207_5885#" 0.142405
cap "Q1" "a_16065_8580#" 50.153
cap "LD" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 1.4604
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "Q5" 0.0010292
cap "a_9212_739#" "Q4" 0.0176392
cap "a_16186_n8142#" "VDD" 834.851
cap "D2_5" "a_5036_n8095#" 0.571351
cap "a_5054_n6024#" "a_5054_n6471#" 13.6652
cap "a_23352_n5390#" "a_23352_n6798#" 479.729
cap "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 0.183756
cap "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "divide_by_2_0.tg_magic_1.IN" 0.0462925
cap "divide_by_2_0.tg_magic_3.OUT" "divide_by_2_0.tg_magic_3.IN" 787.551
cap "a_1409_9773#" "a_1409_8579#" 14.1626
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 1.1198
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "VDD" 1239.49
cap "divide_by_2_1.tg_magic_2.IN" "divide_by_2_1.tg_magic_3.IN" 973.398
cap "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" "divide_by_2_1.tg_magic_1.IN" 0.561448
cap "Q4" "a_13353_n2115#" 19.7663
cap "Q5" "p2_gen_magic_0.3_inp_AND_magic_0.C" 0.0677173
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_4496_4393#" 0.252917
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "Q7" 27.3066
cap "p3_gen_magic_0.xnor_magic_1.B" "Q4" 2.58427
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "Q5" 241.344
cap "a_1209_3363#" "VDD" 807.784
cap "Q2" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 237.309
cap "a_16065_1059#" "D2_3" 3.99797
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.QB" 56.1794
cap "a_11292_n6613#" "a_11492_n6613#" 522.094
cap "p3_gen_magic_0.xnor_magic_3.OUT" "a_11708_n6613#" 57.0004
cap "a_1541_n3597#" "Q7" 90.9958
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_2749_8740#" 36.6129
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_1209_2253#" 0.118269
cap "p2_gen_magic_0.AND2_magic_1.A" "p2_gen_magic_0.xnor_magic_3.OUT" 0.235893
cap "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "CLK" 1345.11
cap "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "OR_magic_1.VOUT" 5.19243
cap "a_20041_3363#" "VDD" 85.6913
cap "a_20041_3363#" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 16.9668
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 178.114
cap "a_8523_n7648#" "p3_gen_magic_0.xnor_magic_1.OUT" 0.474674
cap "p3_gen_magic_0.xnor_magic_5.OUT" "a_5036_n7648#" 93.6501
cap "p3_gen_magic_0.xnor_magic_3.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.C" 8.26473
cap "a_12174_n7648#" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 107.246
cap "a_11292_n6613#" "p3_gen_magic_0.3_inp_AND_magic_0.B" 2.34241
cap "Q6" "a_5054_n1526#" 0.0177118
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_8643_n6471#" 0.747207
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "a_2749_2092#" 1.37059
cap "Q1" "a_16065_2253#" 4.95842
cap "a_23672_3947#" "D2_4" 0.608512
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_3.OUT" 0.264383
cap "Q5" "a_23985_7877#" 0.560951
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 7.05259
cap "7b_counter_0.MDFF_6.QB" "a_15865_4557#" 27.4138
cap "Q6" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 7.87583
cap "divide_by_2_1.tg_magic_3.OUT" "divide_by_2_1.tg_magic_3.IN" 805.432
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_23258_575#" 243.646
cap "D2_1" "a_17405_8741#" 35.2463
cap "Q6" "a_19152_5956#" 0.0112572
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_5.OUT" 0.0199453
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "VDD" 1194.33
cap "LD" "a_4496_4393#" 6.63997
cap "a_1209_3363#" "D2_7" 12.1712
cap "a_12931_2253#" "VDD" 12.2141
cap "Q3" "7b_counter_0.3_inp_AND_magic_0.VOUT" 0.00159768
cap "7b_counter_0.MDFF_6.tspc2_magic_0.Q" "a_19841_9774#" 243.646
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 1.1198
cap "a_17405_2092#" "CLK" 0.246154
cap "D2_5" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 12.503
cap "7b_counter_0.NAND_magic_0.A" "7b_counter_0.MDFF_4.LD" 1054.85
cap "a_1559_n5540#" "Q2" 14.3026
cap "7b_counter_0.MDFF_5.QB" "a_8411_3319#" 0.337795
cap "D2_6" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 293.54
cap "a_26126_3480#" "a_26126_1124#" 1.1198
cap "p2_gen_magic_0.xnor_magic_5.OUT" "a_14756_n3644#" 28.4821
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_12174_n3597#" 23.5201
cap "a_8939_n3150#" "a_8523_n3597#" 13.0214
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_1975_n1973#" 5.7007
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_1559_n1973#" 107.246
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.198428
cap "a_11292_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.B" 2.34241
cap "p3_gen_magic_0.xnor_magic_1.B" "a_1541_n8579#" 69.8144
cap "Q7" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 4.28981
cap "Q3" "a_13353_n2115#" 6.48341
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "a_11191_684#" 189.314
cap "7b_counter_0.MDFF_3.QB" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 3.4566
cap "a_18891_6886#" "a_19152_5956#" 655.098
cap "7b_counter_0.MDFF_6.QB" "a_15865_6276#" 275.865
cap "a_1541_n3150#" "a_1541_n3597#" 14.2326
cap "divide_by_2_0.tg_magic_3.IN" "VDD" 2323.07
cap "7b_counter_0.MDFF_0.QB" "a_7215_4932#" 2.80146
cap "D2_5" "a_8643_n6024#" 4.18794
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_4651_9163#" 4.5739
cap "Q6" "a_20171_6886#" 0.126689
cap "a_8523_n3597#" "D2_6" 238.982
cap "7b_counter_0.MDFF_6.QB" "a_19841_8580#" 0.210312
cap "p2_gen_magic_0.xnor_magic_5.OUT" "D2_2" 65.2572
cap "a_8411_4513#" "Q7" 5.17288
cap "7b_counter_0.MDFF_1.QB" "a_19152_1223#" 121.907
cap "a_26126_1124#" "a_27234_1769#" 1.52867
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.xnor_magic_5.OUT" 850.292
cap "7b_counter_0.MDFF_7.QB" "a_23560_3728#" 119.284
cap "a_15865_7470#" "a_15865_6276#" 5.57357
cap "a_23207_5885#" "7b_counter_0.3_inp_AND_magic_0.C" 645.415
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_2749_8740#" 0.0240125
cap "a_24185_7877#" "7b_counter_0.3_inp_AND_magic_0.B" 123.074
cap "a_24401_7877#" "7b_counter_0.3_inp_AND_magic_0.A" 24.7297
cap "7b_counter_0.MDFF_4.QB" "a_9689_1669#" 0.0189879
cap "Q2" "a_8411_8536#" 2.69233
cap "a_2749_684#" "a_1209_1059#" 2.00324
cap "7b_counter_0.MDFF_6.QB" "a_17405_5901#" 12.9151
cap "a_18891_6886#" "a_20171_6886#" 7.20153
cap "a_19152_6440#" "a_19307_6886#" 240.883
cap "7b_counter_0.NAND_magic_0.VOUT" "7b_counter_0.NAND_magic_0.A" 1269.49
cap "a_12387_6986#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.052803
cap "a_11191_5901#" "a_12387_5792#" 2.00324
cap "a_5036_n8579#" "Q5" 0.188265
cap "p3_gen_magic_0.xnor_magic_3.OUT" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 254.308
cap "a_12387_1769#" "7b_counter_0.MDFF_4.LD" 224.216
cap "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_4.LD" 435.469
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_7303_3480#" 0.0240125
cap "a_11292_n2115#" "Q4" 20.7732
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 716.951
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 1332.84
cap "Q1" "a_15865_9774#" 0.356393
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "Q2" 0.760196
cap "a_22991_5885#" "Q5" 0.0242323
cap "a_23207_5885#" "Q4" 18.8484
cap "a_20171_1669#" "a_22150_1124#" 0.0120318
cap "a_1559_n5540#" "Q7" 0.13538
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0.6945
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" "a_16065_6276#" 0.926961
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_19152_5956#" 0.129046
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_0.OUT" 0.142429
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 979.103
cap "a_1957_n3150#" "VDD" 1.79784
cap "a_15865_7470#" "a_17405_5901#" 0.0750518
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_9059_n6471#" 0.609565
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.379543
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 691.605
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_4.LD" 1.20652
cap "OUT1" "divide_by_2_1.tg_magic_3.IN" 0.279622
cap "7b_counter_0.MDFF_1.QB" "7b_counter_0.MDFF_4.LD" 291.35
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "P2" 2.49556
cap "a_12931_4557#" "a_12387_3319#" 3.08302
cap "a_29512_8496#" "CLK" 306.511
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "a_17405_2092#" 0.0240125
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 286.389
cap "Q6" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 0.336891
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "a_1559_n1526#" 0.00669038
cap "CLK" "VDD" 39267.6
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "CLK" 246.829
cap "a_5054_n6471#" "a_5470_n6471#" 0.581635
cap "DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.MDFF_4.LD" 1.13844
cap "a_5036_n7648#" "Q2" 0.188317
cap "a_19841_9774#" "a_21381_8741#" 0.0753894
cap "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_20041_9774#" 37.6144
cap "divide_by_2_1.tg_magic_2.IN" "mux_magic_0.IN1" 327.622
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "VDD" 1429.71
cap "Q6" "a_1209_3363#" 1.86022
cap "D2_3" "D2_6" 659.94
cap "a_5054_n1526#" "p2_gen_magic_0.xnor_magic_4.OUT" 418.635
cap "a_1559_n1526#" "p2_gen_magic_0.xnor_magic_3.OUT" 371.619
cap "p2_gen_magic_0.xnor_magic_0.OUT" "a_8643_n1042#" 298.941
cap "a_16186_n3644#" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 0.0396295
cap "p2_gen_magic_0.xnor_magic_4.OUT" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 99.0756
cap "Q7" "a_8411_8536#" 0.367326
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "D2_2" 40.2656
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "Q4" 2.35846
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "Q5" 0.371838
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 125.613
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "a_1409_9773#" 0.926961
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "CLK" 12.7204
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_4496_9609#" 38.3615
cap "a_1957_n3150#" "D2_7" 0.62055
cap "a_5185_2253#" "a_4496_4393#" 0.30255
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "a_17405_2092#" 18.9829
cap "a_9412_5956#" "VDD" 725.398
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "Q7" 12.6449
cap "a_24059_4877#" "a_23560_3728#" 301.553
cap "Q1" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 4.35624
cap "Q3" "a_11292_n2115#" 9.58049
cap "a_8643_n1973#" "a_8523_n3597#" 0.367836
cap "p2_gen_magic_0.AND2_magic_1.A" "a_14756_n3644#" 37.6865
cap "D2_7" "CLK" 690.409
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.256219
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.163879
cap "a_15865_8580#" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 1.985
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "D2_2" 64.1409
cap "D2_3" "a_19841_9774#" 2.95588
cap "7b_counter_0.MDFF_0.QB" "VDD" 4103.95
cap "Q3" "a_23207_5885#" 205.896
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D2_5" 55.3532
cap "7b_counter_0.NAND_magic_0.A" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 0.0236328
cap "p3_gen_magic_0.AND2_magic_1.A" "a_12174_n8095#" 371.679
cap "Q6" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 53.8814
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "Q2" 0.0363911
cap "LD" "D2_5" 879.417
cap "p2_gen_magic_0.xnor_magic_1.OUT" "a_14556_n3644#" 21.8678
cap "a_8523_n8095#" "a_9059_n6471#" 0.124905
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D2_4" 1.26958
cap "Q7" "a_12387_8536#" 0.293135
cap "p2_gen_magic_0.xnor_magic_6.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.B" 197.787
cap "a_27234_575#" "VDD" 916.02
cap "a_11279_1124#" "VDD" 948.63
cap "a_6725_7308#" "VDD" 954.322
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 178.114
cap "a_12387_3319#" "a_11191_4932#" 0.0750518
cap "7b_counter_0.MDFF_7.tspc2_magic_0.D" "a_27234_4513#" 0.0162546
cap "LD" "D2_4" 112.01
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 5.93923
cap "a_27778_2253#" "VDD" 12.2141
cap "a_1541_n3597#" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 63.7775
cap "p2_gen_magic_0.AND2_magic_1.A" "D2_2" 2.15027
cap "D2_4" "a_15865_2253#" 2.00735
cap "a_11708_n6613#" "VDD" 12.5929
cap "mux_magic_0.OR_magic_0.A" "VDD" 1239.82
cap "a_1541_n8095#" "D2_4" 0.530867
cap "a_5054_n6024#" "p3_gen_magic_0.xnor_magic_4.OUT" 418.635
cap "a_1559_n6024#" "p3_gen_magic_0.xnor_magic_3.OUT" 371.619
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "VDD" 1328.46
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D2_2" 17.7003
cap "7b_counter_0.MDFF_3.QB" "a_4496_10093#" 0.352489
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "VDD" 1377.02
cap "D2_5" "a_5185_1059#" 19.3004
cap "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.C" 2528.36
cap "7b_counter_0.MDFF_0.QB" "D2_7" 295.852
cap "a_4496_10093#" "a_4651_9163#" 1.64266
cap "a_8643_n5540#" "p3_gen_magic_0.xnor_magic_4.OUT" 387.036
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "p3_gen_magic_0.xnor_magic_0.OUT" 1.21422
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 1.09085
cap "p3_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 2.79717
cap "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "P2" 1.42502
cap "Q3" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 91.4691
cap "LD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 0.550802
cap "a_12387_6986#" "a_12387_8536#" 3.29081
cap "a_20041_3363#" "7b_counter_0.MDFF_1.QB" 0.00238608
cap "Q1" "a_21381_3524#" 111.781
cap "a_2749_7308#" "VDD" 947.759
cap "D2_4" "a_5185_1059#" 0.603214
cap "a_12931_2253#" "a_12387_1769#" 299.584
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "a_11279_1124#" 134.004
cap "p2_gen_magic_0.xnor_magic_6.OUT" "Q4" 385.788
cap "a_8523_n3150#" "Q5" 307.379
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "a_1409_9773#" 36.9589
cap "a_23560_3728#" "7b_counter_0.MDFF_4.LD" 6.91378
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_19307_1669#" 4.5739
cap "a_8411_4513#" "a_8955_4557#" 298.29
cap "a_27234_4513#" "a_27778_4557#" 298.29
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D2_1" 9.71522
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "VDD" 2197.51
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "a_21381_3524#" 0.0240125
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 3.50006
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "VDD" 1183.06
cap "a_5385_7469#" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 7.49203
cap "DFF_magic_0.tg_magic_1.IN" "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 3.2019
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "P2" 315.149
cap "mux_magic_0.AND2_magic_0.A" "mux_magic_0.IN2" 13.1196
cap "a_11191_10149#" "a_11279_8697#" 479.729
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "D2_4" 0.141803
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 2.17332
cap "p3_gen_magic_0.xnor_magic_1.B" "Q7" 24.2073
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 1097.43
cap "Q1" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 74.9758
cap "OUT1" "mux_magic_0.IN1" 79.1491
cap "D2_5" "p2_gen_magic_0.xnor_magic_3.OUT" 41.3407
cap "a_2749_7308#" "D2_7" 36.2926
cap "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 168.057
cap "7b_counter_0.NAND_magic_0.A" "CLK" 1325.43
cap "Q6" "CLK" 130.441
cap "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.LD" 0.0309488
cap "a_26126_3480#" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 36.6129
cap "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 1390.3
cap "D2_4" "p2_gen_magic_0.xnor_magic_3.OUT" 199.174
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_27567_8496#" 13.653
cap "7b_counter_0.MDFF_5.LD" "D2_3" 272.049
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "DFF_magic_0.D" 13.133
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" "VDD" 1267.83
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 2.40229
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_5515_9163#" 0.0209943
cap "p3_gen_magic_0.xnor_magic_3.OUT" "D2_1" 1585.39
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D2_7" 1.73337
cap "a_8411_4513#" "7b_counter_0.MDFF_4.LD" 0.395972
cap "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 1324.9
cap "divide_by_2_0.tg_magic_3.CLK" "divide_by_2_0.tg_magic_0.IN" 163.593
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "VDD" 1186.04
cap "D2_5" "p3_gen_magic_0.xnor_magic_0.OUT" 171.896
cap "a_1559_n5540#" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.0153932
cap "D2_5" "a_5185_2253#" 253.539
cap "D2_3" "a_19841_3363#" 243.646
cap "a_1409_9773#" "Q2" 0.699229
cap "a_4496_10093#" "a_4496_9609#" 14.1428
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_5385_6275#" 37.6144
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "a_18891_6886#" 282.223
cap "a_6725_5900#" "a_5185_6275#" 2.00324
cap "Q1" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 3.07576
cap "a_4235_9163#" "a_2749_8740#" 2.1175
cap "7b_counter_0.MDFF_4.QB" "p2_gen_magic_0.xnor_magic_3.OUT" 0.0876648
cap "a_15865_1059#" "Q5" 1.90258
cap "a_16386_n8142#" "D2_6" 10.3354
cap "LD" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.611951
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "VDD" 1491.54
cap "a_23207_5885#" "Q2" 286.536
cap "a_1209_7469#" "CLK" 260.912
cap "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" "divide_by_2_1.tg_magic_3.OUT" 175.616
cap "Q6" "7b_counter_0.MDFF_0.QB" 709.102
cap "a_1541_n7648#" "p3_gen_magic_0.xnor_magic_1.OUT" 93.7185
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "D2_6" 43.3431
cap "p2_gen_magic_0.xnor_magic_1.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.C" 22.7176
cap "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "CLK" 29.3564
cap "7b_counter_0.MDFF_3.QB" "a_1209_9773#" 252.332
cap "a_12387_4513#" "Q5" 243.965
cap "a_5054_n6024#" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 63.6449
cap "a_12387_3319#" "VDD" 808.402
cap "Q1" "a_15865_4557#" 0.849881
cap "Q4" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 11.3676
cap "a_26038_4932#" "VDD" 1567.56
cap "Q6" "a_6725_7308#" 252.24
cap "a_9212_5956#" "a_11279_6341#" 0.819512
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 1.08097
cap "a_11191_5901#" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 0.0357662
cap "a_23258_1769#" "Q4" 0.140979
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D2_7" 46.8576
cap "Q1" "a_11191_684#" 1.19368
cap "7b_counter_0.MDFF_5.QB" "Q2" 147.408
cap "divide_by_2_1.tg_magic_0.IN" "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 0.0488519
cap "a_5385_6275#" "LD" 0.109856
cap "7b_counter_0.MDFF_1.QB" "CLK" 24.7811
cap "a_2749_684#" "a_2749_2092#" 479.729
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_5054_n1042#" 93.5918
cap "a_1209_1059#" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 149.276
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "D2_7" 153.151
cap "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" "VDD" 1381.68
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "a_4235_3947#" 0.0563593
cap "Q6" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 287.712
cap "a_5036_n3597#" "Q5" 0.0213629
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 1.71075
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 0.00878202
cap "a_1209_7469#" "7b_counter_0.MDFF_0.QB" 0.785371
cap "DFF_magic_0.tg_magic_3.OUT" "CLK" 458.019
cap "LD" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 445.505
cap "a_11191_5901#" "a_11279_6341#" 477.407
cap "p3_gen_magic_0.xnor_magic_4.OUT" "a_5470_n6471#" 77.2384
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_1975_n6471#" 5.7007
cap "a_1409_1059#" "VDD" 56.7539
cap "D2_2" "a_8955_8580#" 134.289
cap "a_24003_10051#" "7b_counter_0.3_inp_AND_magic_0.B" 0.0219277
cap "a_21381_8741#" "7b_counter_0.3_inp_AND_magic_0.C" 0.0757845
cap "Q6" "a_2749_7308#" 9.25933
cap "a_6725_5900#" "a_5185_7469#" 0.0750518
cap "p2_gen_magic_0.xnor_magic_1.OUT" "Q5" 3.61855
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "D2_6" 116.345
cap "mux_magic_0.AND2_magic_0.A" "VDD" 1293.14
cap "LD" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 0.0109723
cap "a_23207_5885#" "Q7" 0.241861
cap "7b_counter_0.DFF_magic_0.tg_magic_1.IN" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.561448
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "D2_2" 0.0170833
cap "D2_3" "p2_gen_magic_0.3_inp_AND_magic_0.B" 158.244
cap "mux_magic_0.IN2" "D2_1" 291.291
cap "Q1" "a_19841_8580#" 3.4481
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.3_inp_AND_magic_0.B" 0.0788145
cap "a_5470_n1973#" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 5.7007
cap "DFF_magic_0.tg_magic_2.IN" "VDD" 1045.4
cap "a_5054_n1973#" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 107.012
cap "a_12387_1769#" "a_11279_1124#" 1.52867
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 8.19591
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 3.1489
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 0.964405
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_1541_n7648#" 107.246
cap "Q1" "a_8643_n5540#" 13.6874
cap "D2_4" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.433167
cap "p3_gen_magic_0.AND2_magic_1.A" "a_12590_n7648#" 64.0602
cap "a_23352_n6798#" "OR_magic_2.A" 36.6131
cap "7b_counter_0.MDFF_5.LD" "a_12931_6276#" 1.79923
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_13769_n6613#" 2.31167
cap "OR_magic_1.VOUT" "7b_counter_0.MDFF_4.LD" 2.99628
cap "Q3" "a_23258_1769#" 0.156178
cap "a_1409_1059#" "D2_7" 19.4877
cap "divide_by_2_0.tg_magic_3.OUT" "D2_1" 29.6551
cap "a_12931_7470#" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 0.177344
cap "7b_counter_0.MDFF_5.QB" "Q7" 9.58745
cap "a_8713_6842#" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 36.8088
cap "a_5185_1059#" "a_6725_2092#" 0.0753894
cap "a_5385_1059#" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 0.853007
cap "a_9412_739#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.129046
cap "a_8643_n6471#" "a_9059_n6471#" 0.581635
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "LD" 2.20985
cap "a_1559_n6024#" "VDD" 183.944
cap "a_2749_7308#" "a_1209_7469#" 1.52867
cap "Q4" "a_12174_n8579#" 36.6428
cap "Q5" "a_8523_n8579#" 0.141151
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "a_23802_2253#" 0.177344
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "VDD" 1027.75
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 4.32808
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D2_5" 0.498256
cap "p2_gen_magic_0.xnor_magic_5.OUT" "a_5036_n4081#" 417.238
cap "DFF_magic_0.tg_magic_3.OUT" "a_27234_575#" 2.60778
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "a_22062_684#" 0.168908
cap "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_3.IN" 985.915
cap "D2_4" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 23.0304
cap "a_9212_739#" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.0412286
cap "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" "VDD" 1385.34
cap "D2_3" "Q4" 555.579
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1083.11
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "D2_4" 759.724
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 14.6011
cap "a_1541_n4081#" "Q2" 2.71194
cap "a_1957_n3150#" "a_1541_n3597#" 13.0214
cap "D2_5" "a_14756_n3644#" 1.36812
cap "7b_counter_0.MDFF_1.QB" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 361.818
cap "Q6" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 3.89923
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "7b_counter_0.MDFF_4.QB" 255.939
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "CLK" 2.40229
cap "a_12387_6986#" "7b_counter_0.MDFF_5.QB" 0.119046
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_3.OUT" 8.39835
cap "p2_gen_magic_0.3_inp_AND_magic_0.A" "p2_gen_magic_0.3_inp_AND_magic_0.B" 312.144
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_8411_8536#" 1.985
cap "a_24259_4877#" "Q5" 0.825891
cap "p2_gen_magic_0.xnor_magic_5.OUT" "D2_6" 0.63003
cap "Q6" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 633.261
cap "a_1409_7469#" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 0.177344
cap "D2_5" "D2_2" 296.912
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "a_17405_2092#" 134.004
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 121.479
cap "a_7303_8697#" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 0.0240125
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5054_n1973#" 0.580716
cap "a_23560_3728#" "CLK" 1.96181
cap "7b_counter_0.MDFF_5.LD" "a_20041_8580#" 36.9261
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_26126_1124#" 132.169
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_counter_0.MDFF_1.QB" 167.241
cap "D2_4" "D2_2" 84.0752
cap "a_13353_n2115#" "7b_counter_0.MDFF_4.LD" 0.93276
cap "Q1" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 45.345
cap "a_1559_n6024#" "a_1975_n6471#" 13.0214
cap "a_8523_n8095#" "VDD" 183.943
cap "divide_by_2_0.tg_magic_3.CLK" "a_23352_n6798#" 0.184535
cap "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_3.IN" 635.178
cap "7b_counter_0.MDFF_0.tspc2_magic_0.Q" "p2_gen_magic_0.xnor_magic_4.OUT" 0.0461353
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_5470_n6471#" 0.609565
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_8643_n6024#" 82.9591
cap "p3_gen_magic_0.xnor_magic_1.OUT" "a_16386_n8142#" 140.317
cap "LD" "a_5385_2253#" 36.9261
cap "divide_by_2_1.tg_magic_0.IN" "divide_by_2_1.tg_magic_3.IN" 10.522
cap "Q3" "D2_3" 1975.84
cap "7b_counter_0.DFF_magic_0.tg_magic_2.IN" "7b_counter_0.MDFF_4.LD" 11.2692
cap "a_23793_5904#" "7b_counter_0.3_inp_AND_magic_0.C" 54.3049
cap "a_1541_n4081#" "Q7" 2.62911
cap "D2_1" "VDD" 8866.69
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 711.376
cap "Q4" "p2_gen_magic_0.3_inp_AND_magic_0.A" 40.5951
cap "Q3" "a_1541_n7648#" 0.188317
cap "a_5185_2253#" "a_6725_2092#" 1.52867
cap "a_17405_4932#" "VDD" 1556.68
cap "p3_gen_magic_0.AND2_magic_1.A" "p3_gen_magic_0.xnor_magic_3.OUT" 0.235893
cap "Q2" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 0.74339
cap "a_15865_9774#" "a_17405_10149#" 2.00324
cap "CLK" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 37.8262
cap "p3_gen_magic_0.xnor_magic_0.OUT" "a_11492_n6613#" 75.7835
cap "7b_counter_0.MDFF_4.QB" "D2_2" 39.2734
cap "7b_counter_0.3_inp_AND_magic_0.B" "7b_counter_0.3_inp_AND_magic_0.C" 337.623
cap "7b_counter_0.3_inp_AND_magic_0.A" "a_23985_7877#" 397.303
cap "a_27778_3363#" "DFF_magic_0.D" 2.28086
cap "7b_counter_0.3_inp_AND_magic_0.VOUT" "7b_counter_0.NAND_magic_0.VOUT" 785.314
cap "a_24536_3947#" "VDD" 4.52089
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 24.2901
cap "a_23793_5904#" "Q4" 371.901
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "P2" 0.147939
cap "a_8939_n7648#" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 0.609565
cap "p3_gen_magic_0.xnor_magic_0.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.B" 0.901395
cap "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 254.46
cap "Q1" "a_17405_8741#" 43.5939
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "CLK" 0.240962
cap "Q1" "a_8713_1625#" 60.1972
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" "D2_1" 0.345845
cap "Q5" "7b_counter_0.3_inp_AND_magic_0.A" 270.371
cap "Q4" "7b_counter_0.3_inp_AND_magic_0.B" 1.56888
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "D2_6" 0.227033
cap "a_12387_1769#" "a_12387_3319#" 3.29081
cap "a_12931_1059#" "D2_6" 3.99797
cap "7b_counter_0.MDFF_3.QB" "a_1409_8579#" 1.30004
cap "D2_1" "D2_7" 660.979
cap "a_9412_5956#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 365.826
cap "a_12931_9774#" "VDD" 56.7539
cap "a_2749_684#" "VDD" 1558.12
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_2749_3524#" 431.521
cap "a_12387_5792#" "Q5" 0.12853
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "VDD" 1408.94
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "D2_6" 2.29212
cap "D2_5" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 92.2915
cap "p2_gen_magic_0.xnor_magic_6.OUT" "a_12590_n3150#" 2.93915
cap "Q3" "a_27234_1769#" 0.297725
cap "D2_6" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 341.574
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "a_1559_n1526#" 82.6671
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_0.OUT" 0.106169
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_4.OUT" 0.00110569
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.203642
cap "a_11292_n2115#" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 10.9953
cap "p3_gen_magic_0.xnor_magic_1.B" "a_16186_n8142#" 1.27186
cap "Q3" "a_1975_n1973#" 0.2057
cap "D2_4" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.897256
cap "Q7" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 185.257
cap "a_2749_3524#" "Q7" 20.9413
cap "Q3" "p2_gen_magic_0.3_inp_AND_magic_0.A" 3.39482
cap "a_16186_n3644#" "CLK" 2.49309
cap "7b_counter_0.MDFF_3.QB" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 2.58393
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 0.0176389
cap "a_5054_n6471#" "VDD" 27.5395
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_12174_n3150#" 107.246
cap "a_2749_4932#" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 0.108308
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 5.93923
cap "a_17405_7309#" "a_19307_6886#" 0.0233894
cap "divide_by_2_1.tg_magic_3.CLK" "mux_magic_0.IN1" 103.724
cap "7b_counter_0.MDFF_5.QB" "a_8955_4557#" 27.8268
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D2_5" 4.49087
cap "Q3" "a_23793_5904#" 1.57807
cap "D2_4" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 2.48655
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "Q7" 45.9007
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_6725_2092#" 1.34217
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "D2_6" 0.233516
cap "Q2" "a_21381_8741#" 0.512714
cap "CLK" "a_8411_8536#" 19.1789
cap "Q3" "7b_counter_0.3_inp_AND_magic_0.B" 282.789
cap "a_22991_5885#" "7b_counter_0.3_inp_AND_magic_0.A" 0.0894
cap "p3_gen_magic_0.xnor_magic_0.OUT" "a_11292_n6613#" 394.147
cap "p3_gen_magic_0.xnor_magic_4.OUT" "p3_gen_magic_0.xnor_magic_3.OUT" 871.612
cap "a_9689_6886#" "D2_2" 0.00815499
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_7303_3480#" 36.6129
cap "a_17405_684#" "a_17405_2092#" 479.729
cap "a_5054_n6471#" "D2_7" 0.184931
cap "a_7303_8697#" "Q2" 172.018
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "CLK" 6.12229
cap "a_22062_684#" "a_23258_1769#" 0.0750518
cap "a_1409_6275#" "CLK" 3.96409
cap "a_5185_2253#" "a_5385_2253#" 297.401
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 161.613
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 671.219
cap "a_34156_n2297#" "OUT1" 138.356
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "a_2749_2092#" 36.6129
cap "a_16065_4557#" "Q2" 128.771
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "p3_gen_magic_0.xnor_magic_6.OUT" 39.6666
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 5.06159
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 43.4807
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_4.LD" 248.648
cap "mux_magic_0.OR_magic_0.B" "divide_by_2_1.tg_magic_1.IN" 0.091719
cap "a_15865_8580#" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 1.1576
cap "a_12387_8536#" "CLK" 264.04
cap "a_11191_10149#" "VDD" 1556.95
cap "OR_magic_1.VOUT" "CLK" 15.3961
cap "D2_3" "Q2" 51.2344
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D2_2" 54.8202
cap "a_27778_1059#" "a_27234_1769#" 3.08302
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "7b_counter_0.MDFF_4.LD" 0.694294
cap "p2_gen_magic_0.xnor_magic_0.OUT" "a_11191_684#" 0.0230806
cap "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 3.1489
cap "Q6" "D2_1" 2171.41
cap "a_6725_5900#" "VDD" 1559.21
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D2_6" 81.414
cap "Q1" "a_5054_n1042#" 0.081433
cap "a_12931_4557#" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 37.6144
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 22.3567
cap "Q7" "a_21381_8741#" 52.7223
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "Q4" 23.826
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "Q5" 0.37261
cap "7b_counter_0.MDFF_0.QB" "a_1409_6275#" 29.6755
cap "a_1209_4557#" "a_1209_6275#" 5.70768
cap "a_2749_8740#" "CLK" 16.0524
cap "a_2749_3524#" "a_4651_3947#" 0.0233894
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "Q4" 0.549048
cap "a_18891_6886#" "D2_1" 28.916
cap "a_11492_n6613#" "D2_2" 0.026328
cap "7b_counter_0.MDFF_7.QB" "a_23258_1769#" 0.210312
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 271.67
cap "a_8411_9730#" "a_7215_10149#" 2.00324
cap "7b_counter_0.MDFF_6.QB" "VDD" 6448.9
cap "Q1" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 7.09733
cap "a_7303_8697#" "Q7" 49.781
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 0.0109723
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 3.777
cap "a_19152_6440#" "a_19841_4557#" 0.172985
cap "OR_magic_2.A" "a_30365_3514#" 46.7393
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "OR_magic_2.A" 0.138934
cap "P2" "a_30365_4922#" 189.462
cap "p2_gen_magic_0.AND2_magic_1.A" "a_12174_n3597#" 371.679
cap "Q1" "a_19307_1669#" 2.07013
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5054_n5540#" 0.0153932
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "VDD" 1067.07
cap "D2_3" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 0.505333
cap "Q1" "a_9059_n6471#" 0.608842
cap "7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_5515_3947#" 0.0209943
cap "p3_gen_magic_0.xnor_magic_5.OUT" "a_16386_n8142#" 37.6865
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_14556_n8142#" 249.104
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "a_4651_3947#" 69.391
cap "p2_gen_magic_0.xnor_magic_1.OUT" "a_5036_n3597#" 0.000179239
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_14556_n3644#" 8.18216
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_12174_n3597#" 83.6648
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "a_1541_n4081#" 92.2311
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "D2_4" 49.0438
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.B" 48.5632
cap "Q1" "a_9412_739#" 3.12389
cap "Q7" "D2_3" 59.8684
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" "VDD" 1193.32
cap "a_23258_575#" "VDD" 938.137
cap "a_15865_7470#" "VDD" 821.356
cap "7b_counter_0.MDFF_7.QB" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 2.12396
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 3.70019
cap "a_24185_7877#" "D2_4" 3.19802
cap "a_17405_684#" "VDD" 1556.68
cap "a_1541_n7648#" "Q7" 306.674
cap "p3_gen_magic_0.AND2_magic_1.A" "VDD" 1368.53
cap "p3_gen_magic_0.xnor_magic_6.OUT" "D2_5" 134.516
cap "a_13353_n2115#" "CLK" 1.35561
cap "a_8643_n6471#" "VDD" 1.39645
cap "D2_4" "a_16065_1059#" 4.10419
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_3.QB" 4.84175
cap "a_8643_n1526#" "VDD" 183.902
cap "Q6" "a_5054_n6471#" 34.1285
cap "DFF_magic_0.tg_magic_2.OUT" "OR_magic_2.A" 342.811
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "D2_1" 7.32013
cap "divide_by_2_1.tg_magic_3.CLK" "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 1332
cap "a_1409_4557#" "VDD" 59.5102
cap "a_5385_1059#" "VDD" 109.184
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D2_2" 11.3608
cap "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "a_11191_4932#" 0.0357662
cap "a_5054_n5540#" "p3_gen_magic_0.xnor_magic_4.OUT" 299.642
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_0.OUT" 237.983
cap "a_1559_n5540#" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 66.0635
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 32.1868
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D2_7" 2.16065
cap "7b_counter_0.DFF_magic_0.tg_magic_2.IN" "CLK" 14.6972
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_17405_4932#" 0.42215
cap "mux_magic_0.IN2" "P2" 0.403301
cap "Q3" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 137.714
cap "LD" "a_1209_8579#" 224.216
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_1209_1059#" 0.497296
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "VDD" 1211.31
cap "LD" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 446.138
cap "D2_4" "a_26126_1124#" 24.0375
cap "Q3" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 0.222624
cap "CLK" "a_12931_8580#" 139.116
cap "Q2" "7b_counter_0.3_inp_AND_magic_0.B" 176.093
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_27234_4513#" 14.8802
cap "a_5036_n3150#" "Q5" 0.300915
cap "p2_gen_magic_0.xnor_magic_5.OUT" "Q4" 74.1399
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 1.71075
cap "DFF_magic_0.tg_magic_3.CLK" "D2_4" 0.240558
cap "a_9212_739#" "a_11279_1124#" 2.1175
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_6725_2092#" 0.0240125
cap "a_6725_684#" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 414.018
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "a_2749_5900#" 0.0357662
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_11279_3480#" 1.37059
cap "a_23352_n5390#" "OR_magic_2.A" 396.399
cap "a_12931_6276#" "Q2" 29.8395
cap "DFF_magic_0.tg_magic_1.IN" "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 240.827
cap "a_5185_7469#" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.465165
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "VDD" 1075.54
cap "a_2749_7308#" "a_2749_8740#" 1.1198
cap "a_1975_n1973#" "Q7" 5.87641
cap "a_11292_n6613#" "D2_2" 2.57927
cap "DFF_magic_0.tg_magic_2.OUT" "DFF_magic_0.tg_magic_0.IN" 10.522
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "7b_counter_0.MDFF_1.QB" 16.8533
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 340.787
cap "Q1" "a_12931_4557#" 0.619501
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "D2_7" 4.01375
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "p2_gen_magic_0.xnor_magic_0.OUT" 0.0275571
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 0.0400411
cap "Q1" "p3_gen_magic_0.xnor_magic_3.OUT" 298.279
cap "a_24259_4877#" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 120.019
cap "a_24059_4877#" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 0.715869
cap "Q7" "a_23793_5904#" 0.0204919
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "a_7215_4932#" 0.0357662
cap "Q6" "a_6725_5900#" 27.9994
cap "a_9212_5956#" "a_8825_6886#" 7.20153
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.D" 381.951
cap "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_3.QB" 385.018
cap "Q7" "7b_counter_0.3_inp_AND_magic_0.B" 265.346
cap "a_16065_4557#" "a_15865_3363#" 3.08302
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.3_inp_AND_magic_0.C" 10.6618
cap "a_21381_4932#" "a_19841_3363#" 0.0750518
cap "a_20171_6886#" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 1.26777
cap "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" "a_17405_3524#" 431.521
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "D2_7" 1180.88
cap "p3_gen_magic_0.P3" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 0.494819
cap "p3_gen_magic_0.xnor_magic_4.OUT" "VDD" 1457.6
cap "D2_5" "a_5036_n4081#" 50.2916
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_12174_n8579#" 92.0574
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "VDD" 1239.96
cap "a_1541_n3597#" "D2_1" 239.111
cap "a_15865_3363#" "D2_3" 0.400136
cap "D2_5" "a_1209_2253#" 49.28
cap "p2_gen_magic_0.AND2_magic_1.A" "p2_gen_magic_0.3_inp_AND_magic_0.B" 7.53313
cap "a_1409_9773#" "CLK" 0.460878
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "Q2" 289.359
cap "Q6" "7b_counter_0.MDFF_6.QB" 9.15685
cap "7b_counter_0.MDFF_5.tspc2_magic_0.D" "a_12387_5792#" 0.0162546
cap "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" "Q5" 2.24689
cap "a_8939_n3150#" "D2_5" 0.0767978
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "p2_gen_magic_0.xnor_magic_3.OUT" 0.17455
cap "a_12387_575#" "Q5" 1.90258
cap "a_14556_n8142#" "D2_6" 65.3942
cap "LD" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 0.611951
cap "a_11279_3480#" "D2_2" 125.313
cap "Q6" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 4.10818
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_1.OUT" 62.4221
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" "a_5036_n7648#" 11.5238
cap "a_23258_1769#" "7b_counter_0.MDFF_4.LD" 224.142
cap "Q4" "a_13769_n6613#" 9.16683
cap "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" "LD" 434.61
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" "a_22150_1124#" 431.521
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "a_17405_2092#" 36.6129
cap "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "divide_by_2_0.tg_magic_3.OUT" 175.616
cap "a_1559_n6024#" "a_1559_n5540#" 33.5366
cap "a_7303_3480#" "Q5" 7.5644
cap "a_12387_4513#" "a_12387_5792#" 5.69768
cap "P2" "VDD" 4880.28
cap "Q1" "a_11191_4932#" 2.14613
cap "Q4" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 195.804
cap "D2_5" "D2_6" 29.0015
cap "a_9212_5956#" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 0.00479054
cap "7b_counter_0.MDFF_7.QB" "a_23793_5904#" 0.0390099
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_5054_n5540#" 93.5918
cap "a_18891_6886#" "7b_counter_0.MDFF_6.QB" 27.7833
cap "p3_gen_magic_0.xnor_magic_4.OUT" "D2_7" 8.94259
cap "D2_4" "D2_6" 1089.02
cap "a_12387_6986#" "a_12931_6276#" 1.51984
cap "a_24536_3947#" "a_23560_3728#" 240.883
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" "D2_7" 4.17036
cap "7b_counter_0.MDFF_5.QB" "CLK" 122.012
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "Q2" 95.2152
cap "7b_counter_0.MDFF_7.tspc2_magic_0.D" "7b_counter_0.3_inp_AND_magic_0.A" 0.0394397
cap "a_2749_684#" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 189.314
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_5385_2253#" 0.0546428
cap "a_21504_5904#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.00175341
cap "Q6" "a_1409_4557#" 3.98598
cap "a_13553_n2115#" "a_13769_n2115#" 329.078
cap "p2_gen_magic_0.AND2_magic_1.A" "Q4" 177.246
cap "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" "VDD" 1320.65
cap "Q6" "a_5385_1059#" 36.1146
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "a_16186_n3644#" 0.0875897
cap "7b_counter_0.MDFF_3.QB" "Q2" 2585.97
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "CLK" 329.619
cap "a_24059_4877#" "a_26126_3480#" 2.1175
cap "a_11191_5901#" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 189.314
cap "D2_3" "a_19152_1223#" 0.220954
cap "p3_gen_magic_0.xnor_magic_0.OUT" "a_8643_n6024#" 417.891
cap "p3_gen_magic_0.xnor_magic_3.OUT" "a_1559_n6471#" 93.6501
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "Q4" 1.10079
cap "a_2749_3524#" "a_1209_3363#" 1.52867
cap "a_21381_3524#" "Q5" 5.55466
cap "Q7" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 197.262
cap "Q6" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 12.3465
cap "7b_counter_0.MDFF_5.LD" "a_16065_6276#" 3.06795
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "Q4" 686.515
cap "a_5054_n1526#" "D2_3" 236.724
cap "mux_magic_0.AND2_magic_0.A" "OR_magic_1.VOUT" 0.874104
cap "a_16386_n8142#" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 0.297806
cap "DFF_magic_0.tg_magic_1.IN" "VDD" 1855.6
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 63.7361
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D2_2" 79.1162
cap "D2_3" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.303788
cap "7b_counter_0.MDFF_4.QB" "D2_6" 131.131
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 2.40229
cap "7b_counter_0.MDFF_5.LD" "a_8955_8580#" 36.9261
cap "7b_counter_0.MDFF_5.QB" "a_9412_5956#" 12.3743
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_6.QB" 14.9175
cap "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 178.114
cap "a_12387_1769#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 146.237
cap "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1078.39
cap "a_16186_n8142#" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 3.31406
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "VDD" 1334.11
cap "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "7b_counter_0.MDFF_4.LD" 0.00604581
cap "Q1" "a_17405_2092#" 10.6473
cap "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" "a_23258_575#" 279.825
cap "a_19307_1669#" "a_19152_739#" 1.64266
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 1.626
cap "a_1209_3363#" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0.052803
cap "a_16065_4557#" "7b_counter_0.MDFF_4.LD" 3.35569
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_5185_1059#" 0.0461353
cap "D2_3" "a_19152_5956#" 65.8201
cap "a_2749_5900#" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 0.00151552
cap "Q1" "a_5054_n5540#" 0.0554213
cap "Q6" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 7.68752
cap "LD" "a_5185_1059#" 0.395972
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "a_5036_n8095#" 0.0992794
cap "a_12174_n7648#" "p3_gen_magic_0.AND2_magic_1.A" 93.6501
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_11492_n6613#" 9.90974
cap "D2_3" "7b_counter_0.MDFF_4.LD" 902.721
cap "a_17405_8741#" "a_17405_10149#" 479.729
cap "OR_magic_2.VOUT" "D2_1" 126.371
cap "a_21381_10149#" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.0357662
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "a_19841_9774#" 149.276
cap "7b_counter_0.MDFF_5.QB" "a_6725_7308#" 4.2199
cap "a_8713_6842#" "a_11279_6341#" 0.063369
cap "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" "a_15865_7470#" 146.237
cap "a_21381_4932#" "Q4" 3.03936
cap "a_1409_7469#" "LD" 37.6865
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "Q5" 0.470571
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 1.08097
cap "a_34156_n2297#" "divide_by_2_1.tg_magic_3.CLK" 0.179272
cap "7b_counter_0.MDFF_1.QB" "a_17405_684#" 15.2126
cap "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" "VDD" 1090.61
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" "VDD" 1242.06
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "a_1209_7469#" 146.237
cap "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.B" 199.228
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "VDD" 1068.74
cap "a_24059_4877#" "a_23793_5904#" 0.002101
cap "Q7" "7b_counter_0.MDFF_3.QB" 0.572531
cap "Q7" "a_4651_9163#" 0.121554
cap "D2_3" "a_20171_6886#" 0.443223
cap "a_16186_n3644#" "D2_1" 16.9695
cap "a_13553_n2115#" "VDD" 16.8193
cap "a_16386_n3644#" "VDD" 24.8123
cap "D2_5" "a_12174_n3597#" 251.387
cap "p2_gen_magic_0.xnor_magic_5.OUT" "a_5452_n3150#" 64.0602
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "Q5" 5.77329
cap "Q3" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 66.4738
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "a_9689_1669#" 4.10364
cap "Q6" "p3_gen_magic_0.xnor_magic_4.OUT" 121.503
cap "p2_gen_magic_0.xnor_magic_6.OUT" "CLK" 0.812547
cap "p2_gen_magic_0.xnor_magic_5.OUT" "Q2" 0.0121863
cap "a_32816_n2458#" "mux_magic_0.IN1" 2.00497
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_4.OUT" 205.429
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_3.OUT" 27.1536
cap "LD" "p2_gen_magic_0.xnor_magic_3.OUT" 0.230411
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "Q5" 147.667
cap "a_27234_3319#" "a_27234_4513#" 5.57357
cap "D2_4" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 17.3494
cap "a_4496_9609#" "Q2" 1.22641
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D2_7" 0.00627402
cap "p2_gen_magic_0.xnor_magic_4.OUT" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.100311
cap "a_7303_8697#" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 36.6129
cap "a_27234_1769#" "7b_counter_0.MDFF_4.LD" 224.216
cap "D2_4" "a_24003_10051#" 3.42448
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "D2_1" 0.30136
cap "Q1" "VDD" 6497.57
cap "Q3" "a_21381_4932#" 1.20034
cap "a_9689_6886#" "D2_6" 5.11982
cap "Q1" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 86.0826
cap "a_8643_n1526#" "p2_gen_magic_0.xnor_magic_4.OUT" 0.223974
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "a_23352_n6798#" 0.0108405
cap "a_5185_1059#" "p2_gen_magic_0.xnor_magic_3.OUT" 0.143657
cap "Q4" "a_18891_1669#" 0.00716018
cap "p3_gen_magic_0.xnor_magic_1.OUT" "a_14556_n8142#" 19.5015
cap "a_8939_n3150#" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.584411
cap "7b_counter_0.MDFF_5.LD" "D2_4" 103.31
cap "a_1559_n6024#" "p3_gen_magic_0.xnor_magic_1.B" 0.530867
cap "LD" "a_5185_2253#" 224.142
cap "a_27567_8496#" "a_29512_8496#" 0.450618
cap "a_27567_8496#" "VDD" 2851.05
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 14.1725
cap "a_16065_3363#" "VDD" 18.9776
cap "p3_gen_magic_0.xnor_magic_6.OUT" "a_11292_n6613#" 22.6809
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_8955_3363#" 7.49203
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" "a_21381_8741#" 428.973
cap "Q2" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.760196
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "VDD" 1330.85
cap "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 268.721
cap "a_27234_3319#" "DFF_magic_0.D" 0.725215
cap "D2_5" "p3_gen_magic_0.xnor_magic_1.OUT" 0.36787
cap "a_27778_3363#" "a_27778_4557#" 20.6349
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D2_6" 30.3215
cap "a_20041_3363#" "D2_3" 128.625
cap "a_4235_9163#" "7b_counter_0.MDFF_3.QB" 27.7748
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 15.7267
cap "Q7" "a_4496_9609#" 0.51912
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "Q2" 52.9822
cap "a_4235_9163#" "a_4651_9163#" 161.13
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_12931_9774#" 0.926961
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 1.57127
cap "Q1" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 3.73925
cap "Q1" "a_8825_1669#" 7.08548
cap "a_2749_8740#" "D2_1" 2.18438
cap "a_5185_1059#" "a_5185_2253#" 5.57357
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_4.OUT" 8.59682
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_3.OUT" 0.00327014
cap "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "VDD" 2457.81
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "CLK" 612.651
cap "a_8643_n6024#" "D2_2" 245.196
cap "p2_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.C" 0.101672
cap "Q6" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 0.00878202
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "Q4" 11.4804
cap "a_12387_8536#" "a_12931_9774#" 3.08302
cap "CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 876.599
cap "a_8713_1625#" "a_8955_3363#" 0.539346
cap "7b_counter_0.MDFF_0.QB" "a_2749_3524#" 8.62469
cap "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 178.114
cap "a_1209_4557#" "a_2749_4932#" 2.00324
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 178.114
cap "a_23258_1769#" "CLK" 56.5462
cap "a_6725_684#" "VDD" 1559.25
cap "7b_counter_0.MDFF_5.QB" "a_12387_3319#" 0.617936
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "Q2" 0.173872
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "D2_6" 60.3582
cap "a_5036_n3150#" "a_5036_n3597#" 14.2326
cap "D2_6" "p3_gen_magic_0.3_inp_AND_magic_0.B" 45.7105
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.00878202
cap "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "a_5036_n8095#" 63.7775
cap "Q3" "a_1559_n1526#" 88.3203
cap "Q6" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 21.2338
cap "Q7" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 0.676377
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "Q7" 7.8319
cap "DFF_magic_0.tg_magic_3.OUT" "P2" 0.351176
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_8939_n3150#" 0.609565
cap "a_1559_n6471#" "VDD" 15.0701
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_6.OUT" 241.029
cap "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "D2_7" 65.8448
cap "7b_counter_0.MDFF_3.tspc2_magic_0.D" "a_1209_8579#" 0.0757317
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" "VDD" 4278.18
cap "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 171.406
cap "a_1209_4557#" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 0.0162546
cap "p3_gen_magic_0.xnor_magic_1.B" "D2_1" 356.215
cap "D2_5" "p2_gen_magic_0.3_inp_AND_magic_0.B" 0.00684765
cap "a_8411_3319#" "7b_counter_0.MDFF_4.QB" 0.210312
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "a_12387_4513#" 0.127332
cap "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" "CLK" 3.33214
cap "a_11279_6341#" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 134.004
cap "D2_4" "p2_gen_magic_0.3_inp_AND_magic_0.B" 2.08327
cap "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" "a_8955_8580#" 0.0546428
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" "D2_4" 0.244665
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "D2_6" 1177.47
cap "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" "D2_2" 0.569866
cap "a_15865_9774#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.0162546
cap "D2_4" "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 2.68014
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 6.18342
cap "a_14556_n8142#" "Q4" 33.9422
cap "a_1541_n4081#" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.016619
cap "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_2.OUT" 485.259
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "a_8643_n1973#" 9.40801
cap "DFF_magic_0.tg_magic_3.OUT" "DFF_magic_0.tg_magic_1.IN" 340.787
cap "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 18.8582
cap "a_19152_739#" "a_17405_2092#" 0.0138854
cap "a_1559_n6471#" "D2_7" 0.41139
cap "a_7303_8697#" "CLK" 16.4265
cap "a_12387_9730#" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 279.825
cap "a_4235_9163#" "a_4496_9609#" 301.553
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 475.387
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "a_11191_10149#" 414.018
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "a_11279_8697#" 431.521
cap "D2_4" "7b_counter_0.3_inp_AND_magic_0.C" 28.5368
cap "a_20041_8580#" "a_20171_6886#" 5.69926
cap "a_34156_n889#" "a_34156_n2297#" 479.729
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 14.6546
cap "7b_counter_0.MDFF_4.QB" "p2_gen_magic_0.3_inp_AND_magic_0.B" 0.0566431
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "Q7" 31.0636
cap "a_12387_6986#" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 1.985
cap "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "CLK" 1361.81
cap "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 178.114
cap "a_16065_4557#" "CLK" 4.02048
cap "DFF_magic_0.tg_magic_3.OUT" "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 164.969
cap "D2_5" "Q4" 298.048
cap "Q1" "Q6" 432.595
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 178.114
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "Q5" 306.933
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "a_8523_n7648#" 0.355462
cap "p3_gen_magic_0.3_inp_AND_magic_0.C" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 9.27252
cap "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 226.055
cap "a_12387_8536#" "a_11191_10149#" 0.0750518
cap "D2_4" "Q4" 741.648
cap "7b_counter_0.MDFF_1.QB" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 18.558
cap "D2_3" "CLK" 1613.25
cap "a_1559_n6471#" "a_1975_n6471#" 2.22258
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.MDFF_4.LD" 0.676341
cap "7b_counter_0.NAND_magic_0.A" "a_27567_8496#" 29.5973
cap "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" "a_16065_9774#" 0.926961
cap "a_12931_9774#" "a_12931_8580#" 20.6349
cap "7b_counter_0.MDFF_6.tspc2_magic_0.D" "D2_3" 98.7098
cap "LD" "D2_2" 15.2835
cap "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" "divide_by_2_0.tg_magic_3.IN" 164.97
cap "divide_by_2_0.tg_magic_2.IN" "divide_by_2_0.tg_magic_1.IN" 0.6945
cap "a_9212_5956#" "VDD" 975.11
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_4.LD" 0.909356
cap "Q1" "a_18891_6886#" 2.47208
cap "Q7" "a_5515_9163#" 0.25245
cap "a_16186_n8142#" "a_16386_n8142#" 300.637
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 0.0343567
cap "a_12387_9730#" "LD" 0.493064
cap "a_26126_3480#" "CLK" 0.995071
cap "p2_gen_magic_0.xnor_magic_1.OUT" "a_13353_n6613#" 0.135123
cap "a_8713_1625#" "Q5" 7.61541
cap "7b_counter_0.MDFF_4.QB" "Q4" 271.942
cap "a_1209_1059#" "Q5" 0.231764
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 2.40229
cap "a_11191_5901#" "VDD" 1554.77
cap "a_7303_8697#" "a_6725_7308#" 0.162459
cap "Q6" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 3.47241
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 1.1198
cap "a_18891_6886#" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 0.0562095
cap "Q1" "a_12387_1769#" 15.613
cap "p2_gen_magic_0.AND2_magic_1.A" "a_12590_n3150#" 64.0602
cap "a_1409_9773#" "D2_1" 17.4685
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "DFF_magic_0.D" 0.801965
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "VDD" 1037.76
cap "a_21381_4932#" "Q7" 2.78186
cap "a_8523_n7648#" "a_8523_n8095#" 14.2326
cap "a_24401_7877#" "VDD" 21.978
cap "p3_gen_magic_0.xnor_magic_5.OUT" "a_14556_n8142#" 50.614
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_8643_n1973#" 0.747207
cap "Q3" "D2_5" 43.9791
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_12590_n3150#" 5.7007
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "a_8523_n3597#" 83.6648
cap "Q6" "a_6725_684#" 19.4687
cap "a_27234_1769#" "CLK" 290.487
cap "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" "DFF_magic_0.D" 11.0179
cap "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" "VDD" 1199.2
cap "Q1" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 0.145653
cap "D2_6" "a_11279_3480#" 6.16079
cap "Q1" "7b_counter_0.MDFF_1.QB" 4.03164
cap "a_19152_739#" "VDD" 725.398
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.MDFF_7.QB" 82.0861
cap "Q3" "D2_4" 2855.14
cap "a_11708_n2115#" "p2_gen_magic_0.xnor_magic_3.OUT" 57.0004
cap "a_5515_3947#" "a_7303_3480#" 0.0290496
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.536913
cap "a_8939_n7648#" "VDD" 1.79784
cap "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_1.OUT" 1.31697
cap "p3_gen_magic_0.xnor_magic_5.OUT" "D2_5" 1.04092
cap "D2_3" "a_11708_n6613#" 1.83931
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_5385_7469#" 16.9668
cap "Q6" "a_1559_n6471#" 0.707945
cap "LD" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 0.817727
cap "a_1209_7469#" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0.118269
cap "a_16065_7470#" "VDD" 18.9776
cap "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" "D2_3" 102.282
cap "D2_3" "p3_gen_magic_0.3_inp_AND_magic_0.C" 24.9954
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" "VDD" 1240.97
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D2_7" 150.658
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 180.88
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "P2" 0.494819
cap "p3_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.B" 46.7147
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 0.223783
cap "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "VDD" 1093.24
cap "p2_gen_magic_0.xnor_magic_3.OUT" "D2_2" 190.073
cap "Q3" "7b_counter_0.MDFF_4.QB" 0.374869
cap "Q2" "a_8955_8580#" 0.502252
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_6.OUT" 0.273236
cap "LD" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 434.61
cap "a_21381_4932#" "7b_counter_0.MDFF_7.QB" 0.0111604
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "D2_4" 4.51188
cap "Q7" "a_4496_4393#" 57.6089
cap "a_9212_739#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.715869
cap "Q1" "p2_gen_magic_0.xnor_magic_4.OUT" 366.591
cap "a_4235_9163#" "a_5515_9163#" 7.20153
cap "a_12931_6276#" "CLK" 5.18984
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "D2_3" 69.7383
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "D2_6" 0.207682
cap "a_27234_575#" "a_27234_1769#" 5.57357
cap "a_27778_2253#" "a_27234_1769#" 299.584
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "D2_3" 0.328416
cap "D2_5" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 4.74629
cap "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 6.64195
cap "p3_gen_magic_0.xnor_magic_0.OUT" "D2_2" 153.546
cap "a_1559_n1526#" "Q7" 52.991
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "D2_6" 109.473
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_5185_1059#" 279.825
cap "p2_gen_magic_0.xnor_magic_0.OUT" "VDD" 592.075
cap "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 169.401
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 61.7402
cap "p3_gen_magic_0.xnor_magic_1.B" "p3_gen_magic_0.AND2_magic_1.A" 1.04824
cap "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" "a_19841_8580#" 1.1576
cap "a_32816_n1264#" "a_32616_n1264#" 298.29
cap "OUT1" "mux_magic_0.AND2_magic_0.A" 0.00878202
cap "a_24059_4877#" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 671.058
cap "a_26038_4932#" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 189.314
cap "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 1.08097
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "a_7215_4932#" 414.018
cap "a_8411_4513#" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 279.825
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "a_12387_5792#" 279.825
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "p2_gen_magic_0.3_inp_AND_magic_0.B" 0.381771
cap "7b_counter_0.MDFF_1.QB" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 2.6035
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "a_27778_4557#" 22.0494
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "7b_counter_0.MDFF_4.LD" 1.13108
cap "a_5054_n1042#" "Q5" 8.79091
cap "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" "Q4" 0.160218
cap "a_12931_1059#" "7b_counter_0.MDFF_4.LD" 3.06795
cap "a_1541_n4081#" "D2_1" 98.0295
cap "a_8523_n4081#" "VDD" 427.41
cap "divide_by_2_1.tg_magic_3.OUT" "D2_1" 0.00928094
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "a_8523_n8579#" 93.5918
cap "a_5036_n7648#" "p3_gen_magic_0.xnor_magic_4.OUT" 35.4222
cap "a_1409_2253#" "VDD" 12.2141
cap "a_1541_n7648#" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 2.82892
cap "p2_gen_magic_0.xnor_magic_6.OUT" "D2_1" 0.605523
cap "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" "Q5" 23.5534
cap "a_12174_n3150#" "VDD" 1.39645
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "CLK" 70.1364
cap "a_17405_7309#" "a_19152_6440#" 0.063369
cap "a_11279_6341#" "a_12387_5792#" 0.0753894
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "7b_counter_0.MDFF_4.LD" 4.70085
cap "a_5452_n3150#" "D2_5" 2.78167
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "p2_gen_magic_0.xnor_magic_3.OUT" 0.188615
cap "a_1541_n3150#" "a_1559_n1526#" 1.20657
cap "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 5.76341
cap "D2_5" "Q2" 94.7262
cap "divide_by_2_0.tg_magic_3.IN" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 207.107
cap "OR_magic_2.VOUT" "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 5.19243
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" "a_23352_n5390#" 0.109379
cap "a_5054_n1973#" "Q5" 45.9528
cap "a_30365_4922#" "DFF_magic_0.D" 16.2442
cap "divide_by_2_1.tg_magic_3.CLK" "CLK" 2.4941
cap "a_1409_3363#" "VDD" 12.2141
cap "Q4" "p3_gen_magic_0.3_inp_AND_magic_0.B" 90.6422
cap "OR_magic_1.VOUT" "P2" 14.5661
cap "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" "Q4" 1.08941
cap "D2_4" "Q2" 616.499
cap "Q6" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 87.3094
cap "a_1209_9773#" "a_1209_8579#" 5.57357
cap "p2_gen_magic_0.xnor_magic_3.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0.164285
cap "a_4651_3947#" "a_4496_4393#" 240.883
cap "a_16065_4557#" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 37.6144
cap "a_1409_2253#" "D2_7" 9.15797
cap "7b_counter_0.MDFF_4.tspc2_magic_0.Q" "D2_2" 0.0508538
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "CLK" 22.918
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.LD" 84.6885
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "a_1209_2253#" 1.1576
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_1559_n1042#" 93.5918
cap "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" "a_5185_2253#" 1.1576
cap "a_15865_6276#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 0.137072
cap "a_8411_9730#" "a_8955_9774#" 298.29
cap "a_8825_6886#" "a_8713_6842#" 43.7667
cap "a_6725_5900#" "7b_counter_0.MDFF_5.QB" 1.91483
cap "a_17405_7309#" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 36.6129
cap "LD" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 0.116765
cap "a_26038_4932#" "a_26126_3480#" 479.729
cap "Q3" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 0.974236
cap "7b_counter_0.MDFF_3.QB" "CLK" 6.78935
cap "a_16186_n3644#" "a_16386_n3644#" 300.637
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "CLK" 429.321
cap "a_4651_9163#" "CLK" 2.8673
cap "D2_1" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 169.003
cap "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" "Q2" 0.760196
cap "Q1" "a_8411_4513#" 0.849881
cap "a_17405_10149#" "VDD" 1556.69
cap "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" "a_19841_8580#" 0.066768
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" "a_1209_3363#" 1.985
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "D2_5" 7.52077
cap "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" "CLK" 0.340206
cap "a_11292_n2115#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 0.108261
cap "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" "DFF_magic_0.D" 25.8288
cap "a_6725_7308#" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 1.34675
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" "Q4" 5.77709
cap "a_1409_3363#" "D2_7" 9.15797
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "p3_gen_magic_0.xnor_magic_3.OUT" 0.991704
cap "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" "a_21504_5904#" 0.598489
cap "a_9689_1669#" "D2_6" 11.6215
cap "D2_5" "Q7" 831.367
cap "a_16065_1059#" "a_15865_2253#" 3.08302
cap "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" "7b_counter_0.3_inp_AND_magic_0.A" 0.0269737
cap "a_17405_5901#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 2.15008
cap "a_16386_n8142#" "p3_gen_magic_0.3_inp_AND_magic_0.C" 2.63455
cap "a_11708_n2115#" "D2_2" 6.39561
cap "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" "VDD" 1260.56
cap "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" "D2_1" 45.9933
cap "7b_counter_0.MDFF_7.tspc2_magic_0.Q" "a_23802_2253#" 16.9668
cap "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" "7b_counter_0.MDFF_0.QB" 17.862
cap "D2_4" "Q7" 37.182
cap "D2_4" "a_22062_684#" 21.3047
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 1.1198
cap "Q3" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 0.0481653
cap "a_8643_n6024#" "D2_6" 0.0708568
cap "D2_1" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 161.265
cap "a_8523_n7648#" "a_8643_n6471#" 186.236
cap "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 1109.98
cap "a_15865_4557#" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 149.276
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_12387_4513#" 0.0162546
cap "a_17405_8741#" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 0.20708
cap "a_12931_4557#" "Q5" 128.82
cap "a_26126_1124#" "a_26038_684#" 479.729
cap "divide_by_2_1.tg_magic_1.IN" "VDD" 1856.79
cap "7b_counter_0.MDFF_1.QB" "a_19152_739#" 10.6654
cap "mux_magic_0.OR_magic_0.A" "divide_by_2_1.tg_magic_3.CLK" 1.29363
cap "p3_gen_magic_0.P3" "VDD" 2655.16
cap "a_11292_n6613#" "Q4" 0.441234
cap "p3_gen_magic_0.xnor_magic_3.OUT" "Q5" 0.514264
cap "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.B" 48.5626
cap "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" "D2_3" 2.72297
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "VDD" 1031.34
cap "a_1559_n6024#" "a_1541_n7648#" 1.20657
cap "a_20041_4557#" "a_19152_5956#" 0.340529
cap "7b_counter_0.DFF_magic_0.tg_magic_2.IN" "P2" 0.21119
cap "p3_gen_magic_0.3_inp_AND_magic_0.A" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 3.02221
cap "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "a_5036_n7648#" 0.521954
cap "Q7" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 97.2021
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "D2_3" 0.0326425
cap "a_18891_1669#" "a_19152_1223#" 301.553
cap "a_9059_n1973#" "VDD" 1.79784
cap "a_14556_n3644#" "VDD" 896.865
cap "a_12931_2253#" "a_12931_1059#" 20.6349
cap "D2_5" "a_12590_n3150#" 6.36519
cap "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 1.41532
cap "a_20041_4557#" "7b_counter_0.MDFF_4.LD" 0.109856
cap "7b_counter_0.NAND_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 255.796
cap "a_27234_4513#" "VDD" 930.575
cap "a_15865_6276#" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 0.138616
cap "p2_gen_magic_0.xnor_magic_5.OUT" "CLK" 2.96304
cap "a_2749_7308#" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 0.0240125
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "a_2749_5900#" 414.018
cap "DFF_magic_0.tg_magic_3.OUT" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 1.3004
cap "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_3.OUT" 252.991
cap "D2_4" "7b_counter_0.MDFF_7.QB" 31.4097
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" "Q1" 2.40229
cap "a_1559_n1526#" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 0.70242
cap "a_27234_3319#" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 0.0757317
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 1390.3
cap "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "DFF_magic_0.tg_magic_3.OUT" 175.652
cap "CLK" "a_4496_9609#" 47.1089
cap "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "Q2" 0.826016
cap "a_12931_3363#" "D2_2" 1.19971
cap "a_20041_9774#" "VDD" 87.9054
cap "a_1541_n3150#" "D2_4" 41.1241
cap "divide_by_2_0.tg_magic_0.IN" "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 272.186
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "D2_7" 0.756704
cap "a_9689_6886#" "Q2" 30.1743
cap "a_18891_1669#" "7b_counter_0.MDFF_4.LD" 0.0161355
cap "Q1" "a_12387_8536#" 15.1277
cap "7b_counter_0.MDFF_5.LD" "a_31440_8496#" 31.4893
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "VDD" 1191.44
cap "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" "a_31440_8496#" 11.2968
cap "a_17405_5901#" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 0.00151341
cap "LD" "a_1209_9773#" 0.887571
cap "a_1209_6275#" "VDD" 931.274
cap "D2_5" "a_4651_3947#" 7.39984
cap "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" "a_1975_n6471#" 0.609565
cap "a_1541_n3597#" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 0.613588
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" "a_14556_n8142#" 8.17367
cap "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" "a_12174_n8095#" 83.6648
cap "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 5.93923
cap "LD" "a_1209_2253#" 224.216
cap "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" "D2_4" 9.72826
cap "DFF_magic_0.D" "a_29512_8496#" 583.558
cap "D2_3" "D2_1" 2172.46
cap "DFF_magic_0.D" "VDD" 8664.13
cap "a_13553_n2115#" "a_13353_n2115#" 522.094
cap "a_8955_3363#" "VDD" 85.6913
cap "a_13769_n2115#" "p2_gen_magic_0.3_inp_AND_magic_0.C" 56.5037
cap "a_16186_n3644#" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 6.74138
cap "a_17405_4932#" "D2_3" 2.47327
cap "CLK" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 2.40229
cap "p3_gen_magic_0.xnor_magic_6.OUT" "p3_gen_magic_0.xnor_magic_0.OUT" 148.797
cap "a_17405_8741#" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 132.169
cap "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" "Q2" 98.653
cap "a_19841_4557#" "a_19841_3363#" 5.57357
cap "a_1957_n7648#" "VDD" 1.79784
cap "D2_5" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 1019.33
cap "a_9212_5956#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 671.058
cap "a_27234_3319#" "a_27778_4557#" 3.08302
cap "a_19152_5956#" "a_19307_6886#" 1.64266
cap "LD" "D2_6" 16.8639
cap "Q7" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 0.771448
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "Q2" 0.629262
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" "CLK" 4.86478
cap "a_1209_6275#" "D2_7" 1.1685
cap "Q1" "a_9212_739#" 7.96693
cap "a_8825_6886#" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 0.0209943
cap "Q1" "7b_counter_0.3_inp_AND_magic_0.VOUT" 0.162015
cap "a_2749_10148#" "VDD" 1557.86
cap "p2_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.C" 0.699807
cap "a_22150_1124#" "Q4" 136.867
cap "Q6" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 7.5454
cap "a_5470_n1973#" "Q2" 0.0248372
cap "7b_counter_0.MDFF_6.QB" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 323.012
cap "a_11191_5901#" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0.842196
cap "D2_4" "a_24059_4877#" 54.6597
cap "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" "CLK" 3.59841
cap "a_1409_8579#" "a_1209_8579#" 299.584
cap "a_24536_3947#" "a_26126_3480#" 0.0233894
cap "p2_gen_magic_0.xnor_magic_0.OUT" "p2_gen_magic_0.xnor_magic_4.OUT" 349.856
cap "CLK" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 346.875
cap "a_19307_6886#" "a_20171_6886#" 9.7216
cap "a_8825_1669#" "a_8955_3363#" 5.69926
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" "Q4" 13.263
cap "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" "VDD" 1315.63
cap "7b_counter_0.MDFF_0.QB" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 18.2886
cap "7b_counter_0.MDFF_1.tspc2_magic_0.D" "D2_3" 3.66258
cap "LD" "a_19841_9774#" 0.493064
cap "a_5385_6275#" "Q7" 9.30918
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "CLK" 0.0715917
cap "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" "a_11279_6341#" 0.0240125
cap "a_2749_8740#" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 18.9829
cap "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" "VDD" 1192.27
cap "DFF_magic_0.tg_magic_3.CLK" "OR_magic_2.A" 31.1716
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" "P2" 337.059
cap "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" "p2_gen_magic_0.xnor_magic_6.OUT" 0.544662
cap "D2_3" "a_5054_n6471#" 54.067
cap "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" "p2_gen_magic_0.xnor_magic_5.OUT" 15.5055
cap "a_2749_10148#" "D2_7" 0.224578
cap "D2_5" "a_5054_n1526#" 50.7069
cap "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" "a_1209_8579#" 146.237
cap "p2_gen_magic_0.3_inp_AND_magic_0.C" "VDD" 2564.77
cap "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "a_8643_n1042#" 0.0384743
cap "D2_4" "a_19152_1223#" 42.867
cap "Q1" "a_12931_8580#" 6.53316
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "VDD" 1179.31
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 16.882
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "CLK" 42.6249
cap "Q7" "a_6725_2092#" 4.31798
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" "Q7" 32.9745
cap "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 1.71075
cap "divide_by_2_1.tg_magic_3.CLK" "mux_magic_0.AND2_magic_0.A" 1.31076
cap "a_12387_575#" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 149.276
cap "D2_4" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.286068
cap "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" "a_4235_3947#" 0.715869
cap "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" "VDD" 1120.89
cap "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" "a_8955_8580#" 0.177344
cap "D2_4" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 167.041
cap "CLK" "a_5515_9163#" 3.08845
cap "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" "a_16065_9774#" 37.6144
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "7b_counter_0.MDFF_0.QB" 0.105244
cap "VDD" "a_23985_7877#" 1122.9
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" "a_2749_3524#" 0.0100627
cap "Q3" "a_22150_1124#" 21.3709
cap "a_4235_3947#" "Q7" 11.5996
cap "p2_gen_magic_0.xnor_magic_3.OUT" "D2_6" 43.3879
cap "7b_counter_0.MDFF_0.tspc2_magic_0.D" "a_4496_4877#" 120.019
cap "7b_counter_0.MDFF_5.QB" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 25.9193
cap "a_23258_575#" "a_23258_1769#" 5.57357
cap "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 445.787
cap "D2_4" "7b_counter_0.MDFF_4.LD" 842.77
cap "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" "Q7" 1.07379
cap "a_13553_n6613#" "a_13353_n6613#" 522.094
cap "a_13769_n6613#" "p3_gen_magic_0.3_inp_AND_magic_0.C" 56.5037
cap "mux_magic_0.OR_magic_0.A" "a_34156_n889#" 414.018
cap "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" "a_6725_7308#" 431.521
cap "7b_counter_0.MDFF_4.QB" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 0.0845509
cap "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" "CLK" 7.32686
cap "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" "D2_7" 23.985
cap "DFF_magic_0.tg_magic_3.CLK" "DFF_magic_0.tg_magic_0.IN" 163.593
cap "Q5" "VDD" 20602.7
cap "7b_counter_0.MDFF_1.tspc2_magic_0.Q" "Q5" 476.265
cap "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" "Q6" 0.381132
cap "Q6" "a_1209_6275#" 286.048
cap "p3_gen_magic_0.3_inp_AND_magic_0.C" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 796.727
cap "p3_gen_magic_0.xnor_magic_0.OUT" "D2_6" 15.5598
cap "7b_counter_0.NAND_magic_0.A" "DFF_magic_0.D" 874.177
cap "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "a_27234_575#" 0.0162546
cap "a_13353_n2115#" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 0.0132434
cap "a_21381_10149#" "a_19841_8580#" 0.0750518
cap "divide_by_2_1.tg_magic_3.OUT" "P2" 0.339947
cap "a_5054_n1973#" "a_5036_n3597#" 0.0642581
cap "divide_by_2_0.tg_magic_0.IN" "divide_by_2_0.tg_magic_3.IN" 10.522
cap "LD" "a_24003_10051#" 23.9828
cap "p3_gen_magic_0.xnor_magic_1.B" "a_1559_n6471#" 1.01221
cap "7b_counter_0.MDFF_4.QB" "7b_counter_0.MDFF_4.LD" 58.3808
cap "7b_counter_0.MDFF_5.LD" "a_19152_6440#" 6.91378
cap "7b_counter_0.MDFF_3.tspc2_magic_0.Q" "a_5185_6275#" 243.646
cap "a_17405_7309#" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 0.0100496
cap "p2_gen_magic_0.AND2_magic_1.A" "p3_gen_magic_0.3_inp_AND_magic_0.C" 0.450261
cap "7b_counter_0.MDFF_6.QB" "a_16065_4557#" 30.205
cap "a_14556_n8142#" "a_16186_n8142#" 0.49485
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 164.969
cap "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 311.939
cap "7b_counter_0.NAND_magic_0.VOUT" "D2_4" 61.1136
cap "Q5" "D2_7" 419.511
cap "7b_counter_0.MDFF_5.LD" "LD" 809.257
cap "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 3.2019
cap "Q1" "a_23207_5885#" 5.6607
cap "p3_gen_magic_0.xnor_magic_6.OUT" "D2_2" 0.055918
cap "7b_counter_0.MDFF_4.tspc2_magic_0.D" "Q5" 3.85117
cap "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" "Q4" 313.059
cap "a_1209_7469#" "a_1209_6275#" 5.57357
cap "a_8825_1669#" "Q5" 1.80817
cap "7b_counter_0.MDFF_6.QB" "D2_3" 207.773
cap "a_16386_n8142#" "D2_1" 4.82738
cap "a_5036_n8579#" "VDD" 490.263
cap "7b_counter_0.MDFF_5.tspc2_magic_0.Q" "D2_1" 0.314315
cap "a_12931_7470#" "D2_2" 173.83
cap "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" "D2_3" 1022.84
cap "a_7215_10149#" "VDD" 1556.68
cap "Q1" "a_8523_n7648#" 8.025
cap "LD" "a_1409_8579#" 37.6865
cap "a_20041_8580#" "D2_1" 128.625
cap "p3_gen_magic_0.xnor_magic_5.OUT" "a_5036_n8095#" 371.6
cap "a_22991_5885#" "VDD" 1072.63
device msubckt pfet_03v3 18595 -8548 18596 -8547 l=112 w=224 "VDD" "D2_1" 224 0 "p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 18379 -8548 18380 -8547 l=112 w=224 "VDD" "D2_1" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt pfet_03v3 18163 -8548 18164 -8547 l=112 w=224 "VDD" "D2_1" 224 0 "p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17947 -8548 17948 -8547 l=112 w=224 "VDD" "D2_1" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt pfet_03v3 17354 -8582 17355 -8581 l=112 w=224 "VDD" "a_16186_n8142#" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17138 -8582 17139 -8581 l=112 w=224 "VDD" "a_16186_n8142#" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt pfet_03v3 16922 -8582 16923 -8581 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_16186_n8142#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16706 -8582 16707 -8581 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "VDD" 224 11648,328 "a_16186_n8142#" 224 11648,328
device msubckt pfet_03v3 16490 -8582 16491 -8581 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_16186_n8142#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16274 -8582 16275 -8581 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "VDD" 224 19712,624 "a_16186_n8142#" 224 11648,328
device msubckt pfet_03v3 15724 -8582 15725 -8581 l=112 w=224 "VDD" "a_14556_n8142#" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 15508 -8582 15509 -8581 l=112 w=224 "VDD" "a_14556_n8142#" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 15292 -8582 15293 -8581 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_14556_n8142#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15076 -8582 15077 -8581 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "VDD" 224 11648,328 "a_14556_n8142#" 224 11648,328
device msubckt pfet_03v3 14860 -8582 14861 -8581 l=112 w=224 "VDD" "p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_14556_n8142#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14644 -8582 14645 -8581 l=112 w=224 "VDD" "p3_gen_magic_0.AND2_magic_1.A" 224 0 "VDD" 224 19712,624 "a_14556_n8142#" 224 11648,328
device msubckt pfet_03v3 14027 -8548 14028 -8547 l=112 w=224 "VDD" "D2_5" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13811 -8548 13812 -8547 l=112 w=224 "VDD" "D2_5" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13595 -8548 13596 -8547 l=112 w=224 "VDD" "D2_5" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13379 -8548 13380 -8547 l=112 w=224 "VDD" "D2_5" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12910 -8579 12911 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12174_n8579#" 224 19712,624
device msubckt pfet_03v3 12694 -8579 12695 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_12174_n8579#" 224 11648,328 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 12478 -8579 12479 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_12174_n8579#" 224 11648,328
device msubckt pfet_03v3 12262 -8579 12263 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_12174_n8579#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 11764 -8548 11765 -8547 l=112 w=224 "VDD" "Q4" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11548 -8548 11549 -8547 l=112 w=224 "VDD" "Q4" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 11332 -8548 11333 -8547 l=112 w=224 "VDD" "Q4" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11116 -8548 11117 -8547 l=112 w=224 "VDD" "Q4" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10376 -8548 10377 -8547 l=112 w=224 "VDD" "D2_6" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10160 -8548 10161 -8547 l=112 w=224 "VDD" "D2_6" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9944 -8548 9945 -8547 l=112 w=224 "VDD" "D2_6" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 9728 -8548 9729 -8547 l=112 w=224 "VDD" "D2_6" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9259 -8579 9260 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8523_n8579#" 224 19712,624
device msubckt pfet_03v3 9043 -8579 9044 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_8523_n8579#" 224 11648,328 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 8827 -8579 8828 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_8523_n8579#" 224 11648,328
device msubckt pfet_03v3 8611 -8579 8612 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_8523_n8579#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8113 -8548 8114 -8547 l=112 w=224 "VDD" "Q5" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7897 -8548 7898 -8547 l=112 w=224 "VDD" "Q5" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 7681 -8548 7682 -8547 l=112 w=224 "VDD" "Q5" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7465 -8548 7466 -8547 l=112 w=224 "VDD" "Q5" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 6889 -8548 6890 -8547 l=112 w=224 "VDD" "D2_7" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6673 -8548 6674 -8547 l=112 w=224 "VDD" "D2_7" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 6457 -8548 6458 -8547 l=112 w=224 "VDD" "D2_7" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6241 -8548 6242 -8547 l=112 w=224 "VDD" "D2_7" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 5772 -8579 5773 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_5036_n8579#" 224 19712,624
device msubckt pfet_03v3 5556 -8579 5557 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_5036_n8579#" 224 11648,328 "p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 5340 -8579 5341 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_5036_n8579#" 224 11648,328
device msubckt pfet_03v3 5124 -8579 5125 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_5036_n8579#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 4626 -8548 4627 -8547 l=112 w=224 "VDD" "Q6" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4410 -8548 4411 -8547 l=112 w=224 "VDD" "Q6" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 4194 -8548 4195 -8547 l=112 w=224 "VDD" "Q6" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3978 -8548 3979 -8547 l=112 w=224 "VDD" "Q6" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 3394 -8548 3395 -8547 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.B" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3178 -8548 3179 -8547 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.B" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2962 -8548 2963 -8547 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.B" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 2746 -8548 2747 -8547 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.B" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2277 -8579 2278 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_1541_n8579#" 224 19712,624
device msubckt pfet_03v3 2061 -8579 2062 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_1541_n8579#" 224 11648,328 "p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 1845 -8579 1846 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_1541_n8579#" 224 11648,328
device msubckt pfet_03v3 1629 -8579 1630 -8578 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_1541_n8579#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 1131 -8548 1132 -8547 l=112 w=224 "VDD" "Q7" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 915 -8548 916 -8547 l=112 w=224 "VDD" "Q7" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 699 -8548 700 -8547 l=112 w=224 "VDD" "Q7" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 483 -8548 484 -8547 l=112 w=224 "VDD" "Q7" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 18379 -8091 18380 -8090 l=112 w=224 "VSS" "D2_1" 224 0 "p3_gen_magic_0.xnor_magic_1.B" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 18163 -8091 18164 -8090 l=112 w=224 "VSS" "D2_1" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.B" 224 11648,328
device msubckt nfet_03v3 17354 -8142 17355 -8141 l=112 w=224 "VSS" "a_16186_n8142#" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 16922 -8142 16923 -8141 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_16386_n8142#" 224 11648,328 "a_16186_n8142#" 224 19712,624
device msubckt nfet_03v3 16706 -8142 16707 -8141 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "VSS" 224 11648,328 "a_16386_n8142#" 224 11648,328
device msubckt nfet_03v3 16490 -8142 16491 -8141 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_16386_n8142#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 16274 -8142 16275 -8141 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_16186_n8142#" 224 19712,624 "a_16386_n8142#" 224 11648,328
device msubckt nfet_03v3 15724 -8142 15725 -8141 l=112 w=224 "VSS" "a_14556_n8142#" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 19712,624
device msubckt nfet_03v3 15292 -8142 15293 -8141 l=112 w=224 "VSS" "p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_14756_n8142#" 224 11648,328 "a_14556_n8142#" 224 19712,624
device msubckt nfet_03v3 15076 -8142 15077 -8141 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "VSS" 224 11648,328 "a_14756_n8142#" 224 11648,328
device msubckt nfet_03v3 14860 -8142 14861 -8141 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_14756_n8142#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 14644 -8142 14645 -8141 l=112 w=224 "VSS" "p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_14556_n8142#" 224 19712,624 "a_14756_n8142#" 224 11648,328
device msubckt nfet_03v3 13811 -8091 13812 -8090 l=112 w=224 "VSS" "D2_5" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 13595 -8091 13596 -8090 l=112 w=224 "VSS" "D2_5" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12910 -8095 12911 -8094 l=112 w=224 "VDD" "D2_5" 224 0 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12174_n8095#" 224 19712,624
device msubckt pfet_03v3 12694 -8095 12695 -8094 l=112 w=224 "VDD" "D2_5" 224 0 "a_12174_n8095#" 224 11648,328 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 12478 -8095 12479 -8094 l=112 w=224 "VDD" "Q4" 224 0 "VDD" 224 11648,328 "a_12174_n8095#" 224 11648,328
device msubckt pfet_03v3 12262 -8095 12263 -8094 l=112 w=224 "VDD" "Q4" 224 0 "a_12174_n8095#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 11548 -8091 11549 -8090 l=112 w=224 "VSS" "Q4" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 11332 -8091 11333 -8090 l=112 w=224 "VSS" "Q4" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 10160 -8091 10161 -8090 l=112 w=224 "VSS" "D2_6" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 9944 -8091 9945 -8090 l=112 w=224 "VSS" "D2_6" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9259 -8095 9260 -8094 l=112 w=224 "VDD" "D2_6" 224 0 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8523_n8095#" 224 19712,624
device msubckt pfet_03v3 9043 -8095 9044 -8094 l=112 w=224 "VDD" "D2_6" 224 0 "a_8523_n8095#" 224 11648,328 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 8827 -8095 8828 -8094 l=112 w=224 "VDD" "Q5" 224 0 "VDD" 224 11648,328 "a_8523_n8095#" 224 11648,328
device msubckt pfet_03v3 8611 -8095 8612 -8094 l=112 w=224 "VDD" "Q5" 224 0 "a_8523_n8095#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 7897 -8091 7898 -8090 l=112 w=224 "VSS" "Q5" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 7681 -8091 7682 -8090 l=112 w=224 "VSS" "Q5" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 6673 -8091 6674 -8090 l=112 w=224 "VSS" "D2_7" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 6457 -8091 6458 -8090 l=112 w=224 "VSS" "D2_7" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 5772 -8095 5773 -8094 l=112 w=224 "VDD" "D2_7" 224 0 "p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_5036_n8095#" 224 19712,624
device msubckt pfet_03v3 5556 -8095 5557 -8094 l=112 w=224 "VDD" "D2_7" 224 0 "a_5036_n8095#" 224 11648,328 "p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 5340 -8095 5341 -8094 l=112 w=224 "VDD" "Q6" 224 0 "VDD" 224 11648,328 "a_5036_n8095#" 224 11648,328
device msubckt pfet_03v3 5124 -8095 5125 -8094 l=112 w=224 "VDD" "Q6" 224 0 "a_5036_n8095#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 12910 -7648 12911 -7647 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_12174_n7648#" 224 19712,624
device msubckt nfet_03v3 12694 -7648 12695 -7647 l=112 w=224 "VSS" "D2_5" 224 0 "a_12590_n7648#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12478 -7648 12479 -7647 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12590_n7648#" 224 11648,328
device msubckt nfet_03v3 12262 -7648 12263 -7647 l=112 w=224 "VSS" "Q4" 224 0 "a_12174_n7648#" 224 19712,624 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt nfet_03v3 4410 -8091 4411 -8090 l=112 w=224 "VSS" "Q6" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 4194 -8091 4195 -8090 l=112 w=224 "VSS" "Q6" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 3178 -8091 3179 -8090 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_1.B" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 2962 -8091 2963 -8090 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_1.B" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2277 -8095 2278 -8094 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.B" 224 0 "p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_1541_n8095#" 224 19712,624
device msubckt pfet_03v3 2061 -8095 2062 -8094 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_1.B" 224 0 "a_1541_n8095#" 224 11648,328 "p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 1845 -8095 1846 -8094 l=112 w=224 "VDD" "Q7" 224 0 "VDD" 224 11648,328 "a_1541_n8095#" 224 11648,328
device msubckt pfet_03v3 1629 -8095 1630 -8094 l=112 w=224 "VDD" "Q7" 224 0 "a_1541_n8095#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 9259 -7648 9260 -7647 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_8523_n7648#" 224 19712,624
device msubckt nfet_03v3 9043 -7648 9044 -7647 l=112 w=224 "VSS" "D2_6" 224 0 "a_8939_n7648#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8827 -7648 8828 -7647 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8939_n7648#" 224 11648,328
device msubckt nfet_03v3 8611 -7648 8612 -7647 l=112 w=224 "VSS" "Q5" 224 0 "a_8523_n7648#" 224 19712,624 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 915 -8091 916 -8090 l=112 w=224 "VSS" "Q7" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 699 -8091 700 -8090 l=112 w=224 "VSS" "Q7" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 5772 -7648 5773 -7647 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_5036_n7648#" 224 19712,624
device msubckt nfet_03v3 5556 -7648 5557 -7647 l=112 w=224 "VSS" "D2_7" 224 0 "a_5452_n7648#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5340 -7648 5341 -7647 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_5452_n7648#" 224 11648,328
device msubckt nfet_03v3 5124 -7648 5125 -7647 l=112 w=224 "VSS" "Q6" 224 0 "a_5036_n7648#" 224 19712,624 "p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt nfet_03v3 2277 -7648 2278 -7647 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_1541_n7648#" 224 19712,624
device msubckt nfet_03v3 2061 -7648 2062 -7647 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_1.B" 224 0 "a_1957_n7648#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1845 -7648 1846 -7647 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_1957_n7648#" 224 11648,328
device msubckt nfet_03v3 1629 -7648 1630 -7647 l=112 w=224 "VSS" "Q7" 224 0 "a_1541_n7648#" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 31918 -7054 31919 -7053 l=112 w=224 "VDD" "mux_magic_0.IN2" 224 0 "divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 31702 -7054 31703 -7053 l=112 w=224 "VDD" "mux_magic_0.IN2" 224 0 "VDD" 224 11648,328 "divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 31486 -7054 31487 -7053 l=112 w=224 "VDD" "mux_magic_0.IN2" 224 0 "divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 31270 -7054 31271 -7053 l=112 w=224 "VDD" "mux_magic_0.IN2" 224 0 "VDD" 224 19712,624 "divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 30810 -7046 30811 -7045 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 30594 -7046 30595 -7045 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 30378 -7046 30379 -7045 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30162 -7046 30163 -7045 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 29702 -7046 29703 -7045 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.IN" 224 11648,328 "divide_by_2_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 29486 -7046 29487 -7045 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_2.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 29270 -7046 29271 -7045 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.IN" 224 19712,624 "divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 28661 -7054 28662 -7053 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_1.IN" 224 0 "divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28445 -7054 28446 -7053 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 28229 -7054 28230 -7053 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_1.IN" 224 0 "divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28013 -7054 28014 -7053 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 27596 -7046 27597 -7045 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 27380 -7046 27381 -7045 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 27164 -7046 27165 -7045 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26948 -7046 26949 -7045 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26488 -7046 26489 -7045 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "divide_by_2_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 26272 -7046 26273 -7045 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_0.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 26056 -7046 26057 -7045 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 19712,624 "divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 31702 -6597 31703 -6596 l=112 w=224 "VSS" "mux_magic_0.IN2" 224 0 "divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 31486 -6597 31487 -6596 l=112 w=224 "VSS" "mux_magic_0.IN2" 224 0 "VSS" 224 19712,624 "divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 30594 -6589 30595 -6588 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 30378 -6589 30379 -6588 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 22380 -7053 22381 -7052 l=112 w=224 "VDD" "p3_gen_magic_0.P3" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 22164 -7053 22165 -7052 l=112 w=224 "VDD" "p3_gen_magic_0.P3" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 21948 -7053 21949 -7052 l=112 w=224 "VDD" "p3_gen_magic_0.P3" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21732 -7053 21733 -7052 l=112 w=224 "VDD" "p3_gen_magic_0.P3" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 29702 -6587 29703 -6586 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_3.IN" 224 11648,328 "divide_by_2_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 29486 -6587 29487 -6586 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_2.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 29270 -6587 29271 -6586 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_3.IN" 224 19712,624 "divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 28445 -6597 28446 -6596 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_1.IN" 224 0 "divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 28229 -6597 28230 -6596 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 27380 -6589 27381 -6588 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 27164 -6589 27165 -6588 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 26488 -6587 26489 -6586 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "divide_by_2_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 26272 -6587 26273 -6586 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_0.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 26056 -6587 26057 -6586 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 19712,624 "divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 24088 -6798 24089 -6797 l=112 w=224 "VSS" "a_23352_n6798#" 224 0 "VSS" 224 19712,624 "OR_magic_2.VOUT" 224 19712,624
device msubckt nfet_03v3 23656 -6798 23657 -6797 l=112 w=224 "VSS" "p3_gen_magic_0.P3" 224 0 "VSS" 224 11648,328 "a_23352_n6798#" 224 19712,624
device msubckt nfet_03v3 23440 -6798 23441 -6797 l=112 w=224 "VSS" "OR_magic_2.A" 224 0 "a_23352_n6798#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 21272 -7045 21273 -7044 l=112 w=224 "VDD" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 21056 -7045 21057 -7044 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 20840 -7045 20841 -7044 l=112 w=224 "VDD" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20624 -7045 20625 -7044 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 20164 -7045 20165 -7044 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 19948 -7045 19949 -7044 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 19732 -7045 19733 -7044 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 19123 -7053 19124 -7052 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 18907 -7053 18908 -7052 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 18691 -7053 18692 -7052 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18475 -7053 18476 -7052 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 18058 -7045 18059 -7044 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17842 -7045 17843 -7044 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17626 -7045 17627 -7044 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17410 -7045 17411 -7044 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16950 -7045 16951 -7044 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 16734 -7045 16735 -7044 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 16518 -7045 16519 -7044 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 22164 -6596 22165 -6595 l=112 w=224 "VSS" "p3_gen_magic_0.P3" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 21948 -6596 21949 -6595 l=112 w=224 "VSS" "p3_gen_magic_0.P3" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 24088 -6358 24089 -6357 l=112 w=224 "VDD" "a_23352_n6798#" 224 0 "VDD" 224 19712,624 "OR_magic_2.VOUT" 224 19712,624
device msubckt pfet_03v3 23656 -6358 23657 -6357 l=112 w=224 "VDD" "p3_gen_magic_0.P3" 224 0 "a_23352_n5390#" 224 11648,328 "a_23352_n6798#" 224 19712,624
device msubckt pfet_03v3 23440 -6358 23441 -6357 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_23352_n5390#" 224 11648,328
device msubckt nfet_03v3 21056 -6588 21057 -6587 l=112 w=224 "VSS" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 20840 -6588 20841 -6587 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 20164 -6586 20165 -6585 l=112 w=224 "VSS" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 19948 -6586 19949 -6585 l=112 w=224 "VSS" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 19732 -6586 19733 -6585 l=112 w=224 "VSS" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 18907 -6596 18908 -6595 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 18691 -6596 18692 -6595 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 17842 -6588 17843 -6587 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 17626 -6588 17627 -6587 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 16950 -6586 16951 -6585 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 16734 -6586 16735 -6585 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 16518 -6586 16519 -6585 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 14434 -6613 14435 -6612 l=112 w=224 "VSS" "p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_13769_n6613#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 14089 -6613 14090 -6612 l=112 w=224 "VSS" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13553_n6613#" 224 11648,328 "a_13353_n6613#" 224 19712,624
device msubckt nfet_03v3 13873 -6613 13874 -6612 l=112 w=224 "VSS" "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13769_n6613#" 224 11648,328 "a_13553_n6613#" 224 11648,328
device msubckt nfet_03v3 13657 -6613 13658 -6612 l=112 w=224 "VSS" "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13553_n6613#" 224 11648,328 "a_13769_n6613#" 224 11648,328
device msubckt nfet_03v3 13441 -6613 13442 -6612 l=112 w=224 "VSS" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n6613#" 224 19712,624 "a_13553_n6613#" 224 11648,328
device msubckt nfet_03v3 12373 -6613 12374 -6612 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_11708_n6613#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 12028 -6613 12029 -6612 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11492_n6613#" 224 11648,328 "a_11292_n6613#" 224 19712,624
device msubckt nfet_03v3 11812 -6613 11813 -6612 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11708_n6613#" 224 11648,328 "a_11492_n6613#" 224 11648,328
device msubckt nfet_03v3 11596 -6613 11597 -6612 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11492_n6613#" 224 11648,328 "a_11708_n6613#" 224 11648,328
device msubckt nfet_03v3 11380 -6613 11381 -6612 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n6613#" 224 19712,624 "a_11492_n6613#" 224 11648,328
device msubckt nfet_03v3 31651 -5817 31652 -5816 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.IN" 224 0 "mux_magic_0.IN2" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 31435 -5817 31436 -5816 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.IN" 224 0 "VSS" 224 19712,624 "mux_magic_0.IN2" 224 11648,328
device msubckt nfet_03v3 30759 -5827 30760 -5826 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.IN" 224 19712,624
device msubckt nfet_03v3 30543 -5827 30544 -5826 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_3.IN" 224 11648,328 "divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 30327 -5827 30328 -5826 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 19712,624 "divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 29651 -5825 29652 -5824 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 29435 -5825 29436 -5824 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 28388 -5824 28389 -5823 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.OUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 28172 -5824 28173 -5823 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 27545 -5826 27546 -5825 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_3.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 27329 -5826 27330 -5825 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 27113 -5826 27114 -5825 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_3.IN" 224 19712,624 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 14434 -6253 14435 -6252 l=112 w=224 "VSS" "p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_13769_n6613#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 14089 -6253 14090 -6252 l=112 w=224 "VSS" "a_13353_n6613#" 224 0 "VSS" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 13873 -6253 13874 -6252 l=112 w=224 "VSS" "p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_13769_n6613#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 13657 -6253 13658 -6252 l=112 w=224 "VSS" "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13553_n6613#" 224 11648,328 "a_13769_n6613#" 224 11648,328
device msubckt nfet_03v3 13441 -6253 13442 -6252 l=112 w=224 "VSS" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n6613#" 224 19712,624 "a_13553_n6613#" 224 11648,328
device msubckt nfet_03v3 12373 -6253 12374 -6252 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_11708_n6613#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 12028 -6253 12029 -6252 l=112 w=224 "VSS" "a_11292_n6613#" 224 0 "VSS" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt nfet_03v3 11812 -6253 11813 -6252 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_11708_n6613#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11596 -6253 11597 -6252 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11492_n6613#" 224 11648,328 "a_11708_n6613#" 224 11648,328
device msubckt nfet_03v3 11380 -6253 11381 -6252 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n6613#" 224 19712,624 "a_11492_n6613#" 224 11648,328
device msubckt nfet_03v3 9379 -6471 9380 -6470 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_8643_n6471#" 224 19712,624
device msubckt nfet_03v3 9163 -6471 9164 -6470 l=112 w=224 "VSS" "D2_2" 224 0 "a_9059_n6471#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8947 -6471 8948 -6470 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_9059_n6471#" 224 11648,328
device msubckt nfet_03v3 8731 -6471 8732 -6470 l=112 w=224 "VSS" "Q1" 224 0 "a_8643_n6471#" 224 19712,624 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt nfet_03v3 26437 -5824 26438 -5823 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 26221 -5824 26222 -5823 l=112 w=224 "VSS" "divide_by_2_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 25353 -5824 25354 -5823 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 25137 -5824 25138 -5823 l=112 w=224 "VSS" "OR_magic_2.VOUT" 224 0 "VSS" 224 19712,624 "divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 24088 -5874 24089 -5873 l=112 w=224 "VDD" "a_23352_n6798#" 224 0 "VDD" 224 19712,624 "OR_magic_2.VOUT" 224 19712,624
device msubckt pfet_03v3 23656 -5874 23657 -5873 l=112 w=224 "VDD" "p3_gen_magic_0.P3" 224 0 "a_23352_n5390#" 224 11648,328 "a_23352_n6798#" 224 19712,624
device msubckt pfet_03v3 23440 -5874 23441 -5873 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_23352_n5390#" 224 11648,328
device msubckt pfet_03v3 31867 -5360 31868 -5359 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.IN" 224 0 "mux_magic_0.IN2" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 31651 -5360 31652 -5359 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.IN" 224 0 "VDD" 224 11648,328 "mux_magic_0.IN2" 224 11648,328
device msubckt pfet_03v3 31435 -5360 31436 -5359 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.IN" 224 0 "mux_magic_0.IN2" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 31219 -5360 31220 -5359 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.IN" 224 0 "VDD" 224 19712,624 "mux_magic_0.IN2" 224 11648,328
device msubckt pfet_03v3 30759 -5368 30760 -5367 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 30543 -5368 30544 -5367 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.IN" 224 11648,328 "divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 30327 -5368 30328 -5367 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 19712,624 "divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 29867 -5368 29868 -5367 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 29651 -5368 29652 -5367 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 29435 -5368 29436 -5367 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 29219 -5368 29220 -5367 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 22113 -5816 22114 -5815 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "p3_gen_magic_0.P3" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 21897 -5816 21898 -5815 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.P3" 224 11648,328
device msubckt nfet_03v3 21221 -5826 21222 -5825 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 21005 -5826 21006 -5825 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 20789 -5826 20790 -5825 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 20113 -5824 20114 -5823 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 19897 -5824 19898 -5823 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 18850 -5823 18851 -5822 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 18634 -5823 18635 -5822 l=112 w=224 "VSS" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 18007 -5825 18008 -5824 l=112 w=224 "VSS" "CLK" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 17791 -5825 17792 -5824 l=112 w=224 "VSS" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 17575 -5825 17576 -5824 l=112 w=224 "VSS" "CLK" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 28604 -5367 28605 -5366 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.OUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28388 -5367 28389 -5366 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 28172 -5367 28173 -5366 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.OUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27956 -5367 27957 -5366 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 27545 -5367 27546 -5366 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 27329 -5367 27330 -5366 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "divide_by_2_0.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 27113 -5367 27114 -5366 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.IN" 224 19712,624 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 26653 -5367 26654 -5366 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 26437 -5367 26438 -5366 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26221 -5367 26222 -5366 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.CLK" 224 0 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26005 -5367 26006 -5366 l=112 w=224 "VDD" "divide_by_2_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 25569 -5367 25570 -5366 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 25353 -5367 25354 -5366 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "VDD" 224 11648,328 "divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 25137 -5367 25138 -5366 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "divide_by_2_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24921 -5367 24922 -5366 l=112 w=224 "VDD" "OR_magic_2.VOUT" 224 0 "VDD" 224 19712,624 "divide_by_2_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 24088 -5390 24089 -5389 l=112 w=224 "VDD" "p3_gen_magic_0.P3" 224 0 "a_23352_n6798#" 224 11648,328 "a_23352_n5390#" 224 19712,624
device msubckt pfet_03v3 23872 -5390 23873 -5389 l=112 w=224 "VDD" "p3_gen_magic_0.P3" 224 0 "a_23352_n5390#" 224 11648,328 "a_23352_n6798#" 224 11648,328
device msubckt pfet_03v3 23656 -5390 23657 -5389 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "VDD" 224 11648,328 "a_23352_n5390#" 224 11648,328
device msubckt pfet_03v3 23440 -5390 23441 -5389 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "a_23352_n5390#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 16899 -5823 16900 -5822 l=112 w=224 "VSS" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 16683 -5823 16684 -5822 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15815 -5823 15816 -5822 l=112 w=224 "VSS" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 15599 -5823 15600 -5822 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 14433 -5810 14434 -5809 l=112 w=224 "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 14089 -5810 14090 -5809 l=112 w=224 "VDD" "a_13353_n6613#" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 13873 -5810 13874 -5809 l=112 w=224 "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_13353_n6613#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13657 -5810 13658 -5809 l=112 w=224 "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_13353_n6613#" 224 11648,328
device msubckt pfet_03v3 13441 -5810 13442 -5809 l=112 w=224 "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n6613#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 12372 -5810 12373 -5809 l=112 w=224 "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.A" 0 0 "p3_gen_magic_0.3_inp_AND_magic_0.A" 448 19712,624
device msubckt pfet_03v3 12028 -5810 12029 -5809 l=112 w=224 "VDD" "a_11292_n6613#" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 11812 -5810 11813 -5809 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_11292_n6613#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11596 -5810 11597 -5809 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_11292_n6613#" 224 11648,328
device msubckt pfet_03v3 11380 -5810 11381 -5809 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n6613#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 10280 -6028 10281 -6027 l=112 w=224 "VSS" "D2_2" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10064 -6028 10065 -6027 l=112 w=224 "VSS" "D2_2" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 5790 -6471 5791 -6470 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_5054_n6471#" 224 19712,624
device msubckt nfet_03v3 5574 -6471 5575 -6470 l=112 w=224 "VSS" "D2_3" 224 0 "a_5470_n6471#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5358 -6471 5359 -6470 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5470_n6471#" 224 11648,328
device msubckt nfet_03v3 5142 -6471 5143 -6470 l=112 w=224 "VSS" "Q2" 224 0 "a_5054_n6471#" 224 19712,624 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 9379 -6024 9380 -6023 l=112 w=224 "VDD" "D2_2" 224 0 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_8643_n6024#" 224 19712,624
device msubckt pfet_03v3 9163 -6024 9164 -6023 l=112 w=224 "VDD" "D2_2" 224 0 "a_8643_n6024#" 224 11648,328 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 8947 -6024 8948 -6023 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 11648,328 "a_8643_n6024#" 224 11648,328
device msubckt pfet_03v3 8731 -6024 8732 -6023 l=112 w=224 "VDD" "Q1" 224 0 "a_8643_n6024#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 8017 -6028 8018 -6027 l=112 w=224 "VSS" "Q1" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 7801 -6028 7802 -6027 l=112 w=224 "VSS" "Q1" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 6691 -6028 6692 -6027 l=112 w=224 "VSS" "D2_3" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 6475 -6028 6476 -6027 l=112 w=224 "VSS" "D2_3" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 2295 -6471 2296 -6470 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_1559_n6471#" 224 19712,624
device msubckt nfet_03v3 2079 -6471 2080 -6470 l=112 w=224 "VSS" "D2_4" 224 0 "a_1975_n6471#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1863 -6471 1864 -6470 l=112 w=224 "VSS" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_1975_n6471#" 224 11648,328
device msubckt nfet_03v3 1647 -6471 1648 -6470 l=112 w=224 "VSS" "Q3" 224 0 "a_1559_n6471#" 224 19712,624 "p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 5790 -6024 5791 -6023 l=112 w=224 "VDD" "D2_3" 224 0 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5054_n6024#" 224 19712,624
device msubckt pfet_03v3 5574 -6024 5575 -6023 l=112 w=224 "VDD" "D2_3" 224 0 "a_5054_n6024#" 224 11648,328 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 5358 -6024 5359 -6023 l=112 w=224 "VDD" "Q2" 224 0 "VDD" 224 11648,328 "a_5054_n6024#" 224 11648,328
device msubckt pfet_03v3 5142 -6024 5143 -6023 l=112 w=224 "VDD" "Q2" 224 0 "a_5054_n6024#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 4428 -6028 4429 -6027 l=112 w=224 "VSS" "Q2" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 4212 -6028 4213 -6027 l=112 w=224 "VSS" "Q2" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 3196 -6028 3197 -6027 l=112 w=224 "VSS" "D2_4" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 2980 -6028 2981 -6027 l=112 w=224 "VSS" "D2_4" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2295 -6024 2296 -6023 l=112 w=224 "VDD" "D2_4" 224 0 "p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_1559_n6024#" 224 19712,624
device msubckt pfet_03v3 2079 -6024 2080 -6023 l=112 w=224 "VDD" "D2_4" 224 0 "a_1559_n6024#" 224 11648,328 "p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 1863 -6024 1864 -6023 l=112 w=224 "VDD" "Q3" 224 0 "VDD" 224 11648,328 "a_1559_n6024#" 224 11648,328
device msubckt pfet_03v3 1647 -6024 1648 -6023 l=112 w=224 "VDD" "Q3" 224 0 "a_1559_n6024#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 933 -6028 934 -6027 l=112 w=224 "VSS" "Q3" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 717 -6028 718 -6027 l=112 w=224 "VSS" "Q3" 224 0 "VSS" 224 19712,624 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 22329 -5359 22330 -5358 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "p3_gen_magic_0.P3" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 22113 -5359 22114 -5358 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.P3" 224 11648,328
device msubckt pfet_03v3 21897 -5359 21898 -5358 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "p3_gen_magic_0.P3" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21681 -5359 21682 -5358 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.P3" 224 11648,328
device msubckt pfet_03v3 21221 -5367 21222 -5366 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 21005 -5367 21006 -5366 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 20789 -5367 20790 -5366 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 20329 -5367 20330 -5366 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20113 -5367 20114 -5366 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19897 -5367 19898 -5366 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19681 -5367 19682 -5366 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19066 -5366 19067 -5365 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 18850 -5366 18851 -5365 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 18634 -5366 18635 -5365 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18418 -5366 18419 -5365 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 18007 -5366 18008 -5365 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 17791 -5366 17792 -5365 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17575 -5366 17576 -5365 l=112 w=224 "VDD" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 17115 -5366 17116 -5365 l=112 w=224 "VDD" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16899 -5366 16900 -5365 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16683 -5366 16684 -5365 l=112 w=224 "VDD" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16467 -5366 16468 -5365 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16031 -5366 16032 -5365 l=112 w=224 "VDD" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 15815 -5366 15816 -5365 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 15599 -5366 15600 -5365 l=112 w=224 "VDD" "CLK" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15383 -5366 15384 -5365 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 224 11648,328
device msubckt pfet_03v3 14433 -5328 14434 -5327 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 14089 -5380 14090 -5379 l=112 w=224 "VDD" "a_13353_n6613#" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 13873 -5380 13874 -5379 l=112 w=224 "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_13353_n6613#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13657 -5380 13658 -5379 l=112 w=224 "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_13353_n6613#" 224 11648,328
device msubckt pfet_03v3 13441 -5380 13442 -5379 l=112 w=224 "VDD" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n6613#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 12372 -5328 12373 -5327 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 12028 -5380 12029 -5379 l=112 w=224 "VDD" "a_11292_n6613#" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 11812 -5380 11813 -5379 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_11292_n6613#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11596 -5380 11597 -5379 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_11292_n6613#" 224 11648,328
device msubckt pfet_03v3 11380 -5380 11381 -5379 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n6613#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10496 -5571 10497 -5570 l=112 w=224 "VDD" "D2_2" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10280 -5571 10281 -5570 l=112 w=224 "VDD" "D2_2" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10064 -5571 10065 -5570 l=112 w=224 "VDD" "D2_2" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 9848 -5571 9849 -5570 l=112 w=224 "VDD" "D2_2" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9379 -5540 9380 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_8643_n5540#" 224 19712,624
device msubckt pfet_03v3 9163 -5540 9164 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_8643_n5540#" 224 11648,328 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 8947 -5540 8948 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_8643_n5540#" 224 11648,328
device msubckt pfet_03v3 8731 -5540 8732 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_8643_n5540#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8233 -5571 8234 -5570 l=112 w=224 "VDD" "Q1" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8017 -5571 8018 -5570 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 7801 -5571 7802 -5570 l=112 w=224 "VDD" "Q1" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7585 -5571 7586 -5570 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 6907 -5571 6908 -5570 l=112 w=224 "VDD" "D2_3" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6691 -5571 6692 -5570 l=112 w=224 "VDD" "D2_3" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 6475 -5571 6476 -5570 l=112 w=224 "VDD" "D2_3" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6259 -5571 6260 -5570 l=112 w=224 "VDD" "D2_3" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 5790 -5540 5791 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5054_n5540#" 224 19712,624
device msubckt pfet_03v3 5574 -5540 5575 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_5054_n5540#" 224 11648,328 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 5358 -5540 5359 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_5054_n5540#" 224 11648,328
device msubckt pfet_03v3 5142 -5540 5143 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_5054_n5540#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 4644 -5571 4645 -5570 l=112 w=224 "VDD" "Q2" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4428 -5571 4429 -5570 l=112 w=224 "VDD" "Q2" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 4212 -5571 4213 -5570 l=112 w=224 "VDD" "Q2" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3996 -5571 3997 -5570 l=112 w=224 "VDD" "Q2" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 3412 -5571 3413 -5570 l=112 w=224 "VDD" "D2_4" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3196 -5571 3197 -5570 l=112 w=224 "VDD" "D2_4" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2980 -5571 2981 -5570 l=112 w=224 "VDD" "D2_4" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 2764 -5571 2765 -5570 l=112 w=224 "VDD" "D2_4" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2295 -5540 2296 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_1559_n5540#" 224 19712,624
device msubckt pfet_03v3 2079 -5540 2080 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_1559_n5540#" 224 11648,328 "p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 1863 -5540 1864 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_1559_n5540#" 224 11648,328
device msubckt pfet_03v3 1647 -5540 1648 -5539 l=112 w=224 "VDD" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_1559_n5540#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 1149 -5571 1150 -5570 l=112 w=224 "VDD" "Q3" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 933 -5571 934 -5570 l=112 w=224 "VDD" "Q3" 224 0 "VDD" 224 11648,328 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 717 -5571 718 -5570 l=112 w=224 "VDD" "Q3" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 501 -5571 502 -5570 l=112 w=224 "VDD" "Q3" 224 0 "VDD" 224 19712,624 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 17354 -4084 17355 -4083 l=112 w=224 "VDD" "a_16186_n3644#" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17138 -4084 17139 -4083 l=112 w=224 "VDD" "a_16186_n3644#" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt pfet_03v3 16922 -4084 16923 -4083 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_16186_n3644#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16706 -4084 16707 -4083 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "VDD" 224 11648,328 "a_16186_n3644#" 224 11648,328
device msubckt pfet_03v3 16490 -4084 16491 -4083 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_16186_n3644#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16274 -4084 16275 -4083 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "VDD" 224 19712,624 "a_16186_n3644#" 224 11648,328
device msubckt pfet_03v3 15724 -4084 15725 -4083 l=112 w=224 "VDD" "a_14556_n3644#" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 15508 -4084 15509 -4083 l=112 w=224 "VDD" "a_14556_n3644#" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 15292 -4084 15293 -4083 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_14556_n3644#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15076 -4084 15077 -4083 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "VDD" 224 11648,328 "a_14556_n3644#" 224 11648,328
device msubckt pfet_03v3 14860 -4084 14861 -4083 l=112 w=224 "VDD" "p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_14556_n3644#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 14644 -4084 14645 -4083 l=112 w=224 "VDD" "p2_gen_magic_0.AND2_magic_1.A" 224 0 "VDD" 224 19712,624 "a_14556_n3644#" 224 11648,328
device msubckt pfet_03v3 14027 -4050 14028 -4049 l=112 w=224 "VDD" "D2_5" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13811 -4050 13812 -4049 l=112 w=224 "VDD" "D2_5" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13595 -4050 13596 -4049 l=112 w=224 "VDD" "D2_5" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13379 -4050 13380 -4049 l=112 w=224 "VDD" "D2_5" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12910 -4081 12911 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12174_n4081#" 224 19712,624
device msubckt pfet_03v3 12694 -4081 12695 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_12174_n4081#" 224 11648,328 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 12478 -4081 12479 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_12174_n4081#" 224 11648,328
device msubckt pfet_03v3 12262 -4081 12263 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_12174_n4081#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 11764 -4050 11765 -4049 l=112 w=224 "VDD" "Q4" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11548 -4050 11549 -4049 l=112 w=224 "VDD" "Q4" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 11332 -4050 11333 -4049 l=112 w=224 "VDD" "Q4" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11116 -4050 11117 -4049 l=112 w=224 "VDD" "Q4" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10376 -4050 10377 -4049 l=112 w=224 "VDD" "D2_6" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10160 -4050 10161 -4049 l=112 w=224 "VDD" "D2_6" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9944 -4050 9945 -4049 l=112 w=224 "VDD" "D2_6" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 9728 -4050 9729 -4049 l=112 w=224 "VDD" "D2_6" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9259 -4081 9260 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8523_n4081#" 224 19712,624
device msubckt pfet_03v3 9043 -4081 9044 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_8523_n4081#" 224 11648,328 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 8827 -4081 8828 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_8523_n4081#" 224 11648,328
device msubckt pfet_03v3 8611 -4081 8612 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_8523_n4081#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8113 -4050 8114 -4049 l=112 w=224 "VDD" "Q5" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7897 -4050 7898 -4049 l=112 w=224 "VDD" "Q5" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 7681 -4050 7682 -4049 l=112 w=224 "VDD" "Q5" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7465 -4050 7466 -4049 l=112 w=224 "VDD" "Q5" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 6889 -4050 6890 -4049 l=112 w=224 "VDD" "D2_7" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6673 -4050 6674 -4049 l=112 w=224 "VDD" "D2_7" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 6457 -4050 6458 -4049 l=112 w=224 "VDD" "D2_7" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6241 -4050 6242 -4049 l=112 w=224 "VDD" "D2_7" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 5772 -4081 5773 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_5036_n4081#" 224 19712,624
device msubckt pfet_03v3 5556 -4081 5557 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_5036_n4081#" 224 11648,328 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 5340 -4081 5341 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_5036_n4081#" 224 11648,328
device msubckt pfet_03v3 5124 -4081 5125 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_5036_n4081#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 4626 -4050 4627 -4049 l=112 w=224 "VDD" "Q6" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4410 -4050 4411 -4049 l=112 w=224 "VDD" "Q6" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 4194 -4050 4195 -4049 l=112 w=224 "VDD" "Q6" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3978 -4050 3979 -4049 l=112 w=224 "VDD" "Q6" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 3394 -4050 3395 -4049 l=112 w=224 "VDD" "D2_1" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3178 -4050 3179 -4049 l=112 w=224 "VDD" "D2_1" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2962 -4050 2963 -4049 l=112 w=224 "VDD" "D2_1" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 2746 -4050 2747 -4049 l=112 w=224 "VDD" "D2_1" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2277 -4081 2278 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_1541_n4081#" 224 19712,624
device msubckt pfet_03v3 2061 -4081 2062 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_1541_n4081#" 224 11648,328 "p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 1845 -4081 1846 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_1541_n4081#" 224 11648,328
device msubckt pfet_03v3 1629 -4081 1630 -4080 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_1541_n4081#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 1131 -4050 1132 -4049 l=112 w=224 "VDD" "Q7" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 915 -4050 916 -4049 l=112 w=224 "VDD" "Q7" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 699 -4050 700 -4049 l=112 w=224 "VDD" "Q7" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 483 -4050 484 -4049 l=112 w=224 "VDD" "Q7" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 17354 -3644 17355 -3643 l=112 w=224 "VSS" "a_16186_n3644#" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 16922 -3644 16923 -3643 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_16386_n3644#" 224 11648,328 "a_16186_n3644#" 224 19712,624
device msubckt nfet_03v3 16706 -3644 16707 -3643 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "VSS" 224 11648,328 "a_16386_n3644#" 224 11648,328
device msubckt nfet_03v3 16490 -3644 16491 -3643 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_1.OUT" 224 0 "a_16386_n3644#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 16274 -3644 16275 -3643 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_16186_n3644#" 224 19712,624 "a_16386_n3644#" 224 11648,328
device msubckt nfet_03v3 15724 -3644 15725 -3643 l=112 w=224 "VSS" "a_14556_n3644#" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 19712,624
device msubckt nfet_03v3 15292 -3644 15293 -3643 l=112 w=224 "VSS" "p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_14756_n3644#" 224 11648,328 "a_14556_n3644#" 224 19712,624
device msubckt nfet_03v3 15076 -3644 15077 -3643 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "VSS" 224 11648,328 "a_14756_n3644#" 224 11648,328
device msubckt nfet_03v3 14860 -3644 14861 -3643 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_14756_n3644#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 14644 -3644 14645 -3643 l=112 w=224 "VSS" "p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_14556_n3644#" 224 19712,624 "a_14756_n3644#" 224 11648,328
device msubckt nfet_03v3 13811 -3593 13812 -3592 l=112 w=224 "VSS" "D2_5" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 13595 -3593 13596 -3592 l=112 w=224 "VSS" "D2_5" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12910 -3597 12911 -3596 l=112 w=224 "VDD" "D2_5" 224 0 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12174_n3597#" 224 19712,624
device msubckt pfet_03v3 12694 -3597 12695 -3596 l=112 w=224 "VDD" "D2_5" 224 0 "a_12174_n3597#" 224 11648,328 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 12478 -3597 12479 -3596 l=112 w=224 "VDD" "Q4" 224 0 "VDD" 224 11648,328 "a_12174_n3597#" 224 11648,328
device msubckt pfet_03v3 12262 -3597 12263 -3596 l=112 w=224 "VDD" "Q4" 224 0 "a_12174_n3597#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 11548 -3593 11549 -3592 l=112 w=224 "VSS" "Q4" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 11332 -3593 11333 -3592 l=112 w=224 "VSS" "Q4" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 10160 -3593 10161 -3592 l=112 w=224 "VSS" "D2_6" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 9944 -3593 9945 -3592 l=112 w=224 "VSS" "D2_6" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9259 -3597 9260 -3596 l=112 w=224 "VDD" "D2_6" 224 0 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8523_n3597#" 224 19712,624
device msubckt pfet_03v3 9043 -3597 9044 -3596 l=112 w=224 "VDD" "D2_6" 224 0 "a_8523_n3597#" 224 11648,328 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 8827 -3597 8828 -3596 l=112 w=224 "VDD" "Q5" 224 0 "VDD" 224 11648,328 "a_8523_n3597#" 224 11648,328
device msubckt pfet_03v3 8611 -3597 8612 -3596 l=112 w=224 "VDD" "Q5" 224 0 "a_8523_n3597#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 7897 -3593 7898 -3592 l=112 w=224 "VSS" "Q5" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 7681 -3593 7682 -3592 l=112 w=224 "VSS" "Q5" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 6673 -3593 6674 -3592 l=112 w=224 "VSS" "D2_7" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 6457 -3593 6458 -3592 l=112 w=224 "VSS" "D2_7" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 5772 -3597 5773 -3596 l=112 w=224 "VDD" "D2_7" 224 0 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_5036_n3597#" 224 19712,624
device msubckt pfet_03v3 5556 -3597 5557 -3596 l=112 w=224 "VDD" "D2_7" 224 0 "a_5036_n3597#" 224 11648,328 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 5340 -3597 5341 -3596 l=112 w=224 "VDD" "Q6" 224 0 "VDD" 224 11648,328 "a_5036_n3597#" 224 11648,328
device msubckt pfet_03v3 5124 -3597 5125 -3596 l=112 w=224 "VDD" "Q6" 224 0 "a_5036_n3597#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 12910 -3150 12911 -3149 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_12174_n3150#" 224 19712,624
device msubckt nfet_03v3 12694 -3150 12695 -3149 l=112 w=224 "VSS" "D2_5" 224 0 "a_12590_n3150#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12478 -3150 12479 -3149 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12590_n3150#" 224 11648,328
device msubckt nfet_03v3 12262 -3150 12263 -3149 l=112 w=224 "VSS" "Q4" 224 0 "a_12174_n3150#" 224 19712,624 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt nfet_03v3 4410 -3593 4411 -3592 l=112 w=224 "VSS" "Q6" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 4194 -3593 4195 -3592 l=112 w=224 "VSS" "Q6" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 3178 -3593 3179 -3592 l=112 w=224 "VSS" "D2_1" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 2962 -3593 2963 -3592 l=112 w=224 "VSS" "D2_1" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2277 -3597 2278 -3596 l=112 w=224 "VDD" "D2_1" 224 0 "p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_1541_n3597#" 224 19712,624
device msubckt pfet_03v3 2061 -3597 2062 -3596 l=112 w=224 "VDD" "D2_1" 224 0 "a_1541_n3597#" 224 11648,328 "p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt pfet_03v3 1845 -3597 1846 -3596 l=112 w=224 "VDD" "Q7" 224 0 "VDD" 224 11648,328 "a_1541_n3597#" 224 11648,328
device msubckt pfet_03v3 1629 -3597 1630 -3596 l=112 w=224 "VDD" "Q7" 224 0 "a_1541_n3597#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 9259 -3150 9260 -3149 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_8523_n3150#" 224 19712,624
device msubckt nfet_03v3 9043 -3150 9044 -3149 l=112 w=224 "VSS" "D2_6" 224 0 "a_8939_n3150#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8827 -3150 8828 -3149 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8939_n3150#" 224 11648,328
device msubckt nfet_03v3 8611 -3150 8612 -3149 l=112 w=224 "VSS" "Q5" 224 0 "a_8523_n3150#" 224 19712,624 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 915 -3593 916 -3592 l=112 w=224 "VSS" "Q7" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 699 -3593 700 -3592 l=112 w=224 "VSS" "Q7" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 5772 -3150 5773 -3149 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_5036_n3150#" 224 19712,624
device msubckt nfet_03v3 5556 -3150 5557 -3149 l=112 w=224 "VSS" "D2_7" 224 0 "a_5452_n3150#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5340 -3150 5341 -3149 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_5452_n3150#" 224 11648,328
device msubckt nfet_03v3 5124 -3150 5125 -3149 l=112 w=224 "VSS" "Q6" 224 0 "a_5036_n3150#" 224 19712,624 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt nfet_03v3 2277 -3150 2278 -3149 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_1541_n3150#" 224 19712,624
device msubckt nfet_03v3 2061 -3150 2062 -3149 l=112 w=224 "VSS" "D2_1" 224 0 "a_1957_n3150#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1845 -3150 1846 -3149 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_1957_n3150#" 224 11648,328
device msubckt nfet_03v3 1629 -3150 1630 -3149 l=112 w=224 "VSS" "Q7" 224 0 "a_1541_n3150#" 224 19712,624 "p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt nfet_03v3 34892 -2297 34893 -2296 l=112 w=224 "VSS" "a_34156_n2297#" 224 0 "VSS" 224 19712,624 "OUT1" 224 19712,624
device msubckt nfet_03v3 34460 -2297 34461 -2296 l=112 w=224 "VSS" "mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_34156_n2297#" 224 19712,624
device msubckt nfet_03v3 34244 -2297 34245 -2296 l=112 w=224 "VSS" "mux_magic_0.OR_magic_0.A" 224 0 "a_34156_n2297#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 33784 -2458 33785 -2457 l=112 w=224 "VSS" "a_32616_n2458#" 224 0 "VSS" 224 19712,624 "mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 33352 -2458 33353 -2457 l=112 w=224 "VSS" "D2_1" 224 0 "a_32816_n2458#" 224 11648,328 "a_32616_n2458#" 224 19712,624
device msubckt nfet_03v3 33136 -2458 33137 -2457 l=112 w=224 "VSS" "mux_magic_0.IN2" 224 0 "VSS" 224 11648,328 "a_32816_n2458#" 224 11648,328
device msubckt nfet_03v3 32920 -2458 32921 -2457 l=112 w=224 "VSS" "mux_magic_0.IN2" 224 0 "a_32816_n2458#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 32704 -2458 32705 -2457 l=112 w=224 "VSS" "D2_1" 224 0 "a_32616_n2458#" 224 19712,624 "a_32816_n2458#" 224 11648,328
device msubckt pfet_03v3 30730 -2552 30731 -2551 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 30514 -2552 30515 -2551 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "VDD" 224 11648,328 "DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 30298 -2552 30299 -2551 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30082 -2552 30083 -2551 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "VDD" 224 19712,624 "DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 29622 -2544 29623 -2543 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 29406 -2544 29407 -2543 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 29190 -2544 29191 -2543 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28974 -2544 28975 -2543 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 28514 -2544 28515 -2543 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 28298 -2544 28299 -2543 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_2.IN" 224 11648,328 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 28082 -2544 28083 -2543 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 27473 -2552 27474 -2551 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_1.IN" 224 0 "DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 27257 -2552 27258 -2551 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 27041 -2552 27042 -2551 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_1.IN" 224 0 "DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26825 -2552 26826 -2551 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 26408 -2544 26409 -2543 l=112 w=224 "VDD" "CLK" 224 0 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 26192 -2544 26193 -2543 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 25976 -2544 25977 -2543 l=112 w=224 "VDD" "CLK" 224 0 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25760 -2544 25761 -2543 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 25300 -2544 25301 -2543 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 25084 -2544 25085 -2543 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_0.IN" 224 11648,328 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 24868 -2544 24869 -2543 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 22380 -2559 22381 -2558 l=112 w=224 "VDD" "P2" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 22164 -2559 22165 -2558 l=112 w=224 "VDD" "P2" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 21948 -2559 21949 -2558 l=112 w=224 "VDD" "P2" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21732 -2559 21733 -2558 l=112 w=224 "VDD" "P2" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 34892 -1857 34893 -1856 l=112 w=224 "VDD" "a_34156_n2297#" 224 0 "VDD" 224 19712,624 "OUT1" 224 19712,624
device msubckt pfet_03v3 34460 -1857 34461 -1856 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.B" 224 0 "a_34156_n889#" 224 11648,328 "a_34156_n2297#" 224 19712,624
device msubckt pfet_03v3 34244 -1857 34245 -1856 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_34156_n889#" 224 11648,328
device msubckt pfet_03v3 33784 -2018 33785 -2017 l=112 w=224 "VDD" "a_32616_n2458#" 224 0 "mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 33568 -2018 33569 -2017 l=112 w=224 "VDD" "a_32616_n2458#" 224 0 "VDD" 224 11648,328 "mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 33352 -2018 33353 -2017 l=112 w=224 "VDD" "mux_magic_0.IN2" 224 0 "a_32616_n2458#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33136 -2018 33137 -2017 l=112 w=224 "VDD" "mux_magic_0.IN2" 224 0 "VDD" 224 11648,328 "a_32616_n2458#" 224 11648,328
device msubckt pfet_03v3 32920 -2018 32921 -2017 l=112 w=224 "VDD" "D2_1" 224 0 "a_32616_n2458#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32704 -2018 32705 -2017 l=112 w=224 "VDD" "D2_1" 224 0 "VDD" 224 19712,624 "a_32616_n2458#" 224 11648,328
device msubckt nfet_03v3 30514 -2095 30515 -2094 l=112 w=224 "VSS" "OR_magic_2.A" 224 0 "DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 30298 -2095 30299 -2094 l=112 w=224 "VSS" "OR_magic_2.A" 224 0 "VSS" 224 19712,624 "DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 29406 -2087 29407 -2086 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 29190 -2087 29191 -2086 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 21272 -2551 21273 -2550 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 21056 -2551 21057 -2550 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 20840 -2551 20841 -2550 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20624 -2551 20625 -2550 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 20164 -2551 20165 -2550 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 19948 -2551 19949 -2550 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 19732 -2551 19733 -2550 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 19123 -2559 19124 -2558 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 18907 -2559 18908 -2558 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 18691 -2559 18692 -2558 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18475 -2559 18476 -2558 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 18058 -2551 18059 -2550 l=112 w=224 "VDD" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 17842 -2551 17843 -2550 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17626 -2551 17627 -2550 l=112 w=224 "VDD" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 17410 -2551 17411 -2550 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16950 -2551 16951 -2550 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 16734 -2551 16735 -2550 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 16518 -2551 16519 -2550 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 28514 -2085 28515 -2084 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 28298 -2085 28299 -2084 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.tg_magic_2.IN" 224 11648,328 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 28082 -2085 28083 -2084 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 27257 -2095 27258 -2094 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_1.IN" 224 0 "DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 27041 -2095 27042 -2094 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 26192 -2087 26193 -2086 l=112 w=224 "VSS" "CLK" 224 0 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 25976 -2087 25977 -2086 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 25300 -2085 25301 -2084 l=112 w=224 "VSS" "CLK" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 25084 -2085 25085 -2084 l=112 w=224 "VSS" "CLK" 224 0 "DFF_magic_0.tg_magic_0.IN" 224 11648,328 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 24868 -2085 24869 -2084 l=112 w=224 "VSS" "CLK" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 22164 -2102 22165 -2101 l=112 w=224 "VSS" "P2" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 21948 -2102 21949 -2101 l=112 w=224 "VSS" "P2" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 21056 -2094 21057 -2093 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 20840 -2094 20841 -2093 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 20164 -2092 20165 -2091 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 19948 -2092 19949 -2091 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 19732 -2092 19733 -2091 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 18907 -2102 18908 -2101 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 18691 -2102 18692 -2101 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 17842 -2094 17843 -2093 l=112 w=224 "VSS" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 17626 -2094 17627 -2093 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 16950 -2092 16951 -2091 l=112 w=224 "VSS" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 16734 -2092 16735 -2091 l=112 w=224 "VSS" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 16518 -2092 16519 -2091 l=112 w=224 "VSS" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 14434 -2115 14435 -2114 l=112 w=224 "VSS" "p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_13769_n2115#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 14089 -2115 14090 -2114 l=112 w=224 "VSS" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13553_n2115#" 224 11648,328 "a_13353_n2115#" 224 19712,624
device msubckt nfet_03v3 13873 -2115 13874 -2114 l=112 w=224 "VSS" "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13769_n2115#" 224 11648,328 "a_13553_n2115#" 224 11648,328
device msubckt nfet_03v3 13657 -2115 13658 -2114 l=112 w=224 "VSS" "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13553_n2115#" 224 11648,328 "a_13769_n2115#" 224 11648,328
device msubckt nfet_03v3 13441 -2115 13442 -2114 l=112 w=224 "VSS" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n2115#" 224 19712,624 "a_13553_n2115#" 224 11648,328
device msubckt nfet_03v3 12373 -2115 12374 -2114 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_11708_n2115#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 12028 -2115 12029 -2114 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11492_n2115#" 224 11648,328 "a_11292_n2115#" 224 19712,624
device msubckt nfet_03v3 11812 -2115 11813 -2114 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11708_n2115#" 224 11648,328 "a_11492_n2115#" 224 11648,328
device msubckt nfet_03v3 11596 -2115 11597 -2114 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11492_n2115#" 224 11648,328 "a_11708_n2115#" 224 11648,328
device msubckt nfet_03v3 11380 -2115 11381 -2114 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n2115#" 224 19712,624 "a_11492_n2115#" 224 11648,328
device msubckt nfet_03v3 32244 -1645 32245 -1644 l=112 w=224 "VSS" "D2_1" 224 0 "VSS" 224 11648,328 "mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 32028 -1645 32029 -1644 l=112 w=224 "VSS" "D2_1" 224 0 "mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 31812 -1645 31813 -1644 l=112 w=224 "VSS" "D2_1" 224 0 "VSS" 224 19712,624 "mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 14434 -1755 14435 -1754 l=112 w=224 "VSS" "p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_13769_n2115#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 14089 -1755 14090 -1754 l=112 w=224 "VSS" "a_13353_n2115#" 224 0 "VSS" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 13873 -1755 13874 -1754 l=112 w=224 "VSS" "p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_13769_n2115#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 13657 -1755 13658 -1754 l=112 w=224 "VSS" "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13553_n2115#" 224 11648,328 "a_13769_n2115#" 224 11648,328
device msubckt nfet_03v3 13441 -1755 13442 -1754 l=112 w=224 "VSS" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n2115#" 224 19712,624 "a_13553_n2115#" 224 11648,328
device msubckt nfet_03v3 12373 -1755 12374 -1754 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_11708_n2115#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 12028 -1755 12029 -1754 l=112 w=224 "VSS" "a_11292_n2115#" 224 0 "VSS" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt nfet_03v3 11812 -1755 11813 -1754 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_11708_n2115#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 11596 -1755 11597 -1754 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11492_n2115#" 224 11648,328 "a_11708_n2115#" 224 11648,328
device msubckt nfet_03v3 11380 -1755 11381 -1754 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n2115#" 224 19712,624 "a_11492_n2115#" 224 11648,328
device msubckt nfet_03v3 9379 -1973 9380 -1972 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_8643_n1973#" 224 19712,624
device msubckt nfet_03v3 9163 -1973 9164 -1972 l=112 w=224 "VSS" "D2_2" 224 0 "a_9059_n1973#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8947 -1973 8948 -1972 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_9059_n1973#" 224 11648,328
device msubckt nfet_03v3 8731 -1973 8732 -1972 l=112 w=224 "VSS" "Q1" 224 0 "a_8643_n1973#" 224 19712,624 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 34892 -1373 34893 -1372 l=112 w=224 "VDD" "a_34156_n2297#" 224 0 "VDD" 224 19712,624 "OUT1" 224 19712,624
device msubckt pfet_03v3 34460 -1373 34461 -1372 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.B" 224 0 "a_34156_n889#" 224 11648,328 "a_34156_n2297#" 224 19712,624
device msubckt pfet_03v3 34244 -1373 34245 -1372 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_34156_n889#" 224 11648,328
device msubckt nfet_03v3 33784 -1264 33785 -1263 l=112 w=224 "VSS" "a_32616_n1264#" 224 0 "VSS" 224 19712,624 "mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 33352 -1264 33353 -1263 l=112 w=224 "VSS" "mux_magic_0.AND2_magic_0.A" 224 0 "a_32816_n1264#" 224 11648,328 "a_32616_n1264#" 224 19712,624
device msubckt nfet_03v3 33136 -1264 33137 -1263 l=112 w=224 "VSS" "mux_magic_0.IN1" 224 0 "VSS" 224 11648,328 "a_32816_n1264#" 224 11648,328
device msubckt nfet_03v3 32920 -1264 32921 -1263 l=112 w=224 "VSS" "mux_magic_0.IN1" 224 0 "a_32816_n1264#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 32704 -1264 32705 -1263 l=112 w=224 "VSS" "mux_magic_0.AND2_magic_0.A" 224 0 "a_32616_n1264#" 224 19712,624 "a_32816_n1264#" 224 11648,328
device msubckt pfet_03v3 34892 -889 34893 -888 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.B" 224 0 "a_34156_n2297#" 224 11648,328 "a_34156_n889#" 224 19712,624
device msubckt pfet_03v3 34676 -889 34677 -888 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.B" 224 0 "a_34156_n889#" 224 11648,328 "a_34156_n2297#" 224 11648,328
device msubckt pfet_03v3 34460 -889 34461 -888 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_34156_n889#" 224 11648,328
device msubckt pfet_03v3 34244 -889 34245 -888 l=112 w=224 "VDD" "mux_magic_0.OR_magic_0.A" 224 0 "a_34156_n889#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 32244 -1205 32245 -1204 l=112 w=224 "VDD" "D2_1" 224 0 "VDD" 224 11648,328 "mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 32028 -1205 32029 -1204 l=112 w=224 "VDD" "D2_1" 224 0 "mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 31812 -1205 31813 -1204 l=112 w=224 "VDD" "D2_1" 224 0 "VDD" 224 19712,624 "mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 30463 -1315 30464 -1314 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_2.OUT" 224 0 "OR_magic_2.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 30247 -1315 30248 -1314 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "OR_magic_2.A" 224 11648,328
device msubckt nfet_03v3 29571 -1325 29572 -1324 l=112 w=224 "VSS" "CLK" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 11648,328 "DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 29355 -1325 29356 -1324 l=112 w=224 "VSS" "CLK" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 29139 -1325 29140 -1324 l=112 w=224 "VSS" "CLK" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 19712,624 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 28463 -1323 28464 -1322 l=112 w=224 "VSS" "CLK" 224 0 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 28247 -1323 28248 -1322 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 27200 -1322 27201 -1321 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.OUT" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 26984 -1322 26985 -1321 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 26357 -1324 26358 -1323 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.D" 224 11648,328 "DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 26141 -1324 26142 -1323 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "DFF_magic_0.D" 224 11648,328
device msubckt nfet_03v3 25925 -1324 25926 -1323 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.D" 224 19712,624 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 25249 -1322 25250 -1321 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 25033 -1322 25034 -1321 l=112 w=224 "VSS" "DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 24165 -1322 24166 -1321 l=112 w=224 "VSS" "CLK" 224 0 "DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 23949 -1322 23950 -1321 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 22113 -1322 22114 -1321 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P2" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 21897 -1322 21898 -1321 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "P2" 224 11648,328
device msubckt nfet_03v3 21221 -1332 21222 -1331 l=112 w=224 "VSS" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 21005 -1332 21006 -1331 l=112 w=224 "VSS" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 20789 -1332 20790 -1331 l=112 w=224 "VSS" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 20113 -1330 20114 -1329 l=112 w=224 "VSS" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 19897 -1330 19898 -1329 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 18850 -1329 18851 -1328 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 18634 -1329 18635 -1328 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 18007 -1331 18008 -1330 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 17791 -1331 17792 -1330 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 17575 -1331 17576 -1330 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 33784 -824 33785 -823 l=112 w=224 "VDD" "a_32616_n1264#" 224 0 "mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 33568 -824 33569 -823 l=112 w=224 "VDD" "a_32616_n1264#" 224 0 "VDD" 224 11648,328 "mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 33352 -824 33353 -823 l=112 w=224 "VDD" "mux_magic_0.IN1" 224 0 "a_32616_n1264#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33136 -824 33137 -823 l=112 w=224 "VDD" "mux_magic_0.IN1" 224 0 "VDD" 224 11648,328 "a_32616_n1264#" 224 11648,328
device msubckt pfet_03v3 32920 -824 32921 -823 l=112 w=224 "VDD" "mux_magic_0.AND2_magic_0.A" 224 0 "a_32616_n1264#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32704 -824 32705 -823 l=112 w=224 "VDD" "mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_32616_n1264#" 224 11648,328
device msubckt pfet_03v3 32244 -845 32245 -844 l=112 w=224 "VDD" "D2_1" 224 0 "VDD" 224 11648,328 "mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 32028 -845 32029 -844 l=112 w=224 "VDD" "D2_1" 224 0 "mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 31812 -845 31813 -844 l=112 w=224 "VDD" "D2_1" 224 0 "VDD" 224 19712,624 "mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 30679 -858 30680 -857 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_2.OUT" 224 0 "OR_magic_2.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 30463 -858 30464 -857 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "OR_magic_2.A" 224 11648,328
device msubckt pfet_03v3 30247 -858 30248 -857 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_2.OUT" 224 0 "OR_magic_2.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30031 -858 30032 -857 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "OR_magic_2.A" 224 11648,328
device msubckt pfet_03v3 29571 -866 29572 -865 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 11648,328 "DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 29355 -866 29356 -865 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 29139 -866 29140 -865 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 19712,624 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 28679 -866 28680 -865 l=112 w=224 "VDD" "CLK" 224 0 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28463 -866 28464 -865 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 28247 -866 28248 -865 l=112 w=224 "VDD" "CLK" 224 0 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28031 -866 28032 -865 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 16899 -1329 16900 -1328 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 16683 -1329 16684 -1328 l=112 w=224 "VSS" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15815 -1329 15816 -1328 l=112 w=224 "VSS" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 15599 -1329 15600 -1328 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 14433 -1312 14434 -1311 l=112 w=224 "VDD" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 0 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 14089 -1312 14090 -1311 l=112 w=224 "VDD" "a_13353_n2115#" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 13873 -1312 13874 -1311 l=112 w=224 "VDD" "p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_13353_n2115#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13657 -1312 13658 -1311 l=112 w=224 "VDD" "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_13353_n2115#" 224 11648,328
device msubckt pfet_03v3 13441 -1312 13442 -1311 l=112 w=224 "VDD" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n2115#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 12372 -1312 12373 -1311 l=112 w=224 "VDD" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.A" 0 0 "p2_gen_magic_0.3_inp_AND_magic_0.A" 448 19712,624
device msubckt pfet_03v3 12028 -1312 12029 -1311 l=112 w=224 "VDD" "a_11292_n2115#" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 11812 -1312 11813 -1311 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_11292_n2115#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11596 -1312 11597 -1311 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_11292_n2115#" 224 11648,328
device msubckt pfet_03v3 11380 -1312 11381 -1311 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n2115#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 10280 -1530 10281 -1529 l=112 w=224 "VSS" "D2_2" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10064 -1530 10065 -1529 l=112 w=224 "VSS" "D2_2" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 5790 -1973 5791 -1972 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_5054_n1973#" 224 19712,624
device msubckt nfet_03v3 5574 -1973 5575 -1972 l=112 w=224 "VSS" "D2_3" 224 0 "a_5470_n1973#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5358 -1973 5359 -1972 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5470_n1973#" 224 11648,328
device msubckt nfet_03v3 5142 -1973 5143 -1972 l=112 w=224 "VSS" "Q2" 224 0 "a_5054_n1973#" 224 19712,624 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 9379 -1526 9380 -1525 l=112 w=224 "VDD" "D2_2" 224 0 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_8643_n1526#" 224 19712,624
device msubckt pfet_03v3 9163 -1526 9164 -1525 l=112 w=224 "VDD" "D2_2" 224 0 "a_8643_n1526#" 224 11648,328 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 8947 -1526 8948 -1525 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 11648,328 "a_8643_n1526#" 224 11648,328
device msubckt pfet_03v3 8731 -1526 8732 -1525 l=112 w=224 "VDD" "Q1" 224 0 "a_8643_n1526#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 8017 -1530 8018 -1529 l=112 w=224 "VSS" "Q1" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 7801 -1530 7802 -1529 l=112 w=224 "VSS" "Q1" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 6691 -1530 6692 -1529 l=112 w=224 "VSS" "D2_3" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 6475 -1530 6476 -1529 l=112 w=224 "VSS" "D2_3" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 2295 -1973 2296 -1972 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_1559_n1973#" 224 19712,624
device msubckt nfet_03v3 2079 -1973 2080 -1972 l=112 w=224 "VSS" "D2_4" 224 0 "a_1975_n1973#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1863 -1973 1864 -1972 l=112 w=224 "VSS" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_1975_n1973#" 224 11648,328
device msubckt nfet_03v3 1647 -1973 1648 -1972 l=112 w=224 "VSS" "Q3" 224 0 "a_1559_n1973#" 224 19712,624 "p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 5790 -1526 5791 -1525 l=112 w=224 "VDD" "D2_3" 224 0 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5054_n1526#" 224 19712,624
device msubckt pfet_03v3 5574 -1526 5575 -1525 l=112 w=224 "VDD" "D2_3" 224 0 "a_5054_n1526#" 224 11648,328 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 5358 -1526 5359 -1525 l=112 w=224 "VDD" "Q2" 224 0 "VDD" 224 11648,328 "a_5054_n1526#" 224 11648,328
device msubckt pfet_03v3 5142 -1526 5143 -1525 l=112 w=224 "VDD" "Q2" 224 0 "a_5054_n1526#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 4428 -1530 4429 -1529 l=112 w=224 "VSS" "Q2" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 4212 -1530 4213 -1529 l=112 w=224 "VSS" "Q2" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 3196 -1530 3197 -1529 l=112 w=224 "VSS" "D2_4" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 2980 -1530 2981 -1529 l=112 w=224 "VSS" "D2_4" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2295 -1526 2296 -1525 l=112 w=224 "VDD" "D2_4" 224 0 "p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_1559_n1526#" 224 19712,624
device msubckt pfet_03v3 2079 -1526 2080 -1525 l=112 w=224 "VDD" "D2_4" 224 0 "a_1559_n1526#" 224 11648,328 "p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 1863 -1526 1864 -1525 l=112 w=224 "VDD" "Q3" 224 0 "VDD" 224 11648,328 "a_1559_n1526#" 224 11648,328
device msubckt pfet_03v3 1647 -1526 1648 -1525 l=112 w=224 "VDD" "Q3" 224 0 "a_1559_n1526#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 933 -1530 934 -1529 l=112 w=224 "VSS" "Q3" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 717 -1530 718 -1529 l=112 w=224 "VSS" "Q3" 224 0 "VSS" 224 19712,624 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 27416 -865 27417 -864 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.OUT" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 27200 -865 27201 -864 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 26984 -865 26985 -864 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.OUT" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26768 -865 26769 -864 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 26357 -865 26358 -864 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.D" 224 11648,328 "DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 26141 -865 26142 -864 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 25925 -865 25926 -864 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.D" 224 19712,624 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 25465 -865 25466 -864 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 25249 -865 25250 -864 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 25033 -865 25034 -864 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.CLK" 224 0 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24817 -865 24818 -864 l=112 w=224 "VDD" "DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 24381 -865 24382 -864 l=112 w=224 "VDD" "CLK" 224 0 "DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 24165 -865 24166 -864 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 23949 -865 23950 -864 l=112 w=224 "VDD" "CLK" 224 0 "DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 23733 -865 23734 -864 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 22329 -865 22330 -864 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P2" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 22113 -865 22114 -864 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "P2" 224 11648,328
device msubckt pfet_03v3 21897 -865 21898 -864 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P2" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 21681 -865 21682 -864 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "P2" 224 11648,328
device msubckt pfet_03v3 21221 -873 21222 -872 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 21005 -873 21006 -872 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 20789 -873 20790 -872 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 20329 -873 20330 -872 l=112 w=224 "VDD" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20113 -873 20114 -872 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19897 -873 19898 -872 l=112 w=224 "VDD" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19681 -873 19682 -872 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19066 -872 19067 -871 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 18850 -872 18851 -871 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 18634 -872 18635 -871 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 18418 -872 18419 -871 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 18007 -872 18008 -871 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 17791 -872 17792 -871 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17575 -872 17576 -871 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 17115 -872 17116 -871 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16899 -872 16900 -871 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16683 -872 16684 -871 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16467 -872 16468 -871 l=112 w=224 "VDD" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16031 -872 16032 -871 l=112 w=224 "VDD" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 15815 -872 15816 -871 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 15599 -872 15600 -871 l=112 w=224 "VDD" "CLK" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15383 -872 15384 -871 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 14433 -830 14434 -829 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 14089 -882 14090 -881 l=112 w=224 "VDD" "a_13353_n2115#" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 13873 -882 13874 -881 l=112 w=224 "VDD" "p2_gen_magic_0.3_inp_AND_magic_0.C" 224 0 "a_13353_n2115#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 13657 -882 13658 -881 l=112 w=224 "VDD" "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_13353_n2115#" 224 11648,328
device msubckt pfet_03v3 13441 -882 13442 -881 l=112 w=224 "VDD" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n2115#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 12372 -830 12373 -829 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 12028 -882 12029 -881 l=112 w=224 "VDD" "a_11292_n2115#" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 11812 -882 11813 -881 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_3.OUT" 224 0 "a_11292_n2115#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11596 -882 11597 -881 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD" 224 11648,328 "a_11292_n2115#" 224 11648,328
device msubckt pfet_03v3 11380 -882 11381 -881 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n2115#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10496 -1073 10497 -1072 l=112 w=224 "VDD" "D2_2" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10280 -1073 10281 -1072 l=112 w=224 "VDD" "D2_2" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10064 -1073 10065 -1072 l=112 w=224 "VDD" "D2_2" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 9848 -1073 9849 -1072 l=112 w=224 "VDD" "D2_2" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9379 -1042 9380 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_8643_n1042#" 224 19712,624
device msubckt pfet_03v3 9163 -1042 9164 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_8643_n1042#" 224 11648,328 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 8947 -1042 8948 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_8643_n1042#" 224 11648,328
device msubckt pfet_03v3 8731 -1042 8732 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_8643_n1042#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 8233 -1073 8234 -1072 l=112 w=224 "VDD" "Q1" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 8017 -1073 8018 -1072 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 7801 -1073 7802 -1072 l=112 w=224 "VDD" "Q1" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7585 -1073 7586 -1072 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 6907 -1073 6908 -1072 l=112 w=224 "VDD" "D2_3" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6691 -1073 6692 -1072 l=112 w=224 "VDD" "D2_3" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 6475 -1073 6476 -1072 l=112 w=224 "VDD" "D2_3" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 6259 -1073 6260 -1072 l=112 w=224 "VDD" "D2_3" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 5790 -1042 5791 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5054_n1042#" 224 19712,624
device msubckt pfet_03v3 5574 -1042 5575 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_5054_n1042#" 224 11648,328 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 5358 -1042 5359 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_5054_n1042#" 224 11648,328
device msubckt pfet_03v3 5142 -1042 5143 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_5054_n1042#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 4644 -1073 4645 -1072 l=112 w=224 "VDD" "Q2" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 4428 -1073 4429 -1072 l=112 w=224 "VDD" "Q2" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 4212 -1073 4213 -1072 l=112 w=224 "VDD" "Q2" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 3996 -1073 3997 -1072 l=112 w=224 "VDD" "Q2" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 3412 -1073 3413 -1072 l=112 w=224 "VDD" "D2_4" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 3196 -1073 3197 -1072 l=112 w=224 "VDD" "D2_4" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2980 -1073 2981 -1072 l=112 w=224 "VDD" "D2_4" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 2764 -1073 2765 -1072 l=112 w=224 "VDD" "D2_4" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2295 -1042 2296 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_1559_n1042#" 224 19712,624
device msubckt pfet_03v3 2079 -1042 2080 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_1559_n1042#" 224 11648,328 "p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 1863 -1042 1864 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "a_1559_n1042#" 224 11648,328
device msubckt pfet_03v3 1647 -1042 1648 -1041 l=112 w=224 "VDD" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_1559_n1042#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 1149 -1073 1150 -1072 l=112 w=224 "VDD" "Q3" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 933 -1073 934 -1072 l=112 w=224 "VDD" "Q3" 224 0 "VDD" 224 11648,328 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 717 -1073 718 -1072 l=112 w=224 "VDD" "Q3" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 501 -1073 502 -1072 l=112 w=224 "VDD" "Q3" 224 0 "VDD" 224 19712,624 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 37833 939 37834 940 l=112 w=224 "VDD" "mux_magic_0.IN1" 224 0 "divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 37617 939 37618 940 l=112 w=224 "VDD" "mux_magic_0.IN1" 224 0 "VDD" 224 11648,328 "divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 37401 939 37402 940 l=112 w=224 "VDD" "mux_magic_0.IN1" 224 0 "divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 37185 939 37186 940 l=112 w=224 "VDD" "mux_magic_0.IN1" 224 0 "VDD" 224 19712,624 "divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 36725 947 36726 948 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 36509 947 36510 948 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 36293 947 36294 948 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 36077 947 36078 948 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 35617 947 35618 948 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.IN" 224 11648,328 "divide_by_2_1.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 35401 947 35402 948 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_2.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 35185 947 35186 948 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.IN" 224 19712,624 "divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 34576 939 34577 940 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_1.IN" 224 0 "divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 34360 939 34361 940 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 34144 939 34145 940 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_1.IN" 224 0 "divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33928 939 33929 940 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 29206 640 29207 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28990 640 28991 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 28774 640 28775 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 28314 619 28315 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_27234_575#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28098 619 28099 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_27234_575#" 224 11648,328
device msubckt pfet_03v3 27882 619 27883 620 l=112 w=224 "VDD" "Q3" 224 0 "a_27234_575#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27666 619 27667 620 l=112 w=224 "VDD" "Q3" 224 0 "VDD" 224 11648,328 "a_27234_575#" 224 11648,328
device msubckt pfet_03v3 27450 619 27451 620 l=112 w=224 "VDD" "a_27234_575#" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27234 619 27235 620 l=112 w=224 "VDD" "a_27234_575#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 33511 947 33512 948 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 33295 947 33296 948 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 33079 947 33080 948 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32863 947 32864 948 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 32403 947 32404 948 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "divide_by_2_1.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 32187 947 32188 948 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_0.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 31971 947 31972 948 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 19712,624 "divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 37617 1396 37618 1397 l=112 w=224 "VSS" "mux_magic_0.IN1" 224 0 "divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 37401 1396 37402 1397 l=112 w=224 "VSS" "mux_magic_0.IN1" 224 0 "VSS" 224 19712,624 "divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 36509 1404 36510 1405 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 36293 1404 36294 1405 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 29206 1000 29207 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28990 1000 28991 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 28774 1000 28775 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 26774 684 26775 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_26038_684#" 224 19712,624
device msubckt pfet_03v3 26558 684 26559 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_26038_684#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26342 684 26343 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_26126_1124#" 224 11648,328 "a_26038_684#" 224 11648,328
device msubckt pfet_03v3 26126 684 26127 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_26038_684#" 224 19712,624 "a_26126_1124#" 224 11648,328
device msubckt pfet_03v3 25230 640 25231 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 25014 640 25015 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24798 640 24799 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 24338 619 24339 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_23258_575#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 24122 619 24123 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_23258_575#" 224 11648,328
device msubckt pfet_03v3 23906 619 23907 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "a_23258_575#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 23690 619 23691 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_23258_575#" 224 11648,328
device msubckt pfet_03v3 23474 619 23475 620 l=112 w=224 "VDD" "a_23258_575#" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 23258 619 23259 620 l=112 w=224 "VDD" "a_23258_575#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 35617 1406 35618 1407 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_3.IN" 224 11648,328 "divide_by_2_1.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 35401 1406 35402 1407 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_2.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 35185 1406 35186 1407 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_3.IN" 224 19712,624 "divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 34360 1396 34361 1397 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_1.IN" 224 0 "divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 34144 1396 34145 1397 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 33295 1404 33296 1405 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 33079 1404 33080 1405 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 28314 1059 28315 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_27778_1059#" 224 11648,328 "a_27234_575#" 224 19712,624
device msubckt nfet_03v3 28098 1059 28099 1060 l=112 w=224 "VSS" "Q3" 224 0 "VSS" 224 11648,328 "a_27778_1059#" 224 11648,328
device msubckt nfet_03v3 27882 1059 27883 1060 l=112 w=224 "VSS" "Q3" 224 0 "a_27778_1059#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 27666 1059 27667 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_27234_575#" 224 19712,624 "a_27778_1059#" 224 11648,328
device msubckt nfet_03v3 27234 1059 27235 1060 l=112 w=224 "VSS" "a_27234_575#" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 32403 1406 32404 1407 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "divide_by_2_1.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 32187 1406 32188 1407 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_0.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 31971 1406 31972 1407 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 19712,624 "divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 26774 1168 26775 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_26038_684#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 26558 1168 26559 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_26126_1124#" 224 19712,624 "a_26038_684#" 224 11648,328
device msubckt pfet_03v3 26126 1168 26127 1169 l=112 w=224 "VDD" "a_26126_1124#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 25230 1000 25231 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 25014 1000 25015 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24798 1000 24799 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 22798 684 22799 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_22062_684#" 224 19712,624
device msubckt pfet_03v3 22582 684 22583 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_22062_684#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 22366 684 22367 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_22150_1124#" 224 11648,328 "a_22062_684#" 224 11648,328
device msubckt pfet_03v3 22150 684 22151 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_22062_684#" 224 19712,624 "a_22150_1124#" 224 11648,328
device msubckt nfet_03v3 24338 1059 24339 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_23802_1059#" 224 11648,328 "a_23258_575#" 224 19712,624
device msubckt nfet_03v3 24122 1059 24123 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_23802_1059#" 224 11648,328
device msubckt nfet_03v3 23906 1059 23907 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "a_23802_1059#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 23690 1059 23691 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_23258_575#" 224 19712,624 "a_23802_1059#" 224 11648,328
device msubckt nfet_03v3 23258 1059 23259 1060 l=112 w=224 "VSS" "a_23258_575#" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 20580 739 20581 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.QB" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 20120 739 20121 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_19152_739#" 224 11648,328 "a_18891_1669#" 224 19712,624
device msubckt pfet_03v3 19904 739 19905 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_18891_1669#" 224 11648,328 "a_19152_739#" 224 11648,328
device msubckt pfet_03v3 19688 739 19689 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_19152_739#" 224 11648,328 "a_18891_1669#" 224 11648,328
device msubckt pfet_03v3 19472 739 19473 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_19152_739#" 224 11648,328
device msubckt pfet_03v3 19256 739 19257 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "a_19152_739#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19040 739 19041 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_19152_739#" 224 11648,328
device msubckt pfet_03v3 18141 684 18142 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_2092#" 224 11648,328 "a_17405_684#" 224 19712,624
device msubckt pfet_03v3 17925 684 17926 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_684#" 224 11648,328 "a_17405_2092#" 224 11648,328
device msubckt pfet_03v3 17709 684 17710 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_17405_684#" 224 11648,328
device msubckt pfet_03v3 17493 684 17494 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "a_17405_684#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 17033 619 17034 620 l=112 w=224 "VDD" "a_15865_1059#" 224 0 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16817 619 16818 620 l=112 w=224 "VDD" "a_15865_1059#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 16601 619 16602 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.QB" 224 0 "a_15865_1059#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16385 619 16386 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.QB" 224 0 "VDD" 224 11648,328 "a_15865_1059#" 224 11648,328
device msubckt pfet_03v3 16169 619 16170 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_15865_1059#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15953 619 15954 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_15865_1059#" 224 11648,328
device msubckt nfet_03v3 29206 1440 29207 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 28990 1440 28991 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 28774 1440 28775 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 22798 1168 22799 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_22062_684#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 22582 1168 22583 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_22150_1124#" 224 19712,624 "a_22062_684#" 224 11648,328
device msubckt pfet_03v3 22150 1168 22151 1169 l=112 w=224 "VDD" "a_22150_1124#" 224 0 "Q4" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 15493 640 15494 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 15277 640 15278 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15061 640 15062 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14359 640 14360 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14143 640 14144 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13927 640 13928 641 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 13467 619 13468 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_12387_575#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13251 619 13252 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_12387_575#" 224 11648,328
device msubckt pfet_03v3 13035 619 13036 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.QB" 224 0 "a_12387_575#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12819 619 12820 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.QB" 224 0 "VDD" 224 11648,328 "a_12387_575#" 224 11648,328
device msubckt pfet_03v3 12603 619 12604 620 l=112 w=224 "VDD" "a_12387_575#" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12387 619 12388 620 l=112 w=224 "VDD" "a_12387_575#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 28314 1813 28315 1814 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "a_27234_1769#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28098 1813 28099 1814 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_27234_1769#" 224 11648,328
device msubckt pfet_03v3 27882 1813 27883 1814 l=112 w=224 "VDD" "CLK" 224 0 "a_27234_1769#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27666 1813 27667 1814 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "a_27234_1769#" 224 11648,328
device msubckt pfet_03v3 27450 1813 27451 1814 l=112 w=224 "VDD" "a_27234_1769#" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27234 1813 27235 1814 l=112 w=224 "VDD" "a_27234_1769#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 26774 1652 26775 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_26038_684#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 26558 1652 26559 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_26126_1124#" 224 19712,624 "a_26038_684#" 224 11648,328
device msubckt pfet_03v3 26126 1652 26127 1653 l=112 w=224 "VDD" "a_26126_1124#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 25230 1440 25231 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 25014 1440 25015 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 24798 1440 24799 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 20580 1223 20581 1224 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.QB" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 20364 1223 20365 1224 l=112 w=224 "VDD" "a_19152_1223#" 224 0 "7b_counter_0.MDFF_1.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20148 1223 20149 1224 l=112 w=224 "VDD" "a_19152_1223#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.QB" 224 11648,328
device msubckt pfet_03v3 19688 1223 19689 1224 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_19152_739#" 224 11648,328 "a_18891_1669#" 224 19712,624
device msubckt pfet_03v3 19472 1223 19473 1224 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_19152_739#" 224 11648,328
device msubckt pfet_03v3 19256 1223 19257 1224 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_19152_1223#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19040 1223 19041 1224 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_19152_1223#" 224 11648,328
device msubckt pfet_03v3 18141 1168 18142 1169 l=112 w=224 "VDD" "a_17405_2092#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 17709 1168 17710 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_684#" 224 11648,328 "a_17405_2092#" 224 19712,624
device msubckt pfet_03v3 17493 1168 17494 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_17405_684#" 224 11648,328
device msubckt nfet_03v3 17033 1059 17034 1060 l=112 w=224 "VSS" "a_15865_1059#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 16601 1059 16602 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_16065_1059#" 224 11648,328 "a_15865_1059#" 224 19712,624
device msubckt nfet_03v3 16385 1059 16386 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.QB" 224 0 "VSS" 224 11648,328 "a_16065_1059#" 224 11648,328
device msubckt nfet_03v3 16169 1059 16170 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.QB" 224 0 "a_16065_1059#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15953 1059 15954 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_15865_1059#" 224 19712,624 "a_16065_1059#" 224 11648,328
device msubckt pfet_03v3 15493 1000 15494 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 15277 1000 15278 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15061 1000 15062 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14359 1000 14360 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14143 1000 14144 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13927 1000 13928 1001 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 11927 684 11928 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_11191_684#" 224 19712,624
device msubckt pfet_03v3 11711 684 11712 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_684#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11495 684 11496 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_1124#" 224 11648,328 "a_11191_684#" 224 11648,328
device msubckt pfet_03v3 11279 684 11280 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_11191_684#" 224 19712,624 "a_11279_1124#" 224 11648,328
device msubckt nfet_03v3 37566 2176 37567 2177 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.IN" 224 0 "mux_magic_0.IN1" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 37350 2176 37351 2177 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.IN" 224 0 "VSS" 224 19712,624 "mux_magic_0.IN1" 224 11648,328
device msubckt nfet_03v3 36674 2166 36675 2167 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.IN" 224 19712,624
device msubckt nfet_03v3 36458 2166 36459 2167 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_3.IN" 224 11648,328 "divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 36242 2166 36243 2167 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 19712,624 "divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 35566 2168 35567 2169 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 35350 2168 35351 2169 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 34303 2169 34304 2170 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.OUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 34087 2169 34088 2170 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 33460 2167 33461 2168 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_3.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 33244 2167 33245 2168 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt nfet_03v3 33028 2167 33029 2168 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_3.IN" 224 19712,624 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 32352 2169 32353 2170 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 32136 2169 32137 2170 l=112 w=224 "VSS" "divide_by_2_1.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 31268 2169 31269 2170 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 31052 2169 31053 2170 l=112 w=224 "VSS" "OR_magic_1.VOUT" 224 0 "VSS" 224 19712,624 "divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 24338 1813 24339 1814 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "a_23258_1769#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 24122 1813 24123 1814 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_23258_1769#" 224 11648,328
device msubckt pfet_03v3 23906 1813 23907 1814 l=112 w=224 "VDD" "D2_4" 224 0 "a_23258_1769#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 23690 1813 23691 1814 l=112 w=224 "VDD" "D2_4" 224 0 "VDD" 224 11648,328 "a_23258_1769#" 224 11648,328
device msubckt pfet_03v3 23474 1813 23475 1814 l=112 w=224 "VDD" "a_23258_1769#" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 23258 1813 23259 1814 l=112 w=224 "VDD" "a_23258_1769#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 22798 1652 22799 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_22062_684#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 22582 1652 22583 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_22150_1124#" 224 19712,624 "a_22062_684#" 224 11648,328
device msubckt pfet_03v3 22150 1652 22151 1653 l=112 w=224 "VDD" "a_22150_1124#" 224 0 "Q4" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 13467 1059 13468 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_12931_1059#" 224 11648,328 "a_12387_575#" 224 19712,624
device msubckt nfet_03v3 13251 1059 13252 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.QB" 224 0 "VSS" 224 11648,328 "a_12931_1059#" 224 11648,328
device msubckt nfet_03v3 13035 1059 13036 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.QB" 224 0 "a_12931_1059#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12819 1059 12820 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_12387_575#" 224 19712,624 "a_12931_1059#" 224 11648,328
device msubckt nfet_03v3 12387 1059 12388 1060 l=112 w=224 "VSS" "a_12387_575#" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 10380 739 10381 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_9412_739#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10164 739 10165 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_9412_739#" 224 11648,328
device msubckt pfet_03v3 9948 739 9949 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_9412_739#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 9732 739 9733 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_9212_739#" 224 11648,328 "a_9412_739#" 224 11648,328
device msubckt pfet_03v3 9516 739 9517 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_9412_739#" 224 11648,328 "a_9212_739#" 224 11648,328
device msubckt pfet_03v3 9300 739 9301 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_9212_739#" 224 19712,624 "a_9412_739#" 224 11648,328
device msubckt pfet_03v3 8840 739 8841 740 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.QB" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 7461 684 7462 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_2092#" 224 11648,328 "a_6725_684#" 224 19712,624
device msubckt pfet_03v3 7245 684 7246 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_684#" 224 11648,328 "a_6725_2092#" 224 11648,328
device msubckt pfet_03v3 7029 684 7030 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_6725_684#" 224 11648,328
device msubckt pfet_03v3 6813 684 6814 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "a_6725_684#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 6353 619 6354 620 l=112 w=224 "VDD" "a_5185_1059#" 224 0 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6137 619 6138 620 l=112 w=224 "VDD" "a_5185_1059#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 5921 619 5922 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "a_5185_1059#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5705 619 5706 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_5185_1059#" 224 11648,328
device msubckt pfet_03v3 5489 619 5490 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_5185_1059#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5273 619 5274 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_5185_1059#" 224 11648,328
device msubckt pfet_03v3 11927 1168 11928 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_684#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11711 1168 11712 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_1124#" 224 19712,624 "a_11191_684#" 224 11648,328
device msubckt pfet_03v3 11279 1168 11280 1169 l=112 w=224 "VDD" "a_11279_1124#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 4813 640 4814 641 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4597 640 4598 641 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4381 640 4382 641 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3485 684 3486 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_2092#" 224 11648,328 "a_2749_684#" 224 19712,624
device msubckt pfet_03v3 3269 684 3270 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_684#" 224 11648,328 "a_2749_2092#" 224 11648,328
device msubckt pfet_03v3 3053 684 3054 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_2749_684#" 224 11648,328
device msubckt pfet_03v3 2837 684 2838 685 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "a_2749_684#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 2377 619 2378 620 l=112 w=224 "VDD" "a_1209_1059#" 224 0 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2161 619 2162 620 l=112 w=224 "VDD" "a_1209_1059#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 1945 619 1946 620 l=112 w=224 "VDD" "Q4" 224 0 "a_1209_1059#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1729 619 1730 620 l=112 w=224 "VDD" "Q4" 224 0 "VDD" 224 11648,328 "a_1209_1059#" 224 11648,328
device msubckt pfet_03v3 1513 619 1514 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_1209_1059#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1297 619 1298 620 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_1209_1059#" 224 11648,328
device msubckt nfet_03v3 28314 2253 28315 2254 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_27778_2253#" 224 11648,328 "a_27234_1769#" 224 19712,624
device msubckt nfet_03v3 28098 2253 28099 2254 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 11648,328 "a_27778_2253#" 224 11648,328
device msubckt nfet_03v3 27882 2253 27883 2254 l=112 w=224 "VSS" "CLK" 224 0 "a_27778_2253#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 27666 2253 27667 2254 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_27234_1769#" 224 19712,624 "a_27778_2253#" 224 11648,328
device msubckt nfet_03v3 27234 2253 27235 2254 l=112 w=224 "VSS" "a_27234_1769#" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 26774 2092 26775 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_26126_1124#" 224 19712,624
device msubckt nfet_03v3 26558 2092 26559 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_26126_1124#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 26126 2092 26127 2093 l=112 w=224 "VSS" "a_26126_1124#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 20923 1669 20924 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.QB" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 20707 1669 20708 1670 l=112 w=224 "VSS" "a_19152_1223#" 224 0 "a_20171_1669#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 20491 1669 20492 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "7b_counter_0.MDFF_1.QB" 224 11648,328 "a_20171_1669#" 224 11648,328
device msubckt nfet_03v3 20275 1669 20276 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_20171_1669#" 224 11648,328 "7b_counter_0.MDFF_1.QB" 224 11648,328
device msubckt nfet_03v3 20059 1669 20060 1670 l=112 w=224 "VSS" "a_19152_1223#" 224 0 "VSS" 224 11648,328 "a_20171_1669#" 224 11648,328
device msubckt nfet_03v3 19843 1669 19844 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_19307_1669#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19627 1669 19628 1670 l=112 w=224 "VSS" "a_18891_1669#" 224 0 "a_19152_1223#" 224 11648,328 "a_19307_1669#" 224 11648,328
device msubckt nfet_03v3 19411 1669 19412 1670 l=112 w=224 "VSS" "a_18891_1669#" 224 0 "a_19307_1669#" 224 11648,328 "a_19152_1223#" 224 11648,328
device msubckt nfet_03v3 19195 1669 19196 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_19307_1669#" 224 11648,328
device msubckt nfet_03v3 18979 1669 18980 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "a_18891_1669#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 18141 1652 18142 1653 l=112 w=224 "VDD" "a_17405_2092#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 17709 1652 17710 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_684#" 224 11648,328 "a_17405_2092#" 224 19712,624
device msubckt pfet_03v3 17493 1652 17494 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_17405_684#" 224 11648,328
device msubckt nfet_03v3 15493 1440 15494 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 15277 1440 15278 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15061 1440 15062 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 14359 1440 14360 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 14143 1440 14144 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 13927 1440 13928 1441 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 10380 1223 10381 1224 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_8713_1625#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10164 1223 10165 1224 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_8713_1625#" 224 11648,328
device msubckt pfet_03v3 9948 1223 9949 1224 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_9412_739#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 9732 1223 9733 1224 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_9212_739#" 224 19712,624 "a_9412_739#" 224 11648,328
device msubckt pfet_03v3 9272 1223 9273 1224 l=112 w=224 "VDD" "a_8713_1625#" 224 0 "7b_counter_0.MDFF_4.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 9056 1223 9057 1224 l=112 w=224 "VDD" "a_8713_1625#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_4.QB" 224 11648,328
device msubckt pfet_03v3 8840 1223 8841 1224 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.QB" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 7461 1168 7462 1169 l=112 w=224 "VDD" "a_6725_2092#" 224 0 "VDD" 224 19712,624 "Q5" 224 19712,624
device msubckt pfet_03v3 7029 1168 7030 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_684#" 224 11648,328 "a_6725_2092#" 224 19712,624
device msubckt pfet_03v3 6813 1168 6814 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_6725_684#" 224 11648,328
device msubckt nfet_03v3 6353 1059 6354 1060 l=112 w=224 "VSS" "a_5185_1059#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 5921 1059 5922 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_5385_1059#" 224 11648,328 "a_5185_1059#" 224 19712,624
device msubckt nfet_03v3 5705 1059 5706 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_5385_1059#" 224 11648,328
device msubckt nfet_03v3 5489 1059 5490 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "a_5385_1059#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5273 1059 5274 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_5185_1059#" 224 19712,624 "a_5385_1059#" 224 11648,328
device msubckt pfet_03v3 4813 1000 4814 1001 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4597 1000 4598 1001 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4381 1000 4382 1001 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 837 640 838 641 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 621 640 622 641 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 405 640 406 641 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 37782 2633 37783 2634 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.IN" 224 0 "mux_magic_0.IN1" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 37566 2633 37567 2634 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.IN" 224 0 "VDD" 224 11648,328 "mux_magic_0.IN1" 224 11648,328
device msubckt pfet_03v3 37350 2633 37351 2634 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.IN" 224 0 "mux_magic_0.IN1" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 37134 2633 37135 2634 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.IN" 224 0 "VDD" 224 19712,624 "mux_magic_0.IN1" 224 11648,328
device msubckt pfet_03v3 36674 2625 36675 2626 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.IN" 224 19712,624
device msubckt pfet_03v3 36458 2625 36459 2626 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.IN" 224 11648,328 "divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 36242 2625 36243 2626 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 19712,624 "divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 35782 2625 35783 2626 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 35566 2625 35567 2626 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 35350 2625 35351 2626 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 35134 2625 35135 2626 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 24338 2253 24339 2254 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_23802_2253#" 224 11648,328 "a_23258_1769#" 224 19712,624
device msubckt nfet_03v3 24122 2253 24123 2254 l=112 w=224 "VSS" "D2_4" 224 0 "VSS" 224 11648,328 "a_23802_2253#" 224 11648,328
device msubckt nfet_03v3 23906 2253 23907 2254 l=112 w=224 "VSS" "D2_4" 224 0 "a_23802_2253#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 23690 2253 23691 2254 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_23258_1769#" 224 19712,624 "a_23802_2253#" 224 11648,328
device msubckt nfet_03v3 23258 2253 23259 2254 l=112 w=224 "VSS" "a_23258_1769#" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 22798 2092 22799 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_22150_1124#" 224 19712,624
device msubckt nfet_03v3 22582 2092 22583 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_22150_1124#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 22150 2092 22151 2093 l=112 w=224 "VSS" "a_22150_1124#" 224 0 "Q4" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 17033 1813 17034 1814 l=112 w=224 "VDD" "a_15865_2253#" 224 0 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16817 1813 16818 1814 l=112 w=224 "VDD" "a_15865_2253#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 16601 1813 16602 1814 l=112 w=224 "VDD" "D2_3" 224 0 "a_15865_2253#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16385 1813 16386 1814 l=112 w=224 "VDD" "D2_3" 224 0 "VDD" 224 11648,328 "a_15865_2253#" 224 11648,328
device msubckt pfet_03v3 16169 1813 16170 1814 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "a_15865_2253#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15953 1813 15954 1814 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_15865_2253#" 224 11648,328
device msubckt pfet_03v3 13467 1813 13468 1814 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "a_12387_1769#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13251 1813 13252 1814 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_12387_1769#" 224 11648,328
device msubckt pfet_03v3 13035 1813 13036 1814 l=112 w=224 "VDD" "D2_6" 224 0 "a_12387_1769#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12819 1813 12820 1814 l=112 w=224 "VDD" "D2_6" 224 0 "VDD" 224 11648,328 "a_12387_1769#" 224 11648,328
device msubckt pfet_03v3 12603 1813 12604 1814 l=112 w=224 "VDD" "a_12387_1769#" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12387 1813 12388 1814 l=112 w=224 "VDD" "a_12387_1769#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 11927 1652 11928 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_684#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11711 1652 11712 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_1124#" 224 19712,624 "a_11191_684#" 224 11648,328
device msubckt pfet_03v3 11279 1652 11280 1653 l=112 w=224 "VDD" "a_11279_1124#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 3485 1168 3486 1169 l=112 w=224 "VDD" "a_2749_2092#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 3053 1168 3054 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_684#" 224 11648,328 "a_2749_2092#" 224 19712,624
device msubckt pfet_03v3 2837 1168 2838 1169 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_2749_684#" 224 11648,328
device msubckt nfet_03v3 2377 1059 2378 1060 l=112 w=224 "VSS" "a_1209_1059#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 1945 1059 1946 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_1409_1059#" 224 11648,328 "a_1209_1059#" 224 19712,624
device msubckt nfet_03v3 1729 1059 1730 1060 l=112 w=224 "VSS" "Q4" 224 0 "VSS" 224 11648,328 "a_1409_1059#" 224 11648,328
device msubckt nfet_03v3 1513 1059 1514 1060 l=112 w=224 "VSS" "Q4" 224 0 "a_1409_1059#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1297 1059 1298 1060 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_1209_1059#" 224 19712,624 "a_1409_1059#" 224 11648,328
device msubckt pfet_03v3 837 1000 838 1001 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 621 1000 622 1001 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 405 1000 406 1001 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 18141 2092 18142 2093 l=112 w=224 "VSS" "a_17405_2092#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 17709 2092 17710 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_17405_2092#" 224 19712,624
device msubckt nfet_03v3 17493 2092 17494 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "a_17405_2092#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 10441 1669 10442 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_9212_739#" 224 19712,624
device msubckt nfet_03v3 10225 1669 10226 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_9689_1669#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 10009 1669 10010 1670 l=112 w=224 "VSS" "a_9212_739#" 224 0 "a_8713_1625#" 224 11648,328 "a_9689_1669#" 224 11648,328
device msubckt nfet_03v3 9793 1669 9794 1670 l=112 w=224 "VSS" "a_9212_739#" 224 0 "a_9689_1669#" 224 11648,328 "a_8713_1625#" 224 11648,328
device msubckt nfet_03v3 9577 1669 9578 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_9689_1669#" 224 11648,328
device msubckt nfet_03v3 9361 1669 9362 1670 l=112 w=224 "VSS" "a_8713_1625#" 224 0 "a_8825_1669#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 9145 1669 9146 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "7b_counter_0.MDFF_4.QB" 224 11648,328 "a_8825_1669#" 224 11648,328
device msubckt nfet_03v3 8929 1669 8930 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 0 "a_8825_1669#" 224 11648,328 "7b_counter_0.MDFF_4.QB" 224 11648,328
device msubckt nfet_03v3 8713 1669 8714 1670 l=112 w=224 "VSS" "a_8713_1625#" 224 0 "VSS" 224 11648,328 "a_8825_1669#" 224 11648,328
device msubckt nfet_03v3 8497 1669 8498 1670 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.QB" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 7461 1652 7462 1653 l=112 w=224 "VDD" "a_6725_2092#" 224 0 "VDD" 224 19712,624 "Q5" 224 19712,624
device msubckt pfet_03v3 7029 1652 7030 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_684#" 224 11648,328 "a_6725_2092#" 224 19712,624
device msubckt pfet_03v3 6813 1652 6814 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_6725_684#" 224 11648,328
device msubckt nfet_03v3 4813 1440 4814 1441 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 4597 1440 4598 1441 l=112 w=224 "VSS" "LD" 224 0 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 4381 1440 4382 1441 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 34519 2626 34520 2627 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.OUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 34303 2626 34304 2627 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 34087 2626 34088 2627 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.OUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 33871 2626 33872 2627 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 33460 2626 33461 2627 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 33244 2626 33245 2627 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "divide_by_2_1.tg_magic_3.IN" 224 11648,328
device msubckt pfet_03v3 33028 2626 33029 2627 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.IN" 224 19712,624 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 32568 2626 32569 2627 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 32352 2626 32353 2627 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 32136 2626 32137 2627 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.CLK" 224 0 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 31920 2626 31921 2627 l=112 w=224 "VDD" "divide_by_2_1.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 31484 2626 31485 2627 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 31268 2626 31269 2627 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "VDD" 224 11648,328 "divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 31052 2626 31053 2627 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "divide_by_2_1.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30836 2626 30837 2627 l=112 w=224 "VDD" "OR_magic_1.VOUT" 224 0 "VDD" 224 19712,624 "divide_by_2_1.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 17033 2253 17034 2254 l=112 w=224 "VSS" "a_15865_2253#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 16601 2253 16602 2254 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_16065_2253#" 224 11648,328 "a_15865_2253#" 224 19712,624
device msubckt nfet_03v3 16385 2253 16386 2254 l=112 w=224 "VSS" "D2_3" 224 0 "VSS" 224 11648,328 "a_16065_2253#" 224 11648,328
device msubckt nfet_03v3 16169 2253 16170 2254 l=112 w=224 "VSS" "D2_3" 224 0 "a_16065_2253#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15953 2253 15954 2254 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_15865_2253#" 224 19712,624 "a_16065_2253#" 224 11648,328
device msubckt nfet_03v3 13467 2253 13468 2254 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_12931_2253#" 224 11648,328 "a_12387_1769#" 224 19712,624
device msubckt nfet_03v3 13251 2253 13252 2254 l=112 w=224 "VSS" "D2_6" 224 0 "VSS" 224 11648,328 "a_12931_2253#" 224 11648,328
device msubckt nfet_03v3 13035 2253 13036 2254 l=112 w=224 "VSS" "D2_6" 224 0 "a_12931_2253#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12819 2253 12820 2254 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_12387_1769#" 224 19712,624 "a_12931_2253#" 224 11648,328
device msubckt nfet_03v3 12387 2253 12388 2254 l=112 w=224 "VSS" "a_12387_1769#" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 11927 2092 11928 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_11279_1124#" 224 19712,624
device msubckt nfet_03v3 11711 2092 11712 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_1124#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 11279 2092 11280 2093 l=112 w=224 "VSS" "a_11279_1124#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 6353 1813 6354 1814 l=112 w=224 "VDD" "a_5185_2253#" 224 0 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6137 1813 6138 1814 l=112 w=224 "VDD" "a_5185_2253#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 5921 1813 5922 1814 l=112 w=224 "VDD" "D2_5" 224 0 "a_5185_2253#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5705 1813 5706 1814 l=112 w=224 "VDD" "D2_5" 224 0 "VDD" 224 11648,328 "a_5185_2253#" 224 11648,328
device msubckt pfet_03v3 5489 1813 5490 1814 l=112 w=224 "VDD" "LD" 224 0 "a_5185_2253#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5273 1813 5274 1814 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "a_5185_2253#" 224 11648,328
device msubckt pfet_03v3 3485 1652 3486 1653 l=112 w=224 "VDD" "a_2749_2092#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 3053 1652 3054 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_684#" 224 11648,328 "a_2749_2092#" 224 19712,624
device msubckt pfet_03v3 2837 1652 2838 1653 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_2749_684#" 224 11648,328
device msubckt nfet_03v3 837 1440 838 1441 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 621 1440 622 1441 l=112 w=224 "VSS" "LD" 224 0 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 405 1440 406 1441 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 7461 2092 7462 2093 l=112 w=224 "VSS" "a_6725_2092#" 224 0 "VSS" 224 19712,624 "Q5" 224 19712,624
device msubckt nfet_03v3 7029 2092 7030 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_6725_2092#" 224 19712,624
device msubckt nfet_03v3 6813 2092 6814 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "a_6725_2092#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 2377 1813 2378 1814 l=112 w=224 "VDD" "a_1209_2253#" 224 0 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2161 1813 2162 1814 l=112 w=224 "VDD" "a_1209_2253#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 1945 1813 1946 1814 l=112 w=224 "VDD" "CLK" 224 0 "a_1209_2253#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1729 1813 1730 1814 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "a_1209_2253#" 224 11648,328
device msubckt pfet_03v3 1513 1813 1514 1814 l=112 w=224 "VDD" "LD" 224 0 "a_1209_2253#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1297 1813 1298 1814 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "a_1209_2253#" 224 11648,328
device msubckt nfet_03v3 6353 2253 6354 2254 l=112 w=224 "VSS" "a_5185_2253#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 5921 2253 5922 2254 l=112 w=224 "VSS" "LD" 224 0 "a_5385_2253#" 224 11648,328 "a_5185_2253#" 224 19712,624
device msubckt nfet_03v3 5705 2253 5706 2254 l=112 w=224 "VSS" "D2_5" 224 0 "VSS" 224 11648,328 "a_5385_2253#" 224 11648,328
device msubckt nfet_03v3 5489 2253 5490 2254 l=112 w=224 "VSS" "D2_5" 224 0 "a_5385_2253#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5273 2253 5274 2254 l=112 w=224 "VSS" "LD" 224 0 "a_5185_2253#" 224 19712,624 "a_5385_2253#" 224 11648,328
device msubckt nfet_03v3 3485 2092 3486 2093 l=112 w=224 "VSS" "a_2749_2092#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 3053 2092 3054 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_2749_2092#" 224 19712,624
device msubckt nfet_03v3 2837 2092 2838 2093 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "a_2749_2092#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 2377 2253 2378 2254 l=112 w=224 "VSS" "a_1209_2253#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 1945 2253 1946 2254 l=112 w=224 "VSS" "LD" 224 0 "a_1409_2253#" 224 11648,328 "a_1209_2253#" 224 19712,624
device msubckt nfet_03v3 1729 2253 1730 2254 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 11648,328 "a_1409_2253#" 224 11648,328
device msubckt nfet_03v3 1513 2253 1514 2254 l=112 w=224 "VSS" "CLK" 224 0 "a_1409_2253#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1297 2253 1298 2254 l=112 w=224 "VSS" "LD" 224 0 "a_1209_2253#" 224 19712,624 "a_1409_2253#" 224 11648,328
device msubckt nfet_03v3 31101 3514 31102 3515 l=112 w=224 "VSS" "a_30365_3514#" 224 0 "VSS" 224 19712,624 "OR_magic_1.VOUT" 224 19712,624
device msubckt nfet_03v3 30669 3514 30670 3515 l=112 w=224 "VSS" "P2" 224 0 "VSS" 224 11648,328 "a_30365_3514#" 224 19712,624
device msubckt nfet_03v3 30453 3514 30454 3515 l=112 w=224 "VSS" "OR_magic_2.A" 224 0 "a_30365_3514#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 28314 3363 28315 3364 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_27778_3363#" 224 11648,328 "a_27234_3319#" 224 19712,624
device msubckt nfet_03v3 28098 3363 28099 3364 l=112 w=224 "VSS" "D2_4" 224 0 "VSS" 224 11648,328 "a_27778_3363#" 224 11648,328
device msubckt nfet_03v3 27882 3363 27883 3364 l=112 w=224 "VSS" "D2_4" 224 0 "a_27778_3363#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 27666 3363 27667 3364 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_27234_3319#" 224 19712,624 "a_27778_3363#" 224 11648,328
device msubckt nfet_03v3 27234 3363 27235 3364 l=112 w=224 "VSS" "a_27234_3319#" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 26774 3524 26775 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_26126_3480#" 224 19712,624
device msubckt nfet_03v3 26558 3524 26559 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_26126_3480#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 26126 3524 26127 3525 l=112 w=224 "VSS" "a_26126_3480#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 31101 3954 31102 3955 l=112 w=224 "VDD" "a_30365_3514#" 224 0 "VDD" 224 19712,624 "OR_magic_1.VOUT" 224 19712,624
device msubckt pfet_03v3 30669 3954 30670 3955 l=112 w=224 "VDD" "P2" 224 0 "a_30365_4922#" 224 11648,328 "a_30365_3514#" 224 19712,624
device msubckt pfet_03v3 30453 3954 30454 3955 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_30365_4922#" 224 11648,328
device msubckt pfet_03v3 28314 3803 28315 3804 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "a_27234_3319#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28098 3803 28099 3804 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_27234_3319#" 224 11648,328
device msubckt pfet_03v3 27882 3803 27883 3804 l=112 w=224 "VDD" "D2_4" 224 0 "a_27234_3319#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27666 3803 27667 3804 l=112 w=224 "VDD" "D2_4" 224 0 "VDD" 224 11648,328 "a_27234_3319#" 224 11648,328
device msubckt pfet_03v3 27450 3803 27451 3804 l=112 w=224 "VDD" "a_27234_3319#" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27234 3803 27235 3804 l=112 w=224 "VDD" "a_27234_3319#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 22117 3524 22118 3525 l=112 w=224 "VSS" "a_21381_3524#" 224 0 "VSS" 224 19712,624 "Q3" 224 19712,624
device msubckt nfet_03v3 21685 3524 21686 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_21381_3524#" 224 19712,624
device msubckt nfet_03v3 21469 3524 21470 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "a_21381_3524#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 21009 3363 21010 3364 l=112 w=224 "VSS" "a_19841_3363#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 20577 3363 20578 3364 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_20041_3363#" 224 11648,328 "a_19841_3363#" 224 19712,624
device msubckt nfet_03v3 20361 3363 20362 3364 l=112 w=224 "VSS" "D2_3" 224 0 "VSS" 224 11648,328 "a_20041_3363#" 224 11648,328
device msubckt nfet_03v3 20145 3363 20146 3364 l=112 w=224 "VSS" "D2_3" 224 0 "a_20041_3363#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19929 3363 19930 3364 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_19841_3363#" 224 19712,624 "a_20041_3363#" 224 11648,328
device msubckt nfet_03v3 29206 4176 29207 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 28990 4176 28991 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 28774 4176 28775 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 26774 3964 26775 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_26038_4932#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 26558 3964 26559 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_26126_3480#" 224 19712,624 "a_26038_4932#" 224 11648,328
device msubckt pfet_03v3 26126 3964 26127 3965 l=112 w=224 "VDD" "a_26126_3480#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 25288 3947 25289 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_24059_4877#" 224 19712,624
device msubckt nfet_03v3 25072 3947 25073 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_24536_3947#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 24856 3947 24857 3948 l=112 w=224 "VSS" "a_24059_4877#" 224 0 "a_23560_3728#" 224 11648,328 "a_24536_3947#" 224 11648,328
device msubckt nfet_03v3 24640 3947 24641 3948 l=112 w=224 "VSS" "a_24059_4877#" 224 0 "a_24536_3947#" 224 11648,328 "a_23560_3728#" 224 11648,328
device msubckt nfet_03v3 24424 3947 24425 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_24536_3947#" 224 11648,328
device msubckt nfet_03v3 24208 3947 24209 3948 l=112 w=224 "VSS" "a_23560_3728#" 224 0 "a_23672_3947#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 23992 3947 23993 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "7b_counter_0.MDFF_7.QB" 224 11648,328 "a_23672_3947#" 224 11648,328
device msubckt nfet_03v3 23776 3947 23777 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_23672_3947#" 224 11648,328 "7b_counter_0.MDFF_7.QB" 224 11648,328
device msubckt nfet_03v3 23560 3947 23561 3948 l=112 w=224 "VSS" "a_23560_3728#" 224 0 "VSS" 224 11648,328 "a_23672_3947#" 224 11648,328
device msubckt nfet_03v3 23344 3947 23345 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.QB" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 18141 3524 18142 3525 l=112 w=224 "VSS" "a_17405_3524#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 17709 3524 17710 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_17405_3524#" 224 19712,624
device msubckt nfet_03v3 17493 3524 17494 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "a_17405_3524#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 17033 3363 17034 3364 l=112 w=224 "VSS" "a_15865_3363#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 16601 3363 16602 3364 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_16065_3363#" 224 11648,328 "a_15865_3363#" 224 19712,624
device msubckt nfet_03v3 16385 3363 16386 3364 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 11648,328 "a_16065_3363#" 224 11648,328
device msubckt nfet_03v3 16169 3363 16170 3364 l=112 w=224 "VSS" "CLK" 224 0 "a_16065_3363#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15953 3363 15954 3364 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_15865_3363#" 224 19712,624 "a_16065_3363#" 224 11648,328
device msubckt nfet_03v3 13467 3363 13468 3364 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_12931_3363#" 224 11648,328 "a_12387_3319#" 224 19712,624
device msubckt nfet_03v3 13251 3363 13252 3364 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 11648,328 "a_12931_3363#" 224 11648,328
device msubckt nfet_03v3 13035 3363 13036 3364 l=112 w=224 "VSS" "CLK" 224 0 "a_12931_3363#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12819 3363 12820 3364 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_12387_3319#" 224 19712,624 "a_12931_3363#" 224 11648,328
device msubckt nfet_03v3 12387 3363 12388 3364 l=112 w=224 "VSS" "a_12387_3319#" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 31101 4438 31102 4439 l=112 w=224 "VDD" "a_30365_3514#" 224 0 "VDD" 224 19712,624 "OR_magic_1.VOUT" 224 19712,624
device msubckt pfet_03v3 30669 4438 30670 4439 l=112 w=224 "VDD" "P2" 224 0 "a_30365_4922#" 224 11648,328 "a_30365_3514#" 224 19712,624
device msubckt pfet_03v3 30453 4438 30454 4439 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "VDD" 224 19712,624 "a_30365_4922#" 224 11648,328
device msubckt pfet_03v3 22117 3964 22118 3965 l=112 w=224 "VDD" "a_21381_3524#" 224 0 "VDD" 224 19712,624 "Q3" 224 19712,624
device msubckt pfet_03v3 21685 3964 21686 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_4932#" 224 11648,328 "a_21381_3524#" 224 19712,624
device msubckt pfet_03v3 21469 3964 21470 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_21381_4932#" 224 11648,328
device msubckt pfet_03v3 21009 3803 21010 3804 l=112 w=224 "VDD" "a_19841_3363#" 224 0 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20793 3803 20794 3804 l=112 w=224 "VDD" "a_19841_3363#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 20577 3803 20578 3804 l=112 w=224 "VDD" "D2_3" 224 0 "a_19841_3363#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20361 3803 20362 3804 l=112 w=224 "VDD" "D2_3" 224 0 "VDD" 224 11648,328 "a_19841_3363#" 224 11648,328
device msubckt pfet_03v3 20145 3803 20146 3804 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "a_19841_3363#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19929 3803 19930 3804 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_19841_3363#" 224 11648,328
device msubckt nfet_03v3 11927 3524 11928 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_11279_3480#" 224 19712,624
device msubckt nfet_03v3 11711 3524 11712 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_3480#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 11279 3524 11280 3525 l=112 w=224 "VSS" "a_11279_3480#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 9491 3363 9492 3364 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_8955_3363#" 224 11648,328 "a_8411_3319#" 224 19712,624
device msubckt nfet_03v3 9275 3363 9276 3364 l=112 w=224 "VSS" "D2_6" 224 0 "VSS" 224 11648,328 "a_8955_3363#" 224 11648,328
device msubckt nfet_03v3 9059 3363 9060 3364 l=112 w=224 "VSS" "D2_6" 224 0 "a_8955_3363#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8843 3363 8844 3364 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "a_8411_3319#" 224 19712,624 "a_8955_3363#" 224 11648,328
device msubckt nfet_03v3 8411 3363 8412 3364 l=112 w=224 "VSS" "a_8411_3319#" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 29206 4616 29207 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28990 4616 28991 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 28774 4616 28775 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 28314 4557 28315 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_27778_4557#" 224 11648,328 "a_27234_4513#" 224 19712,624
device msubckt nfet_03v3 28098 4557 28099 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.QB" 224 0 "VSS" 224 11648,328 "a_27778_4557#" 224 11648,328
device msubckt nfet_03v3 27882 4557 27883 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.QB" 224 0 "a_27778_4557#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 27666 4557 27667 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_27234_4513#" 224 19712,624 "a_27778_4557#" 224 11648,328
device msubckt nfet_03v3 27234 4557 27235 4558 l=112 w=224 "VSS" "a_27234_4513#" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 26774 4448 26775 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_26038_4932#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 26558 4448 26559 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_26126_3480#" 224 19712,624 "a_26038_4932#" 224 11648,328
device msubckt pfet_03v3 26126 4448 26127 4449 l=112 w=224 "VDD" "a_26126_3480#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 25227 4393 25228 4394 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_23560_3728#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 25011 4393 25012 4394 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_23560_3728#" 224 11648,328
device msubckt pfet_03v3 24795 4393 24796 4394 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_24259_4877#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24579 4393 24580 4394 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_24059_4877#" 224 19712,624 "a_24259_4877#" 224 11648,328
device msubckt pfet_03v3 24119 4393 24120 4394 l=112 w=224 "VDD" "a_23560_3728#" 224 0 "7b_counter_0.MDFF_7.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 23903 4393 23904 4394 l=112 w=224 "VDD" "a_23560_3728#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_7.QB" 224 11648,328
device msubckt pfet_03v3 23687 4393 23688 4394 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.QB" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 19469 4176 19470 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 19253 4176 19254 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19037 4176 19038 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 18141 3964 18142 3965 l=112 w=224 "VDD" "a_17405_3524#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 17709 3964 17710 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_4932#" 224 11648,328 "a_17405_3524#" 224 19712,624
device msubckt pfet_03v3 17493 3964 17494 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_17405_4932#" 224 11648,328
device msubckt pfet_03v3 17033 3803 17034 3804 l=112 w=224 "VDD" "a_15865_3363#" 224 0 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16817 3803 16818 3804 l=112 w=224 "VDD" "a_15865_3363#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 16601 3803 16602 3804 l=112 w=224 "VDD" "CLK" 224 0 "a_15865_3363#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16385 3803 16386 3804 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "a_15865_3363#" 224 11648,328
device msubckt pfet_03v3 16169 3803 16170 3804 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "a_15865_3363#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15953 3803 15954 3804 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "a_15865_3363#" 224 11648,328
device msubckt pfet_03v3 13467 3803 13468 3804 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "a_12387_3319#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13251 3803 13252 3804 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_12387_3319#" 224 11648,328
device msubckt pfet_03v3 13035 3803 13036 3804 l=112 w=224 "VDD" "CLK" 224 0 "a_12387_3319#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12819 3803 12820 3804 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "a_12387_3319#" 224 11648,328
device msubckt pfet_03v3 12603 3803 12604 3804 l=112 w=224 "VDD" "a_12387_3319#" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12387 3803 12388 3804 l=112 w=224 "VDD" "a_12387_3319#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 7951 3524 7952 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_7303_3480#" 224 19712,624
device msubckt nfet_03v3 7735 3524 7736 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_3480#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 7303 3524 7304 3525 l=112 w=224 "VSS" "a_7303_3480#" 224 0 "Q6" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 31101 4922 31102 4923 l=112 w=224 "VDD" "P2" 224 0 "a_30365_3514#" 224 11648,328 "a_30365_4922#" 224 19712,624
device msubckt pfet_03v3 30885 4922 30886 4923 l=112 w=224 "VDD" "P2" 224 0 "a_30365_4922#" 224 11648,328 "a_30365_3514#" 224 11648,328
device msubckt pfet_03v3 30669 4922 30670 4923 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "VDD" 224 11648,328 "a_30365_4922#" 224 11648,328
device msubckt pfet_03v3 30453 4922 30454 4923 l=112 w=224 "VDD" "OR_magic_2.A" 224 0 "a_30365_4922#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 29206 4976 29207 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28990 4976 28991 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 28774 4976 28775 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 22117 4448 22118 4449 l=112 w=224 "VDD" "a_21381_3524#" 224 0 "VDD" 224 19712,624 "Q3" 224 19712,624
device msubckt pfet_03v3 21685 4448 21686 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_4932#" 224 11648,328 "a_21381_3524#" 224 19712,624
device msubckt pfet_03v3 21469 4448 21470 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_21381_4932#" 224 11648,328
device msubckt nfet_03v3 15493 4176 15494 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 15277 4176 15278 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15061 4176 15062 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 14359 4176 14360 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 14143 4176 14144 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 13927 4176 13928 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 11927 3964 11928 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_4932#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11711 3964 11712 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_3480#" 224 19712,624 "a_11191_4932#" 224 11648,328
device msubckt pfet_03v3 11279 3964 11280 3965 l=112 w=224 "VDD" "a_11279_3480#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 9491 3803 9492 3804 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "a_8411_3319#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 9275 3803 9276 3804 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "a_8411_3319#" 224 11648,328
device msubckt pfet_03v3 9059 3803 9060 3804 l=112 w=224 "VDD" "D2_6" 224 0 "a_8411_3319#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8843 3803 8844 3804 l=112 w=224 "VDD" "D2_6" 224 0 "VDD" 224 11648,328 "a_8411_3319#" 224 11648,328
device msubckt pfet_03v3 8627 3803 8628 3804 l=112 w=224 "VDD" "a_8411_3319#" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8411 3803 8412 3804 l=112 w=224 "VDD" "a_8411_3319#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 3485 3524 3486 3525 l=112 w=224 "VSS" "a_2749_3524#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 3053 3524 3054 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_2749_3524#" 224 19712,624
device msubckt nfet_03v3 2837 3524 2838 3525 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "a_2749_3524#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 2377 3363 2378 3364 l=112 w=224 "VSS" "a_1209_3363#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 1945 3363 1946 3364 l=112 w=224 "VSS" "LD" 224 0 "a_1409_3363#" 224 11648,328 "a_1209_3363#" 224 19712,624
device msubckt nfet_03v3 1729 3363 1730 3364 l=112 w=224 "VSS" "D2_5" 224 0 "VSS" 224 11648,328 "a_1409_3363#" 224 11648,328
device msubckt nfet_03v3 1513 3363 1514 3364 l=112 w=224 "VSS" "D2_5" 224 0 "a_1409_3363#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1297 3363 1298 3364 l=112 w=224 "VSS" "LD" 224 0 "a_1209_3363#" 224 19712,624 "a_1409_3363#" 224 11648,328
device msubckt pfet_03v3 28314 4997 28315 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_27234_4513#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28098 4997 28099 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_27234_4513#" 224 11648,328
device msubckt pfet_03v3 27882 4997 27883 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.QB" 224 0 "a_27234_4513#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27666 4997 27667 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.QB" 224 0 "VDD" 224 11648,328 "a_27234_4513#" 224 11648,328
device msubckt pfet_03v3 27450 4997 27451 4998 l=112 w=224 "VDD" "a_27234_4513#" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27234 4997 27235 4998 l=112 w=224 "VDD" "a_27234_4513#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 26774 4932 26775 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_26038_4932#" 224 19712,624
device msubckt pfet_03v3 26558 4932 26559 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_26038_4932#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26342 4932 26343 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_26126_3480#" 224 11648,328 "a_26038_4932#" 224 11648,328
device msubckt pfet_03v3 26126 4932 26127 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_26038_4932#" 224 19712,624 "a_26126_3480#" 224 11648,328
device msubckt pfet_03v3 25227 4877 25228 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_24259_4877#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 25011 4877 25012 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_24259_4877#" 224 11648,328
device msubckt pfet_03v3 24795 4877 24796 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_24259_4877#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24579 4877 24580 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_24059_4877#" 224 11648,328 "a_24259_4877#" 224 11648,328
device msubckt pfet_03v3 24363 4877 24364 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_24259_4877#" 224 11648,328 "a_24059_4877#" 224 11648,328
device msubckt pfet_03v3 24147 4877 24148 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 224 0 "a_24059_4877#" 224 19712,624 "a_24259_4877#" 224 11648,328
device msubckt pfet_03v3 23687 4877 23688 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_7.QB" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 21009 4557 21010 4558 l=112 w=224 "VSS" "a_19841_4557#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 20577 4557 20578 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_20041_4557#" 224 11648,328 "a_19841_4557#" 224 19712,624
device msubckt nfet_03v3 20361 4557 20362 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_20041_4557#" 224 11648,328
device msubckt nfet_03v3 20145 4557 20146 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "a_20041_4557#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19929 4557 19930 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_19841_4557#" 224 19712,624 "a_20041_4557#" 224 11648,328
device msubckt pfet_03v3 22117 4932 22118 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_3524#" 224 11648,328 "a_21381_4932#" 224 19712,624
device msubckt pfet_03v3 21901 4932 21902 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_4932#" 224 11648,328 "a_21381_3524#" 224 11648,328
device msubckt pfet_03v3 21685 4932 21686 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_21381_4932#" 224 11648,328
device msubckt pfet_03v3 21469 4932 21470 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "a_21381_4932#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 19469 4616 19470 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 19253 4616 19254 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19037 4616 19038 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 18141 4448 18142 4449 l=112 w=224 "VDD" "a_17405_3524#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 17709 4448 17710 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_4932#" 224 11648,328 "a_17405_3524#" 224 19712,624
device msubckt pfet_03v3 17493 4448 17494 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_17405_4932#" 224 11648,328
device msubckt nfet_03v3 17033 4557 17034 4558 l=112 w=224 "VSS" "a_15865_4557#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 16601 4557 16602 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_16065_4557#" 224 11648,328 "a_15865_4557#" 224 19712,624
device msubckt nfet_03v3 16385 4557 16386 4558 l=112 w=224 "VSS" "Q2" 224 0 "VSS" 224 11648,328 "a_16065_4557#" 224 11648,328
device msubckt nfet_03v3 16169 4557 16170 4558 l=112 w=224 "VSS" "Q2" 224 0 "a_16065_4557#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15953 4557 15954 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_15865_4557#" 224 19712,624 "a_16065_4557#" 224 11648,328
device msubckt nfet_03v3 10383 4176 10384 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10167 4176 10168 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 9951 4176 9952 4177 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 7951 3964 7952 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_4932#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7735 3964 7736 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_3480#" 224 19712,624 "a_7215_4932#" 224 11648,328
device msubckt pfet_03v3 7303 3964 7304 3965 l=112 w=224 "VDD" "a_7303_3480#" 224 0 "Q6" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 6267 3947 6268 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.QB" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 6051 3947 6052 3948 l=112 w=224 "VSS" "a_4496_4393#" 224 0 "a_5515_3947#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5835 3947 5836 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "7b_counter_0.MDFF_0.QB" 224 11648,328 "a_5515_3947#" 224 11648,328
device msubckt nfet_03v3 5619 3947 5620 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_5515_3947#" 224 11648,328 "7b_counter_0.MDFF_0.QB" 224 11648,328
device msubckt nfet_03v3 5403 3947 5404 3948 l=112 w=224 "VSS" "a_4496_4393#" 224 0 "VSS" 224 11648,328 "a_5515_3947#" 224 11648,328
device msubckt nfet_03v3 5187 3947 5188 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_4651_3947#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 4971 3947 4972 3948 l=112 w=224 "VSS" "a_4235_3947#" 224 0 "a_4496_4393#" 224 11648,328 "a_4651_3947#" 224 11648,328
device msubckt nfet_03v3 4755 3947 4756 3948 l=112 w=224 "VSS" "a_4235_3947#" 224 0 "a_4651_3947#" 224 11648,328 "a_4496_4393#" 224 11648,328
device msubckt nfet_03v3 4539 3947 4540 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_4651_3947#" 224 11648,328
device msubckt nfet_03v3 4323 3947 4324 3948 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "a_4235_3947#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 21009 4997 21010 4998 l=112 w=224 "VDD" "a_19841_4557#" 224 0 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20793 4997 20794 4998 l=112 w=224 "VDD" "a_19841_4557#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20577 4997 20578 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "a_19841_4557#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20361 4997 20362 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_19841_4557#" 224 11648,328
device msubckt pfet_03v3 20145 4997 20146 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_19841_4557#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19929 4997 19930 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_19841_4557#" 224 11648,328
device msubckt pfet_03v3 19469 4976 19470 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 19253 4976 19254 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19037 4976 19038 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 18141 4932 18142 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_3524#" 224 11648,328 "a_17405_4932#" 224 19712,624
device msubckt pfet_03v3 17925 4932 17926 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_4932#" 224 11648,328 "a_17405_3524#" 224 11648,328
device msubckt pfet_03v3 17709 4932 17710 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_17405_4932#" 224 11648,328
device msubckt pfet_03v3 17493 4932 17494 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "a_17405_4932#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 15493 4616 15494 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 15277 4616 15278 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15061 4616 15062 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14359 4616 14360 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14143 4616 14144 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13927 4616 13928 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 13467 4557 13468 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_12931_4557#" 224 11648,328 "a_12387_4513#" 224 19712,624
device msubckt nfet_03v3 13251 4557 13252 4558 l=112 w=224 "VSS" "Q5" 224 0 "VSS" 224 11648,328 "a_12931_4557#" 224 11648,328
device msubckt nfet_03v3 13035 4557 13036 4558 l=112 w=224 "VSS" "Q5" 224 0 "a_12931_4557#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12819 4557 12820 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_12387_4513#" 224 19712,624 "a_12931_4557#" 224 11648,328
device msubckt nfet_03v3 12387 4557 12388 4558 l=112 w=224 "VSS" "a_12387_4513#" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 11927 4448 11928 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_4932#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11711 4448 11712 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_3480#" 224 19712,624 "a_11191_4932#" 224 11648,328
device msubckt pfet_03v3 11279 4448 11280 4449 l=112 w=224 "VDD" "a_11279_3480#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 3485 3964 3486 3965 l=112 w=224 "VDD" "a_2749_3524#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 3053 3964 3054 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_4932#" 224 11648,328 "a_2749_3524#" 224 19712,624
device msubckt pfet_03v3 2837 3964 2838 3965 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_2749_4932#" 224 11648,328
device msubckt pfet_03v3 2377 3803 2378 3804 l=112 w=224 "VDD" "a_1209_3363#" 224 0 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2161 3803 2162 3804 l=112 w=224 "VDD" "a_1209_3363#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 1945 3803 1946 3804 l=112 w=224 "VDD" "D2_5" 224 0 "a_1209_3363#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1729 3803 1730 3804 l=112 w=224 "VDD" "D2_5" 224 0 "VDD" 224 11648,328 "a_1209_3363#" 224 11648,328
device msubckt pfet_03v3 1513 3803 1514 3804 l=112 w=224 "VDD" "LD" 224 0 "a_1209_3363#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1297 3803 1298 3804 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "a_1209_3363#" 224 11648,328
device msubckt pfet_03v3 17033 4997 17034 4998 l=112 w=224 "VDD" "a_15865_4557#" 224 0 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16817 4997 16818 4998 l=112 w=224 "VDD" "a_15865_4557#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 16601 4997 16602 4998 l=112 w=224 "VDD" "Q2" 224 0 "a_15865_4557#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16385 4997 16386 4998 l=112 w=224 "VDD" "Q2" 224 0 "VDD" 224 11648,328 "a_15865_4557#" 224 11648,328
device msubckt pfet_03v3 16169 4997 16170 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_15865_4557#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15953 4997 15954 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_15865_4557#" 224 11648,328
device msubckt pfet_03v3 15493 4976 15494 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 15277 4976 15278 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15061 4976 15062 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14359 4976 14360 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14143 4976 14144 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13927 4976 13928 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10383 4616 10384 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10167 4616 10168 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 9951 4616 9952 4617 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 9491 4557 9492 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_8955_4557#" 224 11648,328 "a_8411_4513#" 224 19712,624
device msubckt nfet_03v3 9275 4557 9276 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_8955_4557#" 224 11648,328
device msubckt nfet_03v3 9059 4557 9060 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "a_8955_4557#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8843 4557 8844 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_8411_4513#" 224 19712,624 "a_8955_4557#" 224 11648,328
device msubckt nfet_03v3 8411 4557 8412 4558 l=112 w=224 "VSS" "a_8411_4513#" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 7951 4448 7952 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_4932#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7735 4448 7736 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_3480#" 224 19712,624 "a_7215_4932#" 224 11648,328
device msubckt pfet_03v3 7303 4448 7304 4449 l=112 w=224 "VDD" "a_7303_3480#" 224 0 "Q6" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 5924 4393 5925 4394 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.QB" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 5708 4393 5709 4394 l=112 w=224 "VDD" "a_4496_4393#" 224 0 "7b_counter_0.MDFF_0.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5492 4393 5493 4394 l=112 w=224 "VDD" "a_4496_4393#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.QB" 224 11648,328
device msubckt pfet_03v3 5032 4393 5033 4394 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_4496_4877#" 224 11648,328 "a_4235_3947#" 224 19712,624
device msubckt pfet_03v3 4816 4393 4817 4394 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_4496_4877#" 224 11648,328
device msubckt pfet_03v3 4600 4393 4601 4394 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_4496_4393#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4384 4393 4385 4394 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_4496_4393#" 224 11648,328
device msubckt nfet_03v3 837 4176 838 4177 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 621 4176 622 4177 l=112 w=224 "VSS" "LD" 224 0 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 405 4176 406 4177 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13467 4997 13468 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_12387_4513#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13251 4997 13252 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_12387_4513#" 224 11648,328
device msubckt pfet_03v3 13035 4997 13036 4998 l=112 w=224 "VDD" "Q5" 224 0 "a_12387_4513#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12819 4997 12820 4998 l=112 w=224 "VDD" "Q5" 224 0 "VDD" 224 11648,328 "a_12387_4513#" 224 11648,328
device msubckt pfet_03v3 12603 4997 12604 4998 l=112 w=224 "VDD" "a_12387_4513#" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12387 4997 12388 4998 l=112 w=224 "VDD" "a_12387_4513#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 11927 4932 11928 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_11191_4932#" 224 19712,624
device msubckt pfet_03v3 11711 4932 11712 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_4932#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11495 4932 11496 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_3480#" 224 11648,328 "a_11191_4932#" 224 11648,328
device msubckt pfet_03v3 11279 4932 11280 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_11191_4932#" 224 19712,624 "a_11279_3480#" 224 11648,328
device msubckt pfet_03v3 10383 4976 10384 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10167 4976 10168 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 9951 4976 9952 4977 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.LD" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 3485 4448 3486 4449 l=112 w=224 "VDD" "a_2749_3524#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 3053 4448 3054 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_4932#" 224 11648,328 "a_2749_3524#" 224 19712,624
device msubckt pfet_03v3 2837 4448 2838 4449 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_2749_4932#" 224 11648,328
device msubckt pfet_03v3 9491 4997 9492 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_8411_4513#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 9275 4997 9276 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_8411_4513#" 224 11648,328
device msubckt pfet_03v3 9059 4997 9060 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "a_8411_4513#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8843 4997 8844 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_8411_4513#" 224 11648,328
device msubckt pfet_03v3 8627 4997 8628 4998 l=112 w=224 "VDD" "a_8411_4513#" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8411 4997 8412 4998 l=112 w=224 "VDD" "a_8411_4513#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 7951 4932 7952 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_7215_4932#" 224 19712,624
device msubckt pfet_03v3 7735 4932 7736 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_4932#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7519 4932 7520 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_3480#" 224 11648,328 "a_7215_4932#" 224 11648,328
device msubckt pfet_03v3 7303 4932 7304 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_7215_4932#" 224 19712,624 "a_7303_3480#" 224 11648,328
device msubckt pfet_03v3 5924 4877 5925 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.QB" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 5464 4877 5465 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_4496_4877#" 224 11648,328 "a_4235_3947#" 224 19712,624
device msubckt pfet_03v3 5248 4877 5249 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_4235_3947#" 224 11648,328 "a_4496_4877#" 224 11648,328
device msubckt pfet_03v3 5032 4877 5033 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 224 0 "a_4496_4877#" 224 11648,328 "a_4235_3947#" 224 11648,328
device msubckt pfet_03v3 4816 4877 4817 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_4496_4877#" 224 11648,328
device msubckt pfet_03v3 4600 4877 4601 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "a_4496_4877#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4384 4877 4385 4878 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_4496_4877#" 224 11648,328
device msubckt nfet_03v3 2377 4557 2378 4558 l=112 w=224 "VSS" "a_1209_4557#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 1945 4557 1946 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_1409_4557#" 224 11648,328 "a_1209_4557#" 224 19712,624
device msubckt nfet_03v3 1729 4557 1730 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.QB" 224 0 "VSS" 224 11648,328 "a_1409_4557#" 224 11648,328
device msubckt nfet_03v3 1513 4557 1514 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.QB" 224 0 "a_1409_4557#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1297 4557 1298 4558 l=112 w=224 "VSS" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_1209_4557#" 224 19712,624 "a_1409_4557#" 224 11648,328
device msubckt pfet_03v3 3485 4932 3486 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_3524#" 224 11648,328 "a_2749_4932#" 224 19712,624
device msubckt pfet_03v3 3269 4932 3270 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_4932#" 224 11648,328 "a_2749_3524#" 224 11648,328
device msubckt pfet_03v3 3053 4932 3054 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_2749_4932#" 224 11648,328
device msubckt pfet_03v3 2837 4932 2838 4933 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "a_2749_4932#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 837 4616 838 4617 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 621 4616 622 4617 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 405 4616 406 4617 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 2377 4997 2378 4998 l=112 w=224 "VDD" "a_1209_4557#" 224 0 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2161 4997 2162 4998 l=112 w=224 "VDD" "a_1209_4557#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 1945 4997 1946 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.QB" 224 0 "a_1209_4557#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1729 4997 1730 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.QB" 224 0 "VDD" 224 11648,328 "a_1209_4557#" 224 11648,328
device msubckt pfet_03v3 1513 4997 1514 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_1209_4557#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1297 4997 1298 4998 l=112 w=224 "VDD" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_1209_4557#" 224 11648,328
device msubckt pfet_03v3 837 4976 838 4977 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 621 4976 622 4977 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 405 4976 406 4977 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 32866 5870 32867 5871 l=112 w=224 "VDD" "7b_counter_0.NAND_magic_0.A" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 32650 5870 32651 5871 l=112 w=224 "VDD" "7b_counter_0.NAND_magic_0.A" 224 0 "VDD" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 32434 5870 32435 5871 l=112 w=224 "VDD" "7b_counter_0.NAND_magic_0.A" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32218 5870 32219 5871 l=112 w=224 "VDD" "7b_counter_0.NAND_magic_0.A" 224 0 "VDD" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 31758 5878 31759 5879 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 31542 5878 31543 5879 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 31326 5878 31327 5879 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 31110 5878 31111 5879 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 30650 5878 30651 5879 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 30434 5878 30435 5879 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 30218 5878 30219 5879 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 29609 5870 29610 5871 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 29393 5870 29394 5871 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 29177 5870 29178 5871 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28961 5870 28962 5871 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 28544 5878 28545 5879 l=112 w=224 "VDD" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 28328 5878 28329 5879 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 28112 5878 28113 5879 l=112 w=224 "VDD" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27896 5878 27897 5879 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 27436 5878 27437 5879 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 27220 5878 27221 5879 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 27004 5878 27005 5879 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 32650 6327 32651 6328 l=112 w=224 "VSS" "7b_counter_0.NAND_magic_0.A" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 32434 6327 32435 6328 l=112 w=224 "VSS" "7b_counter_0.NAND_magic_0.A" 224 0 "VSS" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 31542 6335 31543 6336 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 31326 6335 31327 6336 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 24529 5904 24530 5905 l=112 w=224 "VDD" "Q5" 224 0 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "a_23793_5904#" 224 19712,624
device msubckt pfet_03v3 24313 5904 24314 5905 l=112 w=224 "VDD" "Q5" 224 0 "a_23793_5904#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24097 5904 24098 5905 l=112 w=224 "VDD" "Q4" 224 0 "VDD" 224 11648,328 "a_23793_5904#" 224 11648,328
device msubckt pfet_03v3 23881 5904 23882 5905 l=112 w=224 "VDD" "Q4" 224 0 "a_23793_5904#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 23311 5885 23312 5886 l=112 w=224 "VDD" "Q3" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 23095 5885 23096 5886 l=112 w=224 "VDD" "Q2" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 22879 5885 22880 5886 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt nfet_03v3 30650 6337 30651 6338 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 30434 6337 30435 6338 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 30218 6337 30219 6338 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 29393 6327 29394 6328 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 29177 6327 29178 6328 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 28328 6335 28329 6336 l=112 w=224 "VSS" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 28112 6335 28113 6336 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 27436 6337 27437 6338 l=112 w=224 "VSS" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 27220 6337 27221 6338 l=112 w=224 "VSS" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 27004 6337 27005 6338 l=112 w=224 "VSS" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 22240 5904 22241 5905 l=112 w=224 "VDD" "Q7" 224 0 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "a_21504_5904#" 224 19712,624
device msubckt pfet_03v3 22024 5904 22025 5905 l=112 w=224 "VDD" "Q7" 224 0 "a_21504_5904#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 21808 5904 21809 5905 l=112 w=224 "VDD" "Q6" 224 0 "VDD" 224 11648,328 "a_21504_5904#" 224 11648,328
device msubckt pfet_03v3 21592 5904 21593 5905 l=112 w=224 "VDD" "Q6" 224 0 "a_21504_5904#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 24529 6388 24530 6389 l=112 w=224 "VDD" "Q5" 224 0 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "a_23793_5904#" 224 19712,624
device msubckt pfet_03v3 24313 6388 24314 6389 l=112 w=224 "VDD" "Q5" 224 0 "a_23793_5904#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24097 6388 24098 6389 l=112 w=224 "VDD" "Q4" 224 0 "VDD" 224 11648,328 "a_23793_5904#" 224 11648,328
device msubckt pfet_03v3 23881 6388 23882 6389 l=112 w=224 "VDD" "Q4" 224 0 "a_23793_5904#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 23311 6299 23312 6300 l=112 w=224 "VDD" "Q3" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 23095 6299 23096 6300 l=112 w=224 "VDD" "Q2" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 22879 6299 22880 6300 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt pfet_03v3 20580 5956 20581 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.QB" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 20120 5956 20121 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_19152_5956#" 224 11648,328 "a_18891_6886#" 224 19712,624
device msubckt pfet_03v3 19904 5956 19905 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_18891_6886#" 224 11648,328 "a_19152_5956#" 224 11648,328
device msubckt pfet_03v3 19688 5956 19689 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_19152_5956#" 224 11648,328 "a_18891_6886#" 224 11648,328
device msubckt pfet_03v3 19472 5956 19473 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_19152_5956#" 224 11648,328
device msubckt pfet_03v3 19256 5956 19257 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "a_19152_5956#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19040 5956 19041 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_19152_5956#" 224 11648,328
device msubckt pfet_03v3 18141 5901 18142 5902 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_7309#" 224 11648,328 "a_17405_5901#" 224 19712,624
device msubckt pfet_03v3 17925 5901 17926 5902 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_5901#" 224 11648,328 "a_17405_7309#" 224 11648,328
device msubckt pfet_03v3 17709 5901 17710 5902 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_17405_5901#" 224 11648,328
device msubckt pfet_03v3 17493 5901 17494 5902 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "a_17405_5901#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 17033 5836 17034 5837 l=112 w=224 "VDD" "a_15865_6276#" 224 0 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16817 5836 16818 5837 l=112 w=224 "VDD" "a_15865_6276#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 16601 5836 16602 5837 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.QB" 224 0 "a_15865_6276#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16385 5836 16386 5837 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.QB" 224 0 "VDD" 224 11648,328 "a_15865_6276#" 224 11648,328
device msubckt pfet_03v3 16169 5836 16170 5837 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_15865_6276#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15953 5836 15954 5837 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_15865_6276#" 224 11648,328
device msubckt pfet_03v3 22240 6388 22241 6389 l=112 w=224 "VDD" "Q7" 224 0 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "a_21504_5904#" 224 19712,624
device msubckt pfet_03v3 22024 6388 22025 6389 l=112 w=224 "VDD" "Q7" 224 0 "a_21504_5904#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 21808 6388 21809 6389 l=112 w=224 "VDD" "Q6" 224 0 "VDD" 224 11648,328 "a_21504_5904#" 224 11648,328
device msubckt pfet_03v3 21592 6388 21593 6389 l=112 w=224 "VDD" "Q6" 224 0 "a_21504_5904#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 15493 5857 15494 5858 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 15277 5857 15278 5858 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15061 5857 15062 5858 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14359 5857 14360 5858 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14143 5857 14144 5858 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13927 5857 13928 5858 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 13467 5836 13468 5837 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_12387_5792#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13251 5836 13252 5837 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_12387_5792#" 224 11648,328
device msubckt pfet_03v3 13035 5836 13036 5837 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.QB" 224 0 "a_12387_5792#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12819 5836 12820 5837 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.QB" 224 0 "VDD" 224 11648,328 "a_12387_5792#" 224 11648,328
device msubckt pfet_03v3 12603 5836 12604 5837 l=112 w=224 "VDD" "a_12387_5792#" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12387 5836 12388 5837 l=112 w=224 "VDD" "a_12387_5792#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 32599 7107 32600 7108 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_counter_0.NAND_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 32383 7107 32384 7108 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS" 224 19712,624 "7b_counter_0.NAND_magic_0.A" 224 11648,328
device msubckt nfet_03v3 31707 7097 31708 7098 l=112 w=224 "VSS" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 31491 7097 31492 7098 l=112 w=224 "VSS" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 31275 7097 31276 7098 l=112 w=224 "VSS" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 30599 7099 30600 7100 l=112 w=224 "VSS" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 30383 7099 30384 7100 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 29336 7100 29337 7101 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 29120 7100 29121 7101 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 28493 7098 28494 7099 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 28277 7098 28278 7099 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 28061 7098 28062 7099 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 24313 6843 24314 6844 l=112 w=224 "VSS" "Q5" 224 0 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 24097 6843 24098 6844 l=112 w=224 "VSS" "Q4" 224 0 "VSS" 224 19712,624 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 23311 6783 23312 6784 l=112 w=224 "VDD" "Q3" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 23095 6783 23096 6784 l=112 w=224 "VDD" "Q2" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 22879 6783 22880 6784 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt pfet_03v3 20580 6440 20581 6441 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.QB" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 20364 6440 20365 6441 l=112 w=224 "VDD" "a_19152_6440#" 224 0 "7b_counter_0.MDFF_6.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20148 6440 20149 6441 l=112 w=224 "VDD" "a_19152_6440#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.QB" 224 11648,328
device msubckt pfet_03v3 19688 6440 19689 6441 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_19152_5956#" 224 11648,328 "a_18891_6886#" 224 19712,624
device msubckt pfet_03v3 19472 6440 19473 6441 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_19152_5956#" 224 11648,328
device msubckt pfet_03v3 19256 6440 19257 6441 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_19152_6440#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19040 6440 19041 6441 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_19152_6440#" 224 11648,328
device msubckt pfet_03v3 18141 6385 18142 6386 l=112 w=224 "VDD" "a_17405_7309#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 17709 6385 17710 6386 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_5901#" 224 11648,328 "a_17405_7309#" 224 19712,624
device msubckt pfet_03v3 17493 6385 17494 6386 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_17405_5901#" 224 11648,328
device msubckt nfet_03v3 17033 6276 17034 6277 l=112 w=224 "VSS" "a_15865_6276#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 16601 6276 16602 6277 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_16065_6276#" 224 11648,328 "a_15865_6276#" 224 19712,624
device msubckt nfet_03v3 16385 6276 16386 6277 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.QB" 224 0 "VSS" 224 11648,328 "a_16065_6276#" 224 11648,328
device msubckt nfet_03v3 16169 6276 16170 6277 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.QB" 224 0 "a_16065_6276#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15953 6276 15954 6277 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_15865_6276#" 224 19712,624 "a_16065_6276#" 224 11648,328
device msubckt pfet_03v3 15493 6217 15494 6218 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 15277 6217 15278 6218 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15061 6217 15062 6218 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14359 6217 14360 6218 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14143 6217 14144 6218 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13927 6217 13928 6218 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 11927 5901 11928 5902 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_11191_5901#" 224 19712,624
device msubckt pfet_03v3 11711 5901 11712 5902 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_5901#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11495 5901 11496 5902 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_6341#" 224 11648,328 "a_11191_5901#" 224 11648,328
device msubckt pfet_03v3 11279 5901 11280 5902 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_11191_5901#" 224 19712,624 "a_11279_6341#" 224 11648,328
device msubckt nfet_03v3 27385 7100 27386 7101 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 27169 7100 27170 7101 l=112 w=224 "VSS" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VSS" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 26301 7100 26302 7101 l=112 w=224 "VSS" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 26085 7100 26086 7101 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 22024 6843 22025 6844 l=112 w=224 "VSS" "Q7" 224 0 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 21808 6843 21809 6844 l=112 w=224 "VSS" "Q6" 224 0 "VSS" 224 19712,624 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt nfet_03v3 13467 6276 13468 6277 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_12931_6276#" 224 11648,328 "a_12387_5792#" 224 19712,624
device msubckt nfet_03v3 13251 6276 13252 6277 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.QB" 224 0 "VSS" 224 11648,328 "a_12931_6276#" 224 11648,328
device msubckt nfet_03v3 13035 6276 13036 6277 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.QB" 224 0 "a_12931_6276#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12819 6276 12820 6277 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_12387_5792#" 224 19712,624 "a_12931_6276#" 224 11648,328
device msubckt nfet_03v3 12387 6276 12388 6277 l=112 w=224 "VSS" "a_12387_5792#" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 10380 5956 10381 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_9412_5956#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10164 5956 10165 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_9412_5956#" 224 11648,328
device msubckt pfet_03v3 9948 5956 9949 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_9412_5956#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 9732 5956 9733 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_9212_5956#" 224 11648,328 "a_9412_5956#" 224 11648,328
device msubckt pfet_03v3 9516 5956 9517 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_9412_5956#" 224 11648,328 "a_9212_5956#" 224 11648,328
device msubckt pfet_03v3 9300 5956 9301 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_9212_5956#" 224 19712,624 "a_9412_5956#" 224 11648,328
device msubckt pfet_03v3 8840 5956 8841 5957 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.QB" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 7461 5900 7462 5901 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_7308#" 224 11648,328 "a_6725_5900#" 224 19712,624
device msubckt pfet_03v3 7245 5900 7246 5901 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_5900#" 224 11648,328 "a_6725_7308#" 224 11648,328
device msubckt pfet_03v3 7029 5900 7030 5901 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_6725_5900#" 224 11648,328
device msubckt pfet_03v3 6813 5900 6814 5901 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "a_6725_5900#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 6353 5835 6354 5836 l=112 w=224 "VDD" "a_5185_6275#" 224 0 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6137 5835 6138 5836 l=112 w=224 "VDD" "a_5185_6275#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 5921 5835 5922 5836 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "a_5185_6275#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5705 5835 5706 5836 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_5185_6275#" 224 11648,328
device msubckt pfet_03v3 5489 5835 5490 5836 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_5185_6275#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5273 5835 5274 5836 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_5185_6275#" 224 11648,328
device msubckt pfet_03v3 11927 6385 11928 6386 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_5901#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11711 6385 11712 6386 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_6341#" 224 19712,624 "a_11191_5901#" 224 11648,328
device msubckt pfet_03v3 11279 6385 11280 6386 l=112 w=224 "VDD" "a_11279_6341#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 4813 5856 4814 5857 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4597 5856 4598 5857 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4381 5856 4382 5857 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3485 5900 3486 5901 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_7308#" 224 11648,328 "a_2749_5900#" 224 19712,624
device msubckt pfet_03v3 3269 5900 3270 5901 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_5900#" 224 11648,328 "a_2749_7308#" 224 11648,328
device msubckt pfet_03v3 3053 5900 3054 5901 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_2749_5900#" 224 11648,328
device msubckt pfet_03v3 2837 5900 2838 5901 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "a_2749_5900#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 2377 5835 2378 5836 l=112 w=224 "VDD" "a_1209_6275#" 224 0 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2161 5835 2162 5836 l=112 w=224 "VDD" "a_1209_6275#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 1945 5835 1946 5836 l=112 w=224 "VDD" "Q6" 224 0 "a_1209_6275#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1729 5835 1730 5836 l=112 w=224 "VDD" "Q6" 224 0 "VDD" 224 11648,328 "a_1209_6275#" 224 11648,328
device msubckt pfet_03v3 1513 5835 1514 5836 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_1209_6275#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1297 5835 1298 5836 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_1209_6275#" 224 11648,328
device msubckt nfet_03v3 20923 6886 20924 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.QB" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 20707 6886 20708 6887 l=112 w=224 "VSS" "a_19152_6440#" 224 0 "a_20171_6886#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 20491 6886 20492 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "7b_counter_0.MDFF_6.QB" 224 11648,328 "a_20171_6886#" 224 11648,328
device msubckt nfet_03v3 20275 6886 20276 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_20171_6886#" 224 11648,328 "7b_counter_0.MDFF_6.QB" 224 11648,328
device msubckt nfet_03v3 20059 6886 20060 6887 l=112 w=224 "VSS" "a_19152_6440#" 224 0 "VSS" 224 11648,328 "a_20171_6886#" 224 11648,328
device msubckt nfet_03v3 19843 6886 19844 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_19307_6886#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19627 6886 19628 6887 l=112 w=224 "VSS" "a_18891_6886#" 224 0 "a_19152_6440#" 224 11648,328 "a_19307_6886#" 224 11648,328
device msubckt nfet_03v3 19411 6886 19412 6887 l=112 w=224 "VSS" "a_18891_6886#" 224 0 "a_19307_6886#" 224 11648,328 "a_19152_6440#" 224 11648,328
device msubckt nfet_03v3 19195 6886 19196 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_19307_6886#" 224 11648,328
device msubckt nfet_03v3 18979 6886 18980 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "a_18891_6886#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 18141 6869 18142 6870 l=112 w=224 "VDD" "a_17405_7309#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 17709 6869 17710 6870 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_5901#" 224 11648,328 "a_17405_7309#" 224 19712,624
device msubckt pfet_03v3 17493 6869 17494 6870 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_17405_5901#" 224 11648,328
device msubckt nfet_03v3 15493 6657 15494 6658 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 15277 6657 15278 6658 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15061 6657 15062 6658 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 14359 6657 14360 6658 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 14143 6657 14144 6658 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 13927 6657 13928 6658 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 10380 6440 10381 6441 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_8713_6842#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10164 6440 10165 6441 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "VDD" 224 11648,328 "a_8713_6842#" 224 11648,328
device msubckt pfet_03v3 9948 6440 9949 6441 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_9412_5956#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 9732 6440 9733 6441 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_9212_5956#" 224 19712,624 "a_9412_5956#" 224 11648,328
device msubckt pfet_03v3 9272 6440 9273 6441 l=112 w=224 "VDD" "a_8713_6842#" 224 0 "7b_counter_0.MDFF_5.QB" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 9056 6440 9057 6441 l=112 w=224 "VDD" "a_8713_6842#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_5.QB" 224 11648,328
device msubckt pfet_03v3 8840 6440 8841 6441 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.QB" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 7461 6384 7462 6385 l=112 w=224 "VDD" "a_6725_7308#" 224 0 "VDD" 224 19712,624 "Q7" 224 19712,624
device msubckt pfet_03v3 7029 6384 7030 6385 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_5900#" 224 11648,328 "a_6725_7308#" 224 19712,624
device msubckt pfet_03v3 6813 6384 6814 6385 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_6725_5900#" 224 11648,328
device msubckt nfet_03v3 6353 6275 6354 6276 l=112 w=224 "VSS" "a_5185_6275#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 5921 6275 5922 6276 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_5385_6275#" 224 11648,328 "a_5185_6275#" 224 19712,624
device msubckt nfet_03v3 5705 6275 5706 6276 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_5385_6275#" 224 11648,328
device msubckt nfet_03v3 5489 6275 5490 6276 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "a_5385_6275#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5273 6275 5274 6276 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_5185_6275#" 224 19712,624 "a_5385_6275#" 224 11648,328
device msubckt pfet_03v3 4813 6216 4814 6217 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4597 6216 4598 6217 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4381 6216 4382 6217 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 837 5856 838 5857 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 621 5856 622 5857 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 405 5856 406 5857 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 32815 7564 32816 7565 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_counter_0.NAND_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 32599 7564 32600 7565 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 11648,328 "7b_counter_0.NAND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 32383 7564 32384 7565 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_counter_0.NAND_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32167 7564 32168 7565 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD" 224 19712,624 "7b_counter_0.NAND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 31707 7556 31708 7557 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 31491 7556 31492 7557 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 31275 7556 31276 7557 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 30815 7556 30816 7557 l=112 w=224 "VDD" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 30599 7556 30600 7557 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 30383 7556 30384 7557 l=112 w=224 "VDD" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30167 7556 30168 7557 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 23311 7267 23312 7268 l=112 w=224 "VDD" "Q3" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 23095 7267 23096 7268 l=112 w=224 "VDD" "Q2" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 22879 7267 22880 7268 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt pfet_03v3 17033 7030 17034 7031 l=112 w=224 "VDD" "a_15865_7470#" 224 0 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16817 7030 16818 7031 l=112 w=224 "VDD" "a_15865_7470#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 16601 7030 16602 7031 l=112 w=224 "VDD" "D2_1" 224 0 "a_15865_7470#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16385 7030 16386 7031 l=112 w=224 "VDD" "D2_1" 224 0 "VDD" 224 11648,328 "a_15865_7470#" 224 11648,328
device msubckt pfet_03v3 16169 7030 16170 7031 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "a_15865_7470#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15953 7030 15954 7031 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "a_15865_7470#" 224 11648,328
device msubckt pfet_03v3 13467 7030 13468 7031 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "a_12387_6986#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13251 7030 13252 7031 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "a_12387_6986#" 224 11648,328
device msubckt pfet_03v3 13035 7030 13036 7031 l=112 w=224 "VDD" "D2_2" 224 0 "a_12387_6986#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12819 7030 12820 7031 l=112 w=224 "VDD" "D2_2" 224 0 "VDD" 224 11648,328 "a_12387_6986#" 224 11648,328
device msubckt pfet_03v3 12603 7030 12604 7031 l=112 w=224 "VDD" "a_12387_6986#" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12387 7030 12388 7031 l=112 w=224 "VDD" "a_12387_6986#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 11927 6869 11928 6870 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_5901#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11711 6869 11712 6870 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_6341#" 224 19712,624 "a_11191_5901#" 224 11648,328
device msubckt pfet_03v3 11279 6869 11280 6870 l=112 w=224 "VDD" "a_11279_6341#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 3485 6384 3486 6385 l=112 w=224 "VDD" "a_2749_7308#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 3053 6384 3054 6385 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_5900#" 224 11648,328 "a_2749_7308#" 224 19712,624
device msubckt pfet_03v3 2837 6384 2838 6385 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_2749_5900#" 224 11648,328
device msubckt nfet_03v3 2377 6275 2378 6276 l=112 w=224 "VSS" "a_1209_6275#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 1945 6275 1946 6276 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_1409_6275#" 224 11648,328 "a_1209_6275#" 224 19712,624
device msubckt nfet_03v3 1729 6275 1730 6276 l=112 w=224 "VSS" "Q6" 224 0 "VSS" 224 11648,328 "a_1409_6275#" 224 11648,328
device msubckt nfet_03v3 1513 6275 1514 6276 l=112 w=224 "VSS" "Q6" 224 0 "a_1409_6275#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1297 6275 1298 6276 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_1209_6275#" 224 19712,624 "a_1409_6275#" 224 11648,328
device msubckt pfet_03v3 837 6216 838 6217 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 621 6216 622 6217 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 405 6216 406 6217 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 29552 7557 29553 7558 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 29336 7557 29337 7558 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 29120 7557 29121 7558 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28904 7557 28905 7558 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 28493 7557 28494 7558 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 28277 7557 28278 7558 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 28061 7557 28062 7558 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 27601 7557 27602 7558 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 27385 7557 27386 7558 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 27169 7557 27170 7558 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 26953 7557 26954 7558 l=112 w=224 "VDD" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 0 "VDD" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26517 7557 26518 7558 l=112 w=224 "VDD" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 26301 7557 26302 7558 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt pfet_03v3 26085 7557 26086 7558 l=112 w=224 "VDD" "CLK" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25869 7557 25870 7558 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK" 224 11648,328
device msubckt nfet_03v3 18141 7309 18142 7310 l=112 w=224 "VSS" "a_17405_7309#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 17709 7309 17710 7310 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_17405_7309#" 224 19712,624
device msubckt nfet_03v3 17493 7309 17494 7310 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "a_17405_7309#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 10441 6886 10442 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "VSS" 224 11648,328 "a_9212_5956#" 224 19712,624
device msubckt nfet_03v3 10225 6886 10226 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_9689_6886#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 10009 6886 10010 6887 l=112 w=224 "VSS" "a_9212_5956#" 224 0 "a_8713_6842#" 224 11648,328 "a_9689_6886#" 224 11648,328
device msubckt nfet_03v3 9793 6886 9794 6887 l=112 w=224 "VSS" "a_9212_5956#" 224 0 "a_9689_6886#" 224 11648,328 "a_8713_6842#" 224 11648,328
device msubckt nfet_03v3 9577 6886 9578 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_9689_6886#" 224 11648,328
device msubckt nfet_03v3 9361 6886 9362 6887 l=112 w=224 "VSS" "a_8713_6842#" 224 0 "a_8825_6886#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 9145 6886 9146 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "7b_counter_0.MDFF_5.QB" 224 11648,328 "a_8825_6886#" 224 11648,328
device msubckt nfet_03v3 8929 6886 8930 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 0 "a_8825_6886#" 224 11648,328 "7b_counter_0.MDFF_5.QB" 224 11648,328
device msubckt nfet_03v3 8713 6886 8714 6887 l=112 w=224 "VSS" "a_8713_6842#" 224 0 "VSS" 224 11648,328 "a_8825_6886#" 224 11648,328
device msubckt nfet_03v3 8497 6886 8498 6887 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.QB" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 7461 6868 7462 6869 l=112 w=224 "VDD" "a_6725_7308#" 224 0 "VDD" 224 19712,624 "Q7" 224 19712,624
device msubckt pfet_03v3 7029 6868 7030 6869 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_5900#" 224 11648,328 "a_6725_7308#" 224 19712,624
device msubckt pfet_03v3 6813 6868 6814 6869 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_6725_5900#" 224 11648,328
device msubckt nfet_03v3 4813 6656 4814 6657 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 4597 6656 4598 6657 l=112 w=224 "VSS" "LD" 224 0 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 4381 6656 4382 6657 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 17033 7470 17034 7471 l=112 w=224 "VSS" "a_15865_7470#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 16601 7470 16602 7471 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_16065_7470#" 224 11648,328 "a_15865_7470#" 224 19712,624
device msubckt nfet_03v3 16385 7470 16386 7471 l=112 w=224 "VSS" "D2_1" 224 0 "VSS" 224 11648,328 "a_16065_7470#" 224 11648,328
device msubckt nfet_03v3 16169 7470 16170 7471 l=112 w=224 "VSS" "D2_1" 224 0 "a_16065_7470#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15953 7470 15954 7471 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_15865_7470#" 224 19712,624 "a_16065_7470#" 224 11648,328
device msubckt nfet_03v3 13467 7470 13468 7471 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_12931_7470#" 224 11648,328 "a_12387_6986#" 224 19712,624
device msubckt nfet_03v3 13251 7470 13252 7471 l=112 w=224 "VSS" "D2_2" 224 0 "VSS" 224 11648,328 "a_12931_7470#" 224 11648,328
device msubckt nfet_03v3 13035 7470 13036 7471 l=112 w=224 "VSS" "D2_2" 224 0 "a_12931_7470#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12819 7470 12820 7471 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_12387_6986#" 224 19712,624 "a_12931_7470#" 224 11648,328
device msubckt nfet_03v3 12387 7470 12388 7471 l=112 w=224 "VSS" "a_12387_6986#" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 11927 7309 11928 7310 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_11279_6341#" 224 19712,624
device msubckt nfet_03v3 11711 7309 11712 7310 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_6341#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 11279 7309 11280 7310 l=112 w=224 "VSS" "a_11279_6341#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 6353 7029 6354 7030 l=112 w=224 "VDD" "a_5185_7469#" 224 0 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 6137 7029 6138 7030 l=112 w=224 "VDD" "a_5185_7469#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 5921 7029 5922 7030 l=112 w=224 "VDD" "D2_7" 224 0 "a_5185_7469#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5705 7029 5706 7030 l=112 w=224 "VDD" "D2_7" 224 0 "VDD" 224 11648,328 "a_5185_7469#" 224 11648,328
device msubckt pfet_03v3 5489 7029 5490 7030 l=112 w=224 "VDD" "LD" 224 0 "a_5185_7469#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5273 7029 5274 7030 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "a_5185_7469#" 224 11648,328
device msubckt pfet_03v3 3485 6868 3486 6869 l=112 w=224 "VDD" "a_2749_7308#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 3053 6868 3054 6869 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_5900#" 224 11648,328 "a_2749_7308#" 224 19712,624
device msubckt pfet_03v3 2837 6868 2838 6869 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_2749_5900#" 224 11648,328
device msubckt nfet_03v3 837 6656 838 6657 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 621 6656 622 6657 l=112 w=224 "VSS" "LD" 224 0 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 405 6656 406 6657 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 7461 7308 7462 7309 l=112 w=224 "VSS" "a_6725_7308#" 224 0 "VSS" 224 19712,624 "Q7" 224 19712,624
device msubckt nfet_03v3 7029 7308 7030 7309 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_6725_7308#" 224 19712,624
device msubckt nfet_03v3 6813 7308 6814 7309 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "a_6725_7308#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 2377 7029 2378 7030 l=112 w=224 "VDD" "a_1209_7469#" 224 0 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2161 7029 2162 7030 l=112 w=224 "VDD" "a_1209_7469#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 1945 7029 1946 7030 l=112 w=224 "VDD" "CLK" 224 0 "a_1209_7469#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1729 7029 1730 7030 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "a_1209_7469#" 224 11648,328
device msubckt pfet_03v3 1513 7029 1514 7030 l=112 w=224 "VDD" "LD" 224 0 "a_1209_7469#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1297 7029 1298 7030 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "a_1209_7469#" 224 11648,328
device msubckt nfet_03v3 25066 7877 25067 7878 l=112 w=224 "VSS" "7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_24401_7877#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 24721 7877 24722 7878 l=112 w=224 "VSS" "7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_24185_7877#" 224 11648,328 "a_23985_7877#" 224 19712,624
device msubckt nfet_03v3 24505 7877 24506 7878 l=112 w=224 "VSS" "7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_24401_7877#" 224 11648,328 "a_24185_7877#" 224 11648,328
device msubckt nfet_03v3 24289 7877 24290 7878 l=112 w=224 "VSS" "7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_24185_7877#" 224 11648,328 "a_24401_7877#" 224 11648,328
device msubckt nfet_03v3 24073 7877 24074 7878 l=112 w=224 "VSS" "7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_23985_7877#" 224 19712,624 "a_24185_7877#" 224 11648,328
device msubckt pfet_03v3 23311 7751 23312 7752 l=112 w=224 "VDD" "Q3" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 23095 7751 23096 7752 l=112 w=224 "VDD" "Q2" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 22879 7751 22880 7752 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt nfet_03v3 6353 7469 6354 7470 l=112 w=224 "VSS" "a_5185_7469#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 5921 7469 5922 7470 l=112 w=224 "VSS" "LD" 224 0 "a_5385_7469#" 224 11648,328 "a_5185_7469#" 224 19712,624
device msubckt nfet_03v3 5705 7469 5706 7470 l=112 w=224 "VSS" "D2_7" 224 0 "VSS" 224 11648,328 "a_5385_7469#" 224 11648,328
device msubckt nfet_03v3 5489 7469 5490 7470 l=112 w=224 "VSS" "D2_7" 224 0 "a_5385_7469#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5273 7469 5274 7470 l=112 w=224 "VSS" "LD" 224 0 "a_5185_7469#" 224 19712,624 "a_5385_7469#" 224 11648,328
device msubckt nfet_03v3 3485 7308 3486 7309 l=112 w=224 "VSS" "a_2749_7308#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 3053 7308 3054 7309 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_2749_7308#" 224 19712,624
device msubckt nfet_03v3 2837 7308 2838 7309 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "a_2749_7308#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 2377 7469 2378 7470 l=112 w=224 "VSS" "a_1209_7469#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 1945 7469 1946 7470 l=112 w=224 "VSS" "LD" 224 0 "a_1409_7469#" 224 11648,328 "a_1209_7469#" 224 19712,624
device msubckt nfet_03v3 1729 7469 1730 7470 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 11648,328 "a_1409_7469#" 224 11648,328
device msubckt nfet_03v3 1513 7469 1514 7470 l=112 w=224 "VSS" "CLK" 224 0 "a_1409_7469#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1297 7469 1298 7470 l=112 w=224 "VSS" "LD" 224 0 "a_1209_7469#" 224 19712,624 "a_1409_7469#" 224 11648,328
device msubckt nfet_03v3 25066 8237 25067 8238 l=112 w=224 "VSS" "7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_24401_7877#" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 24721 8237 24722 8238 l=112 w=224 "VSS" "a_23985_7877#" 224 0 "VSS" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 24505 8237 24506 8238 l=112 w=224 "VSS" "7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_24401_7877#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 24289 8237 24290 8238 l=112 w=224 "VSS" "7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_24185_7877#" 224 11648,328 "a_24401_7877#" 224 11648,328
device msubckt nfet_03v3 24073 8237 24074 8238 l=112 w=224 "VSS" "7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_23985_7877#" 224 19712,624 "a_24185_7877#" 224 11648,328
device msubckt pfet_03v3 23311 8235 23312 8236 l=112 w=224 "VDD" "Q3" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 23095 8235 23096 8236 l=112 w=224 "VDD" "Q2" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 22879 8235 22880 8236 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt nfet_03v3 32652 8496 32653 8497 l=112 w=224 "VSS" "a_31440_8496#" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_4.LD" 224 19712,624
device msubckt nfet_03v3 32436 8496 32437 8497 l=112 w=224 "VSS" "a_31440_8496#" 224 0 "7b_counter_0.MDFF_4.LD" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 32220 8496 32221 8497 l=112 w=224 "VSS" "a_31440_8496#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt nfet_03v3 31760 8496 31761 8497 l=112 w=224 "VSS" "DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_31440_8496#" 224 19712,624
device msubckt nfet_03v3 31544 8496 31545 8497 l=112 w=224 "VSS" "DFF_magic_0.D" 224 0 "a_31440_8496#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 31328 8496 31329 8497 l=112 w=224 "VSS" "DFF_magic_0.D" 224 0 "VSS" 224 19712,624 "a_31440_8496#" 224 11648,328
device msubckt nfet_03v3 30724 8496 30725 8497 l=112 w=224 "VSS" "a_29512_8496#" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_5.LD" 224 19712,624
device msubckt nfet_03v3 30508 8496 30509 8497 l=112 w=224 "VSS" "a_29512_8496#" 224 0 "7b_counter_0.MDFF_5.LD" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 30292 8496 30293 8497 l=112 w=224 "VSS" "a_29512_8496#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_5.LD" 224 11648,328
device msubckt nfet_03v3 29832 8496 29833 8497 l=112 w=224 "VSS" "DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_29512_8496#" 224 19712,624
device msubckt nfet_03v3 29616 8496 29617 8497 l=112 w=224 "VSS" "DFF_magic_0.D" 224 0 "a_29512_8496#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 29400 8496 29401 8497 l=112 w=224 "VSS" "DFF_magic_0.D" 224 0 "VSS" 224 19712,624 "a_29512_8496#" 224 11648,328
device msubckt nfet_03v3 28779 8496 28780 8497 l=112 w=224 "VSS" "a_27567_8496#" 224 0 "VSS" 224 11648,328 "LD" 224 19712,624
device msubckt nfet_03v3 28563 8496 28564 8497 l=112 w=224 "VSS" "a_27567_8496#" 224 0 "LD" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 28347 8496 28348 8497 l=112 w=224 "VSS" "a_27567_8496#" 224 0 "VSS" 224 19712,624 "LD" 224 11648,328
device msubckt nfet_03v3 27887 8496 27888 8497 l=112 w=224 "VSS" "DFF_magic_0.D" 224 0 "VSS" 224 11648,328 "a_27567_8496#" 224 19712,624
device msubckt nfet_03v3 27671 8496 27672 8497 l=112 w=224 "VSS" "DFF_magic_0.D" 224 0 "a_27567_8496#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 27455 8496 27456 8497 l=112 w=224 "VSS" "DFF_magic_0.D" 224 0 "VSS" 224 19712,624 "a_27567_8496#" 224 11648,328
device msubckt nfet_03v3 26338 8663 26339 8664 l=112 w=224 "VSS" "7b_counter_0.NAND_magic_0.A" 224 0 "DFF_magic_0.D" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 26122 8663 26123 8664 l=112 w=224 "VSS" "7b_counter_0.NAND_magic_0.A" 224 0 "VSS" 224 19712,624 "DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 25065 8680 25066 8681 l=112 w=224 "VDD" "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_counter_0.3_inp_AND_magic_0.VOUT" 0 0 "7b_counter_0.3_inp_AND_magic_0.VOUT" 448 19712,624
device msubckt pfet_03v3 24721 8680 24722 8681 l=112 w=224 "VDD" "a_23985_7877#" 224 0 "VDD" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 24505 8680 24506 8681 l=112 w=224 "VDD" "7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_23985_7877#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24289 8680 24290 8681 l=112 w=224 "VDD" "7b_counter_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_23985_7877#" 224 11648,328
device msubckt pfet_03v3 24073 8680 24074 8681 l=112 w=224 "VDD" "7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_23985_7877#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 23311 8677 23312 8678 l=112 w=224 "VSS" "Q3" 224 0 "VSS" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 23095 8677 23096 8678 l=112 w=224 "VSS" "Q2" 224 0 "7b_counter_0.3_inp_AND_magic_0.C" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 22879 8677 22880 8678 l=112 w=224 "VSS" "Q1" 224 0 "VSS" 224 19712,624 "7b_counter_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt pfet_03v3 32652 8943 32653 8944 l=112 w=224 "VDD" "a_31440_8496#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_4.LD" 224 19712,624
device msubckt pfet_03v3 32436 8943 32437 8944 l=112 w=224 "VDD" "a_31440_8496#" 224 0 "7b_counter_0.MDFF_4.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32220 8943 32221 8944 l=112 w=224 "VDD" "a_31440_8496#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt pfet_03v3 31760 8943 31761 8944 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_31440_8496#" 224 19712,624
device msubckt pfet_03v3 31544 8943 31545 8944 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "a_31440_8496#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 31328 8943 31329 8944 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_31440_8496#" 224 11648,328
device msubckt pfet_03v3 30724 8943 30725 8944 l=112 w=224 "VDD" "a_29512_8496#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_5.LD" 224 19712,624
device msubckt pfet_03v3 30508 8943 30509 8944 l=112 w=224 "VDD" "a_29512_8496#" 224 0 "7b_counter_0.MDFF_5.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30292 8943 30293 8944 l=112 w=224 "VDD" "a_29512_8496#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_5.LD" 224 11648,328
device msubckt pfet_03v3 29832 8943 29833 8944 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_29512_8496#" 224 19712,624
device msubckt pfet_03v3 29616 8943 29617 8944 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "a_29512_8496#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 29400 8943 29401 8944 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_29512_8496#" 224 11648,328
device msubckt pfet_03v3 28779 8943 28780 8944 l=112 w=224 "VDD" "a_27567_8496#" 224 0 "VDD" 224 11648,328 "LD" 224 19712,624
device msubckt pfet_03v3 28563 8943 28564 8944 l=112 w=224 "VDD" "a_27567_8496#" 224 0 "LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28347 8943 28348 8944 l=112 w=224 "VDD" "a_27567_8496#" 224 0 "VDD" 224 19712,624 "LD" 224 11648,328
device msubckt pfet_03v3 27887 8943 27888 8944 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_27567_8496#" 224 19712,624
device msubckt pfet_03v3 27671 8943 27672 8944 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "a_27567_8496#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27455 8943 27456 8944 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_27567_8496#" 224 11648,328
device msubckt nfet_03v3 22117 8741 22118 8742 l=112 w=224 "VSS" "a_21381_8741#" 224 0 "VSS" 224 19712,624 "Q1" 224 19712,624
device msubckt nfet_03v3 21685 8741 21686 8742 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_21381_8741#" 224 19712,624
device msubckt nfet_03v3 21469 8741 21470 8742 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "a_21381_8741#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 21009 8580 21010 8581 l=112 w=224 "VSS" "a_19841_8580#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 20577 8580 20578 8581 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_20041_8580#" 224 11648,328 "a_19841_8580#" 224 19712,624
device msubckt nfet_03v3 20361 8580 20362 8581 l=112 w=224 "VSS" "D2_1" 224 0 "VSS" 224 11648,328 "a_20041_8580#" 224 11648,328
device msubckt nfet_03v3 20145 8580 20146 8581 l=112 w=224 "VSS" "D2_1" 224 0 "a_20041_8580#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19929 8580 19930 8581 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_19841_8580#" 224 19712,624 "a_20041_8580#" 224 11648,328
device msubckt pfet_03v3 26554 9120 26555 9121 l=112 w=224 "VDD" "7b_counter_0.NAND_magic_0.A" 224 0 "DFF_magic_0.D" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 26338 9120 26339 9121 l=112 w=224 "VDD" "7b_counter_0.NAND_magic_0.A" 224 0 "VDD" 224 11648,328 "DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 26122 9120 26123 9121 l=112 w=224 "VDD" "7b_counter_0.NAND_magic_0.A" 224 0 "DFF_magic_0.D" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 25906 9120 25907 9121 l=112 w=224 "VDD" "7b_counter_0.NAND_magic_0.A" 224 0 "VDD" 224 19712,624 "DFF_magic_0.D" 224 11648,328
device msubckt pfet_03v3 25065 9162 25066 9163 l=112 w=224 "VDD" "VDD" 224 0 "VDD" 0 0 "VDD" 448 19712,624
device msubckt pfet_03v3 24721 9110 24722 9111 l=112 w=224 "VDD" "a_23985_7877#" 224 0 "VDD" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 24505 9110 24506 9111 l=112 w=224 "VDD" "7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_23985_7877#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24289 9110 24290 9111 l=112 w=224 "VDD" "7b_counter_0.3_inp_AND_magic_0.B" 224 0 "VDD" 224 11648,328 "a_23985_7877#" 224 11648,328
device msubckt pfet_03v3 24073 9110 24074 9111 l=112 w=224 "VDD" "7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_23985_7877#" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 18141 8741 18142 8742 l=112 w=224 "VSS" "a_17405_8741#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 17709 8741 17710 8742 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_17405_8741#" 224 19712,624
device msubckt nfet_03v3 17493 8741 17494 8742 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "a_17405_8741#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 17033 8580 17034 8581 l=112 w=224 "VSS" "a_15865_8580#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 16601 8580 16602 8581 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_16065_8580#" 224 11648,328 "a_15865_8580#" 224 19712,624
device msubckt nfet_03v3 16385 8580 16386 8581 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 11648,328 "a_16065_8580#" 224 11648,328
device msubckt nfet_03v3 16169 8580 16170 8581 l=112 w=224 "VSS" "CLK" 224 0 "a_16065_8580#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15953 8580 15954 8581 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_15865_8580#" 224 19712,624 "a_16065_8580#" 224 11648,328
device msubckt nfet_03v3 13467 8580 13468 8581 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_12931_8580#" 224 11648,328 "a_12387_8536#" 224 19712,624
device msubckt nfet_03v3 13251 8580 13252 8581 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 11648,328 "a_12931_8580#" 224 11648,328
device msubckt nfet_03v3 13035 8580 13036 8581 l=112 w=224 "VSS" "CLK" 224 0 "a_12931_8580#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12819 8580 12820 8581 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_12387_8536#" 224 19712,624 "a_12931_8580#" 224 11648,328
device msubckt nfet_03v3 12387 8580 12388 8581 l=112 w=224 "VSS" "a_12387_8536#" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 32652 9419 32653 9420 l=112 w=224 "VDD" "a_31440_8496#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_4.LD" 224 19712,624
device msubckt pfet_03v3 32436 9419 32437 9420 l=112 w=224 "VDD" "a_31440_8496#" 224 0 "7b_counter_0.MDFF_4.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 32220 9419 32221 9420 l=112 w=224 "VDD" "a_31440_8496#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_4.LD" 224 11648,328
device msubckt pfet_03v3 31760 9419 31761 9420 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_31440_8496#" 224 19712,624
device msubckt pfet_03v3 31544 9419 31545 9420 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "a_31440_8496#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 31328 9419 31329 9420 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_31440_8496#" 224 11648,328
device msubckt pfet_03v3 30724 9419 30725 9420 l=112 w=224 "VDD" "a_29512_8496#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_5.LD" 224 19712,624
device msubckt pfet_03v3 30508 9419 30509 9420 l=112 w=224 "VDD" "a_29512_8496#" 224 0 "7b_counter_0.MDFF_5.LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 30292 9419 30293 9420 l=112 w=224 "VDD" "a_29512_8496#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_5.LD" 224 11648,328
device msubckt pfet_03v3 29832 9419 29833 9420 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_29512_8496#" 224 19712,624
device msubckt pfet_03v3 29616 9419 29617 9420 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "a_29512_8496#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 29400 9419 29401 9420 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_29512_8496#" 224 11648,328
device msubckt pfet_03v3 28779 9419 28780 9420 l=112 w=224 "VDD" "a_27567_8496#" 224 0 "VDD" 224 11648,328 "LD" 224 19712,624
device msubckt pfet_03v3 28563 9419 28564 9420 l=112 w=224 "VDD" "a_27567_8496#" 224 0 "LD" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 28347 9419 28348 9420 l=112 w=224 "VDD" "a_27567_8496#" 224 0 "VDD" 224 19712,624 "LD" 224 11648,328
device msubckt pfet_03v3 27887 9419 27888 9420 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 11648,328 "a_27567_8496#" 224 19712,624
device msubckt pfet_03v3 27671 9419 27672 9420 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "a_27567_8496#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 27455 9419 27456 9420 l=112 w=224 "VDD" "DFF_magic_0.D" 224 0 "VDD" 224 19712,624 "a_27567_8496#" 224 11648,328
device msubckt pfet_03v3 22117 9181 22118 9182 l=112 w=224 "VDD" "a_21381_8741#" 224 0 "VDD" 224 19712,624 "Q1" 224 19712,624
device msubckt pfet_03v3 21685 9181 21686 9182 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_10149#" 224 11648,328 "a_21381_8741#" 224 19712,624
device msubckt pfet_03v3 21469 9181 21470 9182 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_21381_10149#" 224 11648,328
device msubckt pfet_03v3 21009 9020 21010 9021 l=112 w=224 "VDD" "a_19841_8580#" 224 0 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20793 9020 20794 9021 l=112 w=224 "VDD" "a_19841_8580#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 20577 9020 20578 9021 l=112 w=224 "VDD" "D2_1" 224 0 "a_19841_8580#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20361 9020 20362 9021 l=112 w=224 "VDD" "D2_1" 224 0 "VDD" 224 11648,328 "a_19841_8580#" 224 11648,328
device msubckt pfet_03v3 20145 9020 20146 9021 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "a_19841_8580#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19929 9020 19930 9021 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "a_19841_8580#" 224 11648,328
device msubckt nfet_03v3 11927 8741 11928 8742 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_11279_8697#" 224 19712,624
device msubckt nfet_03v3 11711 8741 11712 8742 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_8697#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 11279 8741 11280 8742 l=112 w=224 "VSS" "a_11279_8697#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 9491 8580 9492 8581 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_8955_8580#" 224 11648,328 "a_8411_8536#" 224 19712,624
device msubckt nfet_03v3 9275 8580 9276 8581 l=112 w=224 "VSS" "D2_2" 224 0 "VSS" 224 11648,328 "a_8955_8580#" 224 11648,328
device msubckt nfet_03v3 9059 8580 9060 8581 l=112 w=224 "VSS" "D2_2" 224 0 "a_8955_8580#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8843 8580 8844 8581 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "a_8411_8536#" 224 19712,624 "a_8955_8580#" 224 11648,328
device msubckt nfet_03v3 8411 8580 8412 8581 l=112 w=224 "VSS" "a_8411_8536#" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS" 224 19712,624
device msubckt nfet_03v3 19469 9393 19470 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 19253 9393 19254 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19037 9393 19038 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 18141 9181 18142 9182 l=112 w=224 "VDD" "a_17405_8741#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 17709 9181 17710 9182 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_10149#" 224 11648,328 "a_17405_8741#" 224 19712,624
device msubckt pfet_03v3 17493 9181 17494 9182 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_17405_10149#" 224 11648,328
device msubckt pfet_03v3 17033 9020 17034 9021 l=112 w=224 "VDD" "a_15865_8580#" 224 0 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16817 9020 16818 9021 l=112 w=224 "VDD" "a_15865_8580#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 16601 9020 16602 9021 l=112 w=224 "VDD" "CLK" 224 0 "a_15865_8580#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16385 9020 16386 9021 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "a_15865_8580#" 224 11648,328
device msubckt pfet_03v3 16169 9020 16170 9021 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "a_15865_8580#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15953 9020 15954 9021 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "a_15865_8580#" 224 11648,328
device msubckt pfet_03v3 13467 9020 13468 9021 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "a_12387_8536#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13251 9020 13252 9021 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "a_12387_8536#" 224 11648,328
device msubckt pfet_03v3 13035 9020 13036 9021 l=112 w=224 "VDD" "CLK" 224 0 "a_12387_8536#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12819 9020 12820 9021 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "a_12387_8536#" 224 11648,328
device msubckt pfet_03v3 12603 9020 12604 9021 l=112 w=224 "VDD" "a_12387_8536#" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12387 9020 12388 9021 l=112 w=224 "VDD" "a_12387_8536#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 7951 8741 7952 8742 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "VSS" 224 11648,328 "a_7303_8697#" 224 19712,624
device msubckt nfet_03v3 7735 8741 7736 8742 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_8697#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 7303 8741 7304 8742 l=112 w=224 "VSS" "a_7303_8697#" 224 0 "Q2" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 22117 9665 22118 9666 l=112 w=224 "VDD" "a_21381_8741#" 224 0 "VDD" 224 19712,624 "Q1" 224 19712,624
device msubckt pfet_03v3 21685 9665 21686 9666 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_10149#" 224 11648,328 "a_21381_8741#" 224 19712,624
device msubckt pfet_03v3 21469 9665 21470 9666 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_21381_10149#" 224 11648,328
device msubckt nfet_03v3 15493 9393 15494 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 15277 9393 15278 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15061 9393 15062 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 14359 9393 14360 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 14143 9393 14144 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 13927 9393 13928 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 11927 9181 11928 9182 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_10149#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11711 9181 11712 9182 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_8697#" 224 19712,624 "a_11191_10149#" 224 11648,328
device msubckt pfet_03v3 11279 9181 11280 9182 l=112 w=224 "VDD" "a_11279_8697#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 9491 9020 9492 9021 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "a_8411_8536#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 9275 9020 9276 9021 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "a_8411_8536#" 224 11648,328
device msubckt pfet_03v3 9059 9020 9060 9021 l=112 w=224 "VDD" "D2_2" 224 0 "a_8411_8536#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8843 9020 8844 9021 l=112 w=224 "VDD" "D2_2" 224 0 "VDD" 224 11648,328 "a_8411_8536#" 224 11648,328
device msubckt pfet_03v3 8627 9020 8628 9021 l=112 w=224 "VDD" "a_8411_8536#" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8411 9020 8412 9021 l=112 w=224 "VDD" "a_8411_8536#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 3485 8740 3486 8741 l=112 w=224 "VSS" "a_2749_8740#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 3053 8740 3054 8741 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "VSS" 224 11648,328 "a_2749_8740#" 224 19712,624
device msubckt nfet_03v3 2837 8740 2838 8741 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "a_2749_8740#" 224 19712,624 "VSS" 224 11648,328
device msubckt nfet_03v3 2377 8579 2378 8580 l=112 w=224 "VSS" "a_1209_8579#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 1945 8579 1946 8580 l=112 w=224 "VSS" "LD" 224 0 "a_1409_8579#" 224 11648,328 "a_1209_8579#" 224 19712,624
device msubckt nfet_03v3 1729 8579 1730 8580 l=112 w=224 "VSS" "D2_7" 224 0 "VSS" 224 11648,328 "a_1409_8579#" 224 11648,328
device msubckt nfet_03v3 1513 8579 1514 8580 l=112 w=224 "VSS" "D2_7" 224 0 "a_1409_8579#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1297 8579 1298 8580 l=112 w=224 "VSS" "LD" 224 0 "a_1209_8579#" 224 19712,624 "a_1409_8579#" 224 11648,328
device msubckt nfet_03v3 24739 10051 24740 10052 l=112 w=224 "VSS" "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "VSS" 224 11648,328 "a_24003_10051#" 224 19712,624
device msubckt nfet_03v3 24523 10051 24524 10052 l=112 w=224 "VSS" "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "a_24003_10051#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 24307 10051 24308 10052 l=112 w=224 "VSS" "7b_counter_0.NAND_magic_0.A" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328 "a_24003_10051#" 224 11648,328
device msubckt nfet_03v3 24091 10051 24092 10052 l=112 w=224 "VSS" "7b_counter_0.NAND_magic_0.A" 224 0 "a_24003_10051#" 224 19712,624 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 21009 9774 21010 9775 l=112 w=224 "VSS" "a_19841_9774#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 20577 9774 20578 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_20041_9774#" 224 11648,328 "a_19841_9774#" 224 19712,624
device msubckt nfet_03v3 20361 9774 20362 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_20041_9774#" 224 11648,328
device msubckt nfet_03v3 20145 9774 20146 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "a_20041_9774#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 19929 9774 19930 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_19841_9774#" 224 19712,624 "a_20041_9774#" 224 11648,328
device msubckt pfet_03v3 22117 10149 22118 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_8741#" 224 11648,328 "a_21381_10149#" 224 19712,624
device msubckt pfet_03v3 21901 10149 21902 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_10149#" 224 11648,328 "a_21381_8741#" 224 11648,328
device msubckt pfet_03v3 21685 10149 21686 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_21381_10149#" 224 11648,328
device msubckt pfet_03v3 21469 10149 21470 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "a_21381_10149#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 19469 9833 19470 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 19253 9833 19254 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19037 9833 19038 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 18141 9665 18142 9666 l=112 w=224 "VDD" "a_17405_8741#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 17709 9665 17710 9666 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_10149#" 224 11648,328 "a_17405_8741#" 224 19712,624
device msubckt pfet_03v3 17493 9665 17494 9666 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_17405_10149#" 224 11648,328
device msubckt nfet_03v3 17033 9774 17034 9775 l=112 w=224 "VSS" "a_15865_9774#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 16601 9774 16602 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_16065_9774#" 224 11648,328 "a_15865_9774#" 224 19712,624
device msubckt nfet_03v3 16385 9774 16386 9775 l=112 w=224 "VSS" "CLK" 224 0 "VSS" 224 11648,328 "a_16065_9774#" 224 11648,328
device msubckt nfet_03v3 16169 9774 16170 9775 l=112 w=224 "VSS" "CLK" 224 0 "a_16065_9774#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 15953 9774 15954 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_15865_9774#" 224 19712,624 "a_16065_9774#" 224 11648,328
device msubckt nfet_03v3 10383 9393 10384 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS" 224 19712,624
device msubckt nfet_03v3 10167 9393 10168 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 9951 9393 9952 9394 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 7951 9181 7952 9182 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_10149#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7735 9181 7736 9182 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_8697#" 224 19712,624 "a_7215_10149#" 224 11648,328
device msubckt pfet_03v3 7303 9181 7304 9182 l=112 w=224 "VDD" "a_7303_8697#" 224 0 "Q2" 224 19712,624 "VDD" 224 19712,624
device msubckt nfet_03v3 6267 9163 6268 9164 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.QB" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 6051 9163 6052 9164 l=112 w=224 "VSS" "a_4496_9609#" 224 0 "a_5515_9163#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 5835 9163 5836 9164 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "7b_counter_0.MDFF_3.QB" 224 11648,328 "a_5515_9163#" 224 11648,328
device msubckt nfet_03v3 5619 9163 5620 9164 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_5515_9163#" 224 11648,328 "7b_counter_0.MDFF_3.QB" 224 11648,328
device msubckt nfet_03v3 5403 9163 5404 9164 l=112 w=224 "VSS" "a_4496_9609#" 224 0 "VSS" 224 11648,328 "a_5515_9163#" 224 11648,328
device msubckt nfet_03v3 5187 9163 5188 9164 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_4651_9163#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 4971 9163 4972 9164 l=112 w=224 "VSS" "a_4235_9163#" 224 0 "a_4496_9609#" 224 11648,328 "a_4651_9163#" 224 11648,328
device msubckt nfet_03v3 4755 9163 4756 9164 l=112 w=224 "VSS" "a_4235_9163#" 224 0 "a_4651_9163#" 224 11648,328 "a_4496_9609#" 224 11648,328
device msubckt nfet_03v3 4539 9163 4540 9164 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "VSS" 224 11648,328 "a_4651_9163#" 224 11648,328
device msubckt nfet_03v3 4323 9163 4324 9164 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "a_4235_9163#" 224 19712,624 "VSS" 224 11648,328
device msubckt pfet_03v3 21009 10214 21010 10215 l=112 w=224 "VDD" "a_19841_9774#" 224 0 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 20793 10214 20794 10215 l=112 w=224 "VDD" "a_19841_9774#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 20577 10214 20578 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "a_19841_9774#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 20361 10214 20362 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_19841_9774#" 224 11648,328
device msubckt pfet_03v3 20145 10214 20146 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_19841_9774#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19929 10214 19930 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_19841_9774#" 224 11648,328
device msubckt pfet_03v3 19469 10193 19470 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 19253 10193 19254 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 19037 10193 19038 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 18141 10149 18142 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_8741#" 224 11648,328 "a_17405_10149#" 224 19712,624
device msubckt pfet_03v3 17925 10149 17926 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_10149#" 224 11648,328 "a_17405_8741#" 224 11648,328
device msubckt pfet_03v3 17709 10149 17710 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_17405_10149#" 224 11648,328
device msubckt pfet_03v3 17493 10149 17494 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "a_17405_10149#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 15493 9833 15494 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 15277 9833 15278 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15061 9833 15062 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14359 9833 14360 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14143 9833 14144 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13927 9833 13928 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 13467 9774 13468 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_12931_9774#" 224 11648,328 "a_12387_9730#" 224 19712,624
device msubckt nfet_03v3 13251 9774 13252 9775 l=112 w=224 "VSS" "Q1" 224 0 "VSS" 224 11648,328 "a_12931_9774#" 224 11648,328
device msubckt nfet_03v3 13035 9774 13036 9775 l=112 w=224 "VSS" "Q1" 224 0 "a_12931_9774#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 12819 9774 12820 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_12387_9730#" 224 19712,624 "a_12931_9774#" 224 11648,328
device msubckt nfet_03v3 12387 9774 12388 9775 l=112 w=224 "VSS" "a_12387_9730#" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 11927 9665 11928 9666 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_10149#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 11711 9665 11712 9666 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_8697#" 224 19712,624 "a_11191_10149#" 224 11648,328
device msubckt pfet_03v3 11279 9665 11280 9666 l=112 w=224 "VDD" "a_11279_8697#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 3485 9180 3486 9181 l=112 w=224 "VDD" "a_2749_8740#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 3053 9180 3054 9181 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_10148#" 224 11648,328 "a_2749_8740#" 224 19712,624
device msubckt pfet_03v3 2837 9180 2838 9181 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_2749_10148#" 224 11648,328
device msubckt pfet_03v3 2377 9019 2378 9020 l=112 w=224 "VDD" "a_1209_8579#" 224 0 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2161 9019 2162 9020 l=112 w=224 "VDD" "a_1209_8579#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 1945 9019 1946 9020 l=112 w=224 "VDD" "D2_7" 224 0 "a_1209_8579#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1729 9019 1730 9020 l=112 w=224 "VDD" "D2_7" 224 0 "VDD" 224 11648,328 "a_1209_8579#" 224 11648,328
device msubckt pfet_03v3 1513 9019 1514 9020 l=112 w=224 "VDD" "LD" 224 0 "a_1209_8579#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1297 9019 1298 9020 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "a_1209_8579#" 224 11648,328
device msubckt pfet_03v3 17033 10214 17034 10215 l=112 w=224 "VDD" "a_15865_9774#" 224 0 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 16817 10214 16818 10215 l=112 w=224 "VDD" "a_15865_9774#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 16601 10214 16602 10215 l=112 w=224 "VDD" "CLK" 224 0 "a_15865_9774#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 16385 10214 16386 10215 l=112 w=224 "VDD" "CLK" 224 0 "VDD" 224 11648,328 "a_15865_9774#" 224 11648,328
device msubckt pfet_03v3 16169 10214 16170 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_15865_9774#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15953 10214 15954 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_15865_9774#" 224 11648,328
device msubckt pfet_03v3 15493 10193 15494 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 15277 10193 15278 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 15061 10193 15062 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14359 10193 14360 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 14143 10193 14144 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13927 10193 13928 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 10383 9833 10384 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10167 9833 10168 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 9951 9833 9952 9834 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt nfet_03v3 9491 9774 9492 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_8955_9774#" 224 11648,328 "a_8411_9730#" 224 19712,624
device msubckt nfet_03v3 9275 9774 9276 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "VSS" 224 11648,328 "a_8955_9774#" 224 11648,328
device msubckt nfet_03v3 9059 9774 9060 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "a_8955_9774#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 8843 9774 8844 9775 l=112 w=224 "VSS" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_8411_9730#" 224 19712,624 "a_8955_9774#" 224 11648,328
device msubckt nfet_03v3 8411 9774 8412 9775 l=112 w=224 "VSS" "a_8411_9730#" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS" 224 19712,624
device msubckt pfet_03v3 7951 9665 7952 9666 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_10149#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 7735 9665 7736 9666 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_8697#" 224 19712,624 "a_7215_10149#" 224 11648,328
device msubckt pfet_03v3 7303 9665 7304 9666 l=112 w=224 "VDD" "a_7303_8697#" 224 0 "Q2" 224 19712,624 "VDD" 224 19712,624
device msubckt pfet_03v3 5924 9609 5925 9610 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.QB" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 5708 9609 5709 9610 l=112 w=224 "VDD" "a_4496_9609#" 224 0 "7b_counter_0.MDFF_3.QB" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 5492 9609 5493 9610 l=112 w=224 "VDD" "a_4496_9609#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.QB" 224 11648,328
device msubckt pfet_03v3 5032 9609 5033 9610 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_4496_10093#" 224 11648,328 "a_4235_9163#" 224 19712,624
device msubckt pfet_03v3 4816 9609 4817 9610 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_4496_10093#" 224 11648,328
device msubckt pfet_03v3 4600 9609 4601 9610 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_4496_9609#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4384 9609 4385 9610 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "VDD" 224 19712,624 "a_4496_9609#" 224 11648,328
device msubckt nfet_03v3 837 9392 838 9393 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 621 9392 622 9393 l=112 w=224 "VSS" "LD" 224 0 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 405 9392 406 9393 l=112 w=224 "VSS" "LD" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13467 10214 13468 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_12387_9730#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 13251 10214 13252 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_12387_9730#" 224 11648,328
device msubckt pfet_03v3 13035 10214 13036 10215 l=112 w=224 "VDD" "Q1" 224 0 "a_12387_9730#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12819 10214 12820 10215 l=112 w=224 "VDD" "Q1" 224 0 "VDD" 224 11648,328 "a_12387_9730#" 224 11648,328
device msubckt pfet_03v3 12603 10214 12604 10215 l=112 w=224 "VDD" "a_12387_9730#" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 12387 10214 12388 10215 l=112 w=224 "VDD" "a_12387_9730#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 11927 10149 11928 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_11191_10149#" 224 19712,624
device msubckt pfet_03v3 11711 10149 11712 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_10149#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 11495 10149 11496 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_8697#" 224 11648,328 "a_11191_10149#" 224 11648,328
device msubckt pfet_03v3 11279 10149 11280 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_11191_10149#" 224 19712,624 "a_11279_8697#" 224 11648,328
device msubckt pfet_03v3 10383 10193 10384 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 10167 10193 10168 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 9951 10193 9952 10194 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.LD" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 3485 9664 3486 9665 l=112 w=224 "VDD" "a_2749_8740#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 3053 9664 3054 9665 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_10148#" 224 11648,328 "a_2749_8740#" 224 19712,624
device msubckt pfet_03v3 2837 9664 2838 9665 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 19712,624 "a_2749_10148#" 224 11648,328
device msubckt pfet_03v3 9491 10214 9492 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_8411_9730#" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 9275 10214 9276 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "VDD" 224 11648,328 "a_8411_9730#" 224 11648,328
device msubckt pfet_03v3 9059 10214 9060 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "a_8411_9730#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8843 10214 8844 10215 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "VDD" 224 11648,328 "a_8411_9730#" 224 11648,328
device msubckt pfet_03v3 8627 10214 8628 10215 l=112 w=224 "VDD" "a_8411_9730#" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 8411 10214 8412 10215 l=112 w=224 "VDD" "a_8411_9730#" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 7951 10149 7952 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_7215_10149#" 224 19712,624
device msubckt pfet_03v3 7735 10149 7736 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_10149#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 7519 10149 7520 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_8697#" 224 11648,328 "a_7215_10149#" 224 11648,328
device msubckt pfet_03v3 7303 10149 7304 10150 l=112 w=224 "VDD" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_7215_10149#" 224 19712,624 "a_7303_8697#" 224 11648,328
device msubckt pfet_03v3 5924 10093 5925 10094 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.QB" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 5464 10093 5465 10094 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_4496_10093#" 224 11648,328 "a_4235_9163#" 224 19712,624
device msubckt pfet_03v3 5248 10093 5249 10094 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_4235_9163#" 224 11648,328 "a_4496_10093#" 224 11648,328
device msubckt pfet_03v3 5032 10093 5033 10094 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 224 0 "a_4496_10093#" 224 11648,328 "a_4235_9163#" 224 11648,328
device msubckt pfet_03v3 4816 10093 4817 10094 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD" 224 11648,328 "a_4496_10093#" 224 11648,328
device msubckt pfet_03v3 4600 10093 4601 10094 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "a_4496_10093#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 4384 10093 4385 10094 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD" 224 19712,624 "a_4496_10093#" 224 11648,328
device msubckt nfet_03v3 2377 9773 2378 9774 l=112 w=224 "VSS" "a_1209_9773#" 224 0 "VSS" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 1945 9773 1946 9774 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_1409_9773#" 224 11648,328 "a_1209_9773#" 224 19712,624
device msubckt nfet_03v3 1729 9773 1730 9774 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.QB" 224 0 "VSS" 224 11648,328 "a_1409_9773#" 224 11648,328
device msubckt nfet_03v3 1513 9773 1514 9774 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.QB" 224 0 "a_1409_9773#" 224 11648,328 "VSS" 224 11648,328
device msubckt nfet_03v3 1297 9773 1298 9774 l=112 w=224 "VSS" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_1209_9773#" 224 19712,624 "a_1409_9773#" 224 11648,328
device msubckt pfet_03v3 3485 10148 3486 10149 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_8740#" 224 11648,328 "a_2749_10148#" 224 19712,624
device msubckt pfet_03v3 3269 10148 3270 10149 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_10148#" 224 11648,328 "a_2749_8740#" 224 11648,328
device msubckt pfet_03v3 3053 10148 3054 10149 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD" 224 11648,328 "a_2749_10148#" 224 11648,328
device msubckt pfet_03v3 2837 10148 2838 10149 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "a_2749_10148#" 224 19712,624 "VDD" 224 11648,328
device msubckt pfet_03v3 837 9832 838 9833 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 621 9832 622 9833 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 405 9832 406 9833 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 2377 10213 2378 10214 l=112 w=224 "VDD" "a_1209_9773#" 224 0 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 2161 10213 2162 10214 l=112 w=224 "VDD" "a_1209_9773#" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 1945 10213 1946 10214 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.QB" 224 0 "a_1209_9773#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1729 10213 1730 10214 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.QB" 224 0 "VDD" 224 11648,328 "a_1209_9773#" 224 11648,328
device msubckt pfet_03v3 1513 10213 1514 10214 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_1209_9773#" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 1297 10213 1298 10214 l=112 w=224 "VDD" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "VDD" 224 19712,624 "a_1209_9773#" 224 11648,328
device msubckt pfet_03v3 837 10192 838 10193 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 621 10192 622 10193 l=112 w=224 "VDD" "LD" 224 0 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 405 10192 406 10193 l=112 w=224 "VDD" "LD" 224 0 "VDD" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24739 10548 24740 10549 l=112 w=224 "VDD" "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328 "VDD" 224 19712,624
device msubckt pfet_03v3 24523 10548 24524 10549 l=112 w=224 "VDD" "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "VDD" 224 11648,328 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 24307 10548 24308 10549 l=112 w=224 "VDD" "7b_counter_0.NAND_magic_0.A" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328 "VDD" 224 11648,328
device msubckt pfet_03v3 24091 10548 24092 10549 l=112 w=224 "VDD" "7b_counter_0.NAND_magic_0.A" 224 0 "VDD" 224 19712,624 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328
