# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../question2.ip_user_files/bd/design_2/ip/design_2_c_counter_binary_0_0/sim/design_2_c_counter_binary_0_0.vhd" \
"../../../../question2.ip_user_files/bd/design_2/sim/design_2.vhd" \
"../../../../question2.srcs/sources_1/imports/hdl/design_2_wrapper.vhd" \
"../../../../question2.srcs/sim_1/new/test2.vhd" \

# Do not sort compile order
nosort
