/*
 * Copyright (C) 2012 Spreadtrum Communications Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/clockchips.h>
#include <linux/spinlock.h>
#include <linux/bitops.h>
#include <linux/io.h>
#include <linux/sched.h>

#include <asm/smp_twd.h>
#include <asm/localtimer.h>
#include <asm/mach/time.h>
#include <asm/sched_clock.h>
#include <mach/hardware.h>
#include <mach/irqs.h>
#include <mach/regs_glb.h>
#include <mach/sci.h>

static __iomem void *base_gptimer = (__iomem void *)SPRD_GPTIMER_BASE;
#define	TIMER_LOAD(id)	(base_gptimer + 0x20 * (id) + 0x0000)
#define	TIMER_VALUE(id)	(base_gptimer + 0x20 * (id) + 0x0004)
#define	TIMER_CTL(id)	(base_gptimer + 0x20 * (id) + 0x0008)
#define	TIMER_INT(id)	(base_gptimer + 0x20 * (id) + 0x000C)

#define	ONETIME_MODE	(0 << 6)
#define	PERIOD_MODE	(1 << 6)

#define	TIMER_DISABLE	(0 << 7)
#define	TIMER_ENABLE	(1 << 7)

#define	TIMER_INT_EN	(1 << 0)
#define	TIMER_INT_CLR	(1 << 3)
#define	TIMER_INT_BUSY	(1 << 4)

/**
 * timer0 is reserved by modem side,
 * timer1 is used as clockevent,
 * timer2 is used as clocksource
 */
#define	EVENT_TIMER	1
#define	SOURCE_TIMER	2

static __iomem void *base_syscnt = (__iomem void *)SPRD_SYSCNT_BASE;
#define	SYSCNT_COUNT	(base_syscnt + 0x0004)
#define	SYSCNT_CTL	(base_syscnt + 0x0008)
#define	SYSCNT_SHADOW_CNT	(base_syscnt + 0x000C)

void enable_cpuidle(int enable);

static inline void __gptimer_ctl(int timer_id, int enable, int mode)
{
	__raw_writel(enable | mode, TIMER_CTL(timer_id));
}

static int __gptimer_set_next_event(unsigned long cycles,
				    struct clock_event_device *c)
{
/* wait for timer load is not busy*/
	while(TIMER_INT_BUSY & __raw_readl(TIMER_INT(EVENT_TIMER)));
	__gptimer_ctl(EVENT_TIMER, TIMER_DISABLE, ONETIME_MODE);
	__raw_writel(cycles, TIMER_LOAD(EVENT_TIMER));
	__gptimer_ctl(EVENT_TIMER, TIMER_ENABLE, ONETIME_MODE);

	return 0;
}

static void __gptimer_set_mode(enum clock_event_mode mode,
			       struct clock_event_device *c)
{
	unsigned int saved;
	switch (mode) {
	case CLOCK_EVT_MODE_PERIODIC:
		__gptimer_ctl(EVENT_TIMER, TIMER_DISABLE, PERIOD_MODE);
		__raw_writel(LATCH, TIMER_LOAD(EVENT_TIMER));
		__gptimer_ctl(EVENT_TIMER, TIMER_ENABLE, PERIOD_MODE);
		__raw_writel(TIMER_INT_EN, TIMER_INT(EVENT_TIMER));
/* localtimer is stop when cpu is idle, so makesure disable cpu standby mode */
		enable_cpuidle(0);
		break;
	case CLOCK_EVT_MODE_ONESHOT:
		__gptimer_ctl(EVENT_TIMER, TIMER_ENABLE, ONETIME_MODE);
		__raw_writel(TIMER_INT_EN, TIMER_INT(EVENT_TIMER));
/*
  *localtimer is stop when cpu is idle,  if broadcast timer is oneshot,
  * just broadcast clockevent from localtimer to gptimer, so we can enable cpu standby mode
  */
		enable_cpuidle(1);
		break;
	case CLOCK_EVT_MODE_SHUTDOWN:
	case CLOCK_EVT_MODE_UNUSED:
		saved = __raw_readl(TIMER_CTL(EVENT_TIMER)) & PERIOD_MODE;
		__gptimer_ctl(EVENT_TIMER, TIMER_DISABLE, saved);
		break;
	case CLOCK_EVT_MODE_RESUME:
		saved = __raw_readl(TIMER_CTL(EVENT_TIMER)) & PERIOD_MODE;
		__gptimer_ctl(EVENT_TIMER, TIMER_ENABLE, saved);
		break;
	}
}

static struct clock_event_device gptimer_event = {
	.features = CLOCK_EVT_FEAT_ONESHOT | CLOCK_EVT_FEAT_PERIODIC,
	.shift = 32,
	.rating = 200,
	.set_next_event = __gptimer_set_next_event,
	.set_mode = __gptimer_set_mode,
};

static irqreturn_t __gptimer_interrupt(int irq, void *dev_id)
{
	unsigned int value;
	struct clock_event_device *evt = dev_id;

	value = __raw_readl(TIMER_INT(EVENT_TIMER));
	value |= TIMER_INT_CLR;
	__raw_writel(value, TIMER_INT(EVENT_TIMER));

	if (evt->event_handler)
		evt->event_handler(evt);

	return IRQ_HANDLED;
}

static struct irqaction gptimer_irq = {
	.name = "gptimer1",
	.flags = IRQF_DISABLED | IRQF_TIMER | IRQF_IRQPOLL,
	.handler = __gptimer_interrupt,
	.dev_id = &gptimer_event,
};

static void sprd_gptimer_clockevent_init(unsigned int irq, const char *name,
					 unsigned long hz)
{
	struct clock_event_device *evt = &gptimer_event;
	__raw_writel(TIMER_DISABLE, TIMER_CTL(EVENT_TIMER));
	__raw_writel(TIMER_INT_CLR, TIMER_INT(EVENT_TIMER));

	evt->name = name;
	evt->irq = irq;
	evt->mult = div_sc(hz, NSEC_PER_SEC, evt->shift);
	evt->max_delta_ns = clockevent_delta2ns(ULONG_MAX, evt);
	evt->min_delta_ns = clockevent_delta2ns(2, evt);
	evt->cpumask = cpu_all_mask;

	setup_irq(irq, &gptimer_irq);
	clockevents_register_device(evt);
}

/* ****************************************************************** */
static void __gptimer_clocksource_init(const char *name, unsigned long hz)
{
	/* disalbe irq since it's just a read source */
	__raw_writel(0, TIMER_INT(SOURCE_TIMER));

	__gptimer_ctl(SOURCE_TIMER, TIMER_DISABLE, PERIOD_MODE);
	__raw_writel(ULONG_MAX, TIMER_LOAD(SOURCE_TIMER));
	__gptimer_ctl(SOURCE_TIMER, TIMER_ENABLE, PERIOD_MODE);

	clocksource_mmio_init(TIMER_VALUE(SOURCE_TIMER), name,
			      hz, 300, 32, clocksource_mmio_readl_down);
}

static void __syscnt_clocksource_init(const char *name, unsigned long hz)
{
	/* disable irq for syscnt */
	__raw_writel(0, SYSCNT_CTL);

	clocksource_mmio_init(SYSCNT_SHADOW_CNT, name,
			      hz, 200, 32, clocksource_mmio_readw_up);
}
static __used u32 __get_apb_clk(void)
{
	u32 val;
	u32 freq;
	val = sci_glb_read(REG_GLB_CLKDLY, -1);
	val >>= 14;
	val &= 0x3;
	switch(val) {
	case 0:
		freq = 26000000;
		break;
	case 1:
		freq = 51200000;
		break;
	case 2:
	case 3:
		freq = 76800000;
		break;
	}

	return freq;
}
/* ****************************************************************** */

/*
 * Constants generated by clocks_calc_mult_shift(m, s, 26MHz, NSEC_PER_SEC, 60).
 * This gives a resolution of about 41ns and a wrap period of about 178s.
#define SC_MULT		2581110154u  //26MHz
#define SC_SHIFT	26           //26MHz
 */
/* 76.8MHz */
#define SC_MULT		1747626667u
#define SC_SHIFT	27
static DEFINE_CLOCK_DATA(cd);

static cycle_t __gptimer_read(struct clocksource *cs)
{
	return ~(readl_relaxed(TIMER_VALUE(SOURCE_TIMER)));
}

unsigned long long notrace sched_clock(void)
{
	u32 cyc = __gptimer_read(NULL);
	return cyc_to_fixed_sched_clock(&cd, cyc, (u32) ~ 0, SC_MULT, SC_SHIFT);
}

void notrace __update_sched_clock(void)
{
	u32 cyc = __gptimer_read(NULL);
	update_sched_clock(&cd, cyc, (u32) ~ 0);
}

static void __init __sched_clock_init(unsigned long rate)
{
	init_fixed_sched_clock(&cd, __update_sched_clock,
			       32, rate, SC_MULT, SC_SHIFT);
}

void sc8825_enable_timer_early(void)
{
	/* enable timer & syscnt in global regs */
	sci_glb_set(REG_GLB_GEN0,
		    BIT_RTC_TMR_EB | BIT_RTC_SYST0_EB | BIT_TMR_EB |
		    BIT_SYST0_EB);
	__sched_clock_init(__get_apb_clk());
}

#if !defined(CONFIG_NKERNEL) || defined(CONFIG_NATIVE_LOCAL_TIMER)
#ifdef CONFIG_LOCAL_TIMERS
/*
 * Setup the local clock events for a CPU.
 */
int __cpuinit local_timer_setup(struct clock_event_device *evt)
{
	evt->irq = IRQ_LOCALTIMER;
	twd_timer_setup(evt);
	return 0;
}

#endif /* CONFIG_LOCAL_TIMERS */
#endif

void __init sc8825_timer_init(void)
{
#if !defined(CONFIG_NKERNEL) || defined(CONFIG_NATIVE_LOCAL_TIMER)
#ifdef CONFIG_LOCAL_TIMERS
	twd_base = (void __iomem *)SC8825_VA_PRIVATE_TIMER;
#endif
#endif
	/* setup timer2 and syscnt as clocksource */
	__gptimer_clocksource_init("gptimer2", __get_apb_clk());
	__syscnt_clocksource_init("syscnt", 1000);

	/* setup timer1 as clockevent.  */
	sprd_gptimer_clockevent_init(IRQ_TIMER1_INT, "gptimer1", 32768);
/* disable arm standby mode at begining*/
	enable_cpuidle(0);
}
