#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ce0a03ee40 .scope module, "risc_system" "risc_system" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
o000001ce0a04c9d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ce0a0a5850_0 .net "clk", 0 0, o000001ce0a04c9d8;  0 drivers
v000001ce0a0a4ef0_0 .net "data_addr", 7 0, L_000001ce0a0353b0;  1 drivers
v000001ce0a0a4bd0_0 .net "data_in", 7 0, L_000001ce0a035b90;  1 drivers
v000001ce0a0a5210_0 .net "data_out", 7 0, L_000001ce0a035e30;  1 drivers
v000001ce0a0a53f0_0 .net "data_write", 0 0, L_000001ce0a0a4f90;  1 drivers
v000001ce0a0a50d0_0 .net "instr_addr", 7 0, v000001ce0a0a1430_0;  1 drivers
v000001ce0a0a4450_0 .net "instr_data", 15 0, v000001ce0a032bf0_0;  1 drivers
o000001ce0a04ca98 .functor BUFZ 1, C4<z>; HiZ drive
v000001ce0a0a4130_0 .net "reset", 0 0, o000001ce0a04ca98;  0 drivers
S_000001ce0a041480 .scope module, "dmem" "data_memory" 2 38, 3 1 0, S_000001ce0a03ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
L_000001ce0a035b90 .functor BUFZ 8, L_000001ce0a0a49f0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ce0a031d90_0 .net *"_ivl_0", 7 0, L_000001ce0a0a49f0;  1 drivers
v000001ce0a031cf0_0 .net *"_ivl_2", 9 0, L_000001ce0a0a5170;  1 drivers
L_000001ce0a0c0478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ce0a031070_0 .net *"_ivl_5", 1 0, L_000001ce0a0c0478;  1 drivers
v000001ce0a031bb0_0 .net "addr", 7 0, L_000001ce0a0353b0;  alias, 1 drivers
v000001ce0a0325b0_0 .net "clk", 0 0, o000001ce0a04c9d8;  alias, 0 drivers
v000001ce0a032ab0_0 .net "data_in", 7 0, L_000001ce0a035e30;  alias, 1 drivers
v000001ce0a0320b0_0 .net "data_out", 7 0, L_000001ce0a035b90;  alias, 1 drivers
v000001ce0a031c50_0 .var/i "i", 31 0;
v000001ce0a032290 .array "memory", 255 0, 7 0;
v000001ce0a0319d0_0 .net "reset", 0 0, o000001ce0a04ca98;  alias, 0 drivers
v000001ce0a032010_0 .net "write_en", 0 0, L_000001ce0a0a4f90;  alias, 1 drivers
E_000001ce0a037e40 .event posedge, v000001ce0a0319d0_0, v000001ce0a0325b0_0;
L_000001ce0a0a49f0 .array/port v000001ce0a032290, L_000001ce0a0a5170;
L_000001ce0a0a5170 .concat [ 8 2 0 0], L_000001ce0a0353b0, L_000001ce0a0c0478;
S_000001ce0a041610 .scope module, "imem" "instr_memory" 2 32, 4 1 0, S_000001ce0a03ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 16 "instr_out";
v000001ce0a0311b0_0 .net "addr", 7 0, v000001ce0a0a1430_0;  alias, 1 drivers
v000001ce0a032bf0_0 .var "instr_out", 15 0;
v000001ce0a031e30 .array "memory", 255 0, 15 0;
v000001ce0a031e30_0 .array/port v000001ce0a031e30, 0;
v000001ce0a031e30_1 .array/port v000001ce0a031e30, 1;
v000001ce0a031e30_2 .array/port v000001ce0a031e30, 2;
E_000001ce0a0380c0/0 .event anyedge, v000001ce0a0311b0_0, v000001ce0a031e30_0, v000001ce0a031e30_1, v000001ce0a031e30_2;
v000001ce0a031e30_3 .array/port v000001ce0a031e30, 3;
v000001ce0a031e30_4 .array/port v000001ce0a031e30, 4;
v000001ce0a031e30_5 .array/port v000001ce0a031e30, 5;
v000001ce0a031e30_6 .array/port v000001ce0a031e30, 6;
E_000001ce0a0380c0/1 .event anyedge, v000001ce0a031e30_3, v000001ce0a031e30_4, v000001ce0a031e30_5, v000001ce0a031e30_6;
v000001ce0a031e30_7 .array/port v000001ce0a031e30, 7;
v000001ce0a031e30_8 .array/port v000001ce0a031e30, 8;
v000001ce0a031e30_9 .array/port v000001ce0a031e30, 9;
v000001ce0a031e30_10 .array/port v000001ce0a031e30, 10;
E_000001ce0a0380c0/2 .event anyedge, v000001ce0a031e30_7, v000001ce0a031e30_8, v000001ce0a031e30_9, v000001ce0a031e30_10;
v000001ce0a031e30_11 .array/port v000001ce0a031e30, 11;
v000001ce0a031e30_12 .array/port v000001ce0a031e30, 12;
v000001ce0a031e30_13 .array/port v000001ce0a031e30, 13;
v000001ce0a031e30_14 .array/port v000001ce0a031e30, 14;
E_000001ce0a0380c0/3 .event anyedge, v000001ce0a031e30_11, v000001ce0a031e30_12, v000001ce0a031e30_13, v000001ce0a031e30_14;
v000001ce0a031e30_15 .array/port v000001ce0a031e30, 15;
v000001ce0a031e30_16 .array/port v000001ce0a031e30, 16;
v000001ce0a031e30_17 .array/port v000001ce0a031e30, 17;
v000001ce0a031e30_18 .array/port v000001ce0a031e30, 18;
E_000001ce0a0380c0/4 .event anyedge, v000001ce0a031e30_15, v000001ce0a031e30_16, v000001ce0a031e30_17, v000001ce0a031e30_18;
v000001ce0a031e30_19 .array/port v000001ce0a031e30, 19;
v000001ce0a031e30_20 .array/port v000001ce0a031e30, 20;
v000001ce0a031e30_21 .array/port v000001ce0a031e30, 21;
v000001ce0a031e30_22 .array/port v000001ce0a031e30, 22;
E_000001ce0a0380c0/5 .event anyedge, v000001ce0a031e30_19, v000001ce0a031e30_20, v000001ce0a031e30_21, v000001ce0a031e30_22;
v000001ce0a031e30_23 .array/port v000001ce0a031e30, 23;
v000001ce0a031e30_24 .array/port v000001ce0a031e30, 24;
v000001ce0a031e30_25 .array/port v000001ce0a031e30, 25;
v000001ce0a031e30_26 .array/port v000001ce0a031e30, 26;
E_000001ce0a0380c0/6 .event anyedge, v000001ce0a031e30_23, v000001ce0a031e30_24, v000001ce0a031e30_25, v000001ce0a031e30_26;
v000001ce0a031e30_27 .array/port v000001ce0a031e30, 27;
v000001ce0a031e30_28 .array/port v000001ce0a031e30, 28;
v000001ce0a031e30_29 .array/port v000001ce0a031e30, 29;
v000001ce0a031e30_30 .array/port v000001ce0a031e30, 30;
E_000001ce0a0380c0/7 .event anyedge, v000001ce0a031e30_27, v000001ce0a031e30_28, v000001ce0a031e30_29, v000001ce0a031e30_30;
v000001ce0a031e30_31 .array/port v000001ce0a031e30, 31;
v000001ce0a031e30_32 .array/port v000001ce0a031e30, 32;
v000001ce0a031e30_33 .array/port v000001ce0a031e30, 33;
v000001ce0a031e30_34 .array/port v000001ce0a031e30, 34;
E_000001ce0a0380c0/8 .event anyedge, v000001ce0a031e30_31, v000001ce0a031e30_32, v000001ce0a031e30_33, v000001ce0a031e30_34;
v000001ce0a031e30_35 .array/port v000001ce0a031e30, 35;
v000001ce0a031e30_36 .array/port v000001ce0a031e30, 36;
v000001ce0a031e30_37 .array/port v000001ce0a031e30, 37;
v000001ce0a031e30_38 .array/port v000001ce0a031e30, 38;
E_000001ce0a0380c0/9 .event anyedge, v000001ce0a031e30_35, v000001ce0a031e30_36, v000001ce0a031e30_37, v000001ce0a031e30_38;
v000001ce0a031e30_39 .array/port v000001ce0a031e30, 39;
v000001ce0a031e30_40 .array/port v000001ce0a031e30, 40;
v000001ce0a031e30_41 .array/port v000001ce0a031e30, 41;
v000001ce0a031e30_42 .array/port v000001ce0a031e30, 42;
E_000001ce0a0380c0/10 .event anyedge, v000001ce0a031e30_39, v000001ce0a031e30_40, v000001ce0a031e30_41, v000001ce0a031e30_42;
v000001ce0a031e30_43 .array/port v000001ce0a031e30, 43;
v000001ce0a031e30_44 .array/port v000001ce0a031e30, 44;
v000001ce0a031e30_45 .array/port v000001ce0a031e30, 45;
v000001ce0a031e30_46 .array/port v000001ce0a031e30, 46;
E_000001ce0a0380c0/11 .event anyedge, v000001ce0a031e30_43, v000001ce0a031e30_44, v000001ce0a031e30_45, v000001ce0a031e30_46;
v000001ce0a031e30_47 .array/port v000001ce0a031e30, 47;
v000001ce0a031e30_48 .array/port v000001ce0a031e30, 48;
v000001ce0a031e30_49 .array/port v000001ce0a031e30, 49;
v000001ce0a031e30_50 .array/port v000001ce0a031e30, 50;
E_000001ce0a0380c0/12 .event anyedge, v000001ce0a031e30_47, v000001ce0a031e30_48, v000001ce0a031e30_49, v000001ce0a031e30_50;
v000001ce0a031e30_51 .array/port v000001ce0a031e30, 51;
v000001ce0a031e30_52 .array/port v000001ce0a031e30, 52;
v000001ce0a031e30_53 .array/port v000001ce0a031e30, 53;
v000001ce0a031e30_54 .array/port v000001ce0a031e30, 54;
E_000001ce0a0380c0/13 .event anyedge, v000001ce0a031e30_51, v000001ce0a031e30_52, v000001ce0a031e30_53, v000001ce0a031e30_54;
v000001ce0a031e30_55 .array/port v000001ce0a031e30, 55;
v000001ce0a031e30_56 .array/port v000001ce0a031e30, 56;
v000001ce0a031e30_57 .array/port v000001ce0a031e30, 57;
v000001ce0a031e30_58 .array/port v000001ce0a031e30, 58;
E_000001ce0a0380c0/14 .event anyedge, v000001ce0a031e30_55, v000001ce0a031e30_56, v000001ce0a031e30_57, v000001ce0a031e30_58;
v000001ce0a031e30_59 .array/port v000001ce0a031e30, 59;
v000001ce0a031e30_60 .array/port v000001ce0a031e30, 60;
v000001ce0a031e30_61 .array/port v000001ce0a031e30, 61;
v000001ce0a031e30_62 .array/port v000001ce0a031e30, 62;
E_000001ce0a0380c0/15 .event anyedge, v000001ce0a031e30_59, v000001ce0a031e30_60, v000001ce0a031e30_61, v000001ce0a031e30_62;
v000001ce0a031e30_63 .array/port v000001ce0a031e30, 63;
v000001ce0a031e30_64 .array/port v000001ce0a031e30, 64;
v000001ce0a031e30_65 .array/port v000001ce0a031e30, 65;
v000001ce0a031e30_66 .array/port v000001ce0a031e30, 66;
E_000001ce0a0380c0/16 .event anyedge, v000001ce0a031e30_63, v000001ce0a031e30_64, v000001ce0a031e30_65, v000001ce0a031e30_66;
v000001ce0a031e30_67 .array/port v000001ce0a031e30, 67;
v000001ce0a031e30_68 .array/port v000001ce0a031e30, 68;
v000001ce0a031e30_69 .array/port v000001ce0a031e30, 69;
v000001ce0a031e30_70 .array/port v000001ce0a031e30, 70;
E_000001ce0a0380c0/17 .event anyedge, v000001ce0a031e30_67, v000001ce0a031e30_68, v000001ce0a031e30_69, v000001ce0a031e30_70;
v000001ce0a031e30_71 .array/port v000001ce0a031e30, 71;
v000001ce0a031e30_72 .array/port v000001ce0a031e30, 72;
v000001ce0a031e30_73 .array/port v000001ce0a031e30, 73;
v000001ce0a031e30_74 .array/port v000001ce0a031e30, 74;
E_000001ce0a0380c0/18 .event anyedge, v000001ce0a031e30_71, v000001ce0a031e30_72, v000001ce0a031e30_73, v000001ce0a031e30_74;
v000001ce0a031e30_75 .array/port v000001ce0a031e30, 75;
v000001ce0a031e30_76 .array/port v000001ce0a031e30, 76;
v000001ce0a031e30_77 .array/port v000001ce0a031e30, 77;
v000001ce0a031e30_78 .array/port v000001ce0a031e30, 78;
E_000001ce0a0380c0/19 .event anyedge, v000001ce0a031e30_75, v000001ce0a031e30_76, v000001ce0a031e30_77, v000001ce0a031e30_78;
v000001ce0a031e30_79 .array/port v000001ce0a031e30, 79;
v000001ce0a031e30_80 .array/port v000001ce0a031e30, 80;
v000001ce0a031e30_81 .array/port v000001ce0a031e30, 81;
v000001ce0a031e30_82 .array/port v000001ce0a031e30, 82;
E_000001ce0a0380c0/20 .event anyedge, v000001ce0a031e30_79, v000001ce0a031e30_80, v000001ce0a031e30_81, v000001ce0a031e30_82;
v000001ce0a031e30_83 .array/port v000001ce0a031e30, 83;
v000001ce0a031e30_84 .array/port v000001ce0a031e30, 84;
v000001ce0a031e30_85 .array/port v000001ce0a031e30, 85;
v000001ce0a031e30_86 .array/port v000001ce0a031e30, 86;
E_000001ce0a0380c0/21 .event anyedge, v000001ce0a031e30_83, v000001ce0a031e30_84, v000001ce0a031e30_85, v000001ce0a031e30_86;
v000001ce0a031e30_87 .array/port v000001ce0a031e30, 87;
v000001ce0a031e30_88 .array/port v000001ce0a031e30, 88;
v000001ce0a031e30_89 .array/port v000001ce0a031e30, 89;
v000001ce0a031e30_90 .array/port v000001ce0a031e30, 90;
E_000001ce0a0380c0/22 .event anyedge, v000001ce0a031e30_87, v000001ce0a031e30_88, v000001ce0a031e30_89, v000001ce0a031e30_90;
v000001ce0a031e30_91 .array/port v000001ce0a031e30, 91;
v000001ce0a031e30_92 .array/port v000001ce0a031e30, 92;
v000001ce0a031e30_93 .array/port v000001ce0a031e30, 93;
v000001ce0a031e30_94 .array/port v000001ce0a031e30, 94;
E_000001ce0a0380c0/23 .event anyedge, v000001ce0a031e30_91, v000001ce0a031e30_92, v000001ce0a031e30_93, v000001ce0a031e30_94;
v000001ce0a031e30_95 .array/port v000001ce0a031e30, 95;
v000001ce0a031e30_96 .array/port v000001ce0a031e30, 96;
v000001ce0a031e30_97 .array/port v000001ce0a031e30, 97;
v000001ce0a031e30_98 .array/port v000001ce0a031e30, 98;
E_000001ce0a0380c0/24 .event anyedge, v000001ce0a031e30_95, v000001ce0a031e30_96, v000001ce0a031e30_97, v000001ce0a031e30_98;
v000001ce0a031e30_99 .array/port v000001ce0a031e30, 99;
v000001ce0a031e30_100 .array/port v000001ce0a031e30, 100;
v000001ce0a031e30_101 .array/port v000001ce0a031e30, 101;
v000001ce0a031e30_102 .array/port v000001ce0a031e30, 102;
E_000001ce0a0380c0/25 .event anyedge, v000001ce0a031e30_99, v000001ce0a031e30_100, v000001ce0a031e30_101, v000001ce0a031e30_102;
v000001ce0a031e30_103 .array/port v000001ce0a031e30, 103;
v000001ce0a031e30_104 .array/port v000001ce0a031e30, 104;
v000001ce0a031e30_105 .array/port v000001ce0a031e30, 105;
v000001ce0a031e30_106 .array/port v000001ce0a031e30, 106;
E_000001ce0a0380c0/26 .event anyedge, v000001ce0a031e30_103, v000001ce0a031e30_104, v000001ce0a031e30_105, v000001ce0a031e30_106;
v000001ce0a031e30_107 .array/port v000001ce0a031e30, 107;
v000001ce0a031e30_108 .array/port v000001ce0a031e30, 108;
v000001ce0a031e30_109 .array/port v000001ce0a031e30, 109;
v000001ce0a031e30_110 .array/port v000001ce0a031e30, 110;
E_000001ce0a0380c0/27 .event anyedge, v000001ce0a031e30_107, v000001ce0a031e30_108, v000001ce0a031e30_109, v000001ce0a031e30_110;
v000001ce0a031e30_111 .array/port v000001ce0a031e30, 111;
v000001ce0a031e30_112 .array/port v000001ce0a031e30, 112;
v000001ce0a031e30_113 .array/port v000001ce0a031e30, 113;
v000001ce0a031e30_114 .array/port v000001ce0a031e30, 114;
E_000001ce0a0380c0/28 .event anyedge, v000001ce0a031e30_111, v000001ce0a031e30_112, v000001ce0a031e30_113, v000001ce0a031e30_114;
v000001ce0a031e30_115 .array/port v000001ce0a031e30, 115;
v000001ce0a031e30_116 .array/port v000001ce0a031e30, 116;
v000001ce0a031e30_117 .array/port v000001ce0a031e30, 117;
v000001ce0a031e30_118 .array/port v000001ce0a031e30, 118;
E_000001ce0a0380c0/29 .event anyedge, v000001ce0a031e30_115, v000001ce0a031e30_116, v000001ce0a031e30_117, v000001ce0a031e30_118;
v000001ce0a031e30_119 .array/port v000001ce0a031e30, 119;
v000001ce0a031e30_120 .array/port v000001ce0a031e30, 120;
v000001ce0a031e30_121 .array/port v000001ce0a031e30, 121;
v000001ce0a031e30_122 .array/port v000001ce0a031e30, 122;
E_000001ce0a0380c0/30 .event anyedge, v000001ce0a031e30_119, v000001ce0a031e30_120, v000001ce0a031e30_121, v000001ce0a031e30_122;
v000001ce0a031e30_123 .array/port v000001ce0a031e30, 123;
v000001ce0a031e30_124 .array/port v000001ce0a031e30, 124;
v000001ce0a031e30_125 .array/port v000001ce0a031e30, 125;
v000001ce0a031e30_126 .array/port v000001ce0a031e30, 126;
E_000001ce0a0380c0/31 .event anyedge, v000001ce0a031e30_123, v000001ce0a031e30_124, v000001ce0a031e30_125, v000001ce0a031e30_126;
v000001ce0a031e30_127 .array/port v000001ce0a031e30, 127;
v000001ce0a031e30_128 .array/port v000001ce0a031e30, 128;
v000001ce0a031e30_129 .array/port v000001ce0a031e30, 129;
v000001ce0a031e30_130 .array/port v000001ce0a031e30, 130;
E_000001ce0a0380c0/32 .event anyedge, v000001ce0a031e30_127, v000001ce0a031e30_128, v000001ce0a031e30_129, v000001ce0a031e30_130;
v000001ce0a031e30_131 .array/port v000001ce0a031e30, 131;
v000001ce0a031e30_132 .array/port v000001ce0a031e30, 132;
v000001ce0a031e30_133 .array/port v000001ce0a031e30, 133;
v000001ce0a031e30_134 .array/port v000001ce0a031e30, 134;
E_000001ce0a0380c0/33 .event anyedge, v000001ce0a031e30_131, v000001ce0a031e30_132, v000001ce0a031e30_133, v000001ce0a031e30_134;
v000001ce0a031e30_135 .array/port v000001ce0a031e30, 135;
v000001ce0a031e30_136 .array/port v000001ce0a031e30, 136;
v000001ce0a031e30_137 .array/port v000001ce0a031e30, 137;
v000001ce0a031e30_138 .array/port v000001ce0a031e30, 138;
E_000001ce0a0380c0/34 .event anyedge, v000001ce0a031e30_135, v000001ce0a031e30_136, v000001ce0a031e30_137, v000001ce0a031e30_138;
v000001ce0a031e30_139 .array/port v000001ce0a031e30, 139;
v000001ce0a031e30_140 .array/port v000001ce0a031e30, 140;
v000001ce0a031e30_141 .array/port v000001ce0a031e30, 141;
v000001ce0a031e30_142 .array/port v000001ce0a031e30, 142;
E_000001ce0a0380c0/35 .event anyedge, v000001ce0a031e30_139, v000001ce0a031e30_140, v000001ce0a031e30_141, v000001ce0a031e30_142;
v000001ce0a031e30_143 .array/port v000001ce0a031e30, 143;
v000001ce0a031e30_144 .array/port v000001ce0a031e30, 144;
v000001ce0a031e30_145 .array/port v000001ce0a031e30, 145;
v000001ce0a031e30_146 .array/port v000001ce0a031e30, 146;
E_000001ce0a0380c0/36 .event anyedge, v000001ce0a031e30_143, v000001ce0a031e30_144, v000001ce0a031e30_145, v000001ce0a031e30_146;
v000001ce0a031e30_147 .array/port v000001ce0a031e30, 147;
v000001ce0a031e30_148 .array/port v000001ce0a031e30, 148;
v000001ce0a031e30_149 .array/port v000001ce0a031e30, 149;
v000001ce0a031e30_150 .array/port v000001ce0a031e30, 150;
E_000001ce0a0380c0/37 .event anyedge, v000001ce0a031e30_147, v000001ce0a031e30_148, v000001ce0a031e30_149, v000001ce0a031e30_150;
v000001ce0a031e30_151 .array/port v000001ce0a031e30, 151;
v000001ce0a031e30_152 .array/port v000001ce0a031e30, 152;
v000001ce0a031e30_153 .array/port v000001ce0a031e30, 153;
v000001ce0a031e30_154 .array/port v000001ce0a031e30, 154;
E_000001ce0a0380c0/38 .event anyedge, v000001ce0a031e30_151, v000001ce0a031e30_152, v000001ce0a031e30_153, v000001ce0a031e30_154;
v000001ce0a031e30_155 .array/port v000001ce0a031e30, 155;
v000001ce0a031e30_156 .array/port v000001ce0a031e30, 156;
v000001ce0a031e30_157 .array/port v000001ce0a031e30, 157;
v000001ce0a031e30_158 .array/port v000001ce0a031e30, 158;
E_000001ce0a0380c0/39 .event anyedge, v000001ce0a031e30_155, v000001ce0a031e30_156, v000001ce0a031e30_157, v000001ce0a031e30_158;
v000001ce0a031e30_159 .array/port v000001ce0a031e30, 159;
v000001ce0a031e30_160 .array/port v000001ce0a031e30, 160;
v000001ce0a031e30_161 .array/port v000001ce0a031e30, 161;
v000001ce0a031e30_162 .array/port v000001ce0a031e30, 162;
E_000001ce0a0380c0/40 .event anyedge, v000001ce0a031e30_159, v000001ce0a031e30_160, v000001ce0a031e30_161, v000001ce0a031e30_162;
v000001ce0a031e30_163 .array/port v000001ce0a031e30, 163;
v000001ce0a031e30_164 .array/port v000001ce0a031e30, 164;
v000001ce0a031e30_165 .array/port v000001ce0a031e30, 165;
v000001ce0a031e30_166 .array/port v000001ce0a031e30, 166;
E_000001ce0a0380c0/41 .event anyedge, v000001ce0a031e30_163, v000001ce0a031e30_164, v000001ce0a031e30_165, v000001ce0a031e30_166;
v000001ce0a031e30_167 .array/port v000001ce0a031e30, 167;
v000001ce0a031e30_168 .array/port v000001ce0a031e30, 168;
v000001ce0a031e30_169 .array/port v000001ce0a031e30, 169;
v000001ce0a031e30_170 .array/port v000001ce0a031e30, 170;
E_000001ce0a0380c0/42 .event anyedge, v000001ce0a031e30_167, v000001ce0a031e30_168, v000001ce0a031e30_169, v000001ce0a031e30_170;
v000001ce0a031e30_171 .array/port v000001ce0a031e30, 171;
v000001ce0a031e30_172 .array/port v000001ce0a031e30, 172;
v000001ce0a031e30_173 .array/port v000001ce0a031e30, 173;
v000001ce0a031e30_174 .array/port v000001ce0a031e30, 174;
E_000001ce0a0380c0/43 .event anyedge, v000001ce0a031e30_171, v000001ce0a031e30_172, v000001ce0a031e30_173, v000001ce0a031e30_174;
v000001ce0a031e30_175 .array/port v000001ce0a031e30, 175;
v000001ce0a031e30_176 .array/port v000001ce0a031e30, 176;
v000001ce0a031e30_177 .array/port v000001ce0a031e30, 177;
v000001ce0a031e30_178 .array/port v000001ce0a031e30, 178;
E_000001ce0a0380c0/44 .event anyedge, v000001ce0a031e30_175, v000001ce0a031e30_176, v000001ce0a031e30_177, v000001ce0a031e30_178;
v000001ce0a031e30_179 .array/port v000001ce0a031e30, 179;
v000001ce0a031e30_180 .array/port v000001ce0a031e30, 180;
v000001ce0a031e30_181 .array/port v000001ce0a031e30, 181;
v000001ce0a031e30_182 .array/port v000001ce0a031e30, 182;
E_000001ce0a0380c0/45 .event anyedge, v000001ce0a031e30_179, v000001ce0a031e30_180, v000001ce0a031e30_181, v000001ce0a031e30_182;
v000001ce0a031e30_183 .array/port v000001ce0a031e30, 183;
v000001ce0a031e30_184 .array/port v000001ce0a031e30, 184;
v000001ce0a031e30_185 .array/port v000001ce0a031e30, 185;
v000001ce0a031e30_186 .array/port v000001ce0a031e30, 186;
E_000001ce0a0380c0/46 .event anyedge, v000001ce0a031e30_183, v000001ce0a031e30_184, v000001ce0a031e30_185, v000001ce0a031e30_186;
v000001ce0a031e30_187 .array/port v000001ce0a031e30, 187;
v000001ce0a031e30_188 .array/port v000001ce0a031e30, 188;
v000001ce0a031e30_189 .array/port v000001ce0a031e30, 189;
v000001ce0a031e30_190 .array/port v000001ce0a031e30, 190;
E_000001ce0a0380c0/47 .event anyedge, v000001ce0a031e30_187, v000001ce0a031e30_188, v000001ce0a031e30_189, v000001ce0a031e30_190;
v000001ce0a031e30_191 .array/port v000001ce0a031e30, 191;
v000001ce0a031e30_192 .array/port v000001ce0a031e30, 192;
v000001ce0a031e30_193 .array/port v000001ce0a031e30, 193;
v000001ce0a031e30_194 .array/port v000001ce0a031e30, 194;
E_000001ce0a0380c0/48 .event anyedge, v000001ce0a031e30_191, v000001ce0a031e30_192, v000001ce0a031e30_193, v000001ce0a031e30_194;
v000001ce0a031e30_195 .array/port v000001ce0a031e30, 195;
v000001ce0a031e30_196 .array/port v000001ce0a031e30, 196;
v000001ce0a031e30_197 .array/port v000001ce0a031e30, 197;
v000001ce0a031e30_198 .array/port v000001ce0a031e30, 198;
E_000001ce0a0380c0/49 .event anyedge, v000001ce0a031e30_195, v000001ce0a031e30_196, v000001ce0a031e30_197, v000001ce0a031e30_198;
v000001ce0a031e30_199 .array/port v000001ce0a031e30, 199;
v000001ce0a031e30_200 .array/port v000001ce0a031e30, 200;
v000001ce0a031e30_201 .array/port v000001ce0a031e30, 201;
v000001ce0a031e30_202 .array/port v000001ce0a031e30, 202;
E_000001ce0a0380c0/50 .event anyedge, v000001ce0a031e30_199, v000001ce0a031e30_200, v000001ce0a031e30_201, v000001ce0a031e30_202;
v000001ce0a031e30_203 .array/port v000001ce0a031e30, 203;
v000001ce0a031e30_204 .array/port v000001ce0a031e30, 204;
v000001ce0a031e30_205 .array/port v000001ce0a031e30, 205;
v000001ce0a031e30_206 .array/port v000001ce0a031e30, 206;
E_000001ce0a0380c0/51 .event anyedge, v000001ce0a031e30_203, v000001ce0a031e30_204, v000001ce0a031e30_205, v000001ce0a031e30_206;
v000001ce0a031e30_207 .array/port v000001ce0a031e30, 207;
v000001ce0a031e30_208 .array/port v000001ce0a031e30, 208;
v000001ce0a031e30_209 .array/port v000001ce0a031e30, 209;
v000001ce0a031e30_210 .array/port v000001ce0a031e30, 210;
E_000001ce0a0380c0/52 .event anyedge, v000001ce0a031e30_207, v000001ce0a031e30_208, v000001ce0a031e30_209, v000001ce0a031e30_210;
v000001ce0a031e30_211 .array/port v000001ce0a031e30, 211;
v000001ce0a031e30_212 .array/port v000001ce0a031e30, 212;
v000001ce0a031e30_213 .array/port v000001ce0a031e30, 213;
v000001ce0a031e30_214 .array/port v000001ce0a031e30, 214;
E_000001ce0a0380c0/53 .event anyedge, v000001ce0a031e30_211, v000001ce0a031e30_212, v000001ce0a031e30_213, v000001ce0a031e30_214;
v000001ce0a031e30_215 .array/port v000001ce0a031e30, 215;
v000001ce0a031e30_216 .array/port v000001ce0a031e30, 216;
v000001ce0a031e30_217 .array/port v000001ce0a031e30, 217;
v000001ce0a031e30_218 .array/port v000001ce0a031e30, 218;
E_000001ce0a0380c0/54 .event anyedge, v000001ce0a031e30_215, v000001ce0a031e30_216, v000001ce0a031e30_217, v000001ce0a031e30_218;
v000001ce0a031e30_219 .array/port v000001ce0a031e30, 219;
v000001ce0a031e30_220 .array/port v000001ce0a031e30, 220;
v000001ce0a031e30_221 .array/port v000001ce0a031e30, 221;
v000001ce0a031e30_222 .array/port v000001ce0a031e30, 222;
E_000001ce0a0380c0/55 .event anyedge, v000001ce0a031e30_219, v000001ce0a031e30_220, v000001ce0a031e30_221, v000001ce0a031e30_222;
v000001ce0a031e30_223 .array/port v000001ce0a031e30, 223;
v000001ce0a031e30_224 .array/port v000001ce0a031e30, 224;
v000001ce0a031e30_225 .array/port v000001ce0a031e30, 225;
v000001ce0a031e30_226 .array/port v000001ce0a031e30, 226;
E_000001ce0a0380c0/56 .event anyedge, v000001ce0a031e30_223, v000001ce0a031e30_224, v000001ce0a031e30_225, v000001ce0a031e30_226;
v000001ce0a031e30_227 .array/port v000001ce0a031e30, 227;
v000001ce0a031e30_228 .array/port v000001ce0a031e30, 228;
v000001ce0a031e30_229 .array/port v000001ce0a031e30, 229;
v000001ce0a031e30_230 .array/port v000001ce0a031e30, 230;
E_000001ce0a0380c0/57 .event anyedge, v000001ce0a031e30_227, v000001ce0a031e30_228, v000001ce0a031e30_229, v000001ce0a031e30_230;
v000001ce0a031e30_231 .array/port v000001ce0a031e30, 231;
v000001ce0a031e30_232 .array/port v000001ce0a031e30, 232;
v000001ce0a031e30_233 .array/port v000001ce0a031e30, 233;
v000001ce0a031e30_234 .array/port v000001ce0a031e30, 234;
E_000001ce0a0380c0/58 .event anyedge, v000001ce0a031e30_231, v000001ce0a031e30_232, v000001ce0a031e30_233, v000001ce0a031e30_234;
v000001ce0a031e30_235 .array/port v000001ce0a031e30, 235;
v000001ce0a031e30_236 .array/port v000001ce0a031e30, 236;
v000001ce0a031e30_237 .array/port v000001ce0a031e30, 237;
v000001ce0a031e30_238 .array/port v000001ce0a031e30, 238;
E_000001ce0a0380c0/59 .event anyedge, v000001ce0a031e30_235, v000001ce0a031e30_236, v000001ce0a031e30_237, v000001ce0a031e30_238;
v000001ce0a031e30_239 .array/port v000001ce0a031e30, 239;
v000001ce0a031e30_240 .array/port v000001ce0a031e30, 240;
v000001ce0a031e30_241 .array/port v000001ce0a031e30, 241;
v000001ce0a031e30_242 .array/port v000001ce0a031e30, 242;
E_000001ce0a0380c0/60 .event anyedge, v000001ce0a031e30_239, v000001ce0a031e30_240, v000001ce0a031e30_241, v000001ce0a031e30_242;
v000001ce0a031e30_243 .array/port v000001ce0a031e30, 243;
v000001ce0a031e30_244 .array/port v000001ce0a031e30, 244;
v000001ce0a031e30_245 .array/port v000001ce0a031e30, 245;
v000001ce0a031e30_246 .array/port v000001ce0a031e30, 246;
E_000001ce0a0380c0/61 .event anyedge, v000001ce0a031e30_243, v000001ce0a031e30_244, v000001ce0a031e30_245, v000001ce0a031e30_246;
v000001ce0a031e30_247 .array/port v000001ce0a031e30, 247;
v000001ce0a031e30_248 .array/port v000001ce0a031e30, 248;
v000001ce0a031e30_249 .array/port v000001ce0a031e30, 249;
v000001ce0a031e30_250 .array/port v000001ce0a031e30, 250;
E_000001ce0a0380c0/62 .event anyedge, v000001ce0a031e30_247, v000001ce0a031e30_248, v000001ce0a031e30_249, v000001ce0a031e30_250;
v000001ce0a031e30_251 .array/port v000001ce0a031e30, 251;
v000001ce0a031e30_252 .array/port v000001ce0a031e30, 252;
v000001ce0a031e30_253 .array/port v000001ce0a031e30, 253;
v000001ce0a031e30_254 .array/port v000001ce0a031e30, 254;
E_000001ce0a0380c0/63 .event anyedge, v000001ce0a031e30_251, v000001ce0a031e30_252, v000001ce0a031e30_253, v000001ce0a031e30_254;
v000001ce0a031e30_255 .array/port v000001ce0a031e30, 255;
E_000001ce0a0380c0/64 .event anyedge, v000001ce0a031e30_255;
E_000001ce0a0380c0 .event/or E_000001ce0a0380c0/0, E_000001ce0a0380c0/1, E_000001ce0a0380c0/2, E_000001ce0a0380c0/3, E_000001ce0a0380c0/4, E_000001ce0a0380c0/5, E_000001ce0a0380c0/6, E_000001ce0a0380c0/7, E_000001ce0a0380c0/8, E_000001ce0a0380c0/9, E_000001ce0a0380c0/10, E_000001ce0a0380c0/11, E_000001ce0a0380c0/12, E_000001ce0a0380c0/13, E_000001ce0a0380c0/14, E_000001ce0a0380c0/15, E_000001ce0a0380c0/16, E_000001ce0a0380c0/17, E_000001ce0a0380c0/18, E_000001ce0a0380c0/19, E_000001ce0a0380c0/20, E_000001ce0a0380c0/21, E_000001ce0a0380c0/22, E_000001ce0a0380c0/23, E_000001ce0a0380c0/24, E_000001ce0a0380c0/25, E_000001ce0a0380c0/26, E_000001ce0a0380c0/27, E_000001ce0a0380c0/28, E_000001ce0a0380c0/29, E_000001ce0a0380c0/30, E_000001ce0a0380c0/31, E_000001ce0a0380c0/32, E_000001ce0a0380c0/33, E_000001ce0a0380c0/34, E_000001ce0a0380c0/35, E_000001ce0a0380c0/36, E_000001ce0a0380c0/37, E_000001ce0a0380c0/38, E_000001ce0a0380c0/39, E_000001ce0a0380c0/40, E_000001ce0a0380c0/41, E_000001ce0a0380c0/42, E_000001ce0a0380c0/43, E_000001ce0a0380c0/44, E_000001ce0a0380c0/45, E_000001ce0a0380c0/46, E_000001ce0a0380c0/47, E_000001ce0a0380c0/48, E_000001ce0a0380c0/49, E_000001ce0a0380c0/50, E_000001ce0a0380c0/51, E_000001ce0a0380c0/52, E_000001ce0a0380c0/53, E_000001ce0a0380c0/54, E_000001ce0a0380c0/55, E_000001ce0a0380c0/56, E_000001ce0a0380c0/57, E_000001ce0a0380c0/58, E_000001ce0a0380c0/59, E_000001ce0a0380c0/60, E_000001ce0a0380c0/61, E_000001ce0a0380c0/62, E_000001ce0a0380c0/63, E_000001ce0a0380c0/64;
S_000001ce0a021e10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 12, 4 12 0, S_000001ce0a041610;
 .timescale 0 0;
v000001ce0a031570_0 .var/i "i", 31 0;
S_000001ce0a021fa0 .scope module, "processor" "risc_core" 2 20, 5 6 0, S_000001ce0a03ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "instr_addr";
    .port_info 3 /INPUT 16 "instr_data";
    .port_info 4 /OUTPUT 8 "data_addr";
    .port_info 5 /OUTPUT 1 "data_write";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /INPUT 8 "data_in";
L_000001ce0a035340 .functor AND 1, L_000001ce0a0a58f0, L_000001ce0a0a46d0, C4<1>, C4<1>;
L_000001ce0a0353b0 .functor BUFZ 8, v000001ce0a032830_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ce0a035e30 .functor BUFZ 8, L_000001ce0a035260, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ce0a0a17f0_0 .net "alu_op", 1 0, L_000001ce0a0a5030;  1 drivers
v000001ce0a0a1c50_0 .net "alu_result", 7 0, v000001ce0a032830_0;  1 drivers
v000001ce0a0a1890_0 .net "alu_src", 0 0, L_000001ce0a0352d0;  1 drivers
v000001ce0a0a0e90_0 .net "branch", 0 0, L_000001ce0a0a58f0;  1 drivers
v000001ce0a0a2330_0 .net "clk", 0 0, o000001ce0a04c9d8;  alias, 0 drivers
v000001ce0a0a2510_0 .net "data_addr", 7 0, L_000001ce0a0353b0;  alias, 1 drivers
v000001ce0a0a25b0_0 .net "data_in", 7 0, L_000001ce0a035b90;  alias, 1 drivers
v000001ce0a0a2790_0 .net "data_out", 7 0, L_000001ce0a035e30;  alias, 1 drivers
v000001ce0a0a2650_0 .net "data_write", 0 0, L_000001ce0a0a4f90;  alias, 1 drivers
v000001ce0a0a0c10_0 .net "immediate", 7 0, L_000001ce0a0a4950;  1 drivers
v000001ce0a0a0fd0_0 .net "instr_addr", 7 0, v000001ce0a0a1430_0;  alias, 1 drivers
v000001ce0a0a1110_0 .net "instr_data", 15 0, v000001ce0a032bf0_0;  alias, 1 drivers
v000001ce0a0a11b0_0 .net "jump", 0 0, L_000001ce0a0a5530;  1 drivers
v000001ce0a0a14d0_0 .net "mem_to_reg", 0 0, L_000001ce0a0a3f50;  1 drivers
v000001ce0a0a16b0_0 .net "opcode", 3 0, L_000001ce0a0a4310;  1 drivers
v000001ce0a0a1750_0 .net "rd", 1 0, L_000001ce0a0a4a90;  1 drivers
v000001ce0a0a4090_0 .net "reg_data1", 7 0, L_000001ce0a0351f0;  1 drivers
v000001ce0a0a4b30_0 .net "reg_data2", 7 0, L_000001ce0a035260;  1 drivers
v000001ce0a0a4270_0 .net "reg_write", 0 0, L_000001ce0a035ce0;  1 drivers
v000001ce0a0a3c30_0 .net "reset", 0 0, o000001ce0a04ca98;  alias, 0 drivers
v000001ce0a0a3eb0_0 .net "rs", 1 0, L_000001ce0a0a4d10;  1 drivers
v000001ce0a0a5670_0 .net "rt", 1 0, L_000001ce0a0a52b0;  1 drivers
v000001ce0a0a3e10_0 .net "zero_flag", 0 0, L_000001ce0a0a46d0;  1 drivers
L_000001ce0a0a4310 .part v000001ce0a032bf0_0, 12, 4;
L_000001ce0a0a4d10 .part v000001ce0a032bf0_0, 10, 2;
L_000001ce0a0a52b0 .part v000001ce0a032bf0_0, 8, 2;
L_000001ce0a0a4a90 .part v000001ce0a032bf0_0, 6, 2;
L_000001ce0a0a4950 .part v000001ce0a032bf0_0, 0, 8;
L_000001ce0a0a4e50 .functor MUXZ 8, v000001ce0a032830_0, L_000001ce0a035b90, L_000001ce0a0a3f50, C4<>;
L_000001ce0a0a44f0 .functor MUXZ 8, L_000001ce0a035260, L_000001ce0a0a4950, L_000001ce0a0352d0, C4<>;
S_000001ce0a022130 .scope module, "alu_unit" "alu" 5 68, 6 1 0, S_000001ce0a021fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 2 "alu_op";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001ce0a0c0430 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ce0a032a10_0 .net/2u *"_ivl_0", 7 0, L_000001ce0a0c0430;  1 drivers
v000001ce0a032b50_0 .net "a", 7 0, L_000001ce0a0351f0;  alias, 1 drivers
v000001ce0a031250_0 .net "alu_op", 1 0, L_000001ce0a0a5030;  alias, 1 drivers
v000001ce0a031ed0_0 .net "b", 7 0, L_000001ce0a0a44f0;  1 drivers
v000001ce0a032830_0 .var "result", 7 0;
v000001ce0a032150_0 .net "zero", 0 0, L_000001ce0a0a46d0;  alias, 1 drivers
E_000001ce0a037d40 .event anyedge, v000001ce0a031250_0, v000001ce0a032b50_0, v000001ce0a031ed0_0;
L_000001ce0a0a46d0 .cmp/eq 8, v000001ce0a032830_0, L_000001ce0a0c0430;
S_000001ce0a015360 .scope module, "ctrl" "control_unit" 5 43, 7 1 0, S_000001ce0a021fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "mem_to_reg";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 2 "alu_op";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 1 "data_write";
P_000001ce0a0154f0 .param/l "OP_ADD" 1 7 13, C4<0000>;
P_000001ce0a015528 .param/l "OP_BEQ" 1 7 17, C4<0100>;
P_000001ce0a015560 .param/l "OP_JMP" 1 7 18, C4<0101>;
P_000001ce0a015598 .param/l "OP_LW" 1 7 15, C4<0010>;
P_000001ce0a0155d0 .param/l "OP_SUB" 1 7 14, C4<0001>;
P_000001ce0a015608 .param/l "OP_SW" 1 7 16, C4<0011>;
L_000001ce0a035880 .functor OR 1, L_000001ce0a0a3ff0, L_000001ce0a0a4c70, C4<0>, C4<0>;
L_000001ce0a035ce0 .functor OR 1, L_000001ce0a035880, L_000001ce0a0a5490, C4<0>, C4<0>;
L_000001ce0a0352d0 .functor OR 1, L_000001ce0a0a3cd0, L_000001ce0a0a5350, C4<0>, C4<0>;
L_000001ce0a0c0088 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ce0a031610_0 .net/2u *"_ivl_0", 3 0, L_000001ce0a0c0088;  1 drivers
L_000001ce0a0c0118 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001ce0a032c90_0 .net/2u *"_ivl_10", 3 0, L_000001ce0a0c0118;  1 drivers
v000001ce0a0317f0_0 .net *"_ivl_12", 0 0, L_000001ce0a0a5490;  1 drivers
L_000001ce0a0c0160 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001ce0a031f70_0 .net/2u *"_ivl_16", 3 0, L_000001ce0a0c0160;  1 drivers
v000001ce0a031b10_0 .net *"_ivl_18", 0 0, L_000001ce0a0a3cd0;  1 drivers
v000001ce0a0316b0_0 .net *"_ivl_2", 0 0, L_000001ce0a0a3ff0;  1 drivers
L_000001ce0a0c01a8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001ce0a031890_0 .net/2u *"_ivl_20", 3 0, L_000001ce0a0c01a8;  1 drivers
v000001ce0a032330_0 .net *"_ivl_22", 0 0, L_000001ce0a0a5350;  1 drivers
L_000001ce0a0c01f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001ce0a032d30_0 .net/2u *"_ivl_26", 3 0, L_000001ce0a0c01f0;  1 drivers
L_000001ce0a0c0238 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001ce0a032dd0_0 .net/2u *"_ivl_30", 3 0, L_000001ce0a0c0238;  1 drivers
L_000001ce0a0c0280 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001ce0a030fd0_0 .net/2u *"_ivl_34", 3 0, L_000001ce0a0c0280;  1 drivers
L_000001ce0a0c02c8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001ce0a0312f0_0 .net/2u *"_ivl_38", 3 0, L_000001ce0a0c02c8;  1 drivers
L_000001ce0a0c00d0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001ce0a031110_0 .net/2u *"_ivl_4", 3 0, L_000001ce0a0c00d0;  1 drivers
L_000001ce0a0c0310 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001ce0a0323d0_0 .net/2u *"_ivl_44", 3 0, L_000001ce0a0c0310;  1 drivers
v000001ce0a032470_0 .net *"_ivl_46", 0 0, L_000001ce0a0a55d0;  1 drivers
L_000001ce0a0c0358 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001ce0a032650_0 .net/2u *"_ivl_51", 3 0, L_000001ce0a0c0358;  1 drivers
v000001ce0a0326f0_0 .net *"_ivl_53", 0 0, L_000001ce0a0a41d0;  1 drivers
v000001ce0a0a1a70_0 .net *"_ivl_6", 0 0, L_000001ce0a0a4c70;  1 drivers
v000001ce0a0a1570_0 .net *"_ivl_8", 0 0, L_000001ce0a035880;  1 drivers
v000001ce0a0a1610_0 .net "alu_op", 1 0, L_000001ce0a0a5030;  alias, 1 drivers
v000001ce0a0a1070_0 .net "alu_src", 0 0, L_000001ce0a0352d0;  alias, 1 drivers
v000001ce0a0a1390_0 .net "branch", 0 0, L_000001ce0a0a58f0;  alias, 1 drivers
v000001ce0a0a28d0_0 .net "data_write", 0 0, L_000001ce0a0a4f90;  alias, 1 drivers
v000001ce0a0a26f0_0 .net "jump", 0 0, L_000001ce0a0a5530;  alias, 1 drivers
v000001ce0a0a2010_0 .net "mem_to_reg", 0 0, L_000001ce0a0a3f50;  alias, 1 drivers
v000001ce0a0a0a30_0 .net "opcode", 3 0, L_000001ce0a0a4310;  alias, 1 drivers
v000001ce0a0a1bb0_0 .net "reg_write", 0 0, L_000001ce0a035ce0;  alias, 1 drivers
L_000001ce0a0a3ff0 .cmp/eq 4, L_000001ce0a0a4310, L_000001ce0a0c0088;
L_000001ce0a0a4c70 .cmp/eq 4, L_000001ce0a0a4310, L_000001ce0a0c00d0;
L_000001ce0a0a5490 .cmp/eq 4, L_000001ce0a0a4310, L_000001ce0a0c0118;
L_000001ce0a0a3cd0 .cmp/eq 4, L_000001ce0a0a4310, L_000001ce0a0c0160;
L_000001ce0a0a5350 .cmp/eq 4, L_000001ce0a0a4310, L_000001ce0a0c01a8;
L_000001ce0a0a3f50 .cmp/eq 4, L_000001ce0a0a4310, L_000001ce0a0c01f0;
L_000001ce0a0a4f90 .cmp/eq 4, L_000001ce0a0a4310, L_000001ce0a0c0238;
L_000001ce0a0a58f0 .cmp/eq 4, L_000001ce0a0a4310, L_000001ce0a0c0280;
L_000001ce0a0a5530 .cmp/eq 4, L_000001ce0a0a4310, L_000001ce0a0c02c8;
L_000001ce0a0a55d0 .cmp/eq 4, L_000001ce0a0a4310, L_000001ce0a0c0310;
L_000001ce0a0a5030 .concat8 [ 1 1 0 0], L_000001ce0a0a41d0, L_000001ce0a0a55d0;
L_000001ce0a0a41d0 .cmp/eq 4, L_000001ce0a0a4310, L_000001ce0a0c0358;
S_000001ce0a012500 .scope module, "pc" "program_counter" 5 77, 8 1 0, S_000001ce0a021fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 8 "immediate";
    .port_info 5 /OUTPUT 8 "pc";
v000001ce0a0a0cb0_0 .net "branch", 0 0, L_000001ce0a035340;  1 drivers
v000001ce0a0a12f0_0 .net "clk", 0 0, o000001ce0a04c9d8;  alias, 0 drivers
v000001ce0a0a0f30_0 .net "immediate", 7 0, L_000001ce0a0a4950;  alias, 1 drivers
v000001ce0a0a20b0_0 .net "jump", 0 0, L_000001ce0a0a5530;  alias, 1 drivers
v000001ce0a0a1430_0 .var "pc", 7 0;
v000001ce0a0a2150_0 .net "reset", 0 0, o000001ce0a04ca98;  alias, 0 drivers
S_000001ce0a012690 .scope module, "reg_file" "register_file" 5 55, 9 1 0, S_000001ce0a021fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 2 "read_reg1";
    .port_info 4 /INPUT 2 "read_reg2";
    .port_info 5 /INPUT 2 "write_reg";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
L_000001ce0a0351f0 .functor BUFZ 8, L_000001ce0a0a43b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ce0a035260 .functor BUFZ 8, L_000001ce0a0a4db0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ce0a0a0d50_0 .net *"_ivl_0", 7 0, L_000001ce0a0a43b0;  1 drivers
v000001ce0a0a23d0_0 .net *"_ivl_10", 3 0, L_000001ce0a0a4590;  1 drivers
L_000001ce0a0c03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ce0a0a2830_0 .net *"_ivl_13", 1 0, L_000001ce0a0c03e8;  1 drivers
v000001ce0a0a2290_0 .net *"_ivl_2", 3 0, L_000001ce0a0a5710;  1 drivers
L_000001ce0a0c03a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ce0a0a1250_0 .net *"_ivl_5", 1 0, L_000001ce0a0c03a0;  1 drivers
v000001ce0a0a1d90_0 .net *"_ivl_8", 7 0, L_000001ce0a0a4db0;  1 drivers
v000001ce0a0a2470_0 .net "clk", 0 0, o000001ce0a04c9d8;  alias, 0 drivers
v000001ce0a0a0ad0_0 .var/i "i", 31 0;
v000001ce0a0a1e30_0 .net "read_data1", 7 0, L_000001ce0a0351f0;  alias, 1 drivers
v000001ce0a0a1cf0_0 .net "read_data2", 7 0, L_000001ce0a035260;  alias, 1 drivers
v000001ce0a0a0b70_0 .net "read_reg1", 1 0, L_000001ce0a0a4d10;  alias, 1 drivers
v000001ce0a0a1b10_0 .net "read_reg2", 1 0, L_000001ce0a0a52b0;  alias, 1 drivers
v000001ce0a0a0df0_0 .net "reg_write", 0 0, L_000001ce0a035ce0;  alias, 1 drivers
v000001ce0a0a1930 .array "registers", 3 0, 7 0;
v000001ce0a0a19d0_0 .net "reset", 0 0, o000001ce0a04ca98;  alias, 0 drivers
v000001ce0a0a1ed0_0 .net "write_data", 7 0, L_000001ce0a0a4e50;  1 drivers
v000001ce0a0a1f70_0 .net "write_reg", 1 0, L_000001ce0a0a4a90;  alias, 1 drivers
L_000001ce0a0a43b0 .array/port v000001ce0a0a1930, L_000001ce0a0a5710;
L_000001ce0a0a5710 .concat [ 2 2 0 0], L_000001ce0a0a4d10, L_000001ce0a0c03a0;
L_000001ce0a0a4db0 .array/port v000001ce0a0a1930, L_000001ce0a0a4590;
L_000001ce0a0a4590 .concat [ 2 2 0 0], L_000001ce0a0a52b0, L_000001ce0a0c03e8;
    .scope S_000001ce0a012690;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0a0a0ad0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001ce0a0a0ad0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ce0a0a0ad0_0;
    %store/vec4a v000001ce0a0a1930, 4, 0;
    %load/vec4 v000001ce0a0a0ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0a0a0ad0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000001ce0a012690;
T_1 ;
    %wait E_000001ce0a037e40;
    %load/vec4 v000001ce0a0a19d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0a0a0ad0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001ce0a0a0ad0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001ce0a0a0ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce0a0a1930, 0, 4;
    %load/vec4 v000001ce0a0a0ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0a0a0ad0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ce0a0a0df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001ce0a0a1ed0_0;
    %load/vec4 v000001ce0a0a1f70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce0a0a1930, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ce0a022130;
T_2 ;
    %wait E_000001ce0a037d40;
    %load/vec4 v000001ce0a031250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000001ce0a032b50_0;
    %load/vec4 v000001ce0a031ed0_0;
    %add;
    %store/vec4 v000001ce0a032830_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000001ce0a032b50_0;
    %load/vec4 v000001ce0a031ed0_0;
    %sub;
    %store/vec4 v000001ce0a032830_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000001ce0a032b50_0;
    %load/vec4 v000001ce0a031ed0_0;
    %and;
    %store/vec4 v000001ce0a032830_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000001ce0a032b50_0;
    %load/vec4 v000001ce0a031ed0_0;
    %or;
    %store/vec4 v000001ce0a032830_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ce0a012500;
T_3 ;
    %wait E_000001ce0a037e40;
    %load/vec4 v000001ce0a0a2150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ce0a0a1430_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ce0a0a20b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001ce0a0a0f30_0;
    %assign/vec4 v000001ce0a0a1430_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001ce0a0a0cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001ce0a0a1430_0;
    %addi 1, 0, 8;
    %load/vec4 v000001ce0a0a0f30_0;
    %add;
    %assign/vec4 v000001ce0a0a1430_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001ce0a0a1430_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ce0a0a1430_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ce0a041610;
T_4 ;
    %fork t_1, S_000001ce0a021e10;
    %jmp t_0;
    .scope S_000001ce0a021e10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0a031570_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001ce0a031570_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001ce0a031570_0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %load/vec4 v000001ce0a031570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0a031570_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_000001ce0a041610;
t_0 %join;
    %pushi/vec4 8456, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %pushi/vec4 8713, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %pushi/vec4 8970, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %pushi/vec4 220, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %pushi/vec4 356, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %pushi/vec4 17660, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %pushi/vec4 13067, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %pushi/vec4 5120, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ce0a031e30, 4, 0;
    %end;
    .thread T_4;
    .scope S_000001ce0a041610;
T_5 ;
    %wait E_000001ce0a0380c0;
    %load/vec4 v000001ce0a0311b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ce0a031e30, 4;
    %store/vec4 v000001ce0a032bf0_0, 0, 16;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ce0a041480;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0a031c50_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001ce0a031c50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ce0a031c50_0;
    %store/vec4a v000001ce0a032290, 4, 0;
    %load/vec4 v000001ce0a031c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0a031c50_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000001ce0a041480;
T_7 ;
    %wait E_000001ce0a037e40;
    %load/vec4 v000001ce0a0319d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0a031c50_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001ce0a031c50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001ce0a031c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce0a032290, 0, 4;
    %load/vec4 v000001ce0a031c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0a031c50_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ce0a032010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001ce0a032ab0_0;
    %load/vec4 v000001ce0a031bb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce0a032290, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "risc_sysstem.v";
    "./memory/data_memory.v";
    "./memory/instr_memory.v";
    "./risc_core.v";
    "./core/alu.v";
    "./core/control_unit.v";
    "./core/program_counter.v";
    "./core/register_file.v";
