// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLBroadcast(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_in_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_in_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [4:0]  auto_in_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_in_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_in_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_in_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [6:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [6:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:367:18
);

  wire        _TLBroadcastTracker_3_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_3_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_3_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_3_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_3_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_3_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_3_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_3_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_3_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_3_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_3_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_3_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_3_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_3_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_2_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_2_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_2_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_2_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_2_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_2_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_2_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_2_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_2_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_1_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_1_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_1_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_1_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_1_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_1_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_1_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_1_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_1_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_cacheOH;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _filter_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_io_response_valid;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire [31:0] _filter_io_response_bits_address;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_io_response_bits_needT;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        auto_in_a_valid_0 = auto_in_a_valid;
  wire [2:0]  auto_in_a_bits_opcode_0 = auto_in_a_bits_opcode;
  wire [2:0]  auto_in_a_bits_param_0 = auto_in_a_bits_param;
  wire [2:0]  auto_in_a_bits_size_0 = auto_in_a_bits_size;
  wire [4:0]  auto_in_a_bits_source_0 = auto_in_a_bits_source;
  wire [31:0] auto_in_a_bits_address_0 = auto_in_a_bits_address;
  wire [7:0]  auto_in_a_bits_mask_0 = auto_in_a_bits_mask;
  wire [63:0] auto_in_a_bits_data_0 = auto_in_a_bits_data;
  wire        auto_in_a_bits_corrupt_0 = auto_in_a_bits_corrupt;
  wire        auto_in_b_ready_0 = auto_in_b_ready;
  wire        auto_in_c_valid_0 = auto_in_c_valid;
  wire [2:0]  auto_in_c_bits_opcode_0 = auto_in_c_bits_opcode;
  wire [2:0]  auto_in_c_bits_param_0 = auto_in_c_bits_param;
  wire [2:0]  auto_in_c_bits_size_0 = auto_in_c_bits_size;
  wire [4:0]  auto_in_c_bits_source_0 = auto_in_c_bits_source;
  wire [31:0] auto_in_c_bits_address_0 = auto_in_c_bits_address;
  wire [63:0] auto_in_c_bits_data_0 = auto_in_c_bits_data;
  wire        auto_in_c_bits_corrupt_0 = auto_in_c_bits_corrupt;
  wire        auto_in_d_ready_0 = auto_in_d_ready;
  wire        auto_in_e_valid_0 = auto_in_e_valid;
  wire [1:0]  auto_in_e_bits_sink_0 = auto_in_e_bits_sink;
  wire        auto_out_a_ready_0 = auto_out_a_ready;
  wire        auto_out_d_valid_0 = auto_out_d_valid;
  wire [2:0]  auto_out_d_bits_opcode_0 = auto_out_d_bits_opcode;
  wire [2:0]  auto_out_d_bits_size_0 = auto_out_d_bits_size;
  wire [6:0]  auto_out_d_bits_source_0 = auto_out_d_bits_source;
  wire        auto_out_d_bits_denied_0 = auto_out_d_bits_denied;
  wire [63:0] auto_out_d_bits_data_0 = auto_out_d_bits_data;
  wire        auto_out_d_bits_corrupt_0 = auto_out_d_bits_corrupt;
  wire        auto_in_e_ready = 1'h1;
  wire        nodeIn_e_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        d_allow = 1'h1;	// src/main/scala/tilelink/Broadcast.scala:127:25
  wire        putfull_bits_user_amba_prot_bufferable = 1'h1;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire        putfull_bits_user_amba_prot_modifiable = 1'h1;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire        putfull_bits_user_amba_prot_readalloc = 1'h1;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire        putfull_bits_user_amba_prot_writealloc = 1'h1;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire        putfull_bits_user_amba_prot_privileged = 1'h1;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire        putfull_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire        readys_0 = 1'h1;	// src/main/scala/tilelink/Arbiter.scala:68:27
  wire        opdata_2 = 1'h1;	// src/main/scala/tilelink/Edges.scala:93:28
  wire        readys_1_0 = 1'h1;	// src/main/scala/tilelink/Arbiter.scala:68:27
  wire        nodeIn_b_bits_legal = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        nodeIn_b_bits_b_mask_size = 1'h1;	// src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_mask_acc = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_1 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_2 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_3 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_4 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_5 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_size_2 = 1'h1;	// src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_mask_acc_6 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_7 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_8 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_9 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_10 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_11 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_12 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        nodeIn_b_bits_b_mask_acc_13 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire        responseCache = 1'h1;	// src/main/scala/tilelink/Broadcast.scala:267:59
  wire        auto_in_a_bits_user_amba_prot_bufferable = 1'h0;
  wire        auto_in_a_bits_user_amba_prot_modifiable = 1'h0;
  wire        auto_in_a_bits_user_amba_prot_readalloc = 1'h0;
  wire        auto_in_a_bits_user_amba_prot_writealloc = 1'h0;
  wire        auto_in_a_bits_user_amba_prot_privileged = 1'h0;
  wire        auto_in_a_bits_user_amba_prot_secure = 1'h0;
  wire        auto_in_a_bits_user_amba_prot_fetch = 1'h0;
  wire        auto_in_b_bits_corrupt = 1'h0;
  wire        auto_in_c_bits_user_amba_prot_bufferable = 1'h0;
  wire        auto_in_c_bits_user_amba_prot_modifiable = 1'h0;
  wire        auto_in_c_bits_user_amba_prot_readalloc = 1'h0;
  wire        auto_in_c_bits_user_amba_prot_writealloc = 1'h0;
  wire        auto_in_c_bits_user_amba_prot_privileged = 1'h0;
  wire        auto_in_c_bits_user_amba_prot_secure = 1'h0;
  wire        auto_in_c_bits_user_amba_prot_fetch = 1'h0;
  wire        auto_out_a_bits_user_amba_prot_fetch = 1'h0;
  wire        auto_out_a_bits_corrupt = 1'h0;
  wire        auto_out_d_bits_sink = 1'h0;
  wire        nodeIn_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        releaseack_bits_denied = 1'h0;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire        releaseack_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire        putfull_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire        putfull_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Broadcast.scala:182:25
  wire        releaseack_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:658:17
  wire        releaseack_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:658:17
  wire        putfull_bits_a_user_amba_prot_bufferable = 1'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_a_user_amba_prot_modifiable = 1'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_a_user_amba_prot_readalloc = 1'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_a_user_amba_prot_writealloc = 1'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_a_user_amba_prot_privileged = 1'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_a_user_amba_prot_secure = 1'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_a_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_a_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        opdata = 1'h0;	// src/main/scala/tilelink/Edges.scala:107:36
  wire        nodeIn_b_bits_b_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:616:17
  wire        nodeIn_b_bits_b_mask_bit = 1'h0;	// src/main/scala/util/Misc.scala:210:26
  wire        nodeIn_b_bits_b_mask_size_1 = 1'h0;	// src/main/scala/util/Misc.scala:209:26
  wire        nodeIn_b_bits_b_mask_bit_1 = 1'h0;	// src/main/scala/util/Misc.scala:210:26
  wire        nodeIn_b_bits_b_mask_bit_2 = 1'h0;	// src/main/scala/util/Misc.scala:210:26
  wire        leaveB = 1'h0;	// src/main/scala/tilelink/Broadcast.scala:256:51
  wire        sack = 1'h0;	// src/main/scala/tilelink/Broadcast.scala:270:52
  wire [1:0]  nodeIn_b_bits_b_mask_sizeOH_shiftAmount = 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [1:0]  auto_out_d_bits_param = 2'h0;
  wire [1:0]  nodeOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  releaseack_bits_param = 2'h0;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire [1:0]  releaseack_bits_sink = 2'h0;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire [1:0]  releaseack_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  releaseack_bits_d_sink = 2'h0;	// src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  nodeIn_b_bits_b_mask_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  nodeIn_b_bits_b_mask_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]  nodeIn_b_bits_b_mask_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]  nodeIn_b_bits_b_mask_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [2:0]  putfull_bits_opcode = 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  wire [2:0]  putfull_bits_param = 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  wire [2:0]  putfull_bits_a_opcode = 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  wire [2:0]  putfull_bits_a_param = 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  wire [2:0]  maskedBeats_0 = 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  wire [2:0]  nodeIn_b_bits_legal_uncommonBits = 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  wire [2:0]  nodeIn_b_bits_legal_uncommonBits_1 = 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  wire [2:0]  auto_in_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  auto_in_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  nodeIn_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  nodeIn_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  releaseack_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  releaseack_bits_d_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  nodeIn_b_bits_b_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  nodeIn_b_bits_b_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  auto_in_b_bits_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  nodeIn_b_bits_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [4:0]  nodeIn_b_bits_b_source = 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [7:0]  auto_in_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  nodeIn_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [7:0]  nodeIn_b_bits_b_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:222:10
  wire [63:0] auto_in_b_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeIn_b_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] releaseack_bits_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] releaseack_bits_d_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeIn_b_bits_b_data = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  nodeIn_b_bits_b_mask_sizeOH = 3'h5;	// src/main/scala/util/Misc.scala:202:81
  wire        nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_valid = auto_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_opcode = auto_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_param = auto_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_size = auto_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_a_bits_source = auto_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_a_bits_address = auto_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_a_bits_mask = auto_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_a_bits_data = auto_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_corrupt = auto_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_ready = auto_in_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_valid = auto_in_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_opcode = auto_in_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_param = auto_in_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_size = auto_in_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_c_bits_source = auto_in_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_c_bits_address = auto_in_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_c_bits_data = auto_in_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_bits_corrupt = auto_in_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_ready = auto_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_e_valid = auto_in_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_e_bits_sink = auto_in_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_a_ready = auto_out_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_valid = auto_out_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_opcode = auto_out_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_size = auto_out_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  nodeOut_d_bits_source = auto_out_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_denied = auto_out_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_d_bits_data = auto_out_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_corrupt = auto_out_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_in_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        probe_busy;	// src/main/scala/tilelink/Broadcast.scala:219:35
  wire        auto_in_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_b_param;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [1:0]  auto_in_b_bits_param_0 = nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_b_bits_b_address;	// src/main/scala/tilelink/Edges.scala:616:17
  wire [31:0] auto_in_b_bits_address_0 = nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_c_ready_0 = nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  releaseack_bits_d_size = nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [2:0]  putfull_bits_a_size = nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [4:0]  releaseack_bits_d_source = nodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:658:17
  wire [31:0] putfull_bits_a_address = nodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] putfull_bits_a_data = nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:473:17
  wire        auto_in_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_d_bits_param_0 = nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  auto_in_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_d_bits_sink_0 = nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_d_bits_denied_0 = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_in_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_d_bits_corrupt_0 = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_out_a_valid_0 = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_opcode_0 = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_param_0 = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_size_0 = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  auto_out_a_bits_source_0 = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] auto_out_a_bits_address_0 = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        muxState_1_0;	// src/main/scala/tilelink/Arbiter.scala:89:25
  wire        auto_out_a_bits_user_amba_prot_bufferable_0 =
    nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_modifiable_0 =
    nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_readalloc_0 =
    nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_writealloc_0 =
    nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_privileged_0 =
    nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_user_amba_prot_secure_0 =
    nodeOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_out_a_bits_mask_0 = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_out_a_bits_data_0 = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_d_ready_0 = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  d_normal_bits_size = nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_bits_denied = nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [63:0] d_normal_bits_data = nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_bits_corrupt = nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [1:0]  d_what = nodeOut_d_bits_source[6:5];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:118:37
  wire        d_drop = d_what == 2'h1;	// src/main/scala/tilelink/Broadcast.scala:118:37, :119:27
  wire        d_hasData = nodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire [1:0]  d_mshr;	// src/main/scala/chisel3/util/OneHot.scala:32:10
  wire        d_normal_ready;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_normal_valid;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        _GEN = d_normal_ready & d_normal_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:121:26
  wire [12:0] _GEN_0 = {10'h0, d_normal_bits_size};	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/util/package.scala:235:71
  wire [12:0] _beats1_decode_T_1 = 13'h3F << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire [2:0]  beats1_decode = ~(_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire [2:0]  d_normal_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire        beats1_opdata = d_normal_bits_opcode[0];	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/tilelink/Edges.scala:107:36
  wire        opdata_1 = d_normal_bits_opcode[0];	// src/main/scala/tilelink/Broadcast.scala:121:26, src/main/scala/tilelink/Edges.scala:107:36
  wire [2:0]  beats1 = beats1_opdata ? beats1_decode : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14, :473:17
  reg  [2:0]  counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  counter1 = counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        d_first = counter == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :232:25, :473:17
  wire        d_last = counter == 3'h1 | beats1 == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:167:34, :182:25, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, :473:17
  wire        done = d_last & _GEN;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  count = beats1 & ~counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [4:0]  d_normal_bits_source;	// src/main/scala/tilelink/Broadcast.scala:121:26
  wire [1:0]  d_trackerOH_lo =
    {_TLBroadcastTracker_1_io_need_d
       & _TLBroadcastTracker_1_io_source == d_normal_bits_source,
     _TLBroadcastTracker_io_need_d
       & _TLBroadcastTracker_io_source == d_normal_bits_source};	// src/main/scala/tilelink/Broadcast.scala:107:15, :121:26, :123:{62,74,102}
  wire [1:0]  d_trackerOH_hi =
    {_TLBroadcastTracker_3_io_need_d
       & _TLBroadcastTracker_3_io_source == d_normal_bits_source,
     _TLBroadcastTracker_2_io_need_d
       & _TLBroadcastTracker_2_io_source == d_normal_bits_source};	// src/main/scala/tilelink/Broadcast.scala:107:15, :121:26, :123:{62,74,102}
  wire [3:0]  _d_trackerOH_T_8 = {d_trackerOH_hi, d_trackerOH_lo};	// src/main/scala/tilelink/Broadcast.scala:123:102
  reg  [3:0]  d_trackerOH_r;	// src/main/scala/util/package.scala:80:63
  wire [3:0]  d_trackerOH = d_first ? _d_trackerOH_T_8 : d_trackerOH_r;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:80:{42,63}
  assign nodeOut_d_ready = d_normal_ready | d_drop;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :128:50
  assign d_normal_valid = nodeOut_d_valid & ~d_drop;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :125:31, :129:48
  assign d_normal_bits_source = nodeOut_d_bits_source[4:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:121:26, :130:21
  assign d_normal_bits_opcode =
    d_what[1] ? (d_hasData ? 3'h5 : 3'h6) : nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Broadcast.scala:118:37, :121:26, :130:21, :131:{19,24}, :132:{30,36}, :181:28, src/main/scala/tilelink/Edges.scala:107:36, :616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:202:81
  wire [1:0]  d_normal_bits_param = d_what[1] & d_hasData ? {1'h0, ~(d_what[0])} : 2'h0;	// src/main/scala/tilelink/Broadcast.scala:118:37, :121:26, :130:21, :131:{19,24}, :133:{30,36,51,58}, src/main/scala/tilelink/Edges.scala:107:36
  wire [1:0]  d_mshr_hi = d_trackerOH[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/util/package.scala:80:42
  wire [1:0]  d_mshr_lo = d_trackerOH[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/util/package.scala:80:42
  assign d_mshr = {|d_mshr_hi, d_mshr_hi[1] | d_mshr_lo[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}
  wire [1:0]  d_normal_bits_sink = d_mshr;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        d_response = d_hasData | ~(d_what[1]);	// src/main/scala/tilelink/Broadcast.scala:118:37, :131:19, :140:{34,37}, src/main/scala/tilelink/Edges.scala:107:36
  wire        _GEN_1 = nodeOut_d_ready & nodeOut_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        c_probeack = nodeIn_c_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45
  wire        c_probeackdata = nodeIn_c_bits_opcode == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:159:45, src/main/scala/util/Misc.scala:202:81
  wire        c_releasedata = &nodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45
  wire        c_release = nodeIn_c_bits_opcode == 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:161:45, :181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire        c_trackerOH_0 = _TLBroadcastTracker_io_line == nodeIn_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_1 =
    _TLBroadcastTracker_1_io_line == nodeIn_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_2 =
    _TLBroadcastTracker_2_io_line == nodeIn_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_3 =
    _TLBroadcastTracker_3_io_line == nodeIn_c_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire [4:0]  c_trackerSrc =
    (c_trackerOH_0 ? _TLBroadcastTracker_io_source : 5'h0)
    | (c_trackerOH_1 ? _TLBroadcastTracker_1_io_source : 5'h0)
    | (c_trackerOH_2 ? _TLBroadcastTracker_2_io_source : 5'h0)
    | (c_trackerOH_3 ? _TLBroadcastTracker_3_io_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Broadcast.scala:107:15, :162:55
  wire        whoC = nodeIn_c_bits_source == 5'h10;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire        CisN =
    nodeIn_c_bits_param == 3'h1 | nodeIn_c_bits_param == 3'h2
    | nodeIn_c_bits_param == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:167:34, :168:{34,57}, :169:34, src/main/scala/util/Misc.scala:202:81
  wire        _c_first_T = nodeIn_c_ready & nodeIn_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        _clearOH_T_1 = c_probeack | c_probeackdata;	// src/main/scala/tilelink/Broadcast.scala:158:45, :159:45, :170:50
  wire        clearOH = _c_first_T & _clearOH_T_1 & CisN & whoC;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Broadcast.scala:168:57, :170:{24,50}
  wire        _GEN_2 = _c_first_T & c_probeack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:158:45, :175:40
  wire        _filter_io_release_bits_keepB_T = nodeIn_c_bits_param == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:177:27, :182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  wire        _GEN_3 = _filter_io_release_bits_keepB_T | nodeIn_c_bits_param == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45, :177:{27,50}, :178:27
  wire [6:0]  putfull_bits_a_source;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  putfull_bits_a_mask;	// src/main/scala/tilelink/Edges.scala:473:17
  wire        releaseack_ready;	// src/main/scala/tilelink/Broadcast.scala:181:28
  wire        putfull_ready;	// src/main/scala/tilelink/Broadcast.scala:182:25
  assign nodeIn_c_ready = c_probeack | (c_release ? releaseack_ready : putfull_ready);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45, :161:45, :181:28, :182:25, :184:{32,38}
  wire [12:0] _c_first_beats1_decode_T_1 = 13'h3F << nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:235:71
  wire [2:0]  c_first_beats1_decode = ~(_c_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        c_first_beats1_opdata = nodeIn_c_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:103:36
  wire [2:0]  c_first_beats1 = c_first_beats1_opdata ? c_first_beats1_decode : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14, :473:17
  reg  [2:0]  c_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  c_first_counter1 = c_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        c_first = c_first_counter == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :232:25, :473:17
  wire        c_first_last = c_first_counter == 3'h1 | c_first_beats1 == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:167:34, :182:25, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, :473:17
  wire        c_first_done = c_first_last & _c_first_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  c_first_count = c_first_beats1 & ~c_first_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire        releaseack_valid = nodeIn_c_valid & c_release;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:161:45, :181:28, :192:79
  wire [2:0]  releaseack_bits_size = releaseack_bits_d_size;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [4:0]  releaseack_bits_source = releaseack_bits_d_source;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/tilelink/Edges.scala:658:17
  wire [1:0]  put_what = c_releasedata ? 2'h2 : 2'h1;	// src/main/scala/tilelink/Broadcast.scala:160:45, :195:25
  wire [4:0]  put_who = c_releasedata ? nodeIn_c_bits_source : c_trackerSrc;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45, :196:25
  wire        putfull_valid = nodeIn_c_valid & (c_probeackdata | c_releasedata);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:159:45, :160:45, :182:25, :197:{35,54}
  assign putfull_bits_a_source = {put_what, put_who};	// src/main/scala/tilelink/Broadcast.scala:195:25, :196:25, :198:38, src/main/scala/tilelink/Edges.scala:473:17
  wire        putfull_bits_legal = nodeIn_c_bits_size != 3'h7;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:92:38, src/main/scala/tilelink/Edges.scala:235:27, src/main/scala/tilelink/Parameters.scala:673:26
  wire [2:0]  putfull_bits_size = putfull_bits_a_size;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [6:0]  putfull_bits_source = putfull_bits_a_source;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [31:0] putfull_bits_address = putfull_bits_a_address;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [7:0]  putfull_bits_mask = putfull_bits_a_mask;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0] putfull_bits_data = putfull_bits_a_data;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:473:17
  wire [1:0]  putfull_bits_a_mask_sizeOH_shiftAmount = nodeIn_c_bits_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  _putfull_bits_a_mask_sizeOH_T_1 =
    4'h1 << putfull_bits_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:58:35, :64:49, :65:12
  wire [2:0]  putfull_bits_a_mask_sizeOH = {_putfull_bits_a_mask_sizeOH_T_1[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire        _putfull_bits_a_mask_T = nodeIn_c_bits_size > 3'h2;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:168:34, src/main/scala/util/Misc.scala:206:21
  wire        putfull_bits_a_mask_size = putfull_bits_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit = nodeIn_c_bits_address[2];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_eq_1 = putfull_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_nbit = ~putfull_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq = putfull_bits_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc =
    _putfull_bits_a_mask_T | putfull_bits_a_mask_size & putfull_bits_a_mask_eq;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_acc_1 =
    _putfull_bits_a_mask_T | putfull_bits_a_mask_size & putfull_bits_a_mask_eq_1;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_size_1 = putfull_bits_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_1 = nodeIn_c_bits_address[1];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_nbit_1 = ~putfull_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_2 =
    putfull_bits_a_mask_eq & putfull_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_2 =
    putfull_bits_a_mask_acc | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_3 =
    putfull_bits_a_mask_eq & putfull_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_3 =
    putfull_bits_a_mask_acc | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_4 =
    putfull_bits_a_mask_eq_1 & putfull_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_4 =
    putfull_bits_a_mask_acc_1 | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_5 =
    putfull_bits_a_mask_eq_1 & putfull_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_5 =
    putfull_bits_a_mask_acc_1 | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_size_2 = putfull_bits_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire        putfull_bits_a_mask_bit_2 = nodeIn_c_bits_address[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/Misc.scala:210:26
  wire        putfull_bits_a_mask_nbit_2 = ~putfull_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        putfull_bits_a_mask_eq_6 =
    putfull_bits_a_mask_eq_2 & putfull_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_6 =
    putfull_bits_a_mask_acc_2 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_7 =
    putfull_bits_a_mask_eq_2 & putfull_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_7 =
    putfull_bits_a_mask_acc_2 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_8 =
    putfull_bits_a_mask_eq_3 & putfull_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_8 =
    putfull_bits_a_mask_acc_3 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_9 =
    putfull_bits_a_mask_eq_3 & putfull_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_9 =
    putfull_bits_a_mask_acc_3 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_10 =
    putfull_bits_a_mask_eq_4 & putfull_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_10 =
    putfull_bits_a_mask_acc_4 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_11 =
    putfull_bits_a_mask_eq_4 & putfull_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_11 =
    putfull_bits_a_mask_acc_4 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_12 =
    putfull_bits_a_mask_eq_5 & putfull_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        putfull_bits_a_mask_acc_12 =
    putfull_bits_a_mask_acc_5 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_13 =
    putfull_bits_a_mask_eq_5 & putfull_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_13 =
    putfull_bits_a_mask_acc_5 | putfull_bits_a_mask_size_2 & putfull_bits_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]  putfull_bits_a_mask_lo_lo =
    {putfull_bits_a_mask_acc_7, putfull_bits_a_mask_acc_6};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  putfull_bits_a_mask_lo_hi =
    {putfull_bits_a_mask_acc_9, putfull_bits_a_mask_acc_8};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  putfull_bits_a_mask_lo =
    {putfull_bits_a_mask_lo_hi, putfull_bits_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]  putfull_bits_a_mask_hi_lo =
    {putfull_bits_a_mask_acc_11, putfull_bits_a_mask_acc_10};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]  putfull_bits_a_mask_hi_hi =
    {putfull_bits_a_mask_acc_13, putfull_bits_a_mask_acc_12};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]  putfull_bits_a_mask_hi =
    {putfull_bits_a_mask_hi_hi, putfull_bits_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  assign putfull_bits_a_mask = {putfull_bits_a_mask_hi, putfull_bits_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:473:17, src/main/scala/util/Misc.scala:222:10
  wire [12:0] _decode_T_1 = 13'h3F << releaseack_bits_size;	// src/main/scala/tilelink/Broadcast.scala:181:28, src/main/scala/util/package.scala:235:71
  wire [2:0]  decode = ~(_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire [12:0] _decode_T_5 = 13'h3F << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire [2:0]  decode_1 = ~(_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [2:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:60:30, :61:28, :82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  wire        latch = idle & nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        readys_1 = ~releaseack_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:27, src/main/scala/tilelink/Broadcast.scala:181:28
  wire        winner_0 = readys_0 & releaseack_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:181:28
  wire        winner_1 = readys_1 & d_normal_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:121:26
  wire        prefixOR_1 = winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeIn_d_valid_T = releaseack_valid | d_normal_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  wire [2:0]  maskedBeats_1 = winner_1 & opdata_1 ? decode_1 : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14, :473:17
  wire [2:0]  initBeats = maskedBeats_1;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_0 = idle ? readys_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1 = idle ? readys_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign releaseack_ready = nodeIn_d_ready & allowed_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:181:28
  assign d_normal_ready = nodeIn_d_ready & allowed_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_d_valid =
    idle ? _nodeIn_d_valid_T : state_0 & releaseack_valid | state_1 & d_normal_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_d_bits_corrupt = muxState_1 & d_normal_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_d_bits_data = muxState_1 ? d_normal_bits_data : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  assign nodeIn_d_bits_denied = muxState_1 & d_normal_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_d_bits_sink = muxState_1 ? d_normal_bits_sink : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_d_bits_source =
    (muxState_0 ? releaseack_bits_source : 5'h0)
    | (muxState_1 ? d_normal_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28
  assign nodeIn_d_bits_size =
    (muxState_0 ? releaseack_bits_size : 3'h0) | (muxState_1 ? d_normal_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, :89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, :182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  assign nodeIn_d_bits_param = muxState_1 ? d_normal_bits_param : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:121:26
  assign nodeIn_d_bits_opcode =
    (muxState_0 ? 3'h6 : 3'h0) | (muxState_1 ? d_normal_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, :89:25, src/main/scala/tilelink/Broadcast.scala:121:26, :181:28, :182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17, :616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  wire [12:0] _decode_T_9 = 13'h3F << putfull_bits_size;	// src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/util/package.scala:235:71
  wire [2:0]  decode_2 = ~(_decode_T_9[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire [12:0] _decode_T_13 = 13'h3F << _TLBroadcastTracker_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:235:71
  wire [2:0]  decode_3 = ~(_decode_T_13[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        opdata_3 = ~(_TLBroadcastTracker_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_17 = 13'h3F << _TLBroadcastTracker_1_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:235:71
  wire [2:0]  decode_4 = ~(_decode_T_17[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        opdata_4 = ~(_TLBroadcastTracker_1_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_21 = 13'h3F << _TLBroadcastTracker_2_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:235:71
  wire [2:0]  decode_5 = ~(_decode_T_21[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        opdata_5 = ~(_TLBroadcastTracker_2_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [12:0] _decode_T_25 = 13'h3F << _TLBroadcastTracker_3_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:235:71
  wire [2:0]  decode_6 = ~(_decode_T_25[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        opdata_6 = ~(_TLBroadcastTracker_3_io_out_a_bits_opcode[2]);	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/tilelink/Edges.scala:93:{28,37}
  reg  [2:0]  beatsLeft_1;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_1 = beatsLeft_1 == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:60:30, :61:28, :82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  wire        latch_1 = idle_1 & nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire [1:0]  readys_lo = {_TLBroadcastTracker_io_out_a_valid, putfull_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  wire [1:0]  readys_hi_hi =
    {_TLBroadcastTracker_3_io_out_a_valid, _TLBroadcastTracker_2_io_out_a_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  readys_hi = {readys_hi_hi, _TLBroadcastTracker_1_io_out_a_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        readys_1_4 = ~(readys_hi[1] | readys_hi[0] | (|readys_lo));	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:245:{43,53}
  wire        readys_1_3 = ~(readys_hi[0] | readys_lo[1] | readys_lo[0]);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:245:{43,53}
  wire        readys_1_2 = ~(|readys_lo);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:245:43
  wire        readys_1_1 = ~(readys_lo[0]);	// src/main/scala/tilelink/Arbiter.scala:16:61, :68:{27,51}, src/main/scala/util/package.scala:245:43
  wire        winner_1_0 = readys_1_0 & putfull_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:182:25
  wire        winner_1_1 = readys_1_1 & _TLBroadcastTracker_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_1_2 = readys_1_2 & _TLBroadcastTracker_1_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_1_3 = readys_1_3 & _TLBroadcastTracker_2_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        winner_1_4 = readys_1_4 & _TLBroadcastTracker_3_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Broadcast.scala:107:15
  wire        prefixOR_1_1 = winner_1_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_2 = prefixOR_1_1 | winner_1_1;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_3 = prefixOR_2 | winner_1_2;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        prefixOR_4 = prefixOR_3 | winner_1_3;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _nodeOut_a_valid_T = putfull_valid | _TLBroadcastTracker_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  `ifndef SYNTHESIS	// src/main/scala/tilelink/Broadcast.scala:125:14
    always @(posedge clock) begin	// src/main/scala/tilelink/Broadcast.scala:125:14
      if (~reset & ~(~nodeOut_d_valid | ~d_drop | nodeOut_d_bits_opcode == 3'h0)) begin	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:119:27, :125:{14,15,31,39,60}, :182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Broadcast.scala:125:14
          $error("Assertion failed\n    at Broadcast.scala:125 assert (!out.d.valid || !d_drop || out.d.bits.opcode === TLMessages.AccessAck)\n");	// src/main/scala/tilelink/Broadcast.scala:125:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Broadcast.scala:125:14
          $fatal;	// src/main/scala/tilelink/Broadcast.scala:125:14
      end
      if (~reset
          & ~(~d_normal_valid | (|d_trackerOH) | d_normal_bits_opcode == 3'h6)) begin	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:121:26, :125:14, :137:{14,15,31,47,75}, :181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/package.scala:80:42
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Broadcast.scala:137:14
          $error("Assertion failed\n    at Broadcast.scala:137 assert (!d_normal.valid || (d_trackerOH.orR || d_normal.bits.opcode === TLMessages.ReleaseAck))\n");	// src/main/scala/tilelink/Broadcast.scala:137:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Broadcast.scala:137:14
          $fatal;	// src/main/scala/tilelink/Broadcast.scala:137:14
      end
      if (~reset & ~(~prefixOR_1 | ~winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_nodeIn_d_valid_T | winner_0 | winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
      if (~reset
          & ~((~prefixOR_1_1 | ~winner_1_1) & (~prefixOR_2 | ~winner_1_2)
              & (~prefixOR_3 | ~winner_1_3) & (~prefixOR_4 | ~winner_1_4))) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62,77}, src/main/scala/tilelink/Broadcast.scala:125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset
          & ~(~(_nodeOut_a_valid_T | _TLBroadcastTracker_1_io_out_a_valid
                | _TLBroadcastTracker_2_io_out_a_valid
                | _TLBroadcastTracker_3_io_out_a_valid) | winner_1_0 | winner_1_1
              | winner_1_2 | winner_1_3 | winner_1_4)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :79:{14,15,31,36}, src/main/scala/tilelink/Broadcast.scala:107:15, :125:14
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [2:0]  maskedBeats_0_1 = winner_1_0 ? decode_2 : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:221:59, :222:14, :473:17
  wire [2:0]  maskedBeats_1_1 = winner_1_1 & opdata_3 ? decode_3 : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14, :473:17
  wire [2:0]  maskedBeats_2 = winner_1_2 & opdata_4 ? decode_4 : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14, :473:17
  wire [2:0]  maskedBeats_3 = winner_1_3 & opdata_5 ? decode_5 : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14, :473:17
  wire [2:0]  maskedBeats_4 = winner_1_4 & opdata_6 ? decode_6 : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:71:27, :82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14, :473:17
  wire [2:0]  initBeats_1 =
    maskedBeats_0_1 | maskedBeats_1_1 | maskedBeats_2 | maskedBeats_3 | maskedBeats_4;	// src/main/scala/tilelink/Arbiter.scala:82:69, :84:44
  reg         state_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  assign muxState_1_0 = idle_1 ? winner_1_0 : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_1 = idle_1 ? winner_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_2 = idle_1 ? winner_1_2 : state_1_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_3 = idle_1 ? winner_1_3 : state_1_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1_4 = idle_1 ? winner_1_4 : state_1_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  assign nodeOut_a_bits_user_amba_prot_bufferable = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_modifiable = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_readalloc = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_writealloc = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_privileged = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  assign nodeOut_a_bits_user_amba_prot_secure = muxState_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25
  wire        allowed_1_0 = idle_1 ? readys_1_0 : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_1 = idle_1 ? readys_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_2 = idle_1 ? readys_1_2 : state_1_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_3 = idle_1 ? readys_1_3 : state_1_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1_4 = idle_1 ? readys_1_4 : state_1_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign putfull_ready = nodeOut_a_ready & allowed_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:182:25
  assign nodeOut_a_valid =
    idle_1
      ? _nodeOut_a_valid_T | _TLBroadcastTracker_1_io_out_a_valid
        | _TLBroadcastTracker_2_io_out_a_valid | _TLBroadcastTracker_3_io_out_a_valid
      : state_1_0 & putfull_valid | state_1_1 & _TLBroadcastTracker_io_out_a_valid
        | state_1_2 & _TLBroadcastTracker_1_io_out_a_valid | state_1_3
        & _TLBroadcastTracker_2_io_out_a_valid | state_1_4
        & _TLBroadcastTracker_3_io_out_a_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25
  assign nodeOut_a_bits_data =
    (muxState_1_0 ? putfull_bits_data : 64'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_data : 64'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_data : 64'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_data : 64'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :181:28, :182:25, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25
  assign nodeOut_a_bits_mask =
    (muxState_1_0 ? putfull_bits_mask : 8'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_mask : 8'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_mask : 8'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_mask : 8'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign nodeOut_a_bits_address =
    (muxState_1_0 ? putfull_bits_address : 32'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_address : 32'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_address : 32'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_address : 32'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign nodeOut_a_bits_source =
    (muxState_1_0 ? putfull_bits_source : 7'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_source : 7'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_source : 7'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_source : 7'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_source : 7'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Bundles.scala:259:74
  assign nodeOut_a_bits_size =
    (muxState_1_0 ? putfull_bits_size : 3'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_size : 3'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_size : 3'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_size : 3'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, :89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  assign nodeOut_a_bits_param =
    (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_param : 3'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_param : 3'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_param : 3'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, :89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  assign nodeOut_a_bits_opcode =
    (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_opcode : 3'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_opcode : 3'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_opcode : 3'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, :89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  reg         probe_todo;	// src/main/scala/tilelink/Broadcast.scala:215:31
  assign probe_busy = probe_todo;	// src/main/scala/tilelink/Broadcast.scala:215:31, :219:35
  reg  [25:0] probe_line;	// src/main/scala/tilelink/Broadcast.scala:216:27
  reg  [1:0]  probe_perms;	// src/main/scala/tilelink/Broadcast.scala:217:28
  assign nodeIn_b_bits_b_param = probe_perms;	// src/main/scala/tilelink/Broadcast.scala:217:28, src/main/scala/tilelink/Edges.scala:616:17
  wire [1:0]  probe_next = {1'h0, probe_todo};	// src/main/scala/tilelink/Broadcast.scala:215:31, :218:35
  assign nodeIn_b_valid = probe_busy;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:219:35
  assign nodeIn_b_bits_b_address = {probe_line, 6'h0};	// src/main/scala/tilelink/Broadcast.scala:216:27, :225:46, src/main/scala/tilelink/Edges.scala:616:17
  assign nodeIn_b_bits_param = nodeIn_b_bits_b_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17
  assign nodeIn_b_bits_address = nodeIn_b_bits_b_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:616:17
  wire        nodeIn_b_bits_b_mask_eq_1 = nodeIn_b_bits_b_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_nbit = ~nodeIn_b_bits_b_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq = nodeIn_b_bits_b_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_1 = ~nodeIn_b_bits_b_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_2 =
    nodeIn_b_bits_b_mask_eq & nodeIn_b_bits_b_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_3 =
    nodeIn_b_bits_b_mask_eq & nodeIn_b_bits_b_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_4 =
    nodeIn_b_bits_b_mask_eq_1 & nodeIn_b_bits_b_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_5 =
    nodeIn_b_bits_b_mask_eq_1 & nodeIn_b_bits_b_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_nbit_2 = ~nodeIn_b_bits_b_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire        nodeIn_b_bits_b_mask_eq_6 =
    nodeIn_b_bits_b_mask_eq_2 & nodeIn_b_bits_b_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_7 =
    nodeIn_b_bits_b_mask_eq_2 & nodeIn_b_bits_b_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_8 =
    nodeIn_b_bits_b_mask_eq_3 & nodeIn_b_bits_b_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_9 =
    nodeIn_b_bits_b_mask_eq_3 & nodeIn_b_bits_b_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_10 =
    nodeIn_b_bits_b_mask_eq_4 & nodeIn_b_bits_b_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_11 =
    nodeIn_b_bits_b_mask_eq_4 & nodeIn_b_bits_b_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        nodeIn_b_bits_b_mask_eq_12 =
    nodeIn_b_bits_b_mask_eq_5 & nodeIn_b_bits_b_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire        nodeIn_b_bits_b_mask_eq_13 =
    nodeIn_b_bits_b_mask_eq_5 & nodeIn_b_bits_b_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        _a_first_T = nodeIn_a_ready & nodeIn_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [12:0] _a_first_beats1_decode_T_1 = 13'h3F << nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:235:71
  wire [2:0]  a_first_beats1_decode = ~(_a_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        a_first_beats1_opdata = ~(nodeIn_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [2:0]  a_first_beats1 = a_first_beats1_opdata ? a_first_beats1_decode : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14, :473:17
  reg  [2:0]  a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [2:0]  a_first_counter1 = a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        a_first = a_first_counter == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :232:25, :473:17
  wire        a_first_last = a_first_counter == 3'h1 | a_first_beats1 == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:167:34, :182:25, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, :473:17
  wire        a_first_done = a_first_last & _a_first_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [2:0]  a_first_count = a_first_beats1 & ~a_first_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [1:0]  freeTrackers_lo =
    {_TLBroadcastTracker_1_io_idle, _TLBroadcastTracker_io_idle};	// src/main/scala/tilelink/Broadcast.scala:107:15, :234:64
  wire [1:0]  freeTrackers_hi =
    {_TLBroadcastTracker_3_io_idle, _TLBroadcastTracker_2_io_idle};	// src/main/scala/tilelink/Broadcast.scala:107:15, :234:64
  wire [3:0]  freeTrackers = {freeTrackers_hi, freeTrackers_lo};	// src/main/scala/tilelink/Broadcast.scala:234:64
  wire        freeTracker = |freeTrackers;	// src/main/scala/tilelink/Broadcast.scala:234:64, :235:38
  wire [1:0]  matchTrackers_lo =
    {_TLBroadcastTracker_1_io_line == nodeIn_a_bits_address[31:6],
     _TLBroadcastTracker_io_line == nodeIn_a_bits_address[31:6]};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84,100}
  wire [1:0]  matchTrackers_hi =
    {_TLBroadcastTracker_3_io_line == nodeIn_a_bits_address[31:6],
     _TLBroadcastTracker_2_io_line == nodeIn_a_bits_address[31:6]};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84,100}
  wire [3:0]  matchTrackers = {matchTrackers_hi, matchTrackers_lo};	// src/main/scala/tilelink/Broadcast.scala:236:100
  wire        matchTracker = |matchTrackers;	// src/main/scala/tilelink/Broadcast.scala:236:100, :237:40
  wire [2:0]  _allocTracker_T_2 = freeTrackers[2:0] | {freeTrackers[1:0], 1'h0};	// src/main/scala/tilelink/Broadcast.scala:234:64, src/main/scala/util/package.scala:245:{43,53}
  wire [4:0]  allocTracker =
    {1'h0, {~(_allocTracker_T_2 | {_allocTracker_T_2[0], 2'h0}), 1'h1} & freeTrackers};	// src/main/scala/tilelink/Broadcast.scala:234:64, :238:{39,41}, src/main/scala/util/package.scala:245:{43,53}
  wire [4:0]  selectTracker = matchTracker ? {1'h0, matchTrackers} : allocTracker;	// src/main/scala/tilelink/Broadcast.scala:236:100, :237:40, :238:39, :239:30
  wire [1:0]  trackerReadys_lo =
    {_TLBroadcastTracker_1_io_in_a_ready, _TLBroadcastTracker_io_in_a_ready};	// src/main/scala/tilelink/Broadcast.scala:107:15, :240:63
  wire [1:0]  trackerReadys_hi =
    {_TLBroadcastTracker_3_io_in_a_ready, _TLBroadcastTracker_2_io_in_a_ready};	// src/main/scala/tilelink/Broadcast.scala:107:15, :240:63
  wire [3:0]  trackerReadys = {trackerReadys_hi, trackerReadys_lo};	// src/main/scala/tilelink/Broadcast.scala:240:63
  wire [3:0]  filter_io_request_bits_mshr_lo = selectTracker[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/tilelink/Broadcast.scala:239:30, :241:41
  wire        trackerReady = |(filter_io_request_bits_mshr_lo & trackerReadys);	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/tilelink/Broadcast.scala:240:63, :241:{41,58}
  assign nodeIn_a_ready = (~a_first | _filter_io_request_ready) & trackerReady;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:99:26, :241:58, :243:{22,31,59}, src/main/scala/tilelink/Edges.scala:232:25
  wire        filter_io_request_bits_mshr_hi = selectTracker[4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35
  wire        _GEN_4 = ~a_first | _filter_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26, :243:22, :245:59, src/main/scala/tilelink/Edges.scala:232:25
  wire [3:0]  _filter_io_request_bits_mshr_T_1 =
    {3'h0, filter_io_request_bits_mshr_hi} | filter_io_request_bits_mshr_lo;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
  wire [1:0]  filter_io_request_bits_mshr_hi_1 = _filter_io_request_bits_mshr_T_1[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]  filter_io_request_bits_mshr_lo_1 = _filter_io_request_bits_mshr_T_1[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire        filter_io_request_bits_needT_acq_needT =
    nodeIn_a_bits_param == 3'h2 | nodeIn_a_bits_param == 3'h1;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:167:34, :168:34
  wire        others = ~_filter_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26, :257:{52,54}
  wire        todo = others;	// src/main/scala/tilelink/Broadcast.scala:257:52, :258:21
  wire        responseCount = todo;	// src/main/scala/tilelink/Broadcast.scala:258:21, :268:35
  wire        _sack_T = ~probe_busy & _filter_io_response_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:99:26, :219:35, :259:35
  wire [1:0]  responseMSHR_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire        responseMSHR_0 = responseMSHR_shiftAmount == 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:269:85
  wire        responseMSHR_1 = responseMSHR_shiftAmount == 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:269:85
  wire        responseMSHR_2 = responseMSHR_shiftAmount == 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:269:85
  wire        responseMSHR_3 = &responseMSHR_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Broadcast.scala:269:85
  always @(posedge clock) begin
    if (reset) begin
      counter <= 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :473:17
      c_first_counter <= 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :473:17
      beatsLeft <= 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:60:30, :82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_1 <= 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:60:30, :82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :473:17
      state_1_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_3 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_4 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      probe_todo <= 1'h0;	// src/main/scala/tilelink/Broadcast.scala:215:31
      a_first_counter <= 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Arbiter.scala:82:69, src/main/scala/tilelink/Broadcast.scala:182:25, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :473:17
    end
    else begin
      if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_c_first_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (c_first)	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter <= c_first_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter <= c_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (latch)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= initBeats;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {2'h0, nodeIn_d_ready & nodeIn_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52
      state_0 <= muxState_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1 <= muxState_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (latch_1)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= initBeats_1;	// src/main/scala/tilelink/Arbiter.scala:60:30, :84:44
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= beatsLeft_1 - {2'h0, nodeOut_a_ready & nodeOut_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52
      state_1_0 <= muxState_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_1 <= muxState_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_2 <= muxState_1_2;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_3 <= muxState_1_3;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1_4 <= muxState_1_4;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      if (_sack_T)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo <= todo;	// src/main/scala/tilelink/Broadcast.scala:215:31, :258:21
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo <=
          (~(nodeIn_b_ready & nodeIn_b_valid) | ~(probe_next[0])) & probe_todo;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:215:31, :218:35, :227:{24,37,53}
      if (_a_first_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (a_first)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <= a_first_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <= a_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
    end
    if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
      d_trackerOH_r <= _d_trackerOH_T_8;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/util/package.scala:80:63
    if (_sack_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      probe_line <= _filter_io_response_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:99:26, :216:27, :262:56
      probe_perms <= _filter_io_response_bits_needT ? 2'h2 : 2'h1;	// src/main/scala/tilelink/Broadcast.scala:99:26, :217:28, :263:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:1];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        counter = _RANDOM[1'h0][2:0];	// src/main/scala/tilelink/Edges.scala:230:27
        d_trackerOH_r = _RANDOM[1'h0][6:3];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/util/package.scala:80:63
        c_first_counter = _RANDOM[1'h0][9:7];	// src/main/scala/tilelink/Edges.scala:230:27
        beatsLeft = _RANDOM[1'h0][12:10];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Edges.scala:230:27
        state_0 = _RANDOM[1'h0][13];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1 = _RANDOM[1'h0][14];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        beatsLeft_1 = _RANDOM[1'h0][17:15];	// src/main/scala/tilelink/Arbiter.scala:60:30, src/main/scala/tilelink/Edges.scala:230:27
        state_1_0 = _RANDOM[1'h0][18];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1_1 = _RANDOM[1'h0][19];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1_2 = _RANDOM[1'h0][20];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1_3 = _RANDOM[1'h0][21];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        state_1_4 = _RANDOM[1'h0][22];	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Edges.scala:230:27
        probe_todo = _RANDOM[1'h0][23];	// src/main/scala/tilelink/Broadcast.scala:215:31, src/main/scala/tilelink/Edges.scala:230:27
        probe_line = {_RANDOM[1'h0][31:24], _RANDOM[1'h1][17:0]};	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/tilelink/Edges.scala:230:27
        probe_perms = _RANDOM[1'h1][19:18];	// src/main/scala/tilelink/Broadcast.scala:216:27, :217:28
        a_first_counter = _RANDOM[1'h1][22:20];	// src/main/scala/tilelink/Broadcast.scala:216:27, src/main/scala/tilelink/Edges.scala:230:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_21 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );
  BroadcastFilter filter (	// src/main/scala/tilelink/Broadcast.scala:99:26
    .io_request_ready         (_filter_io_request_ready),
    .io_request_valid         (nodeIn_a_valid & a_first & trackerReady),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:241:58, :250:56, src/main/scala/tilelink/Edges.scala:232:25
    .io_request_bits_mshr
      ({|filter_io_request_bits_mshr_hi_1,
        filter_io_request_bits_mshr_hi_1[1] | filter_io_request_bits_mshr_lo_1[1]}),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}, src/main/scala/tilelink/Broadcast.scala:251:38
    .io_request_bits_address  (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_request_bits_allocOH  (nodeIn_a_bits_source == 5'h10),	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Edges.scala:616:17, src/main/scala/tilelink/Nodes.scala:24:25
    .io_request_bits_needT
      ((&nodeIn_a_bits_opcode) | nodeIn_a_bits_opcode == 3'h6
         ? filter_io_request_bits_needT_acq_needT
         : nodeIn_a_bits_opcode == 3'h5
             ? nodeIn_a_bits_param == 3'h1
             : nodeIn_a_bits_opcode != 3'h4),	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:158:45, :167:34, :181:28, src/main/scala/tilelink/Edges.scala:616:17, :658:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/util/Misc.scala:202:81
    .io_response_ready        (~probe_busy),	// src/main/scala/tilelink/Broadcast.scala:219:35, :259:35
    .io_response_valid        (_filter_io_response_valid),
    .io_response_bits_mshr    (responseMSHR_shiftAmount),
    .io_response_bits_address (_filter_io_response_bits_address),
    .io_response_bits_allocOH (_filter_io_response_bits_allocOH),
    .io_response_bits_needT   (_filter_io_response_bits_needT),
    .io_update_valid
      (nodeOut_d_valid & d_normal_ready & ~d_drop & d_response & d_last),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Broadcast.scala:119:27, :121:26, :125:31, :140:34, :147:88, src/main/scala/tilelink/Edges.scala:233:33
    .io_update_bits_mshr      (d_mshr),	// src/main/scala/chisel3/util/OneHot.scala:32:10
    .io_update_bits_gaveT     (&d_what),	// src/main/scala/tilelink/Broadcast.scala:118:37, :149:45
    .io_update_bits_cacheOH
      (d_trackerOH[0] & _TLBroadcastTracker_io_cacheOH | d_trackerOH[1]
       & _TLBroadcastTracker_1_io_cacheOH | d_trackerOH[2]
       & _TLBroadcastTracker_2_io_cacheOH | d_trackerOH[3]
       & _TLBroadcastTracker_3_io_cacheOH),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Broadcast.scala:107:15, :141:33, src/main/scala/util/package.scala:80:42
    .io_release_valid         (nodeIn_c_valid & c_first & (c_releasedata | c_release)),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:160:45, :161:45, :187:{56,74}, src/main/scala/tilelink/Edges.scala:232:25
    .io_release_bits_address  (nodeIn_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_release_bits_keepB    (_filter_io_release_bits_keepB_T),	// src/main/scala/tilelink/Broadcast.scala:177:27
    .io_release_bits_cacheOH  (whoC)	// src/main/scala/diplomacy/Parameters.scala:46:9
  );
  TLBroadcastTracker TLBroadcastTracker (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_io_in_a_ready),
    .io_in_a_valid         (nodeIn_a_valid & selectTracker[0] & _GEN_4),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (nodeOut_a_ready & allowed_1_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & responseMSHR_0),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_2 & c_trackerOH_0),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[0] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:80:42
    .io_probesack          (_c_first_T & c_trackerOH_0 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH[0] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:80:42
    .io_e_last             (nodeIn_e_bits_sink == 2'h0 & nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_io_source),
    .io_line               (_TLBroadcastTracker_io_line),
    .io_idle               (_TLBroadcastTracker_io_idle),
    .io_need_d             (_TLBroadcastTracker_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_io_cacheOH),
    .io_clearOH            (c_trackerOH_0 & clearOH)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_1 TLBroadcastTracker_1 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_1_io_in_a_ready),
    .io_in_a_valid         (nodeIn_a_valid & selectTracker[1] & _GEN_4),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (nodeOut_a_ready & allowed_1_2),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_1_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_1_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_1_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_1_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_1_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_1_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_1_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_1_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & responseMSHR_1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_2 & c_trackerOH_1),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[1] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:80:42
    .io_probesack          (_c_first_T & c_trackerOH_1 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH[1] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:80:42
    .io_e_last             (nodeIn_e_bits_sink == 2'h1 & nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_1_io_source),
    .io_line               (_TLBroadcastTracker_1_io_line),
    .io_idle               (_TLBroadcastTracker_1_io_idle),
    .io_need_d             (_TLBroadcastTracker_1_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_1_io_cacheOH),
    .io_clearOH            (c_trackerOH_1 & clearOH)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_2 TLBroadcastTracker_2 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_2_io_in_a_ready),
    .io_in_a_valid         (nodeIn_a_valid & selectTracker[2] & _GEN_4),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (nodeOut_a_ready & allowed_1_3),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_2_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_2_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_2_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_2_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_2_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_2_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_2_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_2_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & responseMSHR_2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_2 & c_trackerOH_2),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[2] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:80:42
    .io_probesack          (_c_first_T & c_trackerOH_2 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH[2] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:80:42
    .io_e_last             (nodeIn_e_bits_sink == 2'h2 & nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_2_io_source),
    .io_line               (_TLBroadcastTracker_2_io_line),
    .io_idle               (_TLBroadcastTracker_2_io_idle),
    .io_need_d             (_TLBroadcastTracker_2_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_2_io_cacheOH),
    .io_clearOH            (c_trackerOH_2 & clearOH)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  TLBroadcastTracker_3 TLBroadcastTracker_3 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (a_first),	// src/main/scala/tilelink/Edges.scala:232:25
    .io_in_a_ready         (_TLBroadcastTracker_3_io_in_a_ready),
    .io_in_a_valid         (nodeIn_a_valid & selectTracker[3] & _GEN_4),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{46,59}
    .io_in_a_bits_opcode   (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (nodeOut_a_ready & allowed_1_4),	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
    .io_out_a_valid        (_TLBroadcastTracker_3_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_3_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_3_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_3_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_3_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_3_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_3_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_3_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & responseMSHR_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:269:85, :272:56
    .io_probe_bits_count   (responseCount),	// src/main/scala/tilelink/Broadcast.scala:268:35
    .io_probenack          (_GEN_2 & c_trackerOH_3),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[3] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:51, src/main/scala/util/package.scala:80:42
    .io_probesack          (_c_first_T & c_trackerOH_3 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:84, :177:50
    .io_d_last             (d_trackerOH[3] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:65, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:80:42
    .io_e_last             ((&nodeIn_e_bits_sink) & nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_3_io_source),
    .io_line               (_TLBroadcastTracker_3_io_line),
    .io_idle               (_TLBroadcastTracker_3_io_idle),
    .io_need_d             (_TLBroadcastTracker_3_io_need_d),
    .io_cacheOH            (_TLBroadcastTracker_3_io_cacheOH),
    .io_clearOH            (c_trackerOH_3 & clearOH)	// src/main/scala/tilelink/Broadcast.scala:162:55, :170:24, :174:31
  );
  assign auto_in_a_ready = auto_in_a_ready_0;
  assign auto_in_b_valid = auto_in_b_valid_0;
  assign auto_in_b_bits_param = auto_in_b_bits_param_0;
  assign auto_in_b_bits_address = auto_in_b_bits_address_0;
  assign auto_in_c_ready = auto_in_c_ready_0;
  assign auto_in_d_valid = auto_in_d_valid_0;
  assign auto_in_d_bits_opcode = auto_in_d_bits_opcode_0;
  assign auto_in_d_bits_param = auto_in_d_bits_param_0;
  assign auto_in_d_bits_size = auto_in_d_bits_size_0;
  assign auto_in_d_bits_source = auto_in_d_bits_source_0;
  assign auto_in_d_bits_sink = auto_in_d_bits_sink_0;
  assign auto_in_d_bits_denied = auto_in_d_bits_denied_0;
  assign auto_in_d_bits_data = auto_in_d_bits_data_0;
  assign auto_in_d_bits_corrupt = auto_in_d_bits_corrupt_0;
  assign auto_out_a_valid = auto_out_a_valid_0;
  assign auto_out_a_bits_opcode = auto_out_a_bits_opcode_0;
  assign auto_out_a_bits_param = auto_out_a_bits_param_0;
  assign auto_out_a_bits_size = auto_out_a_bits_size_0;
  assign auto_out_a_bits_source = auto_out_a_bits_source_0;
  assign auto_out_a_bits_address = auto_out_a_bits_address_0;
  assign auto_out_a_bits_user_amba_prot_bufferable =
    auto_out_a_bits_user_amba_prot_bufferable_0;
  assign auto_out_a_bits_user_amba_prot_modifiable =
    auto_out_a_bits_user_amba_prot_modifiable_0;
  assign auto_out_a_bits_user_amba_prot_readalloc =
    auto_out_a_bits_user_amba_prot_readalloc_0;
  assign auto_out_a_bits_user_amba_prot_writealloc =
    auto_out_a_bits_user_amba_prot_writealloc_0;
  assign auto_out_a_bits_user_amba_prot_privileged =
    auto_out_a_bits_user_amba_prot_privileged_0;
  assign auto_out_a_bits_user_amba_prot_secure = auto_out_a_bits_user_amba_prot_secure_0;
  assign auto_out_a_bits_mask = auto_out_a_bits_mask_0;
  assign auto_out_a_bits_data = auto_out_a_bits_data_0;
  assign auto_out_d_ready = auto_out_d_ready_0;
endmodule

