!trail file version No. 1961
!Creo  TM  7.0  (c) 2023 by PTC Inc.  All Rights Reserved.
!Exit Logger data:
!	Process ID: 6132
!	Application: Creo_Parametric
!	Start date&time: 2023/01/30  18:24:28
!	language: usascii
!	machine type: x86e_win64
!	datecode: 7.0.2.0
!	Server: NONE
!	Workspace: NONE
!	traceback file: C:\Users\pedro\OneDrive\Área de Trabalho\Guepardo\Desenhos\Motor\traceback.log
!end Exit Logger data.
< 0 1.206519 1760 0 0 1018 1920 0 0 1080 13
!mem_use INCREASE Blocks 866885, AppSize 12918765, SysSize 33659312
< 0 0.923259 1582 0 0 779 1920 0 0 1080 13
< 0 0.923259 1424 0 0 779 1920 0 0 1080 13
< 0 0.922074 1424 0 0 778 1920 0 0 1080 13
< 0 0.922074 1444 0 0 778 1920 0 0 1080 13
< 0 0.922074 1464 0 0 778 1920 0 0 1080 13
< 0 0.922074 1484 0 0 778 1920 0 0 1080 13
!%CIWelcome to Creo Parametric Educational Edition 7.0.2.0.
!AFX datecode: 7.0.2.0-rc.1 2020.08.06
!AFX exec path: C:\Program Files\PTC\Creo 7.0.2.0\Common Files\afx\x86e_win64\afx70.dll
!AFX text path: C:\Program Files\PTC\Creo 7.0.2.0\Common Files\afx\
< 0 0.916148 1484 0 0 773 1920 0 0 1080 13
#ASSEMBLY
#RETRIEVE
!%CPEnter object name: 
!%TR
C:\Users\pedro\OneDrive\Área de Trabalho\Guepardo\Desenhos\Motor\motor.asm
< 2 0.118519 178 0 0 100 1920 0 0 1080 13
!mem_use INCREASE Blocks 942875, AppSize 39192087, SysSize 61790600
~ Trail `UI Desktop` `UI Desktop` `DLG_PREVIEW_POST` \
 `file_open`
!Command ProCmdModelOpenExe was pushed from the software.
!30-Jan-23 18:24:35  Start C:\Users\pedro\OneDrive\Área de Trabalho\Guepardo\Desenhos\Motor\motor.asm
!LIGHT_FIX_MODEL_RMODE is 51
!%CECan not retrieve model 089330W_ASM.
!ProgressBarDlg: Regen Started
!%CECan not retrieve model 089330W_ASM.
!%CEFeature regeneration failed.
!%CIMOTOR regeneration completed with atypical feature or component status. Failed: 1. 
!ProgressBarDlg: Regen Completed
!30-Jan-23 18:24:36  End   C:\Users\pedro\OneDrive\Área de Trabalho\Guepardo\Desenhos\Motor\motor.asm
!%CWNew objects created with this educational version of Creo Parametric will not be
!%C_compatible with commercially licensed Creo Parametric software.
@ oa_sel_filter_set _30_
@ stack attr 2
< 0 0.910222 1484 0 0 768 1920 0 0 1080 13
< 0 0.910222 1314 0 0 768 1920 0 0 1080 13
!MT_CUST - Applied settings for mode # 6 : MT Asm Design
!Command ProCmdInfoNmgrLightDlg was pushed from the software.
< 0 0.910222 1217 0 0 768 1920 0 0 1080 13
~ Activate `main_dlg_cur` `EMBED_BROWSER Close`
~ Timer `UI Desktop` `UI Desktop` `EmbedBrowserTimer`
< 0 0.922074 1319 0 0 778 1920 0 0 1080 13
~ Resize `main_dlg_cur` `main_dlg_cur` 0
~ Wheel `main_dlg_cur` `proe_win` 9 778 301 458752 0 1319 778 1920 1080 20122
~ Wheel `main_dlg_cur` `proe_win` 9 776 301 458752 0 1319 778 1920 1080 20208
~ Wheel `main_dlg_cur` `proe_win` 9 776 301 458752 0 1319 778 1920 1080 20246
~ Wheel `main_dlg_cur` `proe_win` 9 776 301 458752 0 1319 778 1920 1080 20278
~ Wheel `main_dlg_cur` `proe_win` 9 776 301 458752 0 1319 778 1920 1080 20317
~ Wheel `main_dlg_cur` `proe_win` 9 775 301 393216 0 1319 778 1920 1080 20761
~ Wheel `main_dlg_cur` `proe_win` 9 775 301 393216 0 1319 778 1920 1080 20789
~ Wheel `main_dlg_cur` `proe_win` 9 775 301 393216 0 1319 778 1920 1080 20802
~ Wheel `main_dlg_cur` `proe_win` 9 775 301 393216 0 1319 778 1920 1080 20861
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
!089330W_ASM.ASM
~ Trail `UI Desktop` `UI Desktop` `PREVIEW_POPUP_TIMER` \
 `main_dlg_w1:PHTLeft.AssyTree:<NULL>`
~ Expand `main_dlg_cur` `PHTLeft.AssyTree` `node2`
!Expanded 089330W_ASM.ASM
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node3`
!Import Feature id 4
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
!089330W_ASM.ASM
~ RButtonArm `main_dlg_cur` `PHTLeft.AssyTree` `node2`
~ PopupOver `main_dlg_cur` `PM_PHTLeft.AssyTree` 1 `PHTLeft.AssyTree`
~ Open `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Close `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Trail `MiniToolbar` `MiniToolbar` `UIT_TRANSLUCENT` \
 `NEED_TO_CLOSE`
~ Command `ProCmdFindMissedComponent@PopupMenuTree` 
< 2 0.118519 178 0 0 100 1920 0 0 1080 13
~ Trail `UI Desktop` `UI Desktop` `DLG_PREVIEW_POST` \
 `file_open`
~ Activate `file_open` `SAB_mydocs_pb`
~ Trail `UI Desktop` `UI Desktop` `PREVIEW_POPUP_TIMER` \
 `file_open:Ph_list.Filelist:<NULL>`
~ Activate `file_open` `desktop_pb`
~ Activate `file_open` `mydocs_pb`
~ Activate `file_open` `desktop_pb`
~ Select `file_open` `Ph_list.Filelist` 1 `Guepardo`
~ Activate `file_open` `Ph_list.Filelist` 1 `Guepardo`
~ Select `file_open` `Ph_list.Filelist` 1 `Docs`
~ Select `file_open` `Ph_list.Filelist` 1 `Desenhos`
~ Activate `file_open` `Ph_list.Filelist` 1 `Desenhos`
~ Select `file_open` `Ph_list.Filelist` 1 `ChassiXmotor`
~ Activate `file_open` `Ph_list.Filelist` 1 `ChassiXmotor`
~ Key `file_open` `Ph_list.Filelist` 8388608 `Back`
~ Activate `file_open` `bkw_browser_EMBED_BROWSER_TB_BFH_LAYOUT`
~ Select `file_open` `Ph_list.Filelist` 1 `Motor`
~ Activate `file_open` `Ph_list.Filelist` 1 `Motor`
~ Select `file_open` `Ph_list.Filelist` 0
~ Activate `file_open` `SAB_..|`
~ Activate `lic_exitdlg` `Retry`
!%CIRegained CREOPMA_Academic6 license; you can resume working.
!%CIRegained floating license; you can resume working.
~ Activate `warning` `Ok`
~ Select `file_open` `Ph_list.Filelist` 1 `Motor`
~ Activate `file_open` `Ph_list.Filelist` 1 `Motor`
~ Key `file_open` `Ph_list.Filelist` 8388608 `Back`
~ Activate `file_open` `bkw_browser_EMBED_BROWSER_TB_BFH_LAYOUT`
~ Key `file_open` `Ph_list.Filelist` 8388608 `Back`
~ Activate `file_open` `bkw_browser_EMBED_BROWSER_TB_BFH_LAYOUT`
~ Close `file_open` `file_open`
!089330W_ASM.ASM
~ Expand `main_dlg_cur` `PHTLeft.AssyTree` `node2`
!Expanded 089330W_ASM.ASM
~ Trail `UI Desktop` `UI Desktop` `PREVIEW_POPUP_TIMER` \
 `main_dlg_w1:PHTLeft.AssyTree:<NULL>`
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
!MOTOR.ASM
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node4`
!KTM_250SX-F_2023
~ Trail `MiniToolbar` `MiniToolbar` `UIT_TRANSLUCENT` \
 `NEED_TO_CLOSE`
~ Activate `main_dlg_cur` `page_View_control_btn` 1
~ RButtonArm `main_dlg_cur` `PHTLeft.AssyTree` `node4`
~ PopupOver `main_dlg_cur` `PM_PHTLeft.AssyTree` 1 `PHTLeft.AssyTree`
~ Open `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Close `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Command `ProCmdViewShowOnly@PopupMenuTree` 
!Undo: added rec_id 23 type 10600 
~ RButtonArm `main_dlg_cur` `PHTLeft.AssyTree` `node4`
~ PopupOver `main_dlg_cur` `PM_PHTLeft.AssyTree` 1 `PHTLeft.AssyTree`
~ Open `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Close `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Command `ProCmdViewShowOnly@PopupMenuTree` 
!Undo: added rec_id 24 type 10600 
~ RButtonArm `main_dlg_cur` `PHTLeft.AssyTree` `node4`
~ PopupOver `main_dlg_cur` `PM_PHTLeft.AssyTree` 1 `PHTLeft.AssyTree`
~ Open `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Close `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Command `ProCmdViewShowAllExcept@PopupMenuTree` 
!%CIOption FEATURE not ordered, please contact your sales representative.
!%CWYou have not checked out the license option. Please click "File->Options->Licensing" and choose required option from "Refresh license list".
!%CIOption FEATURE not ordered, please contact your sales representative.
!%CWYou have not checked out the license option. Please click "File->Options->Licensing" and choose required option from "Refresh license list".
~ Trail `MiniToolbar` `MiniToolbar` `UIT_TRANSLUCENT` \
 `NEED_TO_CLOSE`
~ Activate `lic_exitdlg` `Retry`
!%CIRegained CREOPMA_Academic6 license; you can resume working.
!%CIRegained floating license; you can resume working.
~ Activate `warning` `Ok`
!Undo: added rec_id 25 type 10600 
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node4`
!KTM_250SX-F_2023
~ RButtonArm `main_dlg_cur` `PHTLeft.AssyTree` `node4`
~ PopupOver `main_dlg_cur` `PM_PHTLeft.AssyTree` 1 `PHTLeft.AssyTree`
~ Open `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Close `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Command `ProCmdViewShow@PopupMenuTree` 
!Undo: added rec_id 26 type 10600 
! Executed sub-command ProCmdViewShowStandard.
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
!089330W_ASM.ASM
~ Expand `main_dlg_cur` `PHTLeft.AssyTree` `node2`
!Expanded 089330W_ASM.ASM
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
~ Activate `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
!Expanded 089330W_ASM.ASM
~ Expand `main_dlg_cur` `PHTLeft.AssyTree` `node2`
!Expanded 089330W_ASM.ASM
~ Trail `MiniToolbar` `MiniToolbar` `UIT_TRANSLUCENT` \
 `NEED_TO_CLOSE`
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node3`
!Import Feature id 4
~ RButtonArm `main_dlg_cur` `PHTLeft.AssyTree` `node3`
~ PopupOver `main_dlg_cur` `PM_PHTLeft.AssyTree` 1 `PHTLeft.AssyTree`
~ Open `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Close `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Trail `MiniToolbar` `MiniToolbar` `UIT_TRANSLUCENT` \
 `NEED_TO_CLOSE`
~ Expand `main_dlg_cur` `PHTLeft.AssyTree` `node2`
!Expanded 089330W_ASM.ASM
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
!MOTOR.ASM
~ Activate `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
!Collapsed MOTOR.ASM
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
~ Activate `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
!Expanded MOTOR.ASM
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node3`
!Import Feature id 4
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
!089330W_ASM.ASM
~ Activate `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
!Expanded 089330W_ASM.ASM
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
~ Activate `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
!Expanded 089330W_ASM.ASM
~ Trail `MiniToolbar` `MiniToolbar` `UIT_TRANSLUCENT` \
 `NEED_TO_CLOSE`
~ Select `main_dlg_cur` `appl_casc`
~ Close `main_dlg_cur` `appl_casc`
~ Command `ProCmdModelOpen` 
< 2 0.118519 178 0 0 100 1920 0 0 1080 13
~ Trail `UI Desktop` `UI Desktop` `DLG_PREVIEW_POST` \
 `file_open`
~ Trail `UI Desktop` `UI Desktop` `PREVIEW_POPUP_TIMER` \
 `file_open:Ph_list.Filelist:<NULL>`
~ Open `file_open` `Type`
~ Close `file_open` `Type`
~ Select `file_open` `Type` 1 `db_-1`
~ Select `file_open` `Ph_list.Filelist` 1 `KTM_250SX-F_2023.stp`
~ Command `ProFileSelPushOpen_Import@context_dlg_open_cmd` 
!Command ProCmdModelImpCreateExe was pushed from the software.
~ Activate `impt_new_model` `PushButton3`
< 2 0.832000 832 0 0 832 1920 0 0 1080 13
< 2 1.029000 1029 0 0 999 1920 0 0 1080 13
< 2 0.923259 1567 0 0 779 1920 0 0 1080 13
< 2 0.923259 1426 0 0 779 1920 0 0 1080 13
< 2 0.923259 1446 0 0 779 1920 0 0 1080 13
< 2 0.923259 1466 0 0 779 1920 0 0 1080 13
< 2 0.923259 1486 0 0 779 1920 0 0 1080 13
@ ok
!Undo: added rec_id -1 type 5304 
!%CIReading STEP data.
!%CIReading KTM_250SX-F_2023.stp. Step 1:  10 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 1:  30 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 1:  45 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 1:  65 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 1:  80 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 1:  95 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 1:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 2:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 3:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 4:  75 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 4:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 5:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 6:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 7:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 8:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 9:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 10:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 11:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 12:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 13:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 14:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 15:  45 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 15:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 16:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 17:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 18:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 19:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 20:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 21:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 22:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 23:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 24:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 25:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 26:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 27:  10 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 27:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 28:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 29:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 30:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 31:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 32:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 33:  10 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 33:  45 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 33:  75 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 33:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 34:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 35:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 36:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 37:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 38:  45 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 38:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 39:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 40:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 41:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 42:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 43:  90 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 43:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 44:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 45:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 46:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 47:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 48:  100 percent completed.
!%CIReading KTM_250SX-F_2023.stp. Step 49:  100 percent completed.
!%CIProcessing interface data.
!%CIProcessing KTM_250SX-F_2023.stp. Step 1:  5 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 1:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 2:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 3:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 4:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 5:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 6:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 7:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 8:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 9:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 10:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 11:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 12:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 13:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 14:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 15:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 16:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 17:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 18:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 19:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 20:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 21:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 22:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 23:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 24:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 25:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 26:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 27:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 28:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 29:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 30:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 31:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 32:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 33:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 34:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 35:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 36:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 37:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 38:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 39:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 40:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 41:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 42:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 43:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 44:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 45:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 46:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 47:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 48:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 49:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 50:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 51:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 52:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 53:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 54:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 55:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 56:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 57:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 58:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 59:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 60:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 61:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing KTM_250SX-F_2023.stp. Step 62:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 63:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 64:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 65:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 66:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 67:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 68:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 69:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 70:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 71:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 72:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 73:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 74:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 75:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 76:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 77:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 78:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 79:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 80:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 81:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 82:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 83:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 84:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 85:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 86:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 87:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 88:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 89:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 90:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 91:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 92:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 93:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 94:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 95:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 96:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 97:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 98:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 99:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 100:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 101:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 102:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 103:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 104:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 105:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 106:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 107:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 108:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 109:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 110:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 111:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 112:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 113:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 114:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 115:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 116:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 117:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 118:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 119:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 120:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 121:  100 percent completed.
!%CIProcessing KTM_250SX-F_2023.stp. Step 122:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 5:  5 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_MOTOR_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 1:  5 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_UNTERTEIL_GE_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_MOTORGEH_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46030100000_ASM. Step 1:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 2:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 3:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 4:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 5:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 6:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 7:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 8:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 9:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 10:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 11:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 12:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 13:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 14:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 15:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 16:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 17:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 18:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 19:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 20:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 21:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 22:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 23:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 24:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 25:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 26:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 27:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 28:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 29:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 30:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 31:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 32:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 33:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 34:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 35:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 36:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 37:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 38:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 39:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 40:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 41:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 42:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 43:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 44:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 45:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 46:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 47:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 48:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 49:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 50:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 51:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 52:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 53:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 54:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 55:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 56:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 57:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 58:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 59:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 60:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 61:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 62:  100 percent completed.
!%CIProcessing A46030100000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46030000015_ASM. Step 1:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 2:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 3:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 4:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 5:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 6:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 7:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 8:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 9:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 10:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 11:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 12:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 13:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 14:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 15:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 16:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 17:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 18:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 19:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 20:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 21:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 22:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 23:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 24:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 25:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 26:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 27:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 28:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 29:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 30:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 31:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 32:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 33:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 34:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 35:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 36:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 37:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 38:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 39:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 40:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 41:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 42:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 43:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 44:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 45:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 46:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 47:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 48:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 49:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 50:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 51:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 52:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 53:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 54:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 55:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 56:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 57:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 58:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 59:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 60:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 61:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 62:  100 percent completed.
!%CIProcessing A46030000015_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46030003000_ASM. Step 1:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 2:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 3:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 4:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 5:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 6:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 7:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 8:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 9:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 10:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 11:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 12:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 13:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 14:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 15:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 16:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 17:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 18:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 19:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 20:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 21:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 22:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 23:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 24:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 25:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 26:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 27:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 28:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 29:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 30:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 31:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 32:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 33:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 34:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 35:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 36:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 37:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 38:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 39:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 40:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 41:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 42:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 43:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 44:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 45:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 46:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 47:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 48:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 49:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 50:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 51:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 52:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 53:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 54:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 55:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 56:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 57:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 58:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 59:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 60:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 61:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 62:  100 percent completed.
!%CIProcessing A46030003000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46030003000. Step 1:  100 percent completed.
!%CIProcessing A46030003000. Step 2:  100 percent completed.
!%CIProcessing A46030003000. Step 3:  100 percent completed.
!%CIProcessing A46030003000. Step 4:  100 percent completed.
!%CIProcessing A46030003000. Step 5:  100 percent completed.
!%CIProcessing A46030003000. Step 6:  100 percent completed.
!%CIProcessing A46030003000. Step 7:  100 percent completed.
!%CIProcessing A46030003000. Step 8:  100 percent completed.
!%CIProcessing A46030003000. Step 9:  100 percent completed.
!%CIProcessing A46030003000. Step 10:  100 percent completed.
!%CIProcessing A46030003000. Step 11:  100 percent completed.
!%CIProcessing A46030003000. Step 12:  100 percent completed.
!%CIProcessing A46030003000. Step 13:  100 percent completed.
!%CIProcessing A46030003000. Step 14:  100 percent completed.
!%CIProcessing A46030003000. Step 15:  100 percent completed.
!%CIProcessing A46030003000. Step 16:  100 percent completed.
!%CIProcessing A46030003000. Step 17:  100 percent completed.
!%CIProcessing A46030003000. Step 18:  100 percent completed.
!%CIProcessing A46030003000. Step 19:  100 percent completed.
!%CIProcessing A46030003000. Step 20:  100 percent completed.
!%CIProcessing A46030003000. Step 21:  100 percent completed.
!%CIProcessing A46030003000. Step 22:  100 percent completed.
!%CIProcessing A46030003000. Step 23:  100 percent completed.
!%CIProcessing A46030003000. Step 24:  100 percent completed.
!%CIProcessing A46030003000. Step 25:  100 percent completed.
!%CIProcessing A46030003000. Step 26:  100 percent completed.
!%CIProcessing A46030003000. Step 27:  100 percent completed.
!%CIProcessing A46030003000. Step 28:  100 percent completed.
!%CIProcessing A46030003000. Step 29:  100 percent completed.
!%CIProcessing A46030003000. Step 30:  100 percent completed.
!%CIProcessing A46030003000. Step 31:  100 percent completed.
!%CIProcessing A46030003000. Step 32:  100 percent completed.
!%CIProcessing A46030003000. Step 33:  100 percent completed.
!%CIProcessing A46030003000. Step 34:  100 percent completed.
!%CIProcessing A46030003000. Step 35:  100 percent completed.
!%CIProcessing A46030003000. Step 36:  100 percent completed.
!%CIProcessing A46030003000. Step 37:  100 percent completed.
!%CIProcessing A46030003000. Step 38:  100 percent completed.
!%CIProcessing A46030003000. Step 39:  100 percent completed.
!%CIProcessing A46030003000. Step 40:  100 percent completed.
!%CIProcessing A46030003000. Step 41:  100 percent completed.
!%CIProcessing A46030003000. Step 42:  100 percent completed.
!%CIProcessing A46030003000. Step 43:  100 percent completed.
!%CIProcessing A46030003000. Step 44:  100 percent completed.
!%CIProcessing A46030003000. Step 45:  100 percent completed.
!%CIProcessing A46030003000. Step 46:  100 percent completed.
!%CIProcessing A46030003000. Step 47:  100 percent completed.
!%CIProcessing A46030003000. Step 48:  100 percent completed.
!%CIProcessing A46030003000. Step 49:  100 percent completed.
!%CIProcessing A46030003000. Step 50:  100 percent completed.
!%CIProcessing A46030003000. Step 51:  100 percent completed.
!%CIProcessing A46030003000. Step 52:  100 percent completed.
!%CIProcessing A46030003000. Step 53:  100 percent completed.
!%CIProcessing A46030003000. Step 54:  100 percent completed.
!%CIProcessing A46030003000. Step 55:  100 percent completed.
!%CIProcessing A46030003000. Step 56:  100 percent completed.
!%CIProcessing A46030003000. Step 57:  100 percent completed.
!%CIProcessing A46030003000. Step 58:  100 percent completed.
!%CIProcessing A46030003000. Step 59:  100 percent completed.
!%CIProcessing A46030003000. Step 60:  100 percent completed.
!%CIProcessing A46030003000. Step 61:  100 percent completed.
!%CIProcessing A46030003000. Step 62:  100 percent completed.
!%CIProcessing A46030003000. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030003000_body1_1_. Step 1:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 2:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 3:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 4:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 5:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 6:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 7:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 8:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 9:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 10:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 11:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 12:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 13:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 14:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 15:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 16:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 17:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 18:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 19:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 20:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 21:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 22:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 23:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 24:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 25:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 26:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 27:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 28:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 29:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 30:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 31:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 32:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 33:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 34:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 35:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 36:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 37:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 38:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 39:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 40:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 41:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 42:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 43:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 44:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 45:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 46:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 47:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 48:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 49:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 50:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 51:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 52:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 53:  100 percent completed.
!%CIProcessing A46030003000_body1_1_. Step 54:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030003000_body1_2_. Step 1:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 2:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 3:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 4:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 5:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 6:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 7:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 8:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 9:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 10:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 11:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 12:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 13:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 14:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 15:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 16:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 17:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 18:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 19:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 20:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 21:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 22:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 23:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 24:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 25:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 26:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 27:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 28:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 29:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 30:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 31:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 32:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 33:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 34:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 35:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 36:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 37:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 38:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 39:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 40:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 41:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 42:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 43:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 44:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 45:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 46:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 47:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 48:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 49:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 50:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 51:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 52:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 53:  100 percent completed.
!%CIProcessing A46030003000_body1_2_. Step 54:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030003000_body1_3_. Step 1:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 2:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 3:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 4:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 5:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 7:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 8:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 9:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 10:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 11:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 12:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 14:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 15:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 16:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 17:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 18:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 19:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 20:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 21:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 22:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 23:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 24:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 25:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 26:  35 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 26:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 27:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 28:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 29:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 30:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 31:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 32:  55 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 32:  95 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 32:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 33:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 34:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 35:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 36:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 37:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 38:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 39:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 40:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 41:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 43:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 44:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 45:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 46:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 47:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 48:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 49:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 50:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 51:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 52:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 54:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 55:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 56:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 57:  100 percent completed.
!%CIProcessing A46030003000_body1_3_. Step 58:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CWWARNING: Feature creation resulted in overlapping part geometry.
!%CPWarning: Design intent is unclear in A46030003000_BODY1_3_. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46030004000_ASM. Step 1:  5 percent completed.
!%CIProcessing A46030004000_ASM. Step 1:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 2:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 3:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 4:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 5:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 6:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 7:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 8:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 9:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 10:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 11:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 12:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 13:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 14:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 15:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 16:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 17:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 18:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 19:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 20:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 21:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 22:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 23:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 24:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 25:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 26:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 27:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 28:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 29:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 30:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 31:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 32:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 33:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 34:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 35:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 36:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 37:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 38:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 39:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 40:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 41:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 42:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 43:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 44:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 45:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 46:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 47:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 48:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 49:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 50:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 51:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 52:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 53:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 54:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 55:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 56:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 57:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 58:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 59:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 60:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 61:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 62:  100 percent completed.
!%CIProcessing A46030004000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030004000. Step 1:  100 percent completed.
!%CIProcessing A46030004000. Step 2:  100 percent completed.
!%CIProcessing A46030004000. Step 3:  100 percent completed.
!%CIProcessing A46030004000. Step 4:  100 percent completed.
!%CIProcessing A46030004000. Step 5:  100 percent completed.
!%CIProcessing A46030004000. Step 6:  100 percent completed.
!%CIProcessing A46030004000. Step 7:  100 percent completed.
!%CIProcessing A46030004000. Step 8:  100 percent completed.
!%CIProcessing A46030004000. Step 9:  100 percent completed.
!%CIProcessing A46030004000. Step 10:  100 percent completed.
!%CIProcessing A46030004000. Step 11:  100 percent completed.
!%CIProcessing A46030004000. Step 13:  100 percent completed.
!%CIProcessing A46030004000. Step 14:  100 percent completed.
!%CIProcessing A46030004000. Step 15:  100 percent completed.
!%CIProcessing A46030004000. Step 16:  100 percent completed.
!%CIProcessing A46030004000. Step 17:  100 percent completed.
!%CIProcessing A46030004000. Step 18:  100 percent completed.
!%CIProcessing A46030004000. Step 20:  100 percent completed.
!%CIProcessing A46030004000. Step 21:  100 percent completed.
!%CIProcessing A46030004000. Step 22:  100 percent completed.
!%CIProcessing A46030004000. Step 23:  100 percent completed.
!%CIProcessing A46030004000. Step 24:  100 percent completed.
!%CIProcessing A46030004000. Step 25:  100 percent completed.
!%CIProcessing A46030004000. Step 26:  100 percent completed.
!%CIProcessing A46030004000. Step 27:  100 percent completed.
!%CIProcessing A46030004000. Step 28:  100 percent completed.
!%CIProcessing A46030004000. Step 29:  100 percent completed.
!%CIProcessing A46030004000. Step 30:  100 percent completed.
!%CIProcessing A46030004000. Step 31:  100 percent completed.
!%CIProcessing A46030004000. Step 32:  100 percent completed.
!%CIProcessing A46030004000. Step 33:  100 percent completed.
!%CIProcessing A46030004000. Step 34:  100 percent completed.
!%CIProcessing A46030004000. Step 35:  100 percent completed.
!%CIProcessing A46030004000. Step 36:  100 percent completed.
!%CIProcessing A46030004000. Step 37:  100 percent completed.
!%CIProcessing A46030004000. Step 38:  35 percent completed.
!%CIProcessing A46030004000. Step 38:  90 percent completed.
!%CIProcessing A46030004000. Step 38:  100 percent completed.
!%CIProcessing A46030004000. Step 39:  100 percent completed.
!%CIProcessing A46030004000. Step 40:  100 percent completed.
!%CIProcessing A46030004000. Step 41:  100 percent completed.
!%CIProcessing A46030004000. Step 42:  100 percent completed.
!%CIProcessing A46030004000. Step 43:  100 percent completed.
!%CIProcessing A46030004000. Step 44:  100 percent completed.
!%CIProcessing A46030004000. Step 45:  100 percent completed.
!%CIProcessing A46030004000. Step 46:  100 percent completed.
!%CIProcessing A46030004000. Step 47:  100 percent completed.
!%CIProcessing A46030004000. Step 49:  100 percent completed.
!%CIProcessing A46030004000. Step 50:  100 percent completed.
!%CIProcessing A46030004000. Step 51:  100 percent completed.
!%CIProcessing A46030004000. Step 52:  100 percent completed.
!%CIProcessing A46030004000. Step 53:  100 percent completed.
!%CIProcessing A46030004000. Step 54:  100 percent completed.
!%CIProcessing A46030004000. Step 55:  100 percent completed.
!%CIProcessing A46030004000. Step 56:  100 percent completed.
!%CIProcessing A46030004000. Step 57:  100 percent completed.
!%CIProcessing A46030004000. Step 58:  100 percent completed.
!%CIProcessing A46030004000. Step 60:  100 percent completed.
!%CIProcessing A46030004000. Step 61:  100 percent completed.
!%CIProcessing A46030004000. Step 62:  100 percent completed.
!%CIProcessing A46030004000. Step 63:  100 percent completed.
!%CIProcessing A46030004000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CWWARNING: Feature creation resulted in overlapping part geometry.
!%CPWarning: Design intent is unclear in A46030004000. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 59030296000. Step 1:  9 percent completed.
!%CIProcessing 59030296000. Step 1:  100 percent completed.
!%CIProcessing 59030296000. Step 2:  100 percent completed.
!%CIProcessing 59030296000. Step 3:  100 percent completed.
!%CIProcessing 59030296000. Step 4:  100 percent completed.
!%CIProcessing 59030296000. Step 5:  100 percent completed.
!%CIProcessing 59030296000. Step 6:  100 percent completed.
!%CIProcessing 59030296000. Step 7:  100 percent completed.
!%CIProcessing 59030296000. Step 8:  100 percent completed.
!%CIProcessing 59030296000. Step 9:  100 percent completed.
!%CIProcessing 59030296000. Step 10:  100 percent completed.
!%CIProcessing 59030296000. Step 11:  100 percent completed.
!%CIProcessing 59030296000. Step 13:  100 percent completed.
!%CIProcessing 59030296000. Step 14:  100 percent completed.
!%CIProcessing 59030296000. Step 15:  100 percent completed.
!%CIProcessing 59030296000. Step 16:  100 percent completed.
!%CIProcessing 59030296000. Step 17:  100 percent completed.
!%CIProcessing 59030296000. Step 18:  100 percent completed.
!%CIProcessing 59030296000. Step 20:  100 percent completed.
!%CIProcessing 59030296000. Step 21:  100 percent completed.
!%CIProcessing 59030296000. Step 22:  100 percent completed.
!%CIProcessing 59030296000. Step 23:  100 percent completed.
!%CIProcessing 59030296000. Step 24:  100 percent completed.
!%CIProcessing 59030296000. Step 25:  100 percent completed.
!%CIProcessing 59030296000. Step 26:  100 percent completed.
!%CIProcessing 59030296000. Step 27:  100 percent completed.
!%CIProcessing 59030296000. Step 28:  100 percent completed.
!%CIProcessing 59030296000. Step 29:  100 percent completed.
!%CIProcessing 59030296000. Step 30:  100 percent completed.
!%CIProcessing 59030296000. Step 31:  100 percent completed.
!%CIProcessing 59030296000. Step 32:  100 percent completed.
!%CIProcessing 59030296000. Step 33:  100 percent completed.
!%CIProcessing 59030296000. Step 34:  100 percent completed.
!%CIProcessing 59030296000. Step 35:  100 percent completed.
!%CIProcessing 59030296000. Step 36:  100 percent completed.
!%CIProcessing 59030296000. Step 37:  100 percent completed.
!%CIProcessing 59030296000. Step 38:  63 percent completed.
!%CIProcessing 59030296000. Step 38:  100 percent completed.
!%CIProcessing 59030296000. Step 39:  100 percent completed.
!%CIProcessing 59030296000. Step 40:  100 percent completed.
!%CIProcessing 59030296000. Step 41:  100 percent completed.
!%CIProcessing 59030296000. Step 42:  100 percent completed.
!%CIProcessing 59030296000. Step 43:  100 percent completed.
!%CIProcessing 59030296000. Step 44:  100 percent completed.
!%CIProcessing 59030296000. Step 45:  100 percent completed.
!%CIProcessing 59030296000. Step 46:  100 percent completed.
!%CIProcessing 59030296000. Step 47:  100 percent completed.
!%CIProcessing 59030296000. Step 49:  100 percent completed.
!%CIProcessing 59030296000. Step 50:  100 percent completed.
!%CIProcessing 59030296000. Step 51:  100 percent completed.
!%CIProcessing 59030296000. Step 52:  100 percent completed.
!%CIProcessing 59030296000. Step 53:  100 percent completed.
!%CIProcessing 59030296000. Step 54:  100 percent completed.
!%CIProcessing 59030296000. Step 55:  100 percent completed.
!%CIProcessing 59030296000. Step 56:  100 percent completed.
!%CIProcessing 59030296000. Step 57:  100 percent completed.
!%CIProcessing 59030296000. Step 58:  100 percent completed.
!%CIProcessing 59030296000. Step 60:  100 percent completed.
!%CIProcessing 59030296000. Step 61:  100 percent completed.
!%CIProcessing 59030296000. Step 62:  100 percent completed.
!%CIProcessing 59030296000. Step 63:  100 percent completed.
!%CIProcessing 59030296000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0906100100. Step 1:  83 percent completed.
!%CIProcessing 0906100100. Step 1:  100 percent completed.
!%CIProcessing 0906100100. Step 2:  100 percent completed.
!%CIProcessing 0906100100. Step 3:  100 percent completed.
!%CIProcessing 0906100100. Step 4:  100 percent completed.
!%CIProcessing 0906100100. Step 5:  100 percent completed.
!%CIProcessing 0906100100. Step 6:  100 percent completed.
!%CIProcessing 0906100100. Step 7:  100 percent completed.
!%CIProcessing 0906100100. Step 8:  100 percent completed.
!%CIProcessing 0906100100. Step 9:  100 percent completed.
!%CIProcessing 0906100100. Step 10:  100 percent completed.
!%CIProcessing 0906100100. Step 11:  100 percent completed.
!%CIProcessing 0906100100. Step 12:  100 percent completed.
!%CIProcessing 0906100100. Step 13:  100 percent completed.
!%CIProcessing 0906100100. Step 14:  100 percent completed.
!%CIProcessing 0906100100. Step 15:  100 percent completed.
!%CIProcessing 0906100100. Step 16:  100 percent completed.
!%CIProcessing 0906100100. Step 17:  100 percent completed.
!%CIProcessing 0906100100. Step 18:  100 percent completed.
!%CIProcessing 0906100100. Step 19:  100 percent completed.
!%CIProcessing 0906100100. Step 20:  100 percent completed.
!%CIProcessing 0906100100. Step 21:  100 percent completed.
!%CIProcessing 0906100100. Step 22:  100 percent completed.
!%CIProcessing 0906100100. Step 23:  100 percent completed.
!%CIProcessing 0906100100. Step 24:  100 percent completed.
!%CIProcessing 0906100100. Step 25:  100 percent completed.
!%CIProcessing 0906100100. Step 26:  100 percent completed.
!%CIProcessing 0906100100. Step 27:  100 percent completed.
!%CIProcessing 0906100100. Step 28:  100 percent completed.
!%CIProcessing 0906100100. Step 29:  100 percent completed.
!%CIProcessing 0906100100. Step 30:  100 percent completed.
!%CIProcessing 0906100100. Step 31:  100 percent completed.
!%CIProcessing 0906100100. Step 32:  100 percent completed.
!%CIProcessing 0906100100. Step 33:  100 percent completed.
!%CIProcessing 0906100100. Step 34:  100 percent completed.
!%CIProcessing 0906100100. Step 35:  100 percent completed.
!%CIProcessing 0906100100. Step 36:  100 percent completed.
!%CIProcessing 0906100100. Step 37:  100 percent completed.
!%CIProcessing 0906100100. Step 38:  100 percent completed.
!%CIProcessing 0906100100. Step 39:  100 percent completed.
!%CIProcessing 0906100100. Step 40:  100 percent completed.
!%CIProcessing 0906100100. Step 41:  100 percent completed.
!%CIProcessing 0906100100. Step 42:  100 percent completed.
!%CIProcessing 0906100100. Step 43:  100 percent completed.
!%CIProcessing 0906100100. Step 44:  100 percent completed.
!%CIProcessing 0906100100. Step 45:  100 percent completed.
!%CIProcessing 0906100100. Step 46:  100 percent completed.
!%CIProcessing 0906100100. Step 47:  100 percent completed.
!%CIProcessing 0906100100. Step 48:  100 percent completed.
!%CIProcessing 0906100100. Step 49:  100 percent completed.
!%CIProcessing 0906100100. Step 50:  100 percent completed.
!%CIProcessing 0906100100. Step 51:  100 percent completed.
!%CIProcessing 0906100100. Step 52:  100 percent completed.
!%CIProcessing 0906100100. Step 53:  100 percent completed.
!%CIProcessing 0906100100. Step 54:  100 percent completed.
!%CIProcessing 0906100100. Step 55:  100 percent completed.
!%CIProcessing 0906100100. Step 56:  100 percent completed.
!%CIProcessing 0906100100. Step 57:  100 percent completed.
!%CIProcessing 0906100100. Step 58:  100 percent completed.
!%CIProcessing 0906100100. Step 59:  100 percent completed.
!%CIProcessing 0906100100. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0025060706. Step 1:  13 percent completed.
!%CIProcessing 0025060706. Step 1:  100 percent completed.
!%CIProcessing 0025060706. Step 2:  100 percent completed.
!%CIProcessing 0025060706. Step 3:  100 percent completed.
!%CIProcessing 0025060706. Step 4:  100 percent completed.
!%CIProcessing 0025060706. Step 5:  100 percent completed.
!%CIProcessing 0025060706. Step 6:  100 percent completed.
!%CIProcessing 0025060706. Step 7:  100 percent completed.
!%CIProcessing 0025060706. Step 8:  100 percent completed.
!%CIProcessing 0025060706. Step 9:  100 percent completed.
!%CIProcessing 0025060706. Step 10:  100 percent completed.
!%CIProcessing 0025060706. Step 11:  100 percent completed.
!%CIProcessing 0025060706. Step 13:  100 percent completed.
!%CIProcessing 0025060706. Step 14:  100 percent completed.
!%CIProcessing 0025060706. Step 15:  100 percent completed.
!%CIProcessing 0025060706. Step 16:  100 percent completed.
!%CIProcessing 0025060706. Step 17:  100 percent completed.
!%CIProcessing 0025060706. Step 18:  100 percent completed.
!%CIProcessing 0025060706. Step 20:  100 percent completed.
!%CIProcessing 0025060706. Step 21:  100 percent completed.
!%CIProcessing 0025060706. Step 22:  100 percent completed.
!%CIProcessing 0025060706. Step 23:  100 percent completed.
!%CIProcessing 0025060706. Step 24:  100 percent completed.
!%CIProcessing 0025060706. Step 25:  100 percent completed.
!%CIProcessing 0025060706. Step 26:  100 percent completed.
!%CIProcessing 0025060706. Step 27:  100 percent completed.
!%CIProcessing 0025060706. Step 28:  100 percent completed.
!%CIProcessing 0025060706. Step 29:  100 percent completed.
!%CIProcessing 0025060706. Step 30:  100 percent completed.
!%CIProcessing 0025060706. Step 31:  100 percent completed.
!%CIProcessing 0025060706. Step 32:  100 percent completed.
!%CIProcessing 0025060706. Step 33:  100 percent completed.
!%CIProcessing 0025060706. Step 34:  100 percent completed.
!%CIProcessing 0025060706. Step 35:  100 percent completed.
!%CIProcessing 0025060706. Step 36:  100 percent completed.
!%CIProcessing 0025060706. Step 37:  100 percent completed.
!%CIProcessing 0025060706. Step 38:  100 percent completed.
!%CIProcessing 0025060706. Step 39:  100 percent completed.
!%CIProcessing 0025060706. Step 40:  100 percent completed.
!%CIProcessing 0025060706. Step 41:  100 percent completed.
!%CIProcessing 0025060706. Step 42:  100 percent completed.
!%CIProcessing 0025060706. Step 43:  100 percent completed.
!%CIProcessing 0025060706. Step 44:  100 percent completed.
!%CIProcessing 0025060706. Step 45:  100 percent completed.
!%CIProcessing 0025060706. Step 46:  100 percent completed.
!%CIProcessing 0025060706. Step 47:  100 percent completed.
!%CIProcessing 0025060706. Step 49:  100 percent completed.
!%CIProcessing 0025060706. Step 50:  100 percent completed.
!%CIProcessing 0025060706. Step 51:  100 percent completed.
!%CIProcessing 0025060706. Step 52:  100 percent completed.
!%CIProcessing 0025060706. Step 53:  100 percent completed.
!%CIProcessing 0025060706. Step 54:  100 percent completed.
!%CIProcessing 0025060706. Step 55:  100 percent completed.
!%CIProcessing 0025060706. Step 56:  100 percent completed.
!%CIProcessing 0025060706. Step 57:  100 percent completed.
!%CIProcessing 0025060706. Step 58:  100 percent completed.
!%CIProcessing 0025060706. Step 60:  100 percent completed.
!%CIProcessing 0025060706. Step 61:  100 percent completed.
!%CIProcessing 0025060706. Step 62:  100 percent completed.
!%CIProcessing 0025060706. Step 63:  100 percent completed.
!%CIProcessing 0025060706. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0025060556. Step 1:  13 percent completed.
!%CIProcessing 0025060556. Step 1:  100 percent completed.
!%CIProcessing 0025060556. Step 2:  100 percent completed.
!%CIProcessing 0025060556. Step 3:  100 percent completed.
!%CIProcessing 0025060556. Step 4:  100 percent completed.
!%CIProcessing 0025060556. Step 5:  100 percent completed.
!%CIProcessing 0025060556. Step 6:  100 percent completed.
!%CIProcessing 0025060556. Step 7:  100 percent completed.
!%CIProcessing 0025060556. Step 8:  100 percent completed.
!%CIProcessing 0025060556. Step 9:  100 percent completed.
!%CIProcessing 0025060556. Step 10:  100 percent completed.
!%CIProcessing 0025060556. Step 11:  100 percent completed.
!%CIProcessing 0025060556. Step 13:  100 percent completed.
!%CIProcessing 0025060556. Step 14:  100 percent completed.
!%CIProcessing 0025060556. Step 15:  100 percent completed.
!%CIProcessing 0025060556. Step 16:  100 percent completed.
!%CIProcessing 0025060556. Step 17:  100 percent completed.
!%CIProcessing 0025060556. Step 18:  100 percent completed.
!%CIProcessing 0025060556. Step 20:  100 percent completed.
!%CIProcessing 0025060556. Step 21:  100 percent completed.
!%CIProcessing 0025060556. Step 22:  100 percent completed.
!%CIProcessing 0025060556. Step 23:  100 percent completed.
!%CIProcessing 0025060556. Step 24:  100 percent completed.
!%CIProcessing 0025060556. Step 25:  100 percent completed.
!%CIProcessing 0025060556. Step 26:  100 percent completed.
!%CIProcessing 0025060556. Step 27:  100 percent completed.
!%CIProcessing 0025060556. Step 28:  100 percent completed.
!%CIProcessing 0025060556. Step 29:  100 percent completed.
!%CIProcessing 0025060556. Step 30:  100 percent completed.
!%CIProcessing 0025060556. Step 31:  100 percent completed.
!%CIProcessing 0025060556. Step 32:  100 percent completed.
!%CIProcessing 0025060556. Step 33:  100 percent completed.
!%CIProcessing 0025060556. Step 34:  100 percent completed.
!%CIProcessing 0025060556. Step 35:  100 percent completed.
!%CIProcessing 0025060556. Step 36:  100 percent completed.
!%CIProcessing 0025060556. Step 37:  100 percent completed.
!%CIProcessing 0025060556. Step 38:  100 percent completed.
!%CIProcessing 0025060556. Step 39:  100 percent completed.
!%CIProcessing 0025060556. Step 40:  100 percent completed.
!%CIProcessing 0025060556. Step 41:  100 percent completed.
!%CIProcessing 0025060556. Step 42:  100 percent completed.
!%CIProcessing 0025060556. Step 43:  100 percent completed.
!%CIProcessing 0025060556. Step 44:  100 percent completed.
!%CIProcessing 0025060556. Step 45:  100 percent completed.
!%CIProcessing 0025060556. Step 46:  100 percent completed.
!%CIProcessing 0025060556. Step 47:  100 percent completed.
!%CIProcessing 0025060556. Step 49:  100 percent completed.
!%CIProcessing 0025060556. Step 50:  100 percent completed.
!%CIProcessing 0025060556. Step 51:  100 percent completed.
!%CIProcessing 0025060556. Step 52:  100 percent completed.
!%CIProcessing 0025060556. Step 53:  100 percent completed.
!%CIProcessing 0025060556. Step 54:  100 percent completed.
!%CIProcessing 0025060556. Step 55:  100 percent completed.
!%CIProcessing 0025060556. Step 56:  100 percent completed.
!%CIProcessing 0025060556. Step 57:  100 percent completed.
!%CIProcessing 0025060556. Step 58:  100 percent completed.
!%CIProcessing 0025060556. Step 60:  100 percent completed.
!%CIProcessing 0025060556. Step 61:  100 percent completed.
!%CIProcessing 0025060556. Step 62:  100 percent completed.
!%CIProcessing 0025060556. Step 63:  100 percent completed.
!%CIProcessing 0025060556. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79230010000. Step 1:  28 percent completed.
!%CIProcessing 79230010000. Step 1:  100 percent completed.
!%CIProcessing 79230010000. Step 2:  100 percent completed.
!%CIProcessing 79230010000. Step 3:  100 percent completed.
!%CIProcessing 79230010000. Step 4:  100 percent completed.
!%CIProcessing 79230010000. Step 5:  100 percent completed.
!%CIProcessing 79230010000. Step 6:  100 percent completed.
!%CIProcessing 79230010000. Step 7:  100 percent completed.
!%CIProcessing 79230010000. Step 8:  100 percent completed.
!%CIProcessing 79230010000. Step 9:  100 percent completed.
!%CIProcessing 79230010000. Step 10:  100 percent completed.
!%CIProcessing 79230010000. Step 11:  100 percent completed.
!%CIProcessing 79230010000. Step 12:  100 percent completed.
!%CIProcessing 79230010000. Step 13:  100 percent completed.
!%CIProcessing 79230010000. Step 14:  100 percent completed.
!%CIProcessing 79230010000. Step 15:  100 percent completed.
!%CIProcessing 79230010000. Step 16:  100 percent completed.
!%CIProcessing 79230010000. Step 17:  100 percent completed.
!%CIProcessing 79230010000. Step 18:  100 percent completed.
!%CIProcessing 79230010000. Step 19:  100 percent completed.
!%CIProcessing 79230010000. Step 20:  100 percent completed.
!%CIProcessing 79230010000. Step 21:  100 percent completed.
!%CIProcessing 79230010000. Step 22:  100 percent completed.
!%CIProcessing 79230010000. Step 23:  100 percent completed.
!%CIProcessing 79230010000. Step 24:  100 percent completed.
!%CIProcessing 79230010000. Step 25:  100 percent completed.
!%CIProcessing 79230010000. Step 26:  100 percent completed.
!%CIProcessing 79230010000. Step 27:  100 percent completed.
!%CIProcessing 79230010000. Step 28:  100 percent completed.
!%CIProcessing 79230010000. Step 29:  100 percent completed.
!%CIProcessing 79230010000. Step 30:  100 percent completed.
!%CIProcessing 79230010000. Step 31:  100 percent completed.
!%CIProcessing 79230010000. Step 32:  100 percent completed.
!%CIProcessing 79230010000. Step 33:  100 percent completed.
!%CIProcessing 79230010000. Step 34:  100 percent completed.
!%CIProcessing 79230010000. Step 35:  100 percent completed.
!%CIProcessing 79230010000. Step 36:  84 percent completed.
!%CIProcessing 79230010000. Step 36:  100 percent completed.
!%CIProcessing 79230010000. Step 37:  100 percent completed.
!%CIProcessing 79230010000. Step 38:  100 percent completed.
!%CIProcessing 79230010000. Step 39:  100 percent completed.
!%CIProcessing 79230010000. Step 40:  100 percent completed.
!%CIProcessing 79230010000. Step 41:  100 percent completed.
!%CIProcessing 79230010000. Step 42:  100 percent completed.
!%CIProcessing 79230010000. Step 43:  100 percent completed.
!%CIProcessing 79230010000. Step 44:  100 percent completed.
!%CIProcessing 79230010000. Step 45:  100 percent completed.
!%CIProcessing 79230010000. Step 46:  100 percent completed.
!%CIProcessing 79230010000. Step 47:  100 percent completed.
!%CIProcessing 79230010000. Step 48:  100 percent completed.
!%CIProcessing 79230010000. Step 49:  100 percent completed.
!%CIProcessing 79230010000. Step 50:  100 percent completed.
!%CIProcessing 79230010000. Step 51:  100 percent completed.
!%CIProcessing 79230010000. Step 52:  100 percent completed.
!%CIProcessing 79230010000. Step 53:  100 percent completed.
!%CIProcessing 79230010000. Step 54:  100 percent completed.
!%CIProcessing 79230010000. Step 55:  100 percent completed.
!%CIProcessing 79230010000. Step 56:  100 percent completed.
!%CIProcessing 79230010000. Step 57:  100 percent completed.
!%CIProcessing 79230010000. Step 58:  100 percent completed.
!%CIProcessing 79230010000. Step 59:  100 percent completed.
!%CIProcessing 79230010000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0402040980. Step 1:  100 percent completed.
!%CIProcessing 0402040980. Step 2:  100 percent completed.
!%CIProcessing 0402040980. Step 3:  100 percent completed.
!%CIProcessing 0402040980. Step 4:  100 percent completed.
!%CIProcessing 0402040980. Step 5:  100 percent completed.
!%CIProcessing 0402040980. Step 6:  100 percent completed.
!%CIProcessing 0402040980. Step 7:  100 percent completed.
!%CIProcessing 0402040980. Step 8:  100 percent completed.
!%CIProcessing 0402040980. Step 9:  100 percent completed.
!%CIProcessing 0402040980. Step 10:  100 percent completed.
!%CIProcessing 0402040980. Step 11:  100 percent completed.
!%CIProcessing 0402040980. Step 12:  100 percent completed.
!%CIProcessing 0402040980. Step 13:  100 percent completed.
!%CIProcessing 0402040980. Step 14:  100 percent completed.
!%CIProcessing 0402040980. Step 15:  100 percent completed.
!%CIProcessing 0402040980. Step 16:  100 percent completed.
!%CIProcessing 0402040980. Step 17:  100 percent completed.
!%CIProcessing 0402040980. Step 18:  100 percent completed.
!%CIProcessing 0402040980. Step 19:  100 percent completed.
!%CIProcessing 0402040980. Step 20:  100 percent completed.
!%CIProcessing 0402040980. Step 21:  100 percent completed.
!%CIProcessing 0402040980. Step 22:  100 percent completed.
!%CIProcessing 0402040980. Step 23:  100 percent completed.
!%CIProcessing 0402040980. Step 24:  100 percent completed.
!%CIProcessing 0402040980. Step 25:  100 percent completed.
!%CIProcessing 0402040980. Step 26:  100 percent completed.
!%CIProcessing 0402040980. Step 27:  100 percent completed.
!%CIProcessing 0402040980. Step 28:  100 percent completed.
!%CIProcessing 0402040980. Step 29:  100 percent completed.
!%CIProcessing 0402040980. Step 30:  100 percent completed.
!%CIProcessing 0402040980. Step 31:  100 percent completed.
!%CIProcessing 0402040980. Step 32:  100 percent completed.
!%CIProcessing 0402040980. Step 33:  100 percent completed.
!%CIProcessing 0402040980. Step 34:  100 percent completed.
!%CIProcessing 0402040980. Step 35:  100 percent completed.
!%CIProcessing 0402040980. Step 36:  100 percent completed.
!%CIProcessing 0402040980. Step 37:  100 percent completed.
!%CIProcessing 0402040980. Step 38:  100 percent completed.
!%CIProcessing 0402040980. Step 39:  100 percent completed.
!%CIProcessing 0402040980. Step 40:  100 percent completed.
!%CIProcessing 0402040980. Step 41:  100 percent completed.
!%CIProcessing 0402040980. Step 42:  100 percent completed.
!%CIProcessing 0402040980. Step 43:  100 percent completed.
!%CIProcessing 0402040980. Step 44:  100 percent completed.
!%CIProcessing 0402040980. Step 45:  100 percent completed.
!%CIProcessing 0402040980. Step 46:  100 percent completed.
!%CIProcessing 0402040980. Step 47:  100 percent completed.
!%CIProcessing 0402040980. Step 48:  100 percent completed.
!%CIProcessing 0402040980. Step 49:  100 percent completed.
!%CIProcessing 0402040980. Step 50:  100 percent completed.
!%CIProcessing 0402040980. Step 51:  100 percent completed.
!%CIProcessing 0402040980. Step 52:  100 percent completed.
!%CIProcessing 0402040980. Step 53:  100 percent completed.
!%CIProcessing 0402040980. Step 54:  100 percent completed.
!%CIProcessing 0402040980. Step 55:  100 percent completed.
!%CIProcessing 0402040980. Step 56:  100 percent completed.
!%CIProcessing 0402040980. Step 57:  100 percent completed.
!%CIProcessing 0402040980. Step 58:  100 percent completed.
!%CIProcessing 0402040980. Step 59:  100 percent completed.
!%CIProcessing 0402040980. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0603082131. Step 1:  100 percent completed.
!%CIProcessing 0603082131. Step 2:  100 percent completed.
!%CIProcessing 0603082131. Step 3:  100 percent completed.
!%CIProcessing 0603082131. Step 4:  100 percent completed.
!%CIProcessing 0603082131. Step 5:  100 percent completed.
!%CIProcessing 0603082131. Step 6:  100 percent completed.
!%CIProcessing 0603082131. Step 7:  100 percent completed.
!%CIProcessing 0603082131. Step 8:  100 percent completed.
!%CIProcessing 0603082131. Step 9:  100 percent completed.
!%CIProcessing 0603082131. Step 10:  100 percent completed.
!%CIProcessing 0603082131. Step 11:  100 percent completed.
!%CIProcessing 0603082131. Step 12:  100 percent completed.
!%CIProcessing 0603082131. Step 13:  100 percent completed.
!%CIProcessing 0603082131. Step 14:  100 percent completed.
!%CIProcessing 0603082131. Step 15:  100 percent completed.
!%CIProcessing 0603082131. Step 16:  100 percent completed.
!%CIProcessing 0603082131. Step 17:  100 percent completed.
!%CIProcessing 0603082131. Step 18:  100 percent completed.
!%CIProcessing 0603082131. Step 19:  100 percent completed.
!%CIProcessing 0603082131. Step 20:  100 percent completed.
!%CIProcessing 0603082131. Step 21:  100 percent completed.
!%CIProcessing 0603082131. Step 22:  100 percent completed.
!%CIProcessing 0603082131. Step 23:  100 percent completed.
!%CIProcessing 0603082131. Step 24:  100 percent completed.
!%CIProcessing 0603082131. Step 25:  100 percent completed.
!%CIProcessing 0603082131. Step 26:  100 percent completed.
!%CIProcessing 0603082131. Step 27:  100 percent completed.
!%CIProcessing 0603082131. Step 28:  100 percent completed.
!%CIProcessing 0603082131. Step 29:  100 percent completed.
!%CIProcessing 0603082131. Step 30:  100 percent completed.
!%CIProcessing 0603082131. Step 31:  100 percent completed.
!%CIProcessing 0603082131. Step 32:  100 percent completed.
!%CIProcessing 0603082131. Step 33:  100 percent completed.
!%CIProcessing 0603082131. Step 34:  100 percent completed.
!%CIProcessing 0603082131. Step 35:  100 percent completed.
!%CIProcessing 0603082131. Step 36:  100 percent completed.
!%CIProcessing 0603082131. Step 37:  100 percent completed.
!%CIProcessing 0603082131. Step 38:  100 percent completed.
!%CIProcessing 0603082131. Step 39:  100 percent completed.
!%CIProcessing 0603082131. Step 40:  100 percent completed.
!%CIProcessing 0603082131. Step 41:  100 percent completed.
!%CIProcessing 0603082131. Step 42:  100 percent completed.
!%CIProcessing 0603082131. Step 43:  100 percent completed.
!%CIProcessing 0603082131. Step 44:  100 percent completed.
!%CIProcessing 0603082131. Step 45:  100 percent completed.
!%CIProcessing 0603082131. Step 46:  100 percent completed.
!%CIProcessing 0603082131. Step 47:  100 percent completed.
!%CIProcessing 0603082131. Step 48:  100 percent completed.
!%CIProcessing 0603082131. Step 49:  100 percent completed.
!%CIProcessing 0603082131. Step 50:  100 percent completed.
!%CIProcessing 0603082131. Step 51:  100 percent completed.
!%CIProcessing 0603082131. Step 52:  100 percent completed.
!%CIProcessing 0603082131. Step 53:  100 percent completed.
!%CIProcessing 0603082131. Step 54:  100 percent completed.
!%CIProcessing 0603082131. Step 55:  100 percent completed.
!%CIProcessing 0603082131. Step 56:  100 percent completed.
!%CIProcessing 0603082131. Step 57:  100 percent completed.
!%CIProcessing 0603082131. Step 58:  100 percent completed.
!%CIProcessing 0603082131. Step 59:  100 percent completed.
!%CIProcessing 0603082131. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0000150802000. Step 1:  13 percent completed.
!%CIProcessing 0000150802000. Step 1:  100 percent completed.
!%CIProcessing 0000150802000. Step 2:  100 percent completed.
!%CIProcessing 0000150802000. Step 3:  100 percent completed.
!%CIProcessing 0000150802000. Step 4:  100 percent completed.
!%CIProcessing 0000150802000. Step 5:  100 percent completed.
!%CIProcessing 0000150802000. Step 6:  100 percent completed.
!%CIProcessing 0000150802000. Step 7:  100 percent completed.
!%CIProcessing 0000150802000. Step 8:  100 percent completed.
!%CIProcessing 0000150802000. Step 9:  100 percent completed.
!%CIProcessing 0000150802000. Step 10:  100 percent completed.
!%CIProcessing 0000150802000. Step 11:  100 percent completed.
!%CIProcessing 0000150802000. Step 13:  100 percent completed.
!%CIProcessing 0000150802000. Step 14:  100 percent completed.
!%CIProcessing 0000150802000. Step 15:  100 percent completed.
!%CIProcessing 0000150802000. Step 16:  100 percent completed.
!%CIProcessing 0000150802000. Step 17:  100 percent completed.
!%CIProcessing 0000150802000. Step 18:  100 percent completed.
!%CIProcessing 0000150802000. Step 20:  100 percent completed.
!%CIProcessing 0000150802000. Step 21:  100 percent completed.
!%CIProcessing 0000150802000. Step 22:  100 percent completed.
!%CIProcessing 0000150802000. Step 23:  100 percent completed.
!%CIProcessing 0000150802000. Step 24:  100 percent completed.
!%CIProcessing 0000150802000. Step 25:  100 percent completed.
!%CIProcessing 0000150802000. Step 26:  100 percent completed.
!%CIProcessing 0000150802000. Step 27:  100 percent completed.
!%CIProcessing 0000150802000. Step 28:  100 percent completed.
!%CIProcessing 0000150802000. Step 29:  100 percent completed.
!%CIProcessing 0000150802000. Step 30:  100 percent completed.
!%CIProcessing 0000150802000. Step 31:  100 percent completed.
!%CIProcessing 0000150802000. Step 32:  100 percent completed.
!%CIProcessing 0000150802000. Step 33:  100 percent completed.
!%CIProcessing 0000150802000. Step 34:  100 percent completed.
!%CIProcessing 0000150802000. Step 35:  100 percent completed.
!%CIProcessing 0000150802000. Step 36:  100 percent completed.
!%CIProcessing 0000150802000. Step 37:  100 percent completed.
!%CIProcessing 0000150802000. Step 38:  100 percent completed.
!%CIProcessing 0000150802000. Step 39:  100 percent completed.
!%CIProcessing 0000150802000. Step 40:  100 percent completed.
!%CIProcessing 0000150802000. Step 41:  100 percent completed.
!%CIProcessing 0000150802000. Step 42:  100 percent completed.
!%CIProcessing 0000150802000. Step 43:  100 percent completed.
!%CIProcessing 0000150802000. Step 44:  100 percent completed.
!%CIProcessing 0000150802000. Step 45:  100 percent completed.
!%CIProcessing 0000150802000. Step 46:  100 percent completed.
!%CIProcessing 0000150802000. Step 47:  100 percent completed.
!%CIProcessing 0000150802000. Step 49:  100 percent completed.
!%CIProcessing 0000150802000. Step 50:  100 percent completed.
!%CIProcessing 0000150802000. Step 51:  100 percent completed.
!%CIProcessing 0000150802000. Step 52:  100 percent completed.
!%CIProcessing 0000150802000. Step 53:  100 percent completed.
!%CIProcessing 0000150802000. Step 54:  100 percent completed.
!%CIProcessing 0000150802000. Step 55:  100 percent completed.
!%CIProcessing 0000150802000. Step 56:  100 percent completed.
!%CIProcessing 0000150802000. Step 57:  100 percent completed.
!%CIProcessing 0000150802000. Step 58:  100 percent completed.
!%CIProcessing 0000150802000. Step 60:  100 percent completed.
!%CIProcessing 0000150802000. Step 61:  100 percent completed.
!%CIProcessing 0000150802000. Step 62:  100 percent completed.
!%CIProcessing 0000150802000. Step 63:  100 percent completed.
!%CIProcessing 0000150802000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 78036081000. Step 1:  17 percent completed.
!%CIProcessing 78036081000. Step 1:  100 percent completed.
!%CIProcessing 78036081000. Step 2:  100 percent completed.
!%CIProcessing 78036081000. Step 3:  100 percent completed.
!%CIProcessing 78036081000. Step 4:  100 percent completed.
!%CIProcessing 78036081000. Step 5:  100 percent completed.
!%CIProcessing 78036081000. Step 6:  100 percent completed.
!%CIProcessing 78036081000. Step 7:  100 percent completed.
!%CIProcessing 78036081000. Step 8:  100 percent completed.
!%CIProcessing 78036081000. Step 9:  100 percent completed.
!%CIProcessing 78036081000. Step 10:  100 percent completed.
!%CIProcessing 78036081000. Step 11:  100 percent completed.
!%CIProcessing 78036081000. Step 12:  100 percent completed.
!%CIProcessing 78036081000. Step 13:  100 percent completed.
!%CIProcessing 78036081000. Step 14:  100 percent completed.
!%CIProcessing 78036081000. Step 15:  100 percent completed.
!%CIProcessing 78036081000. Step 16:  100 percent completed.
!%CIProcessing 78036081000. Step 17:  100 percent completed.
!%CIProcessing 78036081000. Step 18:  100 percent completed.
!%CIProcessing 78036081000. Step 19:  100 percent completed.
!%CIProcessing 78036081000. Step 20:  100 percent completed.
!%CIProcessing 78036081000. Step 21:  100 percent completed.
!%CIProcessing 78036081000. Step 22:  100 percent completed.
!%CIProcessing 78036081000. Step 23:  100 percent completed.
!%CIProcessing 78036081000. Step 24:  100 percent completed.
!%CIProcessing 78036081000. Step 25:  100 percent completed.
!%CIProcessing 78036081000. Step 26:  100 percent completed.
!%CIProcessing 78036081000. Step 27:  100 percent completed.
!%CIProcessing 78036081000. Step 28:  100 percent completed.
!%CIProcessing 78036081000. Step 29:  100 percent completed.
!%CIProcessing 78036081000. Step 30:  100 percent completed.
!%CIProcessing 78036081000. Step 31:  100 percent completed.
!%CIProcessing 78036081000. Step 32:  100 percent completed.
!%CIProcessing 78036081000. Step 33:  100 percent completed.
!%CIProcessing 78036081000. Step 34:  100 percent completed.
!%CIProcessing 78036081000. Step 35:  100 percent completed.
!%CIProcessing 78036081000. Step 36:  100 percent completed.
!%CIProcessing 78036081000. Step 37:  100 percent completed.
!%CIProcessing 78036081000. Step 38:  100 percent completed.
!%CIProcessing 78036081000. Step 39:  100 percent completed.
!%CIProcessing 78036081000. Step 40:  100 percent completed.
!%CIProcessing 78036081000. Step 41:  100 percent completed.
!%CIProcessing 78036081000. Step 42:  100 percent completed.
!%CIProcessing 78036081000. Step 43:  100 percent completed.
!%CIProcessing 78036081000. Step 44:  100 percent completed.
!%CIProcessing 78036081000. Step 45:  100 percent completed.
!%CIProcessing 78036081000. Step 46:  100 percent completed.
!%CIProcessing 78036081000. Step 47:  100 percent completed.
!%CIProcessing 78036081000. Step 48:  100 percent completed.
!%CIProcessing 78036081000. Step 49:  100 percent completed.
!%CIProcessing 78036081000. Step 50:  100 percent completed.
!%CIProcessing 78036081000. Step 51:  100 percent completed.
!%CIProcessing 78036081000. Step 52:  100 percent completed.
!%CIProcessing 78036081000. Step 53:  100 percent completed.
!%CIProcessing 78036081000. Step 54:  100 percent completed.
!%CIProcessing 78036081000. Step 55:  100 percent completed.
!%CIProcessing 78036081000. Step 56:  100 percent completed.
!%CIProcessing 78036081000. Step 57:  100 percent completed.
!%CIProcessing 78036081000. Step 58:  100 percent completed.
!%CIProcessing 78036081000. Step 59:  100 percent completed.
!%CIProcessing 78036081000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 1:  5 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_KUPPLUNGSD_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46030001000_ASM. Step 1:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 2:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 3:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 4:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 5:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 6:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 7:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 8:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 9:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 10:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 11:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 12:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 13:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 14:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 15:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 16:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 17:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 18:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 19:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 20:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 21:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 22:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 23:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 24:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 25:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 26:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 27:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 28:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 29:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 30:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 31:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 32:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 33:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 34:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 35:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 36:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 37:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 38:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 39:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 40:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 41:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 42:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 43:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 44:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 45:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 46:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 47:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 48:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 49:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 50:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 51:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 52:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 53:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 54:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 55:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 56:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 57:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 58:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 59:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 60:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 61:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 62:  100 percent completed.
!%CIProcessing A46030001000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030001000. Step 1:  100 percent completed.
!%CIProcessing A46030001000. Step 2:  100 percent completed.
!%CIProcessing A46030001000. Step 3:  100 percent completed.
!%CIProcessing A46030001000. Step 4:  100 percent completed.
!%CIProcessing A46030001000. Step 5:  100 percent completed.
!%CIProcessing A46030001000. Step 6:  100 percent completed.
!%CIProcessing A46030001000. Step 7:  100 percent completed.
!%CIProcessing A46030001000. Step 8:  100 percent completed.
!%CIProcessing A46030001000. Step 9:  100 percent completed.
!%CIProcessing A46030001000. Step 10:  100 percent completed.
!%CIProcessing A46030001000. Step 11:  100 percent completed.
!%CIProcessing A46030001000. Step 13:  100 percent completed.
!%CIProcessing A46030001000. Step 14:  100 percent completed.
!%CIProcessing A46030001000. Step 15:  100 percent completed.
!%CIProcessing A46030001000. Step 16:  90 percent completed.
!%CIProcessing A46030001000. Step 16:  100 percent completed.
!%CIProcessing A46030001000. Step 17:  100 percent completed.
!%CIProcessing A46030001000. Step 18:  100 percent completed.
!%CIProcessing A46030001000. Step 20:  100 percent completed.
!%CIProcessing A46030001000. Step 21:  100 percent completed.
!%CIProcessing A46030001000. Step 22:  100 percent completed.
!%CIProcessing A46030001000. Step 23:  100 percent completed.
!%CIProcessing A46030001000. Step 24:  100 percent completed.
!%CIProcessing A46030001000. Step 25:  100 percent completed.
!%CIProcessing A46030001000. Step 26:  100 percent completed.
!%CIProcessing A46030001000. Step 27:  100 percent completed.
!%CIProcessing A46030001000. Step 28:  100 percent completed.
!%CIProcessing A46030001000. Step 29:  100 percent completed.
!%CIProcessing A46030001000. Step 30:  100 percent completed.
!%CIProcessing A46030001000. Step 31:  100 percent completed.
!%CIProcessing A46030001000. Step 32:  100 percent completed.
!%CIProcessing A46030001000. Step 33:  100 percent completed.
!%CIProcessing A46030001000. Step 34:  100 percent completed.
!%CIProcessing A46030001000. Step 35:  100 percent completed.
!%CIProcessing A46030001000. Step 36:  100 percent completed.
!%CIProcessing A46030001000. Step 37:  100 percent completed.
!%CIProcessing A46030001000. Step 38:  30 percent completed.
!%CIProcessing A46030001000. Step 38:  60 percent completed.
!%CIProcessing A46030001000. Step 38:  85 percent completed.
!%CIProcessing A46030001000. Step 38:  100 percent completed.
!%CIProcessing A46030001000. Step 39:  100 percent completed.
!%CIProcessing A46030001000. Step 40:  100 percent completed.
!%CIProcessing A46030001000. Step 41:  100 percent completed.
!%CIProcessing A46030001000. Step 42:  100 percent completed.
!%CIProcessing A46030001000. Step 43:  90 percent completed.
!%CIProcessing A46030001000. Step 43:  100 percent completed.
!%CIProcessing A46030001000. Step 44:  90 percent completed.
!%CIProcessing A46030001000. Step 44:  100 percent completed.
!%CIProcessing A46030001000. Step 45:  100 percent completed.
!%CIProcessing A46030001000. Step 46:  100 percent completed.
!%CIProcessing A46030001000. Step 47:  100 percent completed.
!%CIProcessing A46030001000. Step 49:  100 percent completed.
!%CIProcessing A46030001000. Step 50:  100 percent completed.
!%CIProcessing A46030001000. Step 51:  100 percent completed.
!%CIProcessing A46030001000. Step 52:  100 percent completed.
!%CIProcessing A46030001000. Step 53:  100 percent completed.
!%CIProcessing A46030001000. Step 54:  100 percent completed.
!%CIProcessing A46030001000. Step 55:  100 percent completed.
!%CIProcessing A46030001000. Step 56:  100 percent completed.
!%CIProcessing A46030001000. Step 57:  100 percent completed.
!%CIProcessing A46030001000. Step 58:  100 percent completed.
!%CIProcessing A46030001000. Step 60:  100 percent completed.
!%CIProcessing A46030001000. Step 61:  100 percent completed.
!%CIProcessing A46030001000. Step 62:  100 percent completed.
!%CIProcessing A46030001000. Step 63:  100 percent completed.
!%CIProcessing A46030001000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CWWARNING: Feature creation resulted in overlapping part geometry.
!%CPWarning: Design intent is unclear in A46030001000. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A48030026000C1_ASM. Step 1:  5 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 1:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 2:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 3:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 4:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 5:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 6:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 7:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 8:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 9:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 10:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 11:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 12:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 13:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 14:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 15:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 16:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 17:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 18:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 19:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 20:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 21:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 22:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 23:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 24:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 25:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 26:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 27:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 28:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 29:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 30:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 31:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 32:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 33:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 34:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 35:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 36:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 37:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 38:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 39:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 40:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 41:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 42:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 43:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 44:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 45:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 46:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 47:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 48:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 49:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 50:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 51:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 52:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 53:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 54:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 55:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 56:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 57:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 58:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 59:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 60:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 61:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 62:  100 percent completed.
!%CIProcessing A48030026000C1_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A48030026000. Step 1:  100 percent completed.
!%CIProcessing A48030026000. Step 2:  100 percent completed.
!%CIProcessing A48030026000. Step 3:  100 percent completed.
!%CIProcessing A48030026000. Step 4:  100 percent completed.
!%CIProcessing A48030026000. Step 5:  100 percent completed.
!%CIProcessing A48030026000. Step 6:  100 percent completed.
!%CIProcessing A48030026000. Step 7:  100 percent completed.
!%CIProcessing A48030026000. Step 8:  100 percent completed.
!%CIProcessing A48030026000. Step 9:  100 percent completed.
!%CIProcessing A48030026000. Step 10:  100 percent completed.
!%CIProcessing A48030026000. Step 11:  100 percent completed.
!%CIProcessing A48030026000. Step 13:  100 percent completed.
!%CIProcessing A48030026000. Step 14:  100 percent completed.
!%CIProcessing A48030026000. Step 15:  100 percent completed.
!%CIProcessing A48030026000. Step 16:  90 percent completed.
!%CIProcessing A48030026000. Step 16:  100 percent completed.
!%CIProcessing A48030026000. Step 17:  100 percent completed.
!%CIProcessing A48030026000. Step 18:  100 percent completed.
!%CIProcessing A48030026000. Step 20:  100 percent completed.
!%CIProcessing A48030026000. Step 21:  100 percent completed.
!%CIProcessing A48030026000. Step 22:  100 percent completed.
!%CIProcessing A48030026000. Step 23:  100 percent completed.
!%CIProcessing A48030026000. Step 24:  100 percent completed.
!%CIProcessing A48030026000. Step 25:  100 percent completed.
!%CIProcessing A48030026000. Step 26:  100 percent completed.
!%CIProcessing A48030026000. Step 27:  100 percent completed.
!%CIProcessing A48030026000. Step 28:  100 percent completed.
!%CIProcessing A48030026000. Step 29:  100 percent completed.
!%CIProcessing A48030026000. Step 30:  100 percent completed.
!%CIProcessing A48030026000. Step 31:  100 percent completed.
!%CIProcessing A48030026000. Step 32:  100 percent completed.
!%CIProcessing A48030026000. Step 33:  100 percent completed.
!%CIProcessing A48030026000. Step 34:  100 percent completed.
!%CIProcessing A48030026000. Step 35:  100 percent completed.
!%CIProcessing A48030026000. Step 36:  100 percent completed.
!%CIProcessing A48030026000. Step 37:  100 percent completed.
!%CIProcessing A48030026000. Step 38:  20 percent completed.
!%CIProcessing A48030026000. Step 38:  35 percent completed.
!%CIProcessing A48030026000. Step 38:  50 percent completed.
!%CIProcessing A48030026000. Step 38:  60 percent completed.
!%CIProcessing A48030026000. Step 38:  70 percent completed.
!%CIProcessing A48030026000. Step 38:  100 percent completed.
!%CIProcessing A48030026000. Step 39:  100 percent completed.
!%CIProcessing A48030026000. Step 40:  100 percent completed.
!%CIProcessing A48030026000. Step 41:  100 percent completed.
!%CIProcessing A48030026000. Step 42:  100 percent completed.
!%CIProcessing A48030026000. Step 43:  90 percent completed.
!%CIProcessing A48030026000. Step 43:  100 percent completed.
!%CIProcessing A48030026000. Step 44:  90 percent completed.
!%CIProcessing A48030026000. Step 44:  100 percent completed.
!%CIProcessing A48030026000. Step 45:  100 percent completed.
!%CIProcessing A48030026000. Step 46:  100 percent completed.
!%CIProcessing A48030026000. Step 47:  100 percent completed.
!%CIProcessing A48030026000. Step 49:  100 percent completed.
!%CIProcessing A48030026000. Step 50:  100 percent completed.
!%CIProcessing A48030026000. Step 51:  100 percent completed.
!%CIProcessing A48030026000. Step 52:  100 percent completed.
!%CIProcessing A48030026000. Step 53:  100 percent completed.
!%CIProcessing A48030026000. Step 54:  100 percent completed.
!%CIProcessing A48030026000. Step 55:  100 percent completed.
!%CIProcessing A48030026000. Step 56:  100 percent completed.
!%CIProcessing A48030026000. Step 57:  100 percent completed.
!%CIProcessing A48030026000. Step 58:  100 percent completed.
!%CIProcessing A48030026000. Step 60:  100 percent completed.
!%CIProcessing A48030026000. Step 61:  100 percent completed.
!%CIProcessing A48030026000. Step 62:  100 percent completed.
!%CIProcessing A48030026000. Step 63:  100 percent completed.
!%CIProcessing A48030026000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CWWARNING: Feature creation resulted in overlapping part geometry.
!%CPWarning: Design intent is unclear in A48030026000. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A48030027000. Step 1:  5 percent completed.
!%CIProcessing A48030027000. Step 1:  100 percent completed.
!%CIProcessing A48030027000. Step 2:  100 percent completed.
!%CIProcessing A48030027000. Step 3:  100 percent completed.
!%CIProcessing A48030027000. Step 4:  100 percent completed.
!%CIProcessing A48030027000. Step 5:  100 percent completed.
!%CIProcessing A48030027000. Step 6:  100 percent completed.
!%CIProcessing A48030027000. Step 7:  100 percent completed.
!%CIProcessing A48030027000. Step 8:  100 percent completed.
!%CIProcessing A48030027000. Step 9:  100 percent completed.
!%CIProcessing A48030027000. Step 10:  100 percent completed.
!%CIProcessing A48030027000. Step 11:  100 percent completed.
!%CIProcessing A48030027000. Step 13:  100 percent completed.
!%CIProcessing A48030027000. Step 14:  100 percent completed.
!%CIProcessing A48030027000. Step 15:  100 percent completed.
!%CIProcessing A48030027000. Step 16:  100 percent completed.
!%CIProcessing A48030027000. Step 17:  100 percent completed.
!%CIProcessing A48030027000. Step 18:  100 percent completed.
!%CIProcessing A48030027000. Step 20:  100 percent completed.
!%CIProcessing A48030027000. Step 21:  100 percent completed.
!%CIProcessing A48030027000. Step 22:  100 percent completed.
!%CIProcessing A48030027000. Step 23:  100 percent completed.
!%CIProcessing A48030027000. Step 24:  100 percent completed.
!%CIProcessing A48030027000. Step 25:  100 percent completed.
!%CIProcessing A48030027000. Step 26:  100 percent completed.
!%CIProcessing A48030027000. Step 27:  100 percent completed.
!%CIProcessing A48030027000. Step 28:  100 percent completed.
!%CIProcessing A48030027000. Step 29:  100 percent completed.
!%CIProcessing A48030027000. Step 30:  100 percent completed.
!%CIProcessing A48030027000. Step 31:  100 percent completed.
!%CIProcessing A48030027000. Step 32:  100 percent completed.
!%CIProcessing A48030027000. Step 33:  100 percent completed.
!%CIProcessing A48030027000. Step 34:  100 percent completed.
!%CIProcessing A48030027000. Step 35:  100 percent completed.
!%CIProcessing A48030027000. Step 36:  100 percent completed.
!%CIProcessing A48030027000. Step 37:  100 percent completed.
!%CIProcessing A48030027000. Step 38:  100 percent completed.
!%CIProcessing A48030027000. Step 39:  100 percent completed.
!%CIProcessing A48030027000. Step 40:  100 percent completed.
!%CIProcessing A48030027000. Step 41:  100 percent completed.
!%CIProcessing A48030027000. Step 42:  100 percent completed.
!%CIProcessing A48030027000. Step 43:  100 percent completed.
!%CIProcessing A48030027000. Step 44:  100 percent completed.
!%CIProcessing A48030027000. Step 45:  100 percent completed.
!%CIProcessing A48030027000. Step 46:  100 percent completed.
!%CIProcessing A48030027000. Step 47:  100 percent completed.
!%CIProcessing A48030027000. Step 49:  100 percent completed.
!%CIProcessing A48030027000. Step 50:  100 percent completed.
!%CIProcessing A48030027000. Step 51:  100 percent completed.
!%CIProcessing A48030027000. Step 52:  100 percent completed.
!%CIProcessing A48030027000. Step 53:  100 percent completed.
!%CIProcessing A48030027000. Step 54:  100 percent completed.
!%CIProcessing A48030027000. Step 55:  100 percent completed.
!%CIProcessing A48030027000. Step 56:  100 percent completed.
!%CIProcessing A48030027000. Step 57:  100 percent completed.
!%CIProcessing A48030027000. Step 58:  100 percent completed.
!%CIProcessing A48030027000. Step 60:  100 percent completed.
!%CIProcessing A48030027000. Step 61:  100 percent completed.
!%CIProcessing A48030027000. Step 62:  100 percent completed.
!%CIProcessing A48030027000. Step 63:  100 percent completed.
!%CIProcessing A48030027000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0025060456. Step 1:  13 percent completed.
!%CIProcessing 0025060456. Step 1:  100 percent completed.
!%CIProcessing 0025060456. Step 2:  100 percent completed.
!%CIProcessing 0025060456. Step 3:  100 percent completed.
!%CIProcessing 0025060456. Step 4:  100 percent completed.
!%CIProcessing 0025060456. Step 5:  100 percent completed.
!%CIProcessing 0025060456. Step 6:  100 percent completed.
!%CIProcessing 0025060456. Step 7:  100 percent completed.
!%CIProcessing 0025060456. Step 8:  100 percent completed.
!%CIProcessing 0025060456. Step 9:  100 percent completed.
!%CIProcessing 0025060456. Step 10:  100 percent completed.
!%CIProcessing 0025060456. Step 11:  100 percent completed.
!%CIProcessing 0025060456. Step 13:  100 percent completed.
!%CIProcessing 0025060456. Step 14:  100 percent completed.
!%CIProcessing 0025060456. Step 15:  100 percent completed.
!%CIProcessing 0025060456. Step 16:  100 percent completed.
!%CIProcessing 0025060456. Step 17:  100 percent completed.
!%CIProcessing 0025060456. Step 18:  100 percent completed.
!%CIProcessing 0025060456. Step 20:  100 percent completed.
!%CIProcessing 0025060456. Step 21:  100 percent completed.
!%CIProcessing 0025060456. Step 22:  100 percent completed.
!%CIProcessing 0025060456. Step 23:  100 percent completed.
!%CIProcessing 0025060456. Step 24:  100 percent completed.
!%CIProcessing 0025060456. Step 25:  100 percent completed.
!%CIProcessing 0025060456. Step 26:  100 percent completed.
!%CIProcessing 0025060456. Step 27:  100 percent completed.
!%CIProcessing 0025060456. Step 28:  100 percent completed.
!%CIProcessing 0025060456. Step 29:  100 percent completed.
!%CIProcessing 0025060456. Step 30:  100 percent completed.
!%CIProcessing 0025060456. Step 31:  100 percent completed.
!%CIProcessing 0025060456. Step 32:  100 percent completed.
!%CIProcessing 0025060456. Step 33:  100 percent completed.
!%CIProcessing 0025060456. Step 34:  100 percent completed.
!%CIProcessing 0025060456. Step 35:  100 percent completed.
!%CIProcessing 0025060456. Step 36:  100 percent completed.
!%CIProcessing 0025060456. Step 37:  100 percent completed.
!%CIProcessing 0025060456. Step 38:  100 percent completed.
!%CIProcessing 0025060456. Step 39:  100 percent completed.
!%CIProcessing 0025060456. Step 40:  100 percent completed.
!%CIProcessing 0025060456. Step 41:  100 percent completed.
!%CIProcessing 0025060456. Step 42:  100 percent completed.
!%CIProcessing 0025060456. Step 43:  100 percent completed.
!%CIProcessing 0025060456. Step 44:  100 percent completed.
!%CIProcessing 0025060456. Step 45:  100 percent completed.
!%CIProcessing 0025060456. Step 46:  100 percent completed.
!%CIProcessing 0025060456. Step 47:  100 percent completed.
!%CIProcessing 0025060456. Step 49:  100 percent completed.
!%CIProcessing 0025060456. Step 50:  100 percent completed.
!%CIProcessing 0025060456. Step 51:  100 percent completed.
!%CIProcessing 0025060456. Step 52:  100 percent completed.
!%CIProcessing 0025060456. Step 53:  100 percent completed.
!%CIProcessing 0025060456. Step 54:  100 percent completed.
!%CIProcessing 0025060456. Step 55:  100 percent completed.
!%CIProcessing 0025060456. Step 56:  100 percent completed.
!%CIProcessing 0025060456. Step 57:  100 percent completed.
!%CIProcessing 0025060456. Step 58:  100 percent completed.
!%CIProcessing 0025060456. Step 60:  100 percent completed.
!%CIProcessing 0025060456. Step 61:  100 percent completed.
!%CIProcessing 0025060456. Step 62:  100 percent completed.
!%CIProcessing 0025060456. Step 63:  100 percent completed.
!%CIProcessing 0025060456. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0025060256. Step 1:  13 percent completed.
!%CIProcessing 0025060256. Step 1:  100 percent completed.
!%CIProcessing 0025060256. Step 2:  100 percent completed.
!%CIProcessing 0025060256. Step 3:  100 percent completed.
!%CIProcessing 0025060256. Step 4:  100 percent completed.
!%CIProcessing 0025060256. Step 5:  100 percent completed.
!%CIProcessing 0025060256. Step 6:  100 percent completed.
!%CIProcessing 0025060256. Step 7:  100 percent completed.
!%CIProcessing 0025060256. Step 8:  100 percent completed.
!%CIProcessing 0025060256. Step 9:  100 percent completed.
!%CIProcessing 0025060256. Step 10:  100 percent completed.
!%CIProcessing 0025060256. Step 11:  100 percent completed.
!%CIProcessing 0025060256. Step 13:  100 percent completed.
!%CIProcessing 0025060256. Step 14:  100 percent completed.
!%CIProcessing 0025060256. Step 15:  100 percent completed.
!%CIProcessing 0025060256. Step 16:  100 percent completed.
!%CIProcessing 0025060256. Step 17:  100 percent completed.
!%CIProcessing 0025060256. Step 18:  100 percent completed.
!%CIProcessing 0025060256. Step 20:  100 percent completed.
!%CIProcessing 0025060256. Step 21:  100 percent completed.
!%CIProcessing 0025060256. Step 22:  100 percent completed.
!%CIProcessing 0025060256. Step 23:  100 percent completed.
!%CIProcessing 0025060256. Step 24:  100 percent completed.
!%CIProcessing 0025060256. Step 25:  100 percent completed.
!%CIProcessing 0025060256. Step 26:  100 percent completed.
!%CIProcessing 0025060256. Step 27:  100 percent completed.
!%CIProcessing 0025060256. Step 28:  100 percent completed.
!%CIProcessing 0025060256. Step 29:  100 percent completed.
!%CIProcessing 0025060256. Step 30:  100 percent completed.
!%CIProcessing 0025060256. Step 31:  100 percent completed.
!%CIProcessing 0025060256. Step 32:  100 percent completed.
!%CIProcessing 0025060256. Step 33:  100 percent completed.
!%CIProcessing 0025060256. Step 34:  100 percent completed.
!%CIProcessing 0025060256. Step 35:  100 percent completed.
!%CIProcessing 0025060256. Step 36:  100 percent completed.
!%CIProcessing 0025060256. Step 37:  100 percent completed.
!%CIProcessing 0025060256. Step 38:  100 percent completed.
!%CIProcessing 0025060256. Step 39:  100 percent completed.
!%CIProcessing 0025060256. Step 40:  100 percent completed.
!%CIProcessing 0025060256. Step 41:  100 percent completed.
!%CIProcessing 0025060256. Step 42:  100 percent completed.
!%CIProcessing 0025060256. Step 43:  100 percent completed.
!%CIProcessing 0025060256. Step 44:  100 percent completed.
!%CIProcessing 0025060256. Step 45:  100 percent completed.
!%CIProcessing 0025060256. Step 46:  100 percent completed.
!%CIProcessing 0025060256. Step 47:  100 percent completed.
!%CIProcessing 0025060256. Step 49:  100 percent completed.
!%CIProcessing 0025060256. Step 50:  100 percent completed.
!%CIProcessing 0025060256. Step 51:  100 percent completed.
!%CIProcessing 0025060256. Step 52:  100 percent completed.
!%CIProcessing 0025060256. Step 53:  100 percent completed.
!%CIProcessing 0025060256. Step 54:  100 percent completed.
!%CIProcessing 0025060256. Step 55:  100 percent completed.
!%CIProcessing 0025060256. Step 56:  100 percent completed.
!%CIProcessing 0025060256. Step 57:  100 percent completed.
!%CIProcessing 0025060256. Step 58:  100 percent completed.
!%CIProcessing 0025060256. Step 60:  100 percent completed.
!%CIProcessing 0025060256. Step 61:  100 percent completed.
!%CIProcessing 0025060256. Step 62:  100 percent completed.
!%CIProcessing 0025060256. Step 63:  100 percent completed.
!%CIProcessing 0025060256. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0603061001. Step 1:  100 percent completed.
!%CIProcessing 0603061001. Step 2:  100 percent completed.
!%CIProcessing 0603061001. Step 3:  100 percent completed.
!%CIProcessing 0603061001. Step 4:  100 percent completed.
!%CIProcessing 0603061001. Step 5:  100 percent completed.
!%CIProcessing 0603061001. Step 6:  100 percent completed.
!%CIProcessing 0603061001. Step 7:  100 percent completed.
!%CIProcessing 0603061001. Step 8:  100 percent completed.
!%CIProcessing 0603061001. Step 9:  100 percent completed.
!%CIProcessing 0603061001. Step 10:  100 percent completed.
!%CIProcessing 0603061001. Step 11:  100 percent completed.
!%CIProcessing 0603061001. Step 12:  100 percent completed.
!%CIProcessing 0603061001. Step 13:  100 percent completed.
!%CIProcessing 0603061001. Step 14:  100 percent completed.
!%CIProcessing 0603061001. Step 15:  100 percent completed.
!%CIProcessing 0603061001. Step 16:  100 percent completed.
!%CIProcessing 0603061001. Step 17:  100 percent completed.
!%CIProcessing 0603061001. Step 18:  100 percent completed.
!%CIProcessing 0603061001. Step 19:  100 percent completed.
!%CIProcessing 0603061001. Step 20:  100 percent completed.
!%CIProcessing 0603061001. Step 21:  100 percent completed.
!%CIProcessing 0603061001. Step 22:  100 percent completed.
!%CIProcessing 0603061001. Step 23:  100 percent completed.
!%CIProcessing 0603061001. Step 24:  100 percent completed.
!%CIProcessing 0603061001. Step 25:  100 percent completed.
!%CIProcessing 0603061001. Step 26:  100 percent completed.
!%CIProcessing 0603061001. Step 27:  100 percent completed.
!%CIProcessing 0603061001. Step 28:  100 percent completed.
!%CIProcessing 0603061001. Step 29:  100 percent completed.
!%CIProcessing 0603061001. Step 30:  100 percent completed.
!%CIProcessing 0603061001. Step 31:  100 percent completed.
!%CIProcessing 0603061001. Step 32:  100 percent completed.
!%CIProcessing 0603061001. Step 33:  100 percent completed.
!%CIProcessing 0603061001. Step 34:  100 percent completed.
!%CIProcessing 0603061001. Step 35:  100 percent completed.
!%CIProcessing 0603061001. Step 36:  100 percent completed.
!%CIProcessing 0603061001. Step 37:  100 percent completed.
!%CIProcessing 0603061001. Step 38:  100 percent completed.
!%CIProcessing 0603061001. Step 39:  100 percent completed.
!%CIProcessing 0603061001. Step 40:  100 percent completed.
!%CIProcessing 0603061001. Step 41:  100 percent completed.
!%CIProcessing 0603061001. Step 42:  100 percent completed.
!%CIProcessing 0603061001. Step 43:  100 percent completed.
!%CIProcessing 0603061001. Step 44:  100 percent completed.
!%CIProcessing 0603061001. Step 45:  100 percent completed.
!%CIProcessing 0603061001. Step 46:  100 percent completed.
!%CIProcessing 0603061001. Step 47:  100 percent completed.
!%CIProcessing 0603061001. Step 48:  100 percent completed.
!%CIProcessing 0603061001. Step 49:  100 percent completed.
!%CIProcessing 0603061001. Step 50:  100 percent completed.
!%CIProcessing 0603061001. Step 51:  100 percent completed.
!%CIProcessing 0603061001. Step 52:  100 percent completed.
!%CIProcessing 0603061001. Step 53:  100 percent completed.
!%CIProcessing 0603061001. Step 54:  100 percent completed.
!%CIProcessing 0603061001. Step 55:  100 percent completed.
!%CIProcessing 0603061001. Step 56:  100 percent completed.
!%CIProcessing 0603061001. Step 57:  100 percent completed.
!%CIProcessing 0603061001. Step 58:  100 percent completed.
!%CIProcessing 0603061001. Step 59:  100 percent completed.
!%CIProcessing 0603061001. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 59030019200. Step 1:  22 percent completed.
!%CIProcessing 59030019200. Step 1:  100 percent completed.
!%CIProcessing 59030019200. Step 2:  100 percent completed.
!%CIProcessing 59030019200. Step 3:  100 percent completed.
!%CIProcessing 59030019200. Step 4:  100 percent completed.
!%CIProcessing 59030019200. Step 5:  100 percent completed.
!%CIProcessing 59030019200. Step 6:  100 percent completed.
!%CIProcessing 59030019200. Step 7:  100 percent completed.
!%CIProcessing 59030019200. Step 8:  100 percent completed.
!%CIProcessing 59030019200. Step 9:  100 percent completed.
!%CIProcessing 59030019200. Step 10:  100 percent completed.
!%CIProcessing 59030019200. Step 11:  100 percent completed.
!%CIProcessing 59030019200. Step 12:  100 percent completed.
!%CIProcessing 59030019200. Step 13:  100 percent completed.
!%CIProcessing 59030019200. Step 14:  100 percent completed.
!%CIProcessing 59030019200. Step 15:  100 percent completed.
!%CIProcessing 59030019200. Step 16:  100 percent completed.
!%CIProcessing 59030019200. Step 17:  100 percent completed.
!%CIProcessing 59030019200. Step 18:  100 percent completed.
!%CIProcessing 59030019200. Step 19:  100 percent completed.
!%CIProcessing 59030019200. Step 20:  100 percent completed.
!%CIProcessing 59030019200. Step 21:  100 percent completed.
!%CIProcessing 59030019200. Step 22:  100 percent completed.
!%CIProcessing 59030019200. Step 23:  100 percent completed.
!%CIProcessing 59030019200. Step 24:  100 percent completed.
!%CIProcessing 59030019200. Step 25:  100 percent completed.
!%CIProcessing 59030019200. Step 26:  100 percent completed.
!%CIProcessing 59030019200. Step 27:  100 percent completed.
!%CIProcessing 59030019200. Step 28:  100 percent completed.
!%CIProcessing 59030019200. Step 29:  100 percent completed.
!%CIProcessing 59030019200. Step 30:  100 percent completed.
!%CIProcessing 59030019200. Step 31:  100 percent completed.
!%CIProcessing 59030019200. Step 32:  100 percent completed.
!%CIProcessing 59030019200. Step 33:  100 percent completed.
!%CIProcessing 59030019200. Step 34:  100 percent completed.
!%CIProcessing 59030019200. Step 35:  100 percent completed.
!%CIProcessing 59030019200. Step 36:  100 percent completed.
!%CIProcessing 59030019200. Step 37:  100 percent completed.
!%CIProcessing 59030019200. Step 38:  100 percent completed.
!%CIProcessing 59030019200. Step 39:  100 percent completed.
!%CIProcessing 59030019200. Step 40:  100 percent completed.
!%CIProcessing 59030019200. Step 41:  100 percent completed.
!%CIProcessing 59030019200. Step 42:  100 percent completed.
!%CIProcessing 59030019200. Step 43:  100 percent completed.
!%CIProcessing 59030019200. Step 44:  100 percent completed.
!%CIProcessing 59030019200. Step 45:  100 percent completed.
!%CIProcessing 59030019200. Step 46:  100 percent completed.
!%CIProcessing 59030019200. Step 47:  100 percent completed.
!%CIProcessing 59030019200. Step 48:  100 percent completed.
!%CIProcessing 59030019200. Step 49:  100 percent completed.
!%CIProcessing 59030019200. Step 50:  100 percent completed.
!%CIProcessing 59030019200. Step 51:  100 percent completed.
!%CIProcessing 59030019200. Step 52:  100 percent completed.
!%CIProcessing 59030019200. Step 53:  100 percent completed.
!%CIProcessing 59030019200. Step 54:  100 percent completed.
!%CIProcessing 59030019200. Step 55:  100 percent completed.
!%CIProcessing 59030019200. Step 56:  100 percent completed.
!%CIProcessing 59030019200. Step 57:  100 percent completed.
!%CIProcessing 59030019200. Step 58:  100 percent completed.
!%CIProcessing 59030019200. Step 59:  100 percent completed.
!%CIProcessing 59030019200. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030025000. Step 1:  7 percent completed.
!%CIProcessing A46030025000. Step 1:  100 percent completed.
!%CIProcessing A46030025000. Step 2:  100 percent completed.
!%CIProcessing A46030025000. Step 3:  100 percent completed.
!%CIProcessing A46030025000. Step 4:  100 percent completed.
!%CIProcessing A46030025000. Step 5:  100 percent completed.
!%CIProcessing A46030025000. Step 6:  100 percent completed.
!%CIProcessing A46030025000. Step 7:  100 percent completed.
!%CIProcessing A46030025000. Step 8:  100 percent completed.
!%CIProcessing A46030025000. Step 9:  100 percent completed.
!%CIProcessing A46030025000. Step 10:  100 percent completed.
!%CIProcessing A46030025000. Step 11:  100 percent completed.
!%CIProcessing A46030025000. Step 13:  100 percent completed.
!%CIProcessing A46030025000. Step 14:  100 percent completed.
!%CIProcessing A46030025000. Step 15:  100 percent completed.
!%CIProcessing A46030025000. Step 16:  100 percent completed.
!%CIProcessing A46030025000. Step 17:  100 percent completed.
!%CIProcessing A46030025000. Step 18:  100 percent completed.
!%CIProcessing A46030025000. Step 20:  100 percent completed.
!%CIProcessing A46030025000. Step 21:  100 percent completed.
!%CIProcessing A46030025000. Step 22:  100 percent completed.
!%CIProcessing A46030025000. Step 23:  100 percent completed.
!%CIProcessing A46030025000. Step 24:  100 percent completed.
!%CIProcessing A46030025000. Step 25:  100 percent completed.
!%CIProcessing A46030025000. Step 26:  100 percent completed.
!%CIProcessing A46030025000. Step 27:  100 percent completed.
!%CIProcessing A46030025000. Step 28:  100 percent completed.
!%CIProcessing A46030025000. Step 29:  100 percent completed.
!%CIProcessing A46030025000. Step 30:  100 percent completed.
!%CIProcessing A46030025000. Step 31:  100 percent completed.
!%CIProcessing A46030025000. Step 32:  100 percent completed.
!%CIProcessing A46030025000. Step 33:  100 percent completed.
!%CIProcessing A46030025000. Step 34:  100 percent completed.
!%CIProcessing A46030025000. Step 35:  100 percent completed.
!%CIProcessing A46030025000. Step 36:  100 percent completed.
!%CIProcessing A46030025000. Step 37:  100 percent completed.
!%CIProcessing A46030025000. Step 38:  84 percent completed.
!%CIProcessing A46030025000. Step 38:  100 percent completed.
!%CIProcessing A46030025000. Step 39:  100 percent completed.
!%CIProcessing A46030025000. Step 40:  100 percent completed.
!%CIProcessing A46030025000. Step 41:  100 percent completed.
!%CIProcessing A46030025000. Step 42:  100 percent completed.
!%CIProcessing A46030025000. Step 43:  100 percent completed.
!%CIProcessing A46030025000. Step 44:  100 percent completed.
!%CIProcessing A46030025000. Step 45:  100 percent completed.
!%CIProcessing A46030025000. Step 46:  100 percent completed.
!%CIProcessing A46030025000. Step 47:  100 percent completed.
!%CIProcessing A46030025000. Step 49:  100 percent completed.
!%CIProcessing A46030025000. Step 50:  100 percent completed.
!%CIProcessing A46030025000. Step 51:  100 percent completed.
!%CIProcessing A46030025000. Step 52:  100 percent completed.
!%CIProcessing A46030025000. Step 53:  100 percent completed.
!%CIProcessing A46030025000. Step 54:  100 percent completed.
!%CIProcessing A46030025000. Step 55:  100 percent completed.
!%CIProcessing A46030025000. Step 56:  100 percent completed.
!%CIProcessing A46030025000. Step 57:  100 percent completed.
!%CIProcessing A46030025000. Step 58:  100 percent completed.
!%CIProcessing A46030025000. Step 60:  100 percent completed.
!%CIProcessing A46030025000. Step 61:  100 percent completed.
!%CIProcessing A46030025000. Step 62:  100 percent completed.
!%CIProcessing A46030025000. Step 63:  100 percent completed.
!%CIProcessing A46030025000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79430020033_ASM. Step 1:  5 percent completed.
!%CIProcessing 79430020033_ASM. Step 1:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 2:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 3:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 4:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 5:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 6:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 7:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 8:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 9:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 10:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 11:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 12:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 13:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 14:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 15:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 16:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 17:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 18:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 19:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 20:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 21:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 22:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 23:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 24:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 25:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 26:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 27:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 28:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 29:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 30:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 31:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 32:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 33:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 34:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 35:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 36:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 37:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 38:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 39:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 40:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 41:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 42:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 43:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 44:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 45:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 46:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 47:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 48:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 49:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 50:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 51:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 52:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 53:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 54:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 55:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 56:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 57:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 58:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 59:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 60:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 61:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 62:  100 percent completed.
!%CIProcessing 79430020033_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79430020000. Step 1:  100 percent completed.
!%CIProcessing 79430020000. Step 2:  100 percent completed.
!%CIProcessing 79430020000. Step 3:  100 percent completed.
!%CIProcessing 79430020000. Step 4:  100 percent completed.
!%CIProcessing 79430020000. Step 5:  100 percent completed.
!%CIProcessing 79430020000. Step 6:  100 percent completed.
!%CIProcessing 79430020000. Step 7:  100 percent completed.
!%CIProcessing 79430020000. Step 8:  100 percent completed.
!%CIProcessing 79430020000. Step 9:  100 percent completed.
!%CIProcessing 79430020000. Step 10:  100 percent completed.
!%CIProcessing 79430020000. Step 11:  100 percent completed.
!%CIProcessing 79430020000. Step 13:  100 percent completed.
!%CIProcessing 79430020000. Step 14:  100 percent completed.
!%CIProcessing 79430020000. Step 15:  100 percent completed.
!%CIProcessing 79430020000. Step 16:  100 percent completed.
!%CIProcessing 79430020000. Step 17:  100 percent completed.
!%CIProcessing 79430020000. Step 18:  100 percent completed.
!%CIProcessing 79430020000. Step 20:  100 percent completed.
!%CIProcessing 79430020000. Step 21:  100 percent completed.
!%CIProcessing 79430020000. Step 22:  100 percent completed.
!%CIProcessing 79430020000. Step 23:  100 percent completed.
!%CIProcessing 79430020000. Step 24:  100 percent completed.
!%CIProcessing 79430020000. Step 25:  100 percent completed.
!%CIProcessing 79430020000. Step 26:  100 percent completed.
!%CIProcessing 79430020000. Step 27:  100 percent completed.
!%CIProcessing 79430020000. Step 28:  100 percent completed.
!%CIProcessing 79430020000. Step 29:  100 percent completed.
!%CIProcessing 79430020000. Step 30:  100 percent completed.
!%CIProcessing 79430020000. Step 31:  100 percent completed.
!%CIProcessing 79430020000. Step 32:  100 percent completed.
!%CIProcessing 79430020000. Step 33:  100 percent completed.
!%CIProcessing 79430020000. Step 34:  100 percent completed.
!%CIProcessing 79430020000. Step 35:  100 percent completed.
!%CIProcessing 79430020000. Step 36:  100 percent completed.
!%CIProcessing 79430020000. Step 37:  100 percent completed.
!%CIProcessing 79430020000. Step 38:  100 percent completed.
!%CIProcessing 79430020000. Step 39:  100 percent completed.
!%CIProcessing 79430020000. Step 40:  100 percent completed.
!%CIProcessing 79430020000. Step 41:  100 percent completed.
!%CIProcessing 79430020000. Step 42:  100 percent completed.
!%CIProcessing 79430020000. Step 43:  100 percent completed.
!%CIProcessing 79430020000. Step 44:  100 percent completed.
!%CIProcessing 79430020000. Step 45:  100 percent completed.
!%CIProcessing 79430020000. Step 46:  100 percent completed.
!%CIProcessing 79430020000. Step 47:  100 percent completed.
!%CIProcessing 79430020000. Step 49:  100 percent completed.
!%CIProcessing 79430020000. Step 50:  100 percent completed.
!%CIProcessing 79430020000. Step 51:  100 percent completed.
!%CIProcessing 79430020000. Step 52:  100 percent completed.
!%CIProcessing 79430020000. Step 53:  100 percent completed.
!%CIProcessing 79430020000. Step 54:  100 percent completed.
!%CIProcessing 79430020000. Step 55:  100 percent completed.
!%CIProcessing 79430020000. Step 56:  100 percent completed.
!%CIProcessing 79430020000. Step 57:  100 percent completed.
!%CIProcessing 79430020000. Step 58:  100 percent completed.
!%CIProcessing 79430020000. Step 60:  100 percent completed.
!%CIProcessing 79430020000. Step 61:  100 percent completed.
!%CIProcessing 79430020000. Step 62:  100 percent completed.
!%CIProcessing 79430020000. Step 63:  100 percent completed.
!%CIProcessing 79430020000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0770191015. Step 1:  83 percent completed.
!%CIProcessing 0770191015. Step 1:  100 percent completed.
!%CIProcessing 0770191015. Step 2:  100 percent completed.
!%CIProcessing 0770191015. Step 3:  100 percent completed.
!%CIProcessing 0770191015. Step 4:  100 percent completed.
!%CIProcessing 0770191015. Step 5:  100 percent completed.
!%CIProcessing 0770191015. Step 6:  100 percent completed.
!%CIProcessing 0770191015. Step 7:  100 percent completed.
!%CIProcessing 0770191015. Step 8:  100 percent completed.
!%CIProcessing 0770191015. Step 9:  100 percent completed.
!%CIProcessing 0770191015. Step 10:  100 percent completed.
!%CIProcessing 0770191015. Step 11:  100 percent completed.
!%CIProcessing 0770191015. Step 12:  100 percent completed.
!%CIProcessing 0770191015. Step 13:  100 percent completed.
!%CIProcessing 0770191015. Step 14:  100 percent completed.
!%CIProcessing 0770191015. Step 15:  100 percent completed.
!%CIProcessing 0770191015. Step 16:  100 percent completed.
!%CIProcessing 0770191015. Step 17:  100 percent completed.
!%CIProcessing 0770191015. Step 18:  100 percent completed.
!%CIProcessing 0770191015. Step 19:  100 percent completed.
!%CIProcessing 0770191015. Step 20:  100 percent completed.
!%CIProcessing 0770191015. Step 21:  100 percent completed.
!%CIProcessing 0770191015. Step 22:  100 percent completed.
!%CIProcessing 0770191015. Step 23:  100 percent completed.
!%CIProcessing 0770191015. Step 24:  100 percent completed.
!%CIProcessing 0770191015. Step 25:  100 percent completed.
!%CIProcessing 0770191015. Step 26:  100 percent completed.
!%CIProcessing 0770191015. Step 27:  100 percent completed.
!%CIProcessing 0770191015. Step 28:  100 percent completed.
!%CIProcessing 0770191015. Step 29:  100 percent completed.
!%CIProcessing 0770191015. Step 30:  100 percent completed.
!%CIProcessing 0770191015. Step 31:  100 percent completed.
!%CIProcessing 0770191015. Step 32:  100 percent completed.
!%CIProcessing 0770191015. Step 33:  100 percent completed.
!%CIProcessing 0770191015. Step 34:  100 percent completed.
!%CIProcessing 0770191015. Step 35:  100 percent completed.
!%CIProcessing 0770191015. Step 36:  100 percent completed.
!%CIProcessing 0770191015. Step 37:  100 percent completed.
!%CIProcessing 0770191015. Step 38:  100 percent completed.
!%CIProcessing 0770191015. Step 39:  100 percent completed.
!%CIProcessing 0770191015. Step 40:  100 percent completed.
!%CIProcessing 0770191015. Step 41:  100 percent completed.
!%CIProcessing 0770191015. Step 42:  100 percent completed.
!%CIProcessing 0770191015. Step 43:  100 percent completed.
!%CIProcessing 0770191015. Step 44:  100 percent completed.
!%CIProcessing 0770191015. Step 45:  100 percent completed.
!%CIProcessing 0770191015. Step 46:  100 percent completed.
!%CIProcessing 0770191015. Step 47:  100 percent completed.
!%CIProcessing 0770191015. Step 48:  100 percent completed.
!%CIProcessing 0770191015. Step 49:  100 percent completed.
!%CIProcessing 0770191015. Step 50:  100 percent completed.
!%CIProcessing 0770191015. Step 51:  100 percent completed.
!%CIProcessing 0770191015. Step 52:  100 percent completed.
!%CIProcessing 0770191015. Step 53:  100 percent completed.
!%CIProcessing 0770191015. Step 54:  100 percent completed.
!%CIProcessing 0770191015. Step 55:  100 percent completed.
!%CIProcessing 0770191015. Step 56:  100 percent completed.
!%CIProcessing 0770191015. Step 57:  100 percent completed.
!%CIProcessing 0770191015. Step 58:  100 percent completed.
!%CIProcessing 0770191015. Step 59:  100 percent completed.
!%CIProcessing 0770191015. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46035052000_ASM. Step 1:  5 percent completed.
!%CIProcessing A46035052000_ASM. Step 1:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 2:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 3:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 4:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 5:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 6:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 7:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 8:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 9:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 10:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 11:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 12:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 13:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 14:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 15:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 16:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 17:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 18:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 19:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 20:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 21:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 22:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 23:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 24:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 25:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 26:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 27:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 28:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 29:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 30:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 31:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 32:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 33:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 34:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 35:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 36:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 37:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 38:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 39:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 40:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 41:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 42:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 43:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 44:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 45:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 46:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 47:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 48:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 49:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 50:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 51:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 52:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 53:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 54:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 55:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 56:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 57:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 58:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 59:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 60:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 61:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 62:  100 percent completed.
!%CIProcessing A46035052000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46035052000. Step 1:  100 percent completed.
!%CIProcessing A46035052000. Step 2:  100 percent completed.
!%CIProcessing A46035052000. Step 3:  100 percent completed.
!%CIProcessing A46035052000. Step 4:  100 percent completed.
!%CIProcessing A46035052000. Step 5:  100 percent completed.
!%CIProcessing A46035052000. Step 6:  100 percent completed.
!%CIProcessing A46035052000. Step 7:  100 percent completed.
!%CIProcessing A46035052000. Step 8:  100 percent completed.
!%CIProcessing A46035052000. Step 9:  100 percent completed.
!%CIProcessing A46035052000. Step 10:  100 percent completed.
!%CIProcessing A46035052000. Step 11:  100 percent completed.
!%CIProcessing A46035052000. Step 13:  100 percent completed.
!%CIProcessing A46035052000. Step 14:  100 percent completed.
!%CIProcessing A46035052000. Step 15:  100 percent completed.
!%CIProcessing A46035052000. Step 16:  100 percent completed.
!%CIProcessing A46035052000. Step 17:  100 percent completed.
!%CIProcessing A46035052000. Step 18:  100 percent completed.
!%CIProcessing A46035052000. Step 20:  100 percent completed.
!%CIProcessing A46035052000. Step 21:  100 percent completed.
!%CIProcessing A46035052000. Step 22:  100 percent completed.
!%CIProcessing A46035052000. Step 23:  100 percent completed.
!%CIProcessing A46035052000. Step 24:  100 percent completed.
!%CIProcessing A46035052000. Step 25:  100 percent completed.
!%CIProcessing A46035052000. Step 26:  100 percent completed.
!%CIProcessing A46035052000. Step 27:  100 percent completed.
!%CIProcessing A46035052000. Step 28:  100 percent completed.
!%CIProcessing A46035052000. Step 29:  100 percent completed.
!%CIProcessing A46035052000. Step 30:  100 percent completed.
!%CIProcessing A46035052000. Step 31:  100 percent completed.
!%CIProcessing A46035052000. Step 32:  100 percent completed.
!%CIProcessing A46035052000. Step 33:  100 percent completed.
!%CIProcessing A46035052000. Step 34:  100 percent completed.
!%CIProcessing A46035052000. Step 35:  100 percent completed.
!%CIProcessing A46035052000. Step 36:  100 percent completed.
!%CIProcessing A46035052000. Step 37:  100 percent completed.
!%CIProcessing A46035052000. Step 38:  100 percent completed.
!%CIProcessing A46035052000. Step 39:  100 percent completed.
!%CIProcessing A46035052000. Step 40:  100 percent completed.
!%CIProcessing A46035052000. Step 41:  100 percent completed.
!%CIProcessing A46035052000. Step 42:  100 percent completed.
!%CIProcessing A46035052000. Step 43:  20 percent completed.
!%CIProcessing A46035052000. Step 43:  100 percent completed.
!%CIProcessing A46035052000. Step 44:  100 percent completed.
!%CIProcessing A46035052000. Step 45:  100 percent completed.
!%CIProcessing A46035052000. Step 46:  100 percent completed.
!%CIProcessing A46035052000. Step 47:  100 percent completed.
!%CIProcessing A46035052000. Step 49:  100 percent completed.
!%CIProcessing A46035052000. Step 50:  100 percent completed.
!%CIProcessing A46035052000. Step 51:  100 percent completed.
!%CIProcessing A46035052000. Step 52:  100 percent completed.
!%CIProcessing A46035052000. Step 53:  100 percent completed.
!%CIProcessing A46035052000. Step 54:  100 percent completed.
!%CIProcessing A46035052000. Step 55:  100 percent completed.
!%CIProcessing A46035052000. Step 56:  100 percent completed.
!%CIProcessing A46035052000. Step 57:  100 percent completed.
!%CIProcessing A46035052000. Step 58:  100 percent completed.
!%CIProcessing A46035052000. Step 60:  100 percent completed.
!%CIProcessing A46035052000. Step 61:  100 percent completed.
!%CIProcessing A46035052000. Step 62:  100 percent completed.
!%CIProcessing A46035052000. Step 63:  100 percent completed.
!%CIProcessing A46035052000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46035053000. Step 1:  5 percent completed.
!%CIProcessing A46035053000. Step 1:  100 percent completed.
!%CIProcessing A46035053000. Step 2:  100 percent completed.
!%CIProcessing A46035053000. Step 3:  100 percent completed.
!%CIProcessing A46035053000. Step 4:  100 percent completed.
!%CIProcessing A46035053000. Step 5:  100 percent completed.
!%CIProcessing A46035053000. Step 6:  100 percent completed.
!%CIProcessing A46035053000. Step 7:  100 percent completed.
!%CIProcessing A46035053000. Step 8:  100 percent completed.
!%CIProcessing A46035053000. Step 9:  100 percent completed.
!%CIProcessing A46035053000. Step 10:  100 percent completed.
!%CIProcessing A46035053000. Step 11:  100 percent completed.
!%CIProcessing A46035053000. Step 13:  100 percent completed.
!%CIProcessing A46035053000. Step 14:  100 percent completed.
!%CIProcessing A46035053000. Step 15:  100 percent completed.
!%CIProcessing A46035053000. Step 16:  100 percent completed.
!%CIProcessing A46035053000. Step 17:  100 percent completed.
!%CIProcessing A46035053000. Step 18:  100 percent completed.
!%CIProcessing A46035053000. Step 20:  100 percent completed.
!%CIProcessing A46035053000. Step 21:  100 percent completed.
!%CIProcessing A46035053000. Step 22:  100 percent completed.
!%CIProcessing A46035053000. Step 23:  100 percent completed.
!%CIProcessing A46035053000. Step 24:  100 percent completed.
!%CIProcessing A46035053000. Step 25:  100 percent completed.
!%CIProcessing A46035053000. Step 26:  100 percent completed.
!%CIProcessing A46035053000. Step 27:  100 percent completed.
!%CIProcessing A46035053000. Step 28:  100 percent completed.
!%CIProcessing A46035053000. Step 29:  100 percent completed.
!%CIProcessing A46035053000. Step 30:  100 percent completed.
!%CIProcessing A46035053000. Step 31:  100 percent completed.
!%CIProcessing A46035053000. Step 32:  100 percent completed.
!%CIProcessing A46035053000. Step 33:  100 percent completed.
!%CIProcessing A46035053000. Step 34:  100 percent completed.
!%CIProcessing A46035053000. Step 35:  100 percent completed.
!%CIProcessing A46035053000. Step 36:  100 percent completed.
!%CIProcessing A46035053000. Step 37:  100 percent completed.
!%CIProcessing A46035053000. Step 38:  100 percent completed.
!%CIProcessing A46035053000. Step 39:  100 percent completed.
!%CIProcessing A46035053000. Step 40:  100 percent completed.
!%CIProcessing A46035053000. Step 41:  100 percent completed.
!%CIProcessing A46035053000. Step 42:  100 percent completed.
!%CIProcessing A46035053000. Step 43:  100 percent completed.
!%CIProcessing A46035053000. Step 44:  100 percent completed.
!%CIProcessing A46035053000. Step 45:  100 percent completed.
!%CIProcessing A46035053000. Step 46:  100 percent completed.
!%CIProcessing A46035053000. Step 47:  100 percent completed.
!%CIProcessing A46035053000. Step 49:  100 percent completed.
!%CIProcessing A46035053000. Step 50:  100 percent completed.
!%CIProcessing A46035053000. Step 51:  100 percent completed.
!%CIProcessing A46035053000. Step 52:  100 percent completed.
!%CIProcessing A46035053000. Step 53:  100 percent completed.
!%CIProcessing A46035053000. Step 54:  100 percent completed.
!%CIProcessing A46035053000. Step 55:  100 percent completed.
!%CIProcessing A46035053000. Step 56:  100 percent completed.
!%CIProcessing A46035053000. Step 57:  100 percent completed.
!%CIProcessing A46035053000. Step 58:  100 percent completed.
!%CIProcessing A46035053000. Step 60:  100 percent completed.
!%CIProcessing A46035053000. Step 61:  100 percent completed.
!%CIProcessing A46035053000. Step 62:  100 percent completed.
!%CIProcessing A46035053000. Step 63:  100 percent completed.
!%CIProcessing A46035053000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 1:  5 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_ZUENDUNGSD_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46030002000C1_ASM. Step 1:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 2:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 3:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 4:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 5:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 6:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 7:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 8:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 9:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 10:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 11:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 12:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 13:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 14:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 15:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 16:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 17:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 18:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 19:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 20:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 21:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 22:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 23:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 24:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 25:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 26:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 27:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 28:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 29:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 30:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 31:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 32:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 33:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 34:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 35:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 36:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 37:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 38:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 39:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 40:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 41:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 42:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 43:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 44:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 45:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 46:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 47:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 48:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 49:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 50:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 51:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 52:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 53:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 54:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 55:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 56:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 57:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 58:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 59:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 60:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 61:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 62:  100 percent completed.
!%CIProcessing A46030002000C1_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030002000. Step 1:  100 percent completed.
!%CIProcessing A46030002000. Step 2:  100 percent completed.
!%CIProcessing A46030002000. Step 3:  100 percent completed.
!%CIProcessing A46030002000. Step 4:  100 percent completed.
!%CIProcessing A46030002000. Step 5:  100 percent completed.
!%CIProcessing A46030002000. Step 6:  100 percent completed.
!%CIProcessing A46030002000. Step 7:  100 percent completed.
!%CIProcessing A46030002000. Step 8:  100 percent completed.
!%CIProcessing A46030002000. Step 9:  100 percent completed.
!%CIProcessing A46030002000. Step 10:  100 percent completed.
!%CIProcessing A46030002000. Step 11:  100 percent completed.
!%CIProcessing A46030002000. Step 13:  100 percent completed.
!%CIProcessing A46030002000. Step 14:  100 percent completed.
!%CIProcessing A46030002000. Step 15:  100 percent completed.
!%CIProcessing A46030002000. Step 16:  100 percent completed.
!%CIProcessing A46030002000. Step 17:  100 percent completed.
!%CIProcessing A46030002000. Step 18:  100 percent completed.
!%CIProcessing A46030002000. Step 20:  100 percent completed.
!%CIProcessing A46030002000. Step 21:  100 percent completed.
!%CIProcessing A46030002000. Step 22:  100 percent completed.
!%CIProcessing A46030002000. Step 23:  100 percent completed.
!%CIProcessing A46030002000. Step 24:  100 percent completed.
!%CIProcessing A46030002000. Step 25:  100 percent completed.
!%CIProcessing A46030002000. Step 26:  100 percent completed.
!%CIProcessing A46030002000. Step 27:  100 percent completed.
!%CIProcessing A46030002000. Step 28:  100 percent completed.
!%CIProcessing A46030002000. Step 29:  100 percent completed.
!%CIProcessing A46030002000. Step 30:  100 percent completed.
!%CIProcessing A46030002000. Step 31:  100 percent completed.
!%CIProcessing A46030002000. Step 32:  100 percent completed.
!%CIProcessing A46030002000. Step 33:  100 percent completed.
!%CIProcessing A46030002000. Step 34:  100 percent completed.
!%CIProcessing A46030002000. Step 35:  100 percent completed.
!%CIProcessing A46030002000. Step 36:  90 percent completed.
!%CIProcessing A46030002000. Step 36:  100 percent completed.
!%CIProcessing A46030002000. Step 37:  100 percent completed.
!%CIProcessing A46030002000. Step 38:  35 percent completed.
!%CIProcessing A46030002000. Step 38:  50 percent completed.
!%CIProcessing A46030002000. Step 38:  75 percent completed.
!%CIProcessing A46030002000. Step 38:  100 percent completed.
!%CIProcessing A46030002000. Step 39:  100 percent completed.
!%CIProcessing A46030002000. Step 40:  100 percent completed.
!%CIProcessing A46030002000. Step 41:  100 percent completed.
!%CIProcessing A46030002000. Step 42:  100 percent completed.
!%CIProcessing A46030002000. Step 43:  90 percent completed.
!%CIProcessing A46030002000. Step 43:  100 percent completed.
!%CIProcessing A46030002000. Step 44:  90 percent completed.
!%CIProcessing A46030002000. Step 44:  100 percent completed.
!%CIProcessing A46030002000. Step 45:  100 percent completed.
!%CIProcessing A46030002000. Step 46:  5 percent completed.
!%CIProcessing A46030002000. Step 46:  100 percent completed.
!%CIProcessing A46030002000. Step 47:  100 percent completed.
!%CIProcessing A46030002000. Step 49:  100 percent completed.
!%CIProcessing A46030002000. Step 50:  100 percent completed.
!%CIProcessing A46030002000. Step 51:  100 percent completed.
!%CIProcessing A46030002000. Step 52:  100 percent completed.
!%CIProcessing A46030002000. Step 53:  100 percent completed.
!%CIProcessing A46030002000. Step 54:  100 percent completed.
!%CIProcessing A46030002000. Step 55:  100 percent completed.
!%CIProcessing A46030002000. Step 56:  100 percent completed.
!%CIProcessing A46030002000. Step 57:  100 percent completed.
!%CIProcessing A46030002000. Step 58:  100 percent completed.
!%CIProcessing A46030002000. Step 60:  100 percent completed.
!%CIProcessing A46030002000. Step 61:  100 percent completed.
!%CIProcessing A46030002000. Step 62:  100 percent completed.
!%CIProcessing A46030002000. Step 63:  100 percent completed.
!%CIProcessing A46030002000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CPWarning: Design intent is unclear in A46030002000. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 7723000216030. Step 1:  51 percent completed.
!%CIProcessing 7723000216030. Step 1:  100 percent completed.
!%CIProcessing 7723000216030. Step 2:  100 percent completed.
!%CIProcessing 7723000216030. Step 3:  100 percent completed.
!%CIProcessing 7723000216030. Step 4:  100 percent completed.
!%CIProcessing 7723000216030. Step 5:  100 percent completed.
!%CIProcessing 7723000216030. Step 6:  100 percent completed.
!%CIProcessing 7723000216030. Step 7:  100 percent completed.
!%CIProcessing 7723000216030. Step 8:  100 percent completed.
!%CIProcessing 7723000216030. Step 9:  100 percent completed.
!%CIProcessing 7723000216030. Step 10:  100 percent completed.
!%CIProcessing 7723000216030. Step 11:  100 percent completed.
!%CIProcessing 7723000216030. Step 12:  100 percent completed.
!%CIProcessing 7723000216030. Step 13:  100 percent completed.
!%CIProcessing 7723000216030. Step 14:  100 percent completed.
!%CIProcessing 7723000216030. Step 15:  100 percent completed.
!%CIProcessing 7723000216030. Step 16:  100 percent completed.
!%CIProcessing 7723000216030. Step 17:  100 percent completed.
!%CIProcessing 7723000216030. Step 18:  100 percent completed.
!%CIProcessing 7723000216030. Step 19:  100 percent completed.
!%CIProcessing 7723000216030. Step 20:  100 percent completed.
!%CIProcessing 7723000216030. Step 21:  100 percent completed.
!%CIProcessing 7723000216030. Step 22:  100 percent completed.
!%CIProcessing 7723000216030. Step 23:  100 percent completed.
!%CIProcessing 7723000216030. Step 24:  100 percent completed.
!%CIProcessing 7723000216030. Step 25:  100 percent completed.
!%CIProcessing 7723000216030. Step 26:  100 percent completed.
!%CIProcessing 7723000216030. Step 27:  100 percent completed.
!%CIProcessing 7723000216030. Step 28:  100 percent completed.
!%CIProcessing 7723000216030. Step 29:  100 percent completed.
!%CIProcessing 7723000216030. Step 30:  100 percent completed.
!%CIProcessing 7723000216030. Step 31:  100 percent completed.
!%CIProcessing 7723000216030. Step 32:  100 percent completed.
!%CIProcessing 7723000216030. Step 33:  100 percent completed.
!%CIProcessing 7723000216030. Step 34:  100 percent completed.
!%CIProcessing 7723000216030. Step 35:  100 percent completed.
!%CIProcessing 7723000216030. Step 36:  100 percent completed.
!%CIProcessing 7723000216030. Step 37:  100 percent completed.
!%CIProcessing 7723000216030. Step 38:  100 percent completed.
!%CIProcessing 7723000216030. Step 39:  100 percent completed.
!%CIProcessing 7723000216030. Step 40:  100 percent completed.
!%CIProcessing 7723000216030. Step 41:  100 percent completed.
!%CIProcessing 7723000216030. Step 42:  100 percent completed.
!%CIProcessing 7723000216030. Step 43:  100 percent completed.
!%CIProcessing 7723000216030. Step 44:  100 percent completed.
!%CIProcessing 7723000216030. Step 45:  100 percent completed.
!%CIProcessing 7723000216030. Step 46:  100 percent completed.
!%CIProcessing 7723000216030. Step 47:  100 percent completed.
!%CIProcessing 7723000216030. Step 48:  100 percent completed.
!%CIProcessing 7723000216030. Step 49:  100 percent completed.
!%CIProcessing 7723000216030. Step 50:  100 percent completed.
!%CIProcessing 7723000216030. Step 51:  100 percent completed.
!%CIProcessing 7723000216030. Step 52:  100 percent completed.
!%CIProcessing 7723000216030. Step 53:  100 percent completed.
!%CIProcessing 7723000216030. Step 54:  100 percent completed.
!%CIProcessing 7723000216030. Step 55:  100 percent completed.
!%CIProcessing 7723000216030. Step 56:  100 percent completed.
!%CIProcessing 7723000216030. Step 57:  100 percent completed.
!%CIProcessing 7723000216030. Step 58:  100 percent completed.
!%CIProcessing 7723000216030. Step 59:  100 percent completed.
!%CIProcessing 7723000216030. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0913050063S. Step 1:  83 percent completed.
!%CIProcessing 0913050063S. Step 1:  100 percent completed.
!%CIProcessing 0913050063S. Step 2:  100 percent completed.
!%CIProcessing 0913050063S. Step 3:  100 percent completed.
!%CIProcessing 0913050063S. Step 4:  100 percent completed.
!%CIProcessing 0913050063S. Step 5:  100 percent completed.
!%CIProcessing 0913050063S. Step 6:  100 percent completed.
!%CIProcessing 0913050063S. Step 7:  100 percent completed.
!%CIProcessing 0913050063S. Step 8:  100 percent completed.
!%CIProcessing 0913050063S. Step 9:  100 percent completed.
!%CIProcessing 0913050063S. Step 10:  100 percent completed.
!%CIProcessing 0913050063S. Step 11:  100 percent completed.
!%CIProcessing 0913050063S. Step 12:  100 percent completed.
!%CIProcessing 0913050063S. Step 13:  100 percent completed.
!%CIProcessing 0913050063S. Step 14:  100 percent completed.
!%CIProcessing 0913050063S. Step 15:  100 percent completed.
!%CIProcessing 0913050063S. Step 16:  100 percent completed.
!%CIProcessing 0913050063S. Step 17:  100 percent completed.
!%CIProcessing 0913050063S. Step 18:  100 percent completed.
!%CIProcessing 0913050063S. Step 19:  100 percent completed.
!%CIProcessing 0913050063S. Step 20:  100 percent completed.
!%CIProcessing 0913050063S. Step 21:  100 percent completed.
!%CIProcessing 0913050063S. Step 22:  100 percent completed.
!%CIProcessing 0913050063S. Step 23:  100 percent completed.
!%CIProcessing 0913050063S. Step 24:  100 percent completed.
!%CIProcessing 0913050063S. Step 25:  100 percent completed.
!%CIProcessing 0913050063S. Step 26:  100 percent completed.
!%CIProcessing 0913050063S. Step 27:  100 percent completed.
!%CIProcessing 0913050063S. Step 28:  100 percent completed.
!%CIProcessing 0913050063S. Step 29:  100 percent completed.
!%CIProcessing 0913050063S. Step 30:  100 percent completed.
!%CIProcessing 0913050063S. Step 31:  100 percent completed.
!%CIProcessing 0913050063S. Step 32:  100 percent completed.
!%CIProcessing 0913050063S. Step 33:  100 percent completed.
!%CIProcessing 0913050063S. Step 34:  100 percent completed.
!%CIProcessing 0913050063S. Step 35:  100 percent completed.
!%CIProcessing 0913050063S. Step 36:  100 percent completed.
!%CIProcessing 0913050063S. Step 37:  100 percent completed.
!%CIProcessing 0913050063S. Step 38:  100 percent completed.
!%CIProcessing 0913050063S. Step 39:  100 percent completed.
!%CIProcessing 0913050063S. Step 40:  100 percent completed.
!%CIProcessing 0913050063S. Step 41:  100 percent completed.
!%CIProcessing 0913050063S. Step 42:  100 percent completed.
!%CIProcessing 0913050063S. Step 43:  100 percent completed.
!%CIProcessing 0913050063S. Step 44:  100 percent completed.
!%CIProcessing 0913050063S. Step 45:  100 percent completed.
!%CIProcessing 0913050063S. Step 46:  100 percent completed.
!%CIProcessing 0913050063S. Step 47:  100 percent completed.
!%CIProcessing 0913050063S. Step 48:  100 percent completed.
!%CIProcessing 0913050063S. Step 49:  100 percent completed.
!%CIProcessing 0913050063S. Step 50:  100 percent completed.
!%CIProcessing 0913050063S. Step 51:  100 percent completed.
!%CIProcessing 0913050063S. Step 52:  100 percent completed.
!%CIProcessing 0913050063S. Step 53:  100 percent completed.
!%CIProcessing 0913050063S. Step 54:  100 percent completed.
!%CIProcessing 0913050063S. Step 55:  100 percent completed.
!%CIProcessing 0913050063S. Step 56:  100 percent completed.
!%CIProcessing 0913050063S. Step 57:  100 percent completed.
!%CIProcessing 0913050063S. Step 58:  100 percent completed.
!%CIProcessing 0913050063S. Step 59:  100 percent completed.
!%CIProcessing 0913050063S. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030040000. Step 1:  9 percent completed.
!%CIProcessing A46030040000. Step 1:  100 percent completed.
!%CIProcessing A46030040000. Step 2:  100 percent completed.
!%CIProcessing A46030040000. Step 3:  100 percent completed.
!%CIProcessing A46030040000. Step 4:  100 percent completed.
!%CIProcessing A46030040000. Step 5:  100 percent completed.
!%CIProcessing A46030040000. Step 6:  100 percent completed.
!%CIProcessing A46030040000. Step 7:  100 percent completed.
!%CIProcessing A46030040000. Step 8:  100 percent completed.
!%CIProcessing A46030040000. Step 9:  100 percent completed.
!%CIProcessing A46030040000. Step 10:  100 percent completed.
!%CIProcessing A46030040000. Step 11:  100 percent completed.
!%CIProcessing A46030040000. Step 13:  100 percent completed.
!%CIProcessing A46030040000. Step 14:  100 percent completed.
!%CIProcessing A46030040000. Step 15:  100 percent completed.
!%CIProcessing A46030040000. Step 16:  100 percent completed.
!%CIProcessing A46030040000. Step 17:  100 percent completed.
!%CIProcessing A46030040000. Step 18:  100 percent completed.
!%CIProcessing A46030040000. Step 20:  100 percent completed.
!%CIProcessing A46030040000. Step 21:  100 percent completed.
!%CIProcessing A46030040000. Step 22:  100 percent completed.
!%CIProcessing A46030040000. Step 23:  100 percent completed.
!%CIProcessing A46030040000. Step 24:  100 percent completed.
!%CIProcessing A46030040000. Step 25:  100 percent completed.
!%CIProcessing A46030040000. Step 26:  100 percent completed.
!%CIProcessing A46030040000. Step 27:  100 percent completed.
!%CIProcessing A46030040000. Step 28:  100 percent completed.
!%CIProcessing A46030040000. Step 29:  100 percent completed.
!%CIProcessing A46030040000. Step 30:  100 percent completed.
!%CIProcessing A46030040000. Step 31:  100 percent completed.
!%CIProcessing A46030040000. Step 32:  100 percent completed.
!%CIProcessing A46030040000. Step 33:  100 percent completed.
!%CIProcessing A46030040000. Step 34:  100 percent completed.
!%CIProcessing A46030040000. Step 35:  100 percent completed.
!%CIProcessing A46030040000. Step 36:  100 percent completed.
!%CIProcessing A46030040000. Step 37:  100 percent completed.
!%CIProcessing A46030040000. Step 38:  100 percent completed.
!%CIProcessing A46030040000. Step 39:  100 percent completed.
!%CIProcessing A46030040000. Step 40:  100 percent completed.
!%CIProcessing A46030040000. Step 41:  100 percent completed.
!%CIProcessing A46030040000. Step 42:  100 percent completed.
!%CIProcessing A46030040000. Step 43:  100 percent completed.
!%CIProcessing A46030040000. Step 44:  100 percent completed.
!%CIProcessing A46030040000. Step 45:  100 percent completed.
!%CIProcessing A46030040000. Step 46:  100 percent completed.
!%CIProcessing A46030040000. Step 47:  100 percent completed.
!%CIProcessing A46030040000. Step 49:  100 percent completed.
!%CIProcessing A46030040000. Step 50:  100 percent completed.
!%CIProcessing A46030040000. Step 51:  100 percent completed.
!%CIProcessing A46030040000. Step 52:  100 percent completed.
!%CIProcessing A46030040000. Step 53:  100 percent completed.
!%CIProcessing A46030040000. Step 54:  100 percent completed.
!%CIProcessing A46030040000. Step 55:  100 percent completed.
!%CIProcessing A46030040000. Step 56:  100 percent completed.
!%CIProcessing A46030040000. Step 57:  100 percent completed.
!%CIProcessing A46030040000. Step 58:  100 percent completed.
!%CIProcessing A46030040000. Step 60:  100 percent completed.
!%CIProcessing A46030040000. Step 61:  100 percent completed.
!%CIProcessing A46030040000. Step 62:  100 percent completed.
!%CIProcessing A46030040000. Step 63:  100 percent completed.
!%CIProcessing A46030040000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0025060306. Step 1:  13 percent completed.
!%CIProcessing 0025060306. Step 1:  100 percent completed.
!%CIProcessing 0025060306. Step 2:  100 percent completed.
!%CIProcessing 0025060306. Step 3:  100 percent completed.
!%CIProcessing 0025060306. Step 4:  100 percent completed.
!%CIProcessing 0025060306. Step 5:  100 percent completed.
!%CIProcessing 0025060306. Step 6:  100 percent completed.
!%CIProcessing 0025060306. Step 7:  100 percent completed.
!%CIProcessing 0025060306. Step 8:  100 percent completed.
!%CIProcessing 0025060306. Step 9:  100 percent completed.
!%CIProcessing 0025060306. Step 10:  100 percent completed.
!%CIProcessing 0025060306. Step 11:  100 percent completed.
!%CIProcessing 0025060306. Step 13:  100 percent completed.
!%CIProcessing 0025060306. Step 14:  100 percent completed.
!%CIProcessing 0025060306. Step 15:  100 percent completed.
!%CIProcessing 0025060306. Step 16:  100 percent completed.
!%CIProcessing 0025060306. Step 17:  100 percent completed.
!%CIProcessing 0025060306. Step 18:  100 percent completed.
!%CIProcessing 0025060306. Step 20:  100 percent completed.
!%CIProcessing 0025060306. Step 21:  100 percent completed.
!%CIProcessing 0025060306. Step 22:  100 percent completed.
!%CIProcessing 0025060306. Step 23:  100 percent completed.
!%CIProcessing 0025060306. Step 24:  100 percent completed.
!%CIProcessing 0025060306. Step 25:  100 percent completed.
!%CIProcessing 0025060306. Step 26:  100 percent completed.
!%CIProcessing 0025060306. Step 27:  100 percent completed.
!%CIProcessing 0025060306. Step 28:  100 percent completed.
!%CIProcessing 0025060306. Step 29:  100 percent completed.
!%CIProcessing 0025060306. Step 30:  100 percent completed.
!%CIProcessing 0025060306. Step 31:  100 percent completed.
!%CIProcessing 0025060306. Step 32:  100 percent completed.
!%CIProcessing 0025060306. Step 33:  100 percent completed.
!%CIProcessing 0025060306. Step 34:  100 percent completed.
!%CIProcessing 0025060306. Step 35:  100 percent completed.
!%CIProcessing 0025060306. Step 36:  100 percent completed.
!%CIProcessing 0025060306. Step 37:  100 percent completed.
!%CIProcessing 0025060306. Step 38:  100 percent completed.
!%CIProcessing 0025060306. Step 39:  100 percent completed.
!%CIProcessing 0025060306. Step 40:  100 percent completed.
!%CIProcessing 0025060306. Step 41:  100 percent completed.
!%CIProcessing 0025060306. Step 42:  100 percent completed.
!%CIProcessing 0025060306. Step 43:  100 percent completed.
!%CIProcessing 0025060306. Step 44:  100 percent completed.
!%CIProcessing 0025060306. Step 45:  100 percent completed.
!%CIProcessing 0025060306. Step 46:  100 percent completed.
!%CIProcessing 0025060306. Step 47:  100 percent completed.
!%CIProcessing 0025060306. Step 49:  100 percent completed.
!%CIProcessing 0025060306. Step 50:  100 percent completed.
!%CIProcessing 0025060306. Step 51:  100 percent completed.
!%CIProcessing 0025060306. Step 52:  100 percent completed.
!%CIProcessing 0025060306. Step 53:  100 percent completed.
!%CIProcessing 0025060306. Step 54:  100 percent completed.
!%CIProcessing 0025060306. Step 55:  100 percent completed.
!%CIProcessing 0025060306. Step 56:  100 percent completed.
!%CIProcessing 0025060306. Step 57:  100 percent completed.
!%CIProcessing 0025060306. Step 58:  100 percent completed.
!%CIProcessing 0025060306. Step 60:  100 percent completed.
!%CIProcessing 0025060306. Step 61:  100 percent completed.
!%CIProcessing 0025060306. Step 62:  100 percent completed.
!%CIProcessing 0025060306. Step 63:  100 percent completed.
!%CIProcessing 0025060306. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 1:  5 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 1:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 2:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 3:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 4:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 5:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 6:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 7:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 8:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 9:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 10:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 11:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 12:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 13:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 14:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 15:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 16:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 17:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 18:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 19:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 20:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 21:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 22:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 23:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 24:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 25:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 26:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 27:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 28:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 29:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 30:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 31:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 32:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 33:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 34:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 35:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 36:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 37:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 38:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 39:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 40:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 41:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 42:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 43:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 44:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 45:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 46:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 47:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 48:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 49:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 50:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 51:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 52:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 53:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 54:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 55:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 56:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 57:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 58:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 59:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 60:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 61:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 62:  100 percent completed.
!%CIProcessing A480_GANGSENSOR_ZSB_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79211023000. Step 1:  100 percent completed.
!%CIProcessing 79211023000. Step 2:  100 percent completed.
!%CIProcessing 79211023000. Step 3:  100 percent completed.
!%CIProcessing 79211023000. Step 4:  100 percent completed.
!%CIProcessing 79211023000. Step 5:  100 percent completed.
!%CIProcessing 79211023000. Step 6:  100 percent completed.
!%CIProcessing 79211023000. Step 7:  100 percent completed.
!%CIProcessing 79211023000. Step 8:  100 percent completed.
!%CIProcessing 79211023000. Step 9:  100 percent completed.
!%CIProcessing 79211023000. Step 10:  100 percent completed.
!%CIProcessing 79211023000. Step 11:  100 percent completed.
!%CIProcessing 79211023000. Step 13:  100 percent completed.
!%CIProcessing 79211023000. Step 14:  100 percent completed.
!%CIProcessing 79211023000. Step 15:  100 percent completed.
!%CIProcessing 79211023000. Step 16:  100 percent completed.
!%CIProcessing 79211023000. Step 17:  100 percent completed.
!%CIProcessing 79211023000. Step 18:  100 percent completed.
!%CIProcessing 79211023000. Step 20:  100 percent completed.
!%CIProcessing 79211023000. Step 21:  100 percent completed.
!%CIProcessing 79211023000. Step 22:  100 percent completed.
!%CIProcessing 79211023000. Step 23:  100 percent completed.
!%CIProcessing 79211023000. Step 24:  100 percent completed.
!%CIProcessing 79211023000. Step 25:  100 percent completed.
!%CIProcessing 79211023000. Step 26:  100 percent completed.
!%CIProcessing 79211023000. Step 27:  100 percent completed.
!%CIProcessing 79211023000. Step 28:  100 percent completed.
!%CIProcessing 79211023000. Step 29:  100 percent completed.
!%CIProcessing 79211023000. Step 30:  100 percent completed.
!%CIProcessing 79211023000. Step 31:  100 percent completed.
!%CIProcessing 79211023000. Step 32:  100 percent completed.
!%CIProcessing 79211023000. Step 33:  100 percent completed.
!%CIProcessing 79211023000. Step 34:  100 percent completed.
!%CIProcessing 79211023000. Step 35:  100 percent completed.
!%CIProcessing 79211023000. Step 36:  100 percent completed.
!%CIProcessing 79211023000. Step 37:  100 percent completed.
!%CIProcessing 79211023000. Step 38:  100 percent completed.
!%CIProcessing 79211023000. Step 39:  100 percent completed.
!%CIProcessing 79211023000. Step 40:  100 percent completed.
!%CIProcessing 79211023000. Step 41:  100 percent completed.
!%CIProcessing 79211023000. Step 42:  100 percent completed.
!%CIProcessing 79211023000. Step 43:  100 percent completed.
!%CIProcessing 79211023000. Step 44:  100 percent completed.
!%CIProcessing 79211023000. Step 45:  100 percent completed.
!%CIProcessing 79211023000. Step 46:  100 percent completed.
!%CIProcessing 79211023000. Step 47:  100 percent completed.
!%CIProcessing 79211023000. Step 49:  100 percent completed.
!%CIProcessing 79211023000. Step 50:  100 percent completed.
!%CIProcessing 79211023000. Step 51:  100 percent completed.
!%CIProcessing 79211023000. Step 52:  100 percent completed.
!%CIProcessing 79211023000. Step 53:  100 percent completed.
!%CIProcessing 79211023000. Step 54:  100 percent completed.
!%CIProcessing 79211023000. Step 55:  100 percent completed.
!%CIProcessing 79211023000. Step 56:  100 percent completed.
!%CIProcessing 79211023000. Step 57:  100 percent completed.
!%CIProcessing 79211023000. Step 58:  100 percent completed.
!%CIProcessing 79211023000. Step 60:  100 percent completed.
!%CIProcessing 79211023000. Step 61:  100 percent completed.
!%CIProcessing 79211023000. Step 62:  100 percent completed.
!%CIProcessing 79211023000. Step 63:  100 percent completed.
!%CIProcessing 79211023000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CPWarning: Design intent is unclear in 79211023000. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46011024000_GEBOGEN. Step 1:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 2:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 3:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 4:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 5:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 6:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 7:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 8:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 9:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 10:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 11:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 13:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 14:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 15:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 16:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 17:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 18:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 20:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 21:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 22:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 23:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 24:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 25:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 26:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 27:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 28:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 29:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 30:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 31:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 32:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 33:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 34:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 35:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 36:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 37:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 38:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 39:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 40:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 41:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 42:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 43:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 44:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 45:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 46:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 47:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 49:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 50:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 51:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 52:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 53:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 54:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 55:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 56:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 57:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 58:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 60:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 61:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 62:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 63:  100 percent completed.
!%CIProcessing A46011024000_GEBOGEN. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0025050146S. Step 1:  100 percent completed.
!%CIProcessing 0025050146S. Step 2:  100 percent completed.
!%CIProcessing 0025050146S. Step 3:  100 percent completed.
!%CIProcessing 0025050146S. Step 4:  100 percent completed.
!%CIProcessing 0025050146S. Step 5:  100 percent completed.
!%CIProcessing 0025050146S. Step 6:  100 percent completed.
!%CIProcessing 0025050146S. Step 7:  100 percent completed.
!%CIProcessing 0025050146S. Step 8:  100 percent completed.
!%CIProcessing 0025050146S. Step 9:  100 percent completed.
!%CIProcessing 0025050146S. Step 10:  100 percent completed.
!%CIProcessing 0025050146S. Step 11:  100 percent completed.
!%CIProcessing 0025050146S. Step 13:  100 percent completed.
!%CIProcessing 0025050146S. Step 14:  100 percent completed.
!%CIProcessing 0025050146S. Step 15:  100 percent completed.
!%CIProcessing 0025050146S. Step 16:  100 percent completed.
!%CIProcessing 0025050146S. Step 17:  100 percent completed.
!%CIProcessing 0025050146S. Step 18:  100 percent completed.
!%CIProcessing 0025050146S. Step 20:  100 percent completed.
!%CIProcessing 0025050146S. Step 21:  100 percent completed.
!%CIProcessing 0025050146S. Step 22:  100 percent completed.
!%CIProcessing 0025050146S. Step 23:  100 percent completed.
!%CIProcessing 0025050146S. Step 24:  100 percent completed.
!%CIProcessing 0025050146S. Step 25:  100 percent completed.
!%CIProcessing 0025050146S. Step 26:  100 percent completed.
!%CIProcessing 0025050146S. Step 27:  100 percent completed.
!%CIProcessing 0025050146S. Step 28:  100 percent completed.
!%CIProcessing 0025050146S. Step 29:  100 percent completed.
!%CIProcessing 0025050146S. Step 30:  100 percent completed.
!%CIProcessing 0025050146S. Step 31:  100 percent completed.
!%CIProcessing 0025050146S. Step 32:  100 percent completed.
!%CIProcessing 0025050146S. Step 33:  100 percent completed.
!%CIProcessing 0025050146S. Step 34:  100 percent completed.
!%CIProcessing 0025050146S. Step 35:  100 percent completed.
!%CIProcessing 0025050146S. Step 36:  100 percent completed.
!%CIProcessing 0025050146S. Step 37:  100 percent completed.
!%CIProcessing 0025050146S. Step 38:  100 percent completed.
!%CIProcessing 0025050146S. Step 39:  100 percent completed.
!%CIProcessing 0025050146S. Step 40:  100 percent completed.
!%CIProcessing 0025050146S. Step 41:  100 percent completed.
!%CIProcessing 0025050146S. Step 42:  100 percent completed.
!%CIProcessing 0025050146S. Step 43:  100 percent completed.
!%CIProcessing 0025050146S. Step 44:  100 percent completed.
!%CIProcessing 0025050146S. Step 45:  100 percent completed.
!%CIProcessing 0025050146S. Step 46:  100 percent completed.
!%CIProcessing 0025050146S. Step 47:  100 percent completed.
!%CIProcessing 0025050146S. Step 49:  100 percent completed.
!%CIProcessing 0025050146S. Step 50:  100 percent completed.
!%CIProcessing 0025050146S. Step 51:  100 percent completed.
!%CIProcessing 0025050146S. Step 52:  100 percent completed.
!%CIProcessing 0025050146S. Step 53:  100 percent completed.
!%CIProcessing 0025050146S. Step 54:  100 percent completed.
!%CIProcessing 0025050146S. Step 55:  100 percent completed.
!%CIProcessing 0025050146S. Step 56:  100 percent completed.
!%CIProcessing 0025050146S. Step 57:  100 percent completed.
!%CIProcessing 0025050146S. Step 58:  100 percent completed.
!%CIProcessing 0025050146S. Step 60:  100 percent completed.
!%CIProcessing 0025050146S. Step 61:  100 percent completed.
!%CIProcessing 0025050146S. Step 62:  100 percent completed.
!%CIProcessing 0025050146S. Step 63:  100 percent completed.
!%CIProcessing 0025050146S. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 1:  5 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_SCHALT_GETR_ZSB_5G_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_GETRIEBE_5G_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 78133014000. Step 1:  100 percent completed.
!%CIProcessing 78133014000. Step 2:  60 percent completed.
!%CIProcessing 78133014000. Step 2:  100 percent completed.
!%CIProcessing 78133014000. Step 3:  100 percent completed.
!%CIProcessing 78133014000. Step 4:  100 percent completed.
!%CIProcessing 78133014000. Step 5:  100 percent completed.
!%CIProcessing 78133014000. Step 6:  100 percent completed.
!%CIProcessing 78133014000. Step 7:  100 percent completed.
!%CIProcessing 78133014000. Step 8:  100 percent completed.
!%CIProcessing 78133014000. Step 9:  100 percent completed.
!%CIProcessing 78133014000. Step 10:  100 percent completed.
!%CIProcessing 78133014000. Step 11:  100 percent completed.
!%CIProcessing 78133014000. Step 12:  100 percent completed.
!%CIProcessing 78133014000. Step 13:  100 percent completed.
!%CIProcessing 78133014000. Step 14:  100 percent completed.
!%CIProcessing 78133014000. Step 15:  100 percent completed.
!%CIProcessing 78133014000. Step 16:  100 percent completed.
!%CIProcessing 78133014000. Step 17:  100 percent completed.
!%CIProcessing 78133014000. Step 18:  100 percent completed.
!%CIProcessing 78133014000. Step 19:  100 percent completed.
!%CIProcessing 78133014000. Step 20:  100 percent completed.
!%CIProcessing 78133014000. Step 21:  100 percent completed.
!%CIProcessing 78133014000. Step 22:  100 percent completed.
!%CIProcessing 78133014000. Step 23:  100 percent completed.
!%CIProcessing 78133014000. Step 24:  100 percent completed.
!%CIProcessing 78133014000. Step 25:  100 percent completed.
!%CIProcessing 78133014000. Step 26:  100 percent completed.
!%CIProcessing 78133014000. Step 27:  100 percent completed.
!%CIProcessing 78133014000. Step 28:  100 percent completed.
!%CIProcessing 78133014000. Step 29:  100 percent completed.
!%CIProcessing 78133014000. Step 30:  100 percent completed.
!%CIProcessing 78133014000. Step 31:  100 percent completed.
!%CIProcessing 78133014000. Step 32:  100 percent completed.
!%CIProcessing 78133014000. Step 33:  100 percent completed.
!%CIProcessing 78133014000. Step 34:  100 percent completed.
!%CIProcessing 78133014000. Step 35:  100 percent completed.
!%CIProcessing 78133014000. Step 36:  100 percent completed.
!%CIProcessing 78133014000. Step 37:  100 percent completed.
!%CIProcessing 78133014000. Step 38:  100 percent completed.
!%CIProcessing 78133014000. Step 39:  100 percent completed.
!%CIProcessing 78133014000. Step 40:  100 percent completed.
!%CIProcessing 78133014000. Step 41:  100 percent completed.
!%CIProcessing 78133014000. Step 42:  100 percent completed.
!%CIProcessing 78133014000. Step 43:  100 percent completed.
!%CIProcessing 78133014000. Step 44:  100 percent completed.
!%CIProcessing 78133014000. Step 45:  100 percent completed.
!%CIProcessing 78133014000. Step 46:  100 percent completed.
!%CIProcessing 78133014000. Step 47:  100 percent completed.
!%CIProcessing 78133014000. Step 48:  100 percent completed.
!%CIProcessing 78133014000. Step 49:  100 percent completed.
!%CIProcessing 78133014000. Step 50:  100 percent completed.
!%CIProcessing 78133014000. Step 51:  100 percent completed.
!%CIProcessing 78133014000. Step 52:  100 percent completed.
!%CIProcessing 78133014000. Step 53:  100 percent completed.
!%CIProcessing 78133014000. Step 54:  100 percent completed.
!%CIProcessing 78133014000. Step 55:  100 percent completed.
!%CIProcessing 78133014000. Step 56:  100 percent completed.
!%CIProcessing 78133014000. Step 57:  100 percent completed.
!%CIProcessing 78133014000. Step 58:  100 percent completed.
!%CIProcessing 78133014000. Step 59:  100 percent completed.
!%CIProcessing 78133014000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79233029014. Step 1:  5 percent completed.
!%CIProcessing 79233029014. Step 1:  100 percent completed.
!%CIProcessing 79233029014. Step 2:  100 percent completed.
!%CIProcessing 79233029014. Step 3:  100 percent completed.
!%CIProcessing 79233029014. Step 4:  100 percent completed.
!%CIProcessing 79233029014. Step 5:  100 percent completed.
!%CIProcessing 79233029014. Step 6:  100 percent completed.
!%CIProcessing 79233029014. Step 7:  100 percent completed.
!%CIProcessing 79233029014. Step 8:  100 percent completed.
!%CIProcessing 79233029014. Step 9:  100 percent completed.
!%CIProcessing 79233029014. Step 10:  100 percent completed.
!%CIProcessing 79233029014. Step 11:  100 percent completed.
!%CIProcessing 79233029014. Step 13:  100 percent completed.
!%CIProcessing 79233029014. Step 14:  100 percent completed.
!%CIProcessing 79233029014. Step 15:  100 percent completed.
!%CIProcessing 79233029014. Step 16:  100 percent completed.
!%CIProcessing 79233029014. Step 17:  100 percent completed.
!%CIProcessing 79233029014. Step 18:  100 percent completed.
!%CIProcessing 79233029014. Step 20:  100 percent completed.
!%CIProcessing 79233029014. Step 21:  100 percent completed.
!%CIProcessing 79233029014. Step 22:  100 percent completed.
!%CIProcessing 79233029014. Step 23:  100 percent completed.
!%CIProcessing 79233029014. Step 24:  100 percent completed.
!%CIProcessing 79233029014. Step 25:  100 percent completed.
!%CIProcessing 79233029014. Step 26:  100 percent completed.
!%CIProcessing 79233029014. Step 27:  100 percent completed.
!%CIProcessing 79233029014. Step 28:  100 percent completed.
!%CIProcessing 79233029014. Step 29:  100 percent completed.
!%CIProcessing 79233029014. Step 30:  100 percent completed.
!%CIProcessing 79233029014. Step 31:  100 percent completed.
!%CIProcessing 79233029014. Step 32:  100 percent completed.
!%CIProcessing 79233029014. Step 33:  100 percent completed.
!%CIProcessing 79233029014. Step 34:  100 percent completed.
!%CIProcessing 79233029014. Step 35:  100 percent completed.
!%CIProcessing 79233029014. Step 36:  100 percent completed.
!%CIProcessing 79233029014. Step 37:  100 percent completed.
!%CIProcessing 79233029014. Step 38:  100 percent completed.
!%CIProcessing 79233029014. Step 39:  100 percent completed.
!%CIProcessing 79233029014. Step 40:  100 percent completed.
!%CIProcessing 79233029014. Step 41:  100 percent completed.
!%CIProcessing 79233029014. Step 42:  100 percent completed.
!%CIProcessing 79233029014. Step 43:  100 percent completed.
!%CIProcessing 79233029014. Step 44:  100 percent completed.
!%CIProcessing 79233029014. Step 45:  100 percent completed.
!%CIProcessing 79233029014. Step 46:  100 percent completed.
!%CIProcessing 79233029014. Step 47:  100 percent completed.
!%CIProcessing 79233029014. Step 49:  100 percent completed.
!%CIProcessing 79233029014. Step 50:  100 percent completed.
!%CIProcessing 79233029014. Step 51:  100 percent completed.
!%CIProcessing 79233029014. Step 52:  100 percent completed.
!%CIProcessing 79233029014. Step 53:  100 percent completed.
!%CIProcessing 79233029014. Step 54:  100 percent completed.
!%CIProcessing 79233029014. Step 55:  100 percent completed.
!%CIProcessing 79233029014. Step 56:  100 percent completed.
!%CIProcessing 79233029014. Step 57:  100 percent completed.
!%CIProcessing 79233029014. Step 58:  100 percent completed.
!%CIProcessing 79233029014. Step 60:  100 percent completed.
!%CIProcessing 79233029014. Step 61:  100 percent completed.
!%CIProcessing 79233029014. Step 62:  100 percent completed.
!%CIProcessing 79233029014. Step 63:  100 percent completed.
!%CIProcessing 79233029014. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 59033034044_ASM. Step 1:  12 percent completed.
!%CIProcessing 59033034044_ASM. Step 1:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 2:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 3:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 4:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 5:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 6:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 7:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 8:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 9:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 10:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 11:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 12:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 13:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 14:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 15:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 16:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 17:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 18:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 19:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 20:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 21:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 22:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 23:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 24:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 25:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 26:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 27:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 28:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 29:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 30:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 31:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 32:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 33:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 34:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 35:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 36:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 37:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 38:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 39:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 40:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 41:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 42:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 43:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 44:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 45:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 46:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 47:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 48:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 49:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 50:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 51:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 52:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 53:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 54:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 55:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 56:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 57:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 58:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 59:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 60:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 61:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 62:  100 percent completed.
!%CIProcessing 59033034044_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 59033034000. Step 1:  100 percent completed.
!%CIProcessing 59033034000. Step 2:  100 percent completed.
!%CIProcessing 59033034000. Step 3:  100 percent completed.
!%CIProcessing 59033034000. Step 4:  100 percent completed.
!%CIProcessing 59033034000. Step 5:  100 percent completed.
!%CIProcessing 59033034000. Step 6:  100 percent completed.
!%CIProcessing 59033034000. Step 7:  100 percent completed.
!%CIProcessing 59033034000. Step 8:  100 percent completed.
!%CIProcessing 59033034000. Step 9:  100 percent completed.
!%CIProcessing 59033034000. Step 10:  100 percent completed.
!%CIProcessing 59033034000. Step 11:  100 percent completed.
!%CIProcessing 59033034000. Step 12:  100 percent completed.
!%CIProcessing 59033034000. Step 13:  100 percent completed.
!%CIProcessing 59033034000. Step 14:  100 percent completed.
!%CIProcessing 59033034000. Step 15:  100 percent completed.
!%CIProcessing 59033034000. Step 16:  100 percent completed.
!%CIProcessing 59033034000. Step 17:  100 percent completed.
!%CIProcessing 59033034000. Step 18:  100 percent completed.
!%CIProcessing 59033034000. Step 19:  100 percent completed.
!%CIProcessing 59033034000. Step 20:  100 percent completed.
!%CIProcessing 59033034000. Step 21:  100 percent completed.
!%CIProcessing 59033034000. Step 22:  100 percent completed.
!%CIProcessing 59033034000. Step 23:  100 percent completed.
!%CIProcessing 59033034000. Step 24:  100 percent completed.
!%CIProcessing 59033034000. Step 25:  100 percent completed.
!%CIProcessing 59033034000. Step 26:  100 percent completed.
!%CIProcessing 59033034000. Step 27:  100 percent completed.
!%CIProcessing 59033034000. Step 28:  100 percent completed.
!%CIProcessing 59033034000. Step 29:  100 percent completed.
!%CIProcessing 59033034000. Step 30:  100 percent completed.
!%CIProcessing 59033034000. Step 31:  100 percent completed.
!%CIProcessing 59033034000. Step 32:  100 percent completed.
!%CIProcessing 59033034000. Step 33:  100 percent completed.
!%CIProcessing 59033034000. Step 34:  100 percent completed.
!%CIProcessing 59033034000. Step 35:  100 percent completed.
!%CIProcessing 59033034000. Step 36:  100 percent completed.
!%CIProcessing 59033034000. Step 37:  100 percent completed.
!%CIProcessing 59033034000. Step 38:  100 percent completed.
!%CIProcessing 59033034000. Step 39:  100 percent completed.
!%CIProcessing 59033034000. Step 40:  100 percent completed.
!%CIProcessing 59033034000. Step 41:  100 percent completed.
!%CIProcessing 59033034000. Step 42:  100 percent completed.
!%CIProcessing 59033034000. Step 43:  100 percent completed.
!%CIProcessing 59033034000. Step 44:  100 percent completed.
!%CIProcessing 59033034000. Step 45:  100 percent completed.
!%CIProcessing 59033034000. Step 46:  100 percent completed.
!%CIProcessing 59033034000. Step 47:  100 percent completed.
!%CIProcessing 59033034000. Step 48:  100 percent completed.
!%CIProcessing 59033034000. Step 49:  100 percent completed.
!%CIProcessing 59033034000. Step 50:  100 percent completed.
!%CIProcessing 59033034000. Step 51:  100 percent completed.
!%CIProcessing 59033034000. Step 52:  100 percent completed.
!%CIProcessing 59033034000. Step 53:  100 percent completed.
!%CIProcessing 59033034000. Step 54:  100 percent completed.
!%CIProcessing 59033034000. Step 55:  100 percent completed.
!%CIProcessing 59033034000. Step 56:  100 percent completed.
!%CIProcessing 59033034000. Step 57:  100 percent completed.
!%CIProcessing 59033034000. Step 58:  100 percent completed.
!%CIProcessing 59033034000. Step 59:  100 percent completed.
!%CIProcessing 59033034000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 59033029000. Step 1:  100 percent completed.
!%CIProcessing 59033029000. Step 2:  100 percent completed.
!%CIProcessing 59033029000. Step 3:  100 percent completed.
!%CIProcessing 59033029000. Step 4:  100 percent completed.
!%CIProcessing 59033029000. Step 5:  100 percent completed.
!%CIProcessing 59033029000. Step 6:  100 percent completed.
!%CIProcessing 59033029000. Step 7:  100 percent completed.
!%CIProcessing 59033029000. Step 8:  100 percent completed.
!%CIProcessing 59033029000. Step 9:  100 percent completed.
!%CIProcessing 59033029000. Step 10:  100 percent completed.
!%CIProcessing 59033029000. Step 11:  100 percent completed.
!%CIProcessing 59033029000. Step 12:  100 percent completed.
!%CIProcessing 59033029000. Step 13:  100 percent completed.
!%CIProcessing 59033029000. Step 14:  100 percent completed.
!%CIProcessing 59033029000. Step 15:  100 percent completed.
!%CIProcessing 59033029000. Step 16:  100 percent completed.
!%CIProcessing 59033029000. Step 17:  100 percent completed.
!%CIProcessing 59033029000. Step 18:  100 percent completed.
!%CIProcessing 59033029000. Step 19:  100 percent completed.
!%CIProcessing 59033029000. Step 20:  100 percent completed.
!%CIProcessing 59033029000. Step 21:  100 percent completed.
!%CIProcessing 59033029000. Step 22:  100 percent completed.
!%CIProcessing 59033029000. Step 23:  100 percent completed.
!%CIProcessing 59033029000. Step 24:  100 percent completed.
!%CIProcessing 59033029000. Step 25:  100 percent completed.
!%CIProcessing 59033029000. Step 26:  100 percent completed.
!%CIProcessing 59033029000. Step 27:  100 percent completed.
!%CIProcessing 59033029000. Step 28:  100 percent completed.
!%CIProcessing 59033029000. Step 29:  100 percent completed.
!%CIProcessing 59033029000. Step 30:  100 percent completed.
!%CIProcessing 59033029000. Step 31:  100 percent completed.
!%CIProcessing 59033029000. Step 32:  100 percent completed.
!%CIProcessing 59033029000. Step 33:  100 percent completed.
!%CIProcessing 59033029000. Step 34:  100 percent completed.
!%CIProcessing 59033029000. Step 35:  100 percent completed.
!%CIProcessing 59033029000. Step 36:  100 percent completed.
!%CIProcessing 59033029000. Step 37:  100 percent completed.
!%CIProcessing 59033029000. Step 38:  100 percent completed.
!%CIProcessing 59033029000. Step 39:  100 percent completed.
!%CIProcessing 59033029000. Step 40:  100 percent completed.
!%CIProcessing 59033029000. Step 41:  100 percent completed.
!%CIProcessing 59033029000. Step 42:  100 percent completed.
!%CIProcessing 59033029000. Step 43:  100 percent completed.
!%CIProcessing 59033029000. Step 44:  100 percent completed.
!%CIProcessing 59033029000. Step 45:  100 percent completed.
!%CIProcessing 59033029000. Step 46:  100 percent completed.
!%CIProcessing 59033029000. Step 47:  100 percent completed.
!%CIProcessing 59033029000. Step 48:  100 percent completed.
!%CIProcessing 59033029000. Step 49:  100 percent completed.
!%CIProcessing 59033029000. Step 50:  100 percent completed.
!%CIProcessing 59033029000. Step 51:  100 percent completed.
!%CIProcessing 59033029000. Step 52:  100 percent completed.
!%CIProcessing 59033029000. Step 53:  100 percent completed.
!%CIProcessing 59033029000. Step 54:  100 percent completed.
!%CIProcessing 59033029000. Step 55:  100 percent completed.
!%CIProcessing 59033029000. Step 56:  100 percent completed.
!%CIProcessing 59033029000. Step 57:  100 percent completed.
!%CIProcessing 59033029000. Step 58:  100 percent completed.
!%CIProcessing 59033029000. Step 59:  100 percent completed.
!%CIProcessing 59033029000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 1:  27 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_SCHALT_ZSB_5G_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46034024000_ASM. Step 1:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 2:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 3:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 4:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 5:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 6:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 7:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 8:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 9:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 10:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 11:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 12:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 13:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 14:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 15:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 16:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 17:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 18:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 19:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 20:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 21:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 22:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 23:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 24:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 25:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 26:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 27:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 28:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 29:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 30:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 31:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 32:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 33:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 34:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 35:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 36:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 37:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 38:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 39:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 40:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 41:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 42:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 43:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 44:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 45:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 46:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 47:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 48:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 49:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 50:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 51:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 52:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 53:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 54:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 55:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 56:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 57:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 58:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 59:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 60:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 61:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 62:  100 percent completed.
!%CIProcessing A46034024000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 54834023000. Step 1:  100 percent completed.
!%CIProcessing 54834023000. Step 2:  100 percent completed.
!%CIProcessing 54834023000. Step 3:  100 percent completed.
!%CIProcessing 54834023000. Step 4:  100 percent completed.
!%CIProcessing 54834023000. Step 5:  100 percent completed.
!%CIProcessing 54834023000. Step 6:  100 percent completed.
!%CIProcessing 54834023000. Step 7:  100 percent completed.
!%CIProcessing 54834023000. Step 8:  100 percent completed.
!%CIProcessing 54834023000. Step 9:  100 percent completed.
!%CIProcessing 54834023000. Step 10:  100 percent completed.
!%CIProcessing 54834023000. Step 11:  100 percent completed.
!%CIProcessing 54834023000. Step 12:  100 percent completed.
!%CIProcessing 54834023000. Step 13:  100 percent completed.
!%CIProcessing 54834023000. Step 14:  100 percent completed.
!%CIProcessing 54834023000. Step 15:  100 percent completed.
!%CIProcessing 54834023000. Step 16:  100 percent completed.
!%CIProcessing 54834023000. Step 17:  100 percent completed.
!%CIProcessing 54834023000. Step 18:  100 percent completed.
!%CIProcessing 54834023000. Step 19:  100 percent completed.
!%CIProcessing 54834023000. Step 20:  100 percent completed.
!%CIProcessing 54834023000. Step 21:  100 percent completed.
!%CIProcessing 54834023000. Step 22:  100 percent completed.
!%CIProcessing 54834023000. Step 23:  100 percent completed.
!%CIProcessing 54834023000. Step 24:  100 percent completed.
!%CIProcessing 54834023000. Step 25:  100 percent completed.
!%CIProcessing 54834023000. Step 26:  100 percent completed.
!%CIProcessing 54834023000. Step 27:  100 percent completed.
!%CIProcessing 54834023000. Step 28:  100 percent completed.
!%CIProcessing 54834023000. Step 29:  100 percent completed.
!%CIProcessing 54834023000. Step 30:  100 percent completed.
!%CIProcessing 54834023000. Step 31:  100 percent completed.
!%CIProcessing 54834023000. Step 32:  100 percent completed.
!%CIProcessing 54834023000. Step 33:  100 percent completed.
!%CIProcessing 54834023000. Step 34:  100 percent completed.
!%CIProcessing 54834023000. Step 35:  100 percent completed.
!%CIProcessing 54834023000. Step 36:  100 percent completed.
!%CIProcessing 54834023000. Step 37:  100 percent completed.
!%CIProcessing 54834023000. Step 38:  100 percent completed.
!%CIProcessing 54834023000. Step 39:  100 percent completed.
!%CIProcessing 54834023000. Step 40:  100 percent completed.
!%CIProcessing 54834023000. Step 41:  100 percent completed.
!%CIProcessing 54834023000. Step 42:  100 percent completed.
!%CIProcessing 54834023000. Step 43:  100 percent completed.
!%CIProcessing 54834023000. Step 44:  100 percent completed.
!%CIProcessing 54834023000. Step 45:  100 percent completed.
!%CIProcessing 54834023000. Step 46:  100 percent completed.
!%CIProcessing 54834023000. Step 47:  100 percent completed.
!%CIProcessing 54834023000. Step 48:  100 percent completed.
!%CIProcessing 54834023000. Step 49:  100 percent completed.
!%CIProcessing 54834023000. Step 50:  100 percent completed.
!%CIProcessing 54834023000. Step 51:  100 percent completed.
!%CIProcessing 54834023000. Step 52:  100 percent completed.
!%CIProcessing 54834023000. Step 53:  100 percent completed.
!%CIProcessing 54834023000. Step 54:  100 percent completed.
!%CIProcessing 54834023000. Step 55:  100 percent completed.
!%CIProcessing 54834023000. Step 56:  100 percent completed.
!%CIProcessing 54834023000. Step 57:  100 percent completed.
!%CIProcessing 54834023000. Step 58:  100 percent completed.
!%CIProcessing 54834023000. Step 59:  100 percent completed.
!%CIProcessing 54834023000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0760142460. Step 1:  100 percent completed.
!%CIProcessing 0760142460. Step 2:  100 percent completed.
!%CIProcessing 0760142460. Step 3:  100 percent completed.
!%CIProcessing 0760142460. Step 4:  100 percent completed.
!%CIProcessing 0760142460. Step 5:  100 percent completed.
!%CIProcessing 0760142460. Step 6:  100 percent completed.
!%CIProcessing 0760142460. Step 7:  100 percent completed.
!%CIProcessing 0760142460. Step 8:  100 percent completed.
!%CIProcessing 0760142460. Step 9:  100 percent completed.
!%CIProcessing 0760142460. Step 10:  100 percent completed.
!%CIProcessing 0760142460. Step 11:  100 percent completed.
!%CIProcessing 0760142460. Step 12:  100 percent completed.
!%CIProcessing 0760142460. Step 13:  100 percent completed.
!%CIProcessing 0760142460. Step 14:  100 percent completed.
!%CIProcessing 0760142460. Step 15:  100 percent completed.
!%CIProcessing 0760142460. Step 16:  100 percent completed.
!%CIProcessing 0760142460. Step 17:  100 percent completed.
!%CIProcessing 0760142460. Step 18:  100 percent completed.
!%CIProcessing 0760142460. Step 19:  100 percent completed.
!%CIProcessing 0760142460. Step 20:  100 percent completed.
!%CIProcessing 0760142460. Step 21:  100 percent completed.
!%CIProcessing 0760142460. Step 22:  100 percent completed.
!%CIProcessing 0760142460. Step 23:  100 percent completed.
!%CIProcessing 0760142460. Step 24:  100 percent completed.
!%CIProcessing 0760142460. Step 25:  100 percent completed.
!%CIProcessing 0760142460. Step 26:  100 percent completed.
!%CIProcessing 0760142460. Step 27:  100 percent completed.
!%CIProcessing 0760142460. Step 28:  100 percent completed.
!%CIProcessing 0760142460. Step 29:  100 percent completed.
!%CIProcessing 0760142460. Step 30:  100 percent completed.
!%CIProcessing 0760142460. Step 31:  100 percent completed.
!%CIProcessing 0760142460. Step 32:  100 percent completed.
!%CIProcessing 0760142460. Step 33:  100 percent completed.
!%CIProcessing 0760142460. Step 34:  100 percent completed.
!%CIProcessing 0760142460. Step 35:  100 percent completed.
!%CIProcessing 0760142460. Step 36:  100 percent completed.
!%CIProcessing 0760142460. Step 37:  100 percent completed.
!%CIProcessing 0760142460. Step 38:  100 percent completed.
!%CIProcessing 0760142460. Step 39:  100 percent completed.
!%CIProcessing 0760142460. Step 40:  100 percent completed.
!%CIProcessing 0760142460. Step 41:  100 percent completed.
!%CIProcessing 0760142460. Step 42:  100 percent completed.
!%CIProcessing 0760142460. Step 43:  100 percent completed.
!%CIProcessing 0760142460. Step 44:  100 percent completed.
!%CIProcessing 0760142460. Step 45:  100 percent completed.
!%CIProcessing 0760142460. Step 46:  100 percent completed.
!%CIProcessing 0760142460. Step 47:  100 percent completed.
!%CIProcessing 0760142460. Step 48:  100 percent completed.
!%CIProcessing 0760142460. Step 49:  100 percent completed.
!%CIProcessing 0760142460. Step 50:  100 percent completed.
!%CIProcessing 0760142460. Step 51:  100 percent completed.
!%CIProcessing 0760142460. Step 52:  100 percent completed.
!%CIProcessing 0760142460. Step 53:  100 percent completed.
!%CIProcessing 0760142460. Step 54:  100 percent completed.
!%CIProcessing 0760142460. Step 55:  100 percent completed.
!%CIProcessing 0760142460. Step 56:  100 percent completed.
!%CIProcessing 0760142460. Step 57:  100 percent completed.
!%CIProcessing 0760142460. Step 58:  100 percent completed.
!%CIProcessing 0760142460. Step 59:  100 percent completed.
!%CIProcessing 0760142460. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79234031100_ASM. Step 1:  5 percent completed.
!%CIProcessing 79234031100_ASM. Step 1:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 2:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 3:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 4:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 5:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 6:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 7:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 8:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 9:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 10:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 11:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 12:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 13:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 14:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 15:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 16:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 17:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 18:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 19:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 20:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 21:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 22:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 23:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 24:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 25:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 26:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 27:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 28:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 29:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 30:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 31:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 32:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 33:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 34:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 35:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 36:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 37:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 38:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 39:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 40:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 41:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 42:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 43:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 44:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 45:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 46:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 47:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 48:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 49:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 50:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 51:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 52:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 53:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 54:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 55:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 56:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 57:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 58:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 59:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 60:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 61:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 62:  100 percent completed.
!%CIProcessing 79234031100_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79234031150_ASM. Step 1:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 2:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 3:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 4:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 5:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 6:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 7:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 8:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 9:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 10:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 11:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 12:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 13:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 14:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 15:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 16:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 17:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 18:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 19:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 20:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 21:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 22:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 23:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 24:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 25:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 26:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 27:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 28:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 29:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 30:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 31:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 32:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 33:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 34:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 35:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 36:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 37:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 38:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 39:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 40:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 41:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 42:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 43:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 44:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 45:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 46:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 47:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 48:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 49:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 50:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 51:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 52:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 53:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 54:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 55:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 56:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 57:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 58:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 59:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 60:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 61:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 62:  100 percent completed.
!%CIProcessing 79234031150_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79234031150. Step 1:  100 percent completed.
!%CIProcessing 79234031150. Step 2:  100 percent completed.
!%CIProcessing 79234031150. Step 3:  100 percent completed.
!%CIProcessing 79234031150. Step 4:  100 percent completed.
!%CIProcessing 79234031150. Step 5:  100 percent completed.
!%CIProcessing 79234031150. Step 6:  100 percent completed.
!%CIProcessing 79234031150. Step 7:  100 percent completed.
!%CIProcessing 79234031150. Step 8:  100 percent completed.
!%CIProcessing 79234031150. Step 9:  100 percent completed.
!%CIProcessing 79234031150. Step 10:  100 percent completed.
!%CIProcessing 79234031150. Step 11:  100 percent completed.
!%CIProcessing 79234031150. Step 13:  100 percent completed.
!%CIProcessing 79234031150. Step 14:  100 percent completed.
!%CIProcessing 79234031150. Step 15:  100 percent completed.
!%CIProcessing 79234031150. Step 16:  100 percent completed.
!%CIProcessing 79234031150. Step 17:  100 percent completed.
!%CIProcessing 79234031150. Step 18:  100 percent completed.
!%CIProcessing 79234031150. Step 20:  100 percent completed.
!%CIProcessing 79234031150. Step 21:  100 percent completed.
!%CIProcessing 79234031150. Step 22:  100 percent completed.
!%CIProcessing 79234031150. Step 23:  100 percent completed.
!%CIProcessing 79234031150. Step 24:  100 percent completed.
!%CIProcessing 79234031150. Step 25:  100 percent completed.
!%CIProcessing 79234031150. Step 26:  100 percent completed.
!%CIProcessing 79234031150. Step 27:  100 percent completed.
!%CIProcessing 79234031150. Step 28:  100 percent completed.
!%CIProcessing 79234031150. Step 29:  100 percent completed.
!%CIProcessing 79234031150. Step 30:  100 percent completed.
!%CIProcessing 79234031150. Step 31:  100 percent completed.
!%CIProcessing 79234031150. Step 32:  100 percent completed.
!%CIProcessing 79234031150. Step 33:  100 percent completed.
!%CIProcessing 79234031150. Step 34:  100 percent completed.
!%CIProcessing 79234031150. Step 35:  100 percent completed.
!%CIProcessing 79234031150. Step 36:  100 percent completed.
!%CIProcessing 79234031150. Step 37:  100 percent completed.
!%CIProcessing 79234031150. Step 38:  35 percent completed.
!%CIProcessing 79234031150. Step 38:  100 percent completed.
!%CIProcessing 79234031150. Step 39:  100 percent completed.
!%CIProcessing 79234031150. Step 40:  100 percent completed.
!%CIProcessing 79234031150. Step 41:  100 percent completed.
!%CIProcessing 79234031150. Step 42:  100 percent completed.
!%CIProcessing 79234031150. Step 43:  100 percent completed.
!%CIProcessing 79234031150. Step 44:  100 percent completed.
!%CIProcessing 79234031150. Step 45:  100 percent completed.
!%CIProcessing 79234031150. Step 46:  100 percent completed.
!%CIProcessing 79234031150. Step 47:  100 percent completed.
!%CIProcessing 79234031150. Step 49:  100 percent completed.
!%CIProcessing 79234031150. Step 50:  100 percent completed.
!%CIProcessing 79234031150. Step 51:  100 percent completed.
!%CIProcessing 79234031150. Step 52:  100 percent completed.
!%CIProcessing 79234031150. Step 53:  100 percent completed.
!%CIProcessing 79234031150. Step 54:  100 percent completed.
!%CIProcessing 79234031150. Step 55:  100 percent completed.
!%CIProcessing 79234031150. Step 56:  100 percent completed.
!%CIProcessing 79234031150. Step 57:  100 percent completed.
!%CIProcessing 79234031150. Step 58:  100 percent completed.
!%CIProcessing 79234031150. Step 60:  100 percent completed.
!%CIProcessing 79234031150. Step 61:  100 percent completed.
!%CIProcessing 79234031150. Step 62:  100 percent completed.
!%CIProcessing 79234031150. Step 63:  100 percent completed.
!%CIProcessing 79234031150. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79434032000. Step 1:  5 percent completed.
!%CIProcessing 79434032000. Step 1:  100 percent completed.
!%CIProcessing 79434032000. Step 2:  100 percent completed.
!%CIProcessing 79434032000. Step 3:  100 percent completed.
!%CIProcessing 79434032000. Step 4:  100 percent completed.
!%CIProcessing 79434032000. Step 5:  100 percent completed.
!%CIProcessing 79434032000. Step 6:  100 percent completed.
!%CIProcessing 79434032000. Step 7:  100 percent completed.
!%CIProcessing 79434032000. Step 8:  100 percent completed.
!%CIProcessing 79434032000. Step 9:  100 percent completed.
!%CIProcessing 79434032000. Step 10:  100 percent completed.
!%CIProcessing 79434032000. Step 11:  100 percent completed.
!%CIProcessing 79434032000. Step 13:  100 percent completed.
!%CIProcessing 79434032000. Step 14:  100 percent completed.
!%CIProcessing 79434032000. Step 15:  100 percent completed.
!%CIProcessing 79434032000. Step 16:  100 percent completed.
!%CIProcessing 79434032000. Step 17:  100 percent completed.
!%CIProcessing 79434032000. Step 18:  100 percent completed.
!%CIProcessing 79434032000. Step 20:  100 percent completed.
!%CIProcessing 79434032000. Step 21:  100 percent completed.
!%CIProcessing 79434032000. Step 22:  100 percent completed.
!%CIProcessing 79434032000. Step 23:  100 percent completed.
!%CIProcessing 79434032000. Step 24:  100 percent completed.
!%CIProcessing 79434032000. Step 25:  100 percent completed.
!%CIProcessing 79434032000. Step 26:  100 percent completed.
!%CIProcessing 79434032000. Step 27:  100 percent completed.
!%CIProcessing 79434032000. Step 28:  100 percent completed.
!%CIProcessing 79434032000. Step 29:  100 percent completed.
!%CIProcessing 79434032000. Step 30:  100 percent completed.
!%CIProcessing 79434032000. Step 31:  100 percent completed.
!%CIProcessing 79434032000. Step 32:  100 percent completed.
!%CIProcessing 79434032000. Step 33:  100 percent completed.
!%CIProcessing 79434032000. Step 34:  100 percent completed.
!%CIProcessing 79434032000. Step 35:  100 percent completed.
!%CIProcessing 79434032000. Step 36:  100 percent completed.
!%CIProcessing 79434032000. Step 37:  100 percent completed.
!%CIProcessing 79434032000. Step 38:  100 percent completed.
!%CIProcessing 79434032000. Step 39:  100 percent completed.
!%CIProcessing 79434032000. Step 40:  100 percent completed.
!%CIProcessing 79434032000. Step 41:  100 percent completed.
!%CIProcessing 79434032000. Step 42:  100 percent completed.
!%CIProcessing 79434032000. Step 43:  90 percent completed.
!%CIProcessing 79434032000. Step 43:  100 percent completed.
!%CIProcessing 79434032000. Step 44:  100 percent completed.
!%CIProcessing 79434032000. Step 45:  100 percent completed.
!%CIProcessing 79434032000. Step 46:  100 percent completed.
!%CIProcessing 79434032000. Step 47:  100 percent completed.
!%CIProcessing 79434032000. Step 49:  100 percent completed.
!%CIProcessing 79434032000. Step 50:  100 percent completed.
!%CIProcessing 79434032000. Step 51:  100 percent completed.
!%CIProcessing 79434032000. Step 52:  100 percent completed.
!%CIProcessing 79434032000. Step 53:  100 percent completed.
!%CIProcessing 79434032000. Step 54:  100 percent completed.
!%CIProcessing 79434032000. Step 55:  100 percent completed.
!%CIProcessing 79434032000. Step 56:  100 percent completed.
!%CIProcessing 79434032000. Step 57:  100 percent completed.
!%CIProcessing 79434032000. Step 58:  100 percent completed.
!%CIProcessing 79434032000. Step 60:  100 percent completed.
!%CIProcessing 79434032000. Step 61:  100 percent completed.
!%CIProcessing 79434032000. Step 62:  100 percent completed.
!%CIProcessing 79434032000. Step 63:  100 percent completed.
!%CIProcessing 79434032000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 0791060203. Step 1:  50 percent completed.
!%CIProcessing 0791060203. Step 1:  100 percent completed.
!%CIProcessing 0791060203. Step 2:  100 percent completed.
!%CIProcessing 0791060203. Step 3:  100 percent completed.
!%CIProcessing 0791060203. Step 4:  100 percent completed.
!%CIProcessing 0791060203. Step 5:  100 percent completed.
!%CIProcessing 0791060203. Step 6:  100 percent completed.
!%CIProcessing 0791060203. Step 7:  100 percent completed.
!%CIProcessing 0791060203. Step 8:  100 percent completed.
!%CIProcessing 0791060203. Step 9:  100 percent completed.
!%CIProcessing 0791060203. Step 10:  100 percent completed.
!%CIProcessing 0791060203. Step 11:  100 percent completed.
!%CIProcessing 0791060203. Step 12:  100 percent completed.
!%CIProcessing 0791060203. Step 13:  100 percent completed.
!%CIProcessing 0791060203. Step 14:  100 percent completed.
!%CIProcessing 0791060203. Step 15:  100 percent completed.
!%CIProcessing 0791060203. Step 16:  100 percent completed.
!%CIProcessing 0791060203. Step 17:  100 percent completed.
!%CIProcessing 0791060203. Step 18:  100 percent completed.
!%CIProcessing 0791060203. Step 19:  100 percent completed.
!%CIProcessing 0791060203. Step 20:  100 percent completed.
!%CIProcessing 0791060203. Step 21:  100 percent completed.
!%CIProcessing 0791060203. Step 22:  100 percent completed.
!%CIProcessing 0791060203. Step 23:  100 percent completed.
!%CIProcessing 0791060203. Step 24:  100 percent completed.
!%CIProcessing 0791060203. Step 25:  100 percent completed.
!%CIProcessing 0791060203. Step 26:  100 percent completed.
!%CIProcessing 0791060203. Step 27:  100 percent completed.
!%CIProcessing 0791060203. Step 28:  100 percent completed.
!%CIProcessing 0791060203. Step 29:  100 percent completed.
!%CIProcessing 0791060203. Step 30:  100 percent completed.
!%CIProcessing 0791060203. Step 31:  100 percent completed.
!%CIProcessing 0791060203. Step 32:  100 percent completed.
!%CIProcessing 0791060203. Step 33:  100 percent completed.
!%CIProcessing 0791060203. Step 34:  100 percent completed.
!%CIProcessing 0791060203. Step 35:  100 percent completed.
!%CIProcessing 0791060203. Step 36:  100 percent completed.
!%CIProcessing 0791060203. Step 37:  100 percent completed.
!%CIProcessing 0791060203. Step 38:  100 percent completed.
!%CIProcessing 0791060203. Step 39:  100 percent completed.
!%CIProcessing 0791060203. Step 40:  100 percent completed.
!%CIProcessing 0791060203. Step 41:  100 percent completed.
!%CIProcessing 0791060203. Step 42:  100 percent completed.
!%CIProcessing 0791060203. Step 43:  100 percent completed.
!%CIProcessing 0791060203. Step 44:  100 percent completed.
!%CIProcessing 0791060203. Step 45:  100 percent completed.
!%CIProcessing 0791060203. Step 46:  100 percent completed.
!%CIProcessing 0791060203. Step 47:  100 percent completed.
!%CIProcessing 0791060203. Step 48:  100 percent completed.
!%CIProcessing 0791060203. Step 49:  100 percent completed.
!%CIProcessing 0791060203. Step 50:  100 percent completed.
!%CIProcessing 0791060203. Step 51:  100 percent completed.
!%CIProcessing 0791060203. Step 52:  100 percent completed.
!%CIProcessing 0791060203. Step 53:  100 percent completed.
!%CIProcessing 0791060203. Step 54:  100 percent completed.
!%CIProcessing 0791060203. Step 55:  100 percent completed.
!%CIProcessing 0791060203. Step 56:  100 percent completed.
!%CIProcessing 0791060203. Step 57:  100 percent completed.
!%CIProcessing 0791060203. Step 58:  100 percent completed.
!%CIProcessing 0791060203. Step 59:  100 percent completed.
!%CIProcessing 0791060203. Step 60:  100 percent completed.
!%CIProcessing 0791060203. Step 61:  100 percent completed.
!%CIProcessing 0791060203. Step 62:  100 percent completed.
!%CIProcessing 0791060203. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0791060203_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 0791060203_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0791060203_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 0791060203_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79434033000_FLEX01. Step 1:  63 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 1:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 2:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 3:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 4:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 5:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 6:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 7:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 8:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 9:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 10:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 11:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 12:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 13:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 14:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 15:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 16:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 17:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 18:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 19:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 20:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 21:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 22:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 23:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 24:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 25:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 26:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 27:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 28:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 29:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 30:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 31:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 32:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 33:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 34:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 35:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 36:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 37:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 38:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 39:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 40:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 41:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 42:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 43:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 44:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 45:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 46:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 47:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 48:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 49:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 50:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 51:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 52:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 53:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 54:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 55:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 56:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 57:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 58:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 59:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 60:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 61:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 62:  100 percent completed.
!%CIProcessing 79434033000_FLEX01. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 79434033000_FLEX01_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 50233041500_ALT2. Step 1:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 2:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 3:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 4:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 5:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 6:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 7:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 8:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 9:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 10:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 11:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 12:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 13:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 14:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 15:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 16:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 17:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 18:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 19:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 20:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 21:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 22:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 23:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 24:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 25:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 26:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 27:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 28:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 29:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 30:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 31:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 32:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 33:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 34:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 35:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 36:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 37:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 38:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 39:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 40:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 41:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 42:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 43:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 44:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 45:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 46:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 47:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 48:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 49:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 50:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 51:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 52:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 53:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 54:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 55:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 56:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 57:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 58:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 59:  100 percent completed.
!%CIProcessing 50233041500_ALT2. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0024060156S. Step 1:  10 percent completed.
!%CIProcessing 0024060156S. Step 1:  100 percent completed.
!%CIProcessing 0024060156S. Step 2:  100 percent completed.
!%CIProcessing 0024060156S. Step 3:  100 percent completed.
!%CIProcessing 0024060156S. Step 4:  100 percent completed.
!%CIProcessing 0024060156S. Step 5:  100 percent completed.
!%CIProcessing 0024060156S. Step 6:  100 percent completed.
!%CIProcessing 0024060156S. Step 7:  100 percent completed.
!%CIProcessing 0024060156S. Step 8:  100 percent completed.
!%CIProcessing 0024060156S. Step 9:  100 percent completed.
!%CIProcessing 0024060156S. Step 10:  100 percent completed.
!%CIProcessing 0024060156S. Step 11:  100 percent completed.
!%CIProcessing 0024060156S. Step 13:  100 percent completed.
!%CIProcessing 0024060156S. Step 14:  100 percent completed.
!%CIProcessing 0024060156S. Step 15:  100 percent completed.
!%CIProcessing 0024060156S. Step 16:  100 percent completed.
!%CIProcessing 0024060156S. Step 17:  100 percent completed.
!%CIProcessing 0024060156S. Step 18:  100 percent completed.
!%CIProcessing 0024060156S. Step 20:  100 percent completed.
!%CIProcessing 0024060156S. Step 21:  100 percent completed.
!%CIProcessing 0024060156S. Step 22:  100 percent completed.
!%CIProcessing 0024060156S. Step 23:  100 percent completed.
!%CIProcessing 0024060156S. Step 24:  100 percent completed.
!%CIProcessing 0024060156S. Step 25:  100 percent completed.
!%CIProcessing 0024060156S. Step 26:  100 percent completed.
!%CIProcessing 0024060156S. Step 27:  100 percent completed.
!%CIProcessing 0024060156S. Step 28:  100 percent completed.
!%CIProcessing 0024060156S. Step 29:  100 percent completed.
!%CIProcessing 0024060156S. Step 30:  100 percent completed.
!%CIProcessing 0024060156S. Step 31:  100 percent completed.
!%CIProcessing 0024060156S. Step 32:  100 percent completed.
!%CIProcessing 0024060156S. Step 33:  100 percent completed.
!%CIProcessing 0024060156S. Step 34:  100 percent completed.
!%CIProcessing 0024060156S. Step 35:  100 percent completed.
!%CIProcessing 0024060156S. Step 36:  100 percent completed.
!%CIProcessing 0024060156S. Step 37:  100 percent completed.
!%CIProcessing 0024060156S. Step 38:  100 percent completed.
!%CIProcessing 0024060156S. Step 39:  100 percent completed.
!%CIProcessing 0024060156S. Step 40:  100 percent completed.
!%CIProcessing 0024060156S. Step 41:  100 percent completed.
!%CIProcessing 0024060156S. Step 42:  100 percent completed.
!%CIProcessing 0024060156S. Step 43:  100 percent completed.
!%CIProcessing 0024060156S. Step 44:  100 percent completed.
!%CIProcessing 0024060156S. Step 45:  100 percent completed.
!%CIProcessing 0024060156S. Step 46:  100 percent completed.
!%CIProcessing 0024060156S. Step 47:  100 percent completed.
!%CIProcessing 0024060156S. Step 49:  100 percent completed.
!%CIProcessing 0024060156S. Step 50:  100 percent completed.
!%CIProcessing 0024060156S. Step 51:  100 percent completed.
!%CIProcessing 0024060156S. Step 52:  100 percent completed.
!%CIProcessing 0024060156S. Step 53:  100 percent completed.
!%CIProcessing 0024060156S. Step 54:  100 percent completed.
!%CIProcessing 0024060156S. Step 55:  100 percent completed.
!%CIProcessing 0024060156S. Step 56:  100 percent completed.
!%CIProcessing 0024060156S. Step 57:  100 percent completed.
!%CIProcessing 0024060156S. Step 58:  100 percent completed.
!%CIProcessing 0024060156S. Step 60:  100 percent completed.
!%CIProcessing 0024060156S. Step 61:  100 percent completed.
!%CIProcessing 0024060156S. Step 62:  100 percent completed.
!%CIProcessing 0024060156S. Step 63:  100 percent completed.
!%CIProcessing 0024060156S. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 1:  5 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_KUPP_UNGED_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 1:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 2:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 3:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 4:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 5:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 6:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 7:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 8:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 9:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 10:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 11:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 12:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 13:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 14:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 15:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 16:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 17:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 18:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 19:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 20:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 21:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 22:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 23:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 24:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 25:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 26:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 27:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 28:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 29:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 30:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 31:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 32:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 33:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 34:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 35:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 36:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 37:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 38:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 39:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 40:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 41:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 42:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 43:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 44:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 45:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 46:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 47:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 48:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 49:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 50:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 51:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 52:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 53:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 54:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 55:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 56:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 57:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 58:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 59:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 60:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 61:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 62:  100 percent completed.
!%CIProcessing 792_NEHMERZYL_BREMBO_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 56530080000. Step 1:  100 percent completed.
!%CIProcessing 56530080000. Step 2:  100 percent completed.
!%CIProcessing 56530080000. Step 3:  100 percent completed.
!%CIProcessing 56530080000. Step 4:  100 percent completed.
!%CIProcessing 56530080000. Step 5:  100 percent completed.
!%CIProcessing 56530080000. Step 6:  100 percent completed.
!%CIProcessing 56530080000. Step 7:  100 percent completed.
!%CIProcessing 56530080000. Step 8:  100 percent completed.
!%CIProcessing 56530080000. Step 9:  100 percent completed.
!%CIProcessing 56530080000. Step 10:  100 percent completed.
!%CIProcessing 56530080000. Step 11:  100 percent completed.
!%CIProcessing 56530080000. Step 12:  100 percent completed.
!%CIProcessing 56530080000. Step 13:  100 percent completed.
!%CIProcessing 56530080000. Step 14:  100 percent completed.
!%CIProcessing 56530080000. Step 15:  100 percent completed.
!%CIProcessing 56530080000. Step 16:  100 percent completed.
!%CIProcessing 56530080000. Step 17:  100 percent completed.
!%CIProcessing 56530080000. Step 18:  100 percent completed.
!%CIProcessing 56530080000. Step 19:  100 percent completed.
!%CIProcessing 56530080000. Step 20:  100 percent completed.
!%CIProcessing 56530080000. Step 21:  100 percent completed.
!%CIProcessing 56530080000. Step 22:  100 percent completed.
!%CIProcessing 56530080000. Step 23:  100 percent completed.
!%CIProcessing 56530080000. Step 24:  100 percent completed.
!%CIProcessing 56530080000. Step 25:  100 percent completed.
!%CIProcessing 56530080000. Step 26:  100 percent completed.
!%CIProcessing 56530080000. Step 27:  100 percent completed.
!%CIProcessing 56530080000. Step 28:  100 percent completed.
!%CIProcessing 56530080000. Step 29:  100 percent completed.
!%CIProcessing 56530080000. Step 30:  100 percent completed.
!%CIProcessing 56530080000. Step 31:  100 percent completed.
!%CIProcessing 56530080000. Step 32:  100 percent completed.
!%CIProcessing 56530080000. Step 33:  100 percent completed.
!%CIProcessing 56530080000. Step 34:  100 percent completed.
!%CIProcessing 56530080000. Step 35:  100 percent completed.
!%CIProcessing 56530080000. Step 36:  100 percent completed.
!%CIProcessing 56530080000. Step 37:  100 percent completed.
!%CIProcessing 56530080000. Step 38:  100 percent completed.
!%CIProcessing 56530080000. Step 39:  100 percent completed.
!%CIProcessing 56530080000. Step 40:  100 percent completed.
!%CIProcessing 56530080000. Step 41:  100 percent completed.
!%CIProcessing 56530080000. Step 42:  100 percent completed.
!%CIProcessing 56530080000. Step 43:  100 percent completed.
!%CIProcessing 56530080000. Step 44:  100 percent completed.
!%CIProcessing 56530080000. Step 45:  100 percent completed.
!%CIProcessing 56530080000. Step 46:  100 percent completed.
!%CIProcessing 56530080000. Step 47:  100 percent completed.
!%CIProcessing 56530080000. Step 48:  100 percent completed.
!%CIProcessing 56530080000. Step 49:  100 percent completed.
!%CIProcessing 56530080000. Step 50:  100 percent completed.
!%CIProcessing 56530080000. Step 51:  100 percent completed.
!%CIProcessing 56530080000. Step 52:  100 percent completed.
!%CIProcessing 56530080000. Step 53:  100 percent completed.
!%CIProcessing 56530080000. Step 54:  100 percent completed.
!%CIProcessing 56530080000. Step 55:  100 percent completed.
!%CIProcessing 56530080000. Step 56:  100 percent completed.
!%CIProcessing 56530080000. Step 57:  100 percent completed.
!%CIProcessing 56530080000. Step 58:  100 percent completed.
!%CIProcessing 56530080000. Step 59:  100 percent completed.
!%CIProcessing 56530080000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79232061000_HILF02. Step 1:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 2:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 3:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 4:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 5:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 6:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 7:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 8:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 9:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 10:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 11:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 12:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 13:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 14:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 15:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 16:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 17:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 18:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 19:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 20:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 21:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 22:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 23:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 24:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 25:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 26:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 27:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 28:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 29:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 30:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 31:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 32:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 33:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 34:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 35:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 36:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 37:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 38:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 39:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 40:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 41:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 42:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 43:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 44:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 45:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 46:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 47:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 48:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 49:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 50:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 51:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 52:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 53:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 54:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 55:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 56:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 57:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 58:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 59:  100 percent completed.
!%CIProcessing 79232061000_HILF02. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79232061000_HILF03. Step 1:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 2:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 3:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 4:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 5:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 6:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 7:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 8:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 9:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 10:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 11:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 12:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 13:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 14:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 15:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 16:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 17:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 18:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 19:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 20:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 21:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 22:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 23:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 24:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 25:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 26:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 27:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 28:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 29:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 30:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 31:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 32:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 33:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 34:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 35:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 36:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 37:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 38:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 39:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 40:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 41:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 42:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 43:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 44:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 45:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 46:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 47:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 48:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 49:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 50:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 51:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 52:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 53:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 54:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 55:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 56:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 57:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 58:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 59:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 60:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 61:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 62:  100 percent completed.
!%CIProcessing 79232061000_HILF03. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 1:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 2:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 3:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 4:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 5:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 6:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 7:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 8:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 9:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 10:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 11:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 12:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 13:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 14:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 15:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 16:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 17:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 18:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 19:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 20:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 21:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 22:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 23:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 24:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 25:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 26:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 27:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 28:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 29:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 30:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 31:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 32:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 33:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 34:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 35:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 36:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 37:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 38:  90 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 38:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 39:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 40:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 41:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 42:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 43:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 44:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 45:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 46:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 47:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 48:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 49:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 50:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 51:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 52:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 53:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 54:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 55:  100 percent completed.
!%CIProcessing 79232061000_HILF03_body1_3_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79232061000_HILF01. Step 1:  14 percent completed.
!%CIProcessing 79232061000_HILF01. Step 1:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 2:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 3:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 4:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 5:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 6:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 7:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 8:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 9:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 10:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 11:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 12:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 13:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 14:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 15:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 16:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 17:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 18:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 19:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 20:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 21:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 22:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 23:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 24:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 25:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 26:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 27:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 28:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 29:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 30:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 31:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 32:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 33:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 34:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 35:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 36:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 37:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 38:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 39:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 40:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 41:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 42:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 43:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 44:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 45:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 46:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 47:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 48:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 49:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 50:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 51:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 52:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 53:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 54:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 55:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 56:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 57:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 58:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 59:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 60:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 61:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 62:  100 percent completed.
!%CIProcessing 79232061000_HILF01. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 1:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 2:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 3:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 4:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 5:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 6:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 7:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 8:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 9:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 10:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 11:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 12:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 13:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 14:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 15:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 16:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 17:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 18:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 19:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 20:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 21:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 22:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 23:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 24:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 25:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 26:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 27:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 28:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 29:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 30:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 31:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 32:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 33:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 34:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 35:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 36:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 37:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 38:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 39:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 40:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 41:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 42:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 43:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 44:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 45:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 46:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 47:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 48:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 49:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 50:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 51:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 52:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 53:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 54:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 55:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_3_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 1:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 2:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 3:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 4:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 5:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 6:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 7:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 8:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 9:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 10:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 11:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 12:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 13:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 14:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 15:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 16:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 17:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 18:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 19:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 20:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 21:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 22:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 23:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 24:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 25:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 26:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 27:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 28:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 29:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 30:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 31:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 32:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 33:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 34:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 35:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 36:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 37:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 38:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 39:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 40:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 41:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 42:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 43:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 44:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 45:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 46:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 47:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 48:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 49:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 50:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 51:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 52:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 53:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 54:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 55:  100 percent completed.
!%CIProcessing 79232061000_HILF01_body1_4_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79232061044_ASM. Step 1:  5 percent completed.
!%CIProcessing 79232061044_ASM. Step 1:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 2:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 3:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 4:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 5:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 6:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 7:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 8:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 9:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 10:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 11:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 12:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 13:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 14:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 15:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 16:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 17:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 18:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 19:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 20:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 21:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 22:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 23:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 24:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 25:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 26:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 27:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 28:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 29:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 30:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 31:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 32:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 33:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 34:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 35:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 36:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 37:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 38:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 39:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 40:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 41:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 42:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 43:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 44:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 45:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 46:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 47:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 48:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 49:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 50:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 51:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 52:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 53:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 54:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 55:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 56:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 57:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 58:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 59:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 60:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 61:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 62:  100 percent completed.
!%CIProcessing 79232061044_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 13935870_B. Step 1:  100 percent completed.
!%CIProcessing 13935870_B. Step 2:  100 percent completed.
!%CIProcessing 13935870_B. Step 3:  100 percent completed.
!%CIProcessing 13935870_B. Step 4:  100 percent completed.
!%CIProcessing 13935870_B. Step 5:  100 percent completed.
!%CIProcessing 13935870_B. Step 6:  100 percent completed.
!%CIProcessing 13935870_B. Step 7:  100 percent completed.
!%CIProcessing 13935870_B. Step 8:  100 percent completed.
!%CIProcessing 13935870_B. Step 9:  100 percent completed.
!%CIProcessing 13935870_B. Step 10:  100 percent completed.
!%CIProcessing 13935870_B. Step 11:  100 percent completed.
!%CIProcessing 13935870_B. Step 12:  100 percent completed.
!%CIProcessing 13935870_B. Step 13:  100 percent completed.
!%CIProcessing 13935870_B. Step 14:  100 percent completed.
!%CIProcessing 13935870_B. Step 15:  100 percent completed.
!%CIProcessing 13935870_B. Step 16:  100 percent completed.
!%CIProcessing 13935870_B. Step 17:  100 percent completed.
!%CIProcessing 13935870_B. Step 18:  100 percent completed.
!%CIProcessing 13935870_B. Step 19:  100 percent completed.
!%CIProcessing 13935870_B. Step 20:  100 percent completed.
!%CIProcessing 13935870_B. Step 21:  100 percent completed.
!%CIProcessing 13935870_B. Step 22:  100 percent completed.
!%CIProcessing 13935870_B. Step 23:  100 percent completed.
!%CIProcessing 13935870_B. Step 24:  100 percent completed.
!%CIProcessing 13935870_B. Step 25:  100 percent completed.
!%CIProcessing 13935870_B. Step 26:  100 percent completed.
!%CIProcessing 13935870_B. Step 27:  100 percent completed.
!%CIProcessing 13935870_B. Step 28:  100 percent completed.
!%CIProcessing 13935870_B. Step 29:  100 percent completed.
!%CIProcessing 13935870_B. Step 30:  100 percent completed.
!%CIProcessing 13935870_B. Step 31:  100 percent completed.
!%CIProcessing 13935870_B. Step 32:  100 percent completed.
!%CIProcessing 13935870_B. Step 33:  100 percent completed.
!%CIProcessing 13935870_B. Step 34:  100 percent completed.
!%CIProcessing 13935870_B. Step 35:  100 percent completed.
!%CIProcessing 13935870_B. Step 36:  100 percent completed.
!%CIProcessing 13935870_B. Step 37:  100 percent completed.
!%CIProcessing 13935870_B. Step 38:  100 percent completed.
!%CIProcessing 13935870_B. Step 39:  100 percent completed.
!%CIProcessing 13935870_B. Step 40:  100 percent completed.
!%CIProcessing 13935870_B. Step 41:  100 percent completed.
!%CIProcessing 13935870_B. Step 42:  100 percent completed.
!%CIProcessing 13935870_B. Step 43:  100 percent completed.
!%CIProcessing 13935870_B. Step 44:  100 percent completed.
!%CIProcessing 13935870_B. Step 45:  100 percent completed.
!%CIProcessing 13935870_B. Step 46:  100 percent completed.
!%CIProcessing 13935870_B. Step 47:  100 percent completed.
!%CIProcessing 13935870_B. Step 48:  100 percent completed.
!%CIProcessing 13935870_B. Step 49:  100 percent completed.
!%CIProcessing 13935870_B. Step 50:  100 percent completed.
!%CIProcessing 13935870_B. Step 51:  100 percent completed.
!%CIProcessing 13935870_B. Step 52:  100 percent completed.
!%CIProcessing 13935870_B. Step 53:  100 percent completed.
!%CIProcessing 13935870_B. Step 54:  100 percent completed.
!%CIProcessing 13935870_B. Step 55:  100 percent completed.
!%CIProcessing 13935870_B. Step 56:  100 percent completed.
!%CIProcessing 13935870_B. Step 57:  100 percent completed.
!%CIProcessing 13935870_B. Step 58:  100 percent completed.
!%CIProcessing 13935870_B. Step 59:  100 percent completed.
!%CIProcessing 13935870_B. Step 60:  100 percent completed.
!%CIProcessing 13935870_B. Step 61:  100 percent completed.
!%CIProcessing 13935870_B. Step 62:  100 percent completed.
!%CIProcessing 13935870_B. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 13935870_B_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 13935870_B_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 13935870_B_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 38:  90 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 56:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 57:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 58:  100 percent completed.
!%CIProcessing 13935870_B_body1_2_. Step 59:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79232065100. Step 1:  26 percent completed.
!%CIProcessing 79232065100. Step 1:  100 percent completed.
!%CIProcessing 79232065100. Step 2:  100 percent completed.
!%CIProcessing 79232065100. Step 3:  100 percent completed.
!%CIProcessing 79232065100. Step 4:  100 percent completed.
!%CIProcessing 79232065100. Step 5:  100 percent completed.
!%CIProcessing 79232065100. Step 6:  100 percent completed.
!%CIProcessing 79232065100. Step 7:  100 percent completed.
!%CIProcessing 79232065100. Step 8:  100 percent completed.
!%CIProcessing 79232065100. Step 9:  100 percent completed.
!%CIProcessing 79232065100. Step 10:  100 percent completed.
!%CIProcessing 79232065100. Step 11:  100 percent completed.
!%CIProcessing 79232065100. Step 12:  100 percent completed.
!%CIProcessing 79232065100. Step 13:  100 percent completed.
!%CIProcessing 79232065100. Step 14:  100 percent completed.
!%CIProcessing 79232065100. Step 15:  100 percent completed.
!%CIProcessing 79232065100. Step 16:  100 percent completed.
!%CIProcessing 79232065100. Step 17:  100 percent completed.
!%CIProcessing 79232065100. Step 18:  100 percent completed.
!%CIProcessing 79232065100. Step 19:  100 percent completed.
!%CIProcessing 79232065100. Step 20:  100 percent completed.
!%CIProcessing 79232065100. Step 21:  100 percent completed.
!%CIProcessing 79232065100. Step 22:  100 percent completed.
!%CIProcessing 79232065100. Step 23:  100 percent completed.
!%CIProcessing 79232065100. Step 24:  100 percent completed.
!%CIProcessing 79232065100. Step 25:  100 percent completed.
!%CIProcessing 79232065100. Step 26:  100 percent completed.
!%CIProcessing 79232065100. Step 27:  100 percent completed.
!%CIProcessing 79232065100. Step 28:  100 percent completed.
!%CIProcessing 79232065100. Step 29:  100 percent completed.
!%CIProcessing 79232065100. Step 30:  100 percent completed.
!%CIProcessing 79232065100. Step 31:  100 percent completed.
!%CIProcessing 79232065100. Step 32:  100 percent completed.
!%CIProcessing 79232065100. Step 33:  100 percent completed.
!%CIProcessing 79232065100. Step 34:  100 percent completed.
!%CIProcessing 79232065100. Step 35:  100 percent completed.
!%CIProcessing 79232065100. Step 36:  100 percent completed.
!%CIProcessing 79232065100. Step 37:  100 percent completed.
!%CIProcessing 79232065100. Step 38:  100 percent completed.
!%CIProcessing 79232065100. Step 39:  100 percent completed.
!%CIProcessing 79232065100. Step 40:  100 percent completed.
!%CIProcessing 79232065100. Step 41:  100 percent completed.
!%CIProcessing 79232065100. Step 42:  100 percent completed.
!%CIProcessing 79232065100. Step 43:  100 percent completed.
!%CIProcessing 79232065100. Step 44:  100 percent completed.
!%CIProcessing 79232065100. Step 45:  100 percent completed.
!%CIProcessing 79232065100. Step 46:  100 percent completed.
!%CIProcessing 79232065100. Step 47:  100 percent completed.
!%CIProcessing 79232065100. Step 48:  100 percent completed.
!%CIProcessing 79232065100. Step 49:  100 percent completed.
!%CIProcessing 79232065100. Step 50:  100 percent completed.
!%CIProcessing 79232065100. Step 51:  100 percent completed.
!%CIProcessing 79232065100. Step 52:  100 percent completed.
!%CIProcessing 79232065100. Step 53:  100 percent completed.
!%CIProcessing 79232065100. Step 54:  100 percent completed.
!%CIProcessing 79232065100. Step 55:  100 percent completed.
!%CIProcessing 79232065100. Step 56:  100 percent completed.
!%CIProcessing 79232065100. Step 57:  100 percent completed.
!%CIProcessing 79232065100. Step 58:  100 percent completed.
!%CIProcessing 79232065100. Step 59:  100 percent completed.
!%CIProcessing 79232065100. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 0025060166. Step 1:  21 percent completed.
!%CIProcessing 0025060166. Step 1:  100 percent completed.
!%CIProcessing 0025060166. Step 2:  100 percent completed.
!%CIProcessing 0025060166. Step 3:  100 percent completed.
!%CIProcessing 0025060166. Step 4:  100 percent completed.
!%CIProcessing 0025060166. Step 5:  100 percent completed.
!%CIProcessing 0025060166. Step 6:  100 percent completed.
!%CIProcessing 0025060166. Step 7:  100 percent completed.
!%CIProcessing 0025060166. Step 8:  100 percent completed.
!%CIProcessing 0025060166. Step 9:  100 percent completed.
!%CIProcessing 0025060166. Step 10:  100 percent completed.
!%CIProcessing 0025060166. Step 11:  100 percent completed.
!%CIProcessing 0025060166. Step 12:  100 percent completed.
!%CIProcessing 0025060166. Step 13:  100 percent completed.
!%CIProcessing 0025060166. Step 14:  100 percent completed.
!%CIProcessing 0025060166. Step 15:  100 percent completed.
!%CIProcessing 0025060166. Step 16:  100 percent completed.
!%CIProcessing 0025060166. Step 17:  100 percent completed.
!%CIProcessing 0025060166. Step 18:  100 percent completed.
!%CIProcessing 0025060166. Step 19:  100 percent completed.
!%CIProcessing 0025060166. Step 20:  100 percent completed.
!%CIProcessing 0025060166. Step 21:  100 percent completed.
!%CIProcessing 0025060166. Step 22:  100 percent completed.
!%CIProcessing 0025060166. Step 23:  100 percent completed.
!%CIProcessing 0025060166. Step 24:  100 percent completed.
!%CIProcessing 0025060166. Step 25:  100 percent completed.
!%CIProcessing 0025060166. Step 26:  100 percent completed.
!%CIProcessing 0025060166. Step 27:  100 percent completed.
!%CIProcessing 0025060166. Step 28:  100 percent completed.
!%CIProcessing 0025060166. Step 29:  100 percent completed.
!%CIProcessing 0025060166. Step 30:  100 percent completed.
!%CIProcessing 0025060166. Step 31:  100 percent completed.
!%CIProcessing 0025060166. Step 32:  100 percent completed.
!%CIProcessing 0025060166. Step 33:  100 percent completed.
!%CIProcessing 0025060166. Step 34:  100 percent completed.
!%CIProcessing 0025060166. Step 35:  100 percent completed.
!%CIProcessing 0025060166. Step 36:  100 percent completed.
!%CIProcessing 0025060166. Step 37:  100 percent completed.
!%CIProcessing 0025060166. Step 38:  100 percent completed.
!%CIProcessing 0025060166. Step 39:  100 percent completed.
!%CIProcessing 0025060166. Step 40:  100 percent completed.
!%CIProcessing 0025060166. Step 41:  100 percent completed.
!%CIProcessing 0025060166. Step 42:  100 percent completed.
!%CIProcessing 0025060166. Step 43:  100 percent completed.
!%CIProcessing 0025060166. Step 44:  100 percent completed.
!%CIProcessing 0025060166. Step 45:  100 percent completed.
!%CIProcessing 0025060166. Step 46:  100 percent completed.
!%CIProcessing 0025060166. Step 47:  100 percent completed.
!%CIProcessing 0025060166. Step 48:  100 percent completed.
!%CIProcessing 0025060166. Step 49:  100 percent completed.
!%CIProcessing 0025060166. Step 50:  100 percent completed.
!%CIProcessing 0025060166. Step 51:  100 percent completed.
!%CIProcessing 0025060166. Step 52:  100 percent completed.
!%CIProcessing 0025060166. Step 53:  100 percent completed.
!%CIProcessing 0025060166. Step 54:  100 percent completed.
!%CIProcessing 0025060166. Step 55:  100 percent completed.
!%CIProcessing 0025060166. Step 56:  100 percent completed.
!%CIProcessing 0025060166. Step 57:  100 percent completed.
!%CIProcessing 0025060166. Step 58:  100 percent completed.
!%CIProcessing 0025060166. Step 59:  100 percent completed.
!%CIProcessing 0025060166. Step 60:  100 percent completed.
!%CIProcessing 0025060166. Step 61:  100 percent completed.
!%CIProcessing 0025060166. Step 62:  100 percent completed.
!%CIProcessing 0025060166. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0025060166_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 0025060166_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0025060166_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 0025060166_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 1:  5 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_E-STARTER_ZSB_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 14:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 43:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 54:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 56:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 57:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 58:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 59:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 60:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 61:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 62:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA_body2. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 14:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 43:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 54:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body2. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 14:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 43:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 54:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_3_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 14:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 43:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 54:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_4_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 14:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 43:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 54:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_5_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 39:  9 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 56:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 57:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 58:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_6_. Step 59:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 14:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 43:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 54:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_7_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 14:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 43:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 54:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_8_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 14:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 43:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 54:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_9_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 1:  5 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 1:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 2:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 3:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 4:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 5:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 6:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 7:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 8:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 9:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 10:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 11:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 12:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 13:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 15:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 16:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 17:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 18:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 19:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 20:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 21:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 22:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 23:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 24:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 25:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 26:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 27:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 28:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 29:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 30:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 31:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 32:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 33:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 34:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 35:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 36:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 37:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 38:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 39:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 40:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 41:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 42:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 44:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 45:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 46:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 47:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 48:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 49:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 50:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 51:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 52:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 53:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 55:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 56:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 57:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 58:  100 percent completed.
!%CIProcessing 79240001000_MITSUBA_body1_10_. Step 59:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CPWarning: Design intent is unclear in 79240001000_MITSUBA_BODY1_10_. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 1:  5 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_ZYLINDER_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46030005000_ASM. Step 1:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 2:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 3:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 4:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 5:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 6:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 7:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 8:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 9:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 10:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 11:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 12:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 13:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 14:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 15:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 16:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 17:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 18:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 19:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 20:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 21:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 22:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 23:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 24:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 25:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 26:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 27:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 28:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 29:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 30:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 31:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 32:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 33:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 34:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 35:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 36:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 37:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 38:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 39:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 40:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 41:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 42:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 43:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 44:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 45:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 46:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 47:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 48:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 49:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 50:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 51:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 52:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 53:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 54:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 55:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 56:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 57:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 58:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 59:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 60:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 61:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 62:  100 percent completed.
!%CIProcessing A46030005000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030005000. Step 1:  100 percent completed.
!%CIProcessing A46030005000. Step 2:  100 percent completed.
!%CIProcessing A46030005000. Step 3:  100 percent completed.
!%CIProcessing A46030005000. Step 4:  100 percent completed.
!%CIProcessing A46030005000. Step 5:  100 percent completed.
!%CIProcessing A46030005000. Step 6:  100 percent completed.
!%CIProcessing A46030005000. Step 7:  100 percent completed.
!%CIProcessing A46030005000. Step 8:  100 percent completed.
!%CIProcessing A46030005000. Step 9:  100 percent completed.
!%CIProcessing A46030005000. Step 10:  100 percent completed.
!%CIProcessing A46030005000. Step 11:  100 percent completed.
!%CIProcessing A46030005000. Step 13:  100 percent completed.
!%CIProcessing A46030005000. Step 14:  100 percent completed.
!%CIProcessing A46030005000. Step 15:  100 percent completed.
!%CIProcessing A46030005000. Step 16:  100 percent completed.
!%CIProcessing A46030005000. Step 17:  100 percent completed.
!%CIProcessing A46030005000. Step 18:  100 percent completed.
!%CIProcessing A46030005000. Step 20:  100 percent completed.
!%CIProcessing A46030005000. Step 21:  100 percent completed.
!%CIProcessing A46030005000. Step 22:  100 percent completed.
!%CIProcessing A46030005000. Step 23:  100 percent completed.
!%CIProcessing A46030005000. Step 24:  100 percent completed.
!%CIProcessing A46030005000. Step 25:  100 percent completed.
!%CIProcessing A46030005000. Step 26:  100 percent completed.
!%CIProcessing A46030005000. Step 27:  100 percent completed.
!%CIProcessing A46030005000. Step 28:  100 percent completed.
!%CIProcessing A46030005000. Step 29:  100 percent completed.
!%CIProcessing A46030005000. Step 30:  100 percent completed.
!%CIProcessing A46030005000. Step 31:  100 percent completed.
!%CIProcessing A46030005000. Step 32:  100 percent completed.
!%CIProcessing A46030005000. Step 33:  100 percent completed.
!%CIProcessing A46030005000. Step 34:  100 percent completed.
!%CIProcessing A46030005000. Step 35:  100 percent completed.
!%CIProcessing A46030005000. Step 36:  100 percent completed.
!%CIProcessing A46030005000. Step 37:  100 percent completed.
!%CIProcessing A46030005000. Step 38:  100 percent completed.
!%CIProcessing A46030005000. Step 39:  100 percent completed.
!%CIProcessing A46030005000. Step 40:  100 percent completed.
!%CIProcessing A46030005000. Step 41:  100 percent completed.
!%CIProcessing A46030005000. Step 42:  100 percent completed.
!%CIProcessing A46030005000. Step 43:  100 percent completed.
!%CIProcessing A46030005000. Step 44:  90 percent completed.
!%CIProcessing A46030005000. Step 44:  100 percent completed.
!%CIProcessing A46030005000. Step 45:  100 percent completed.
!%CIProcessing A46030005000. Step 46:  100 percent completed.
!%CIProcessing A46030005000. Step 47:  100 percent completed.
!%CIProcessing A46030005000. Step 49:  100 percent completed.
!%CIProcessing A46030005000. Step 50:  100 percent completed.
!%CIProcessing A46030005000. Step 51:  100 percent completed.
!%CIProcessing A46030005000. Step 52:  100 percent completed.
!%CIProcessing A46030005000. Step 53:  100 percent completed.
!%CIProcessing A46030005000. Step 54:  100 percent completed.
!%CIProcessing A46030005000. Step 55:  100 percent completed.
!%CIProcessing A46030005000. Step 56:  100 percent completed.
!%CIProcessing A46030005000. Step 57:  100 percent completed.
!%CIProcessing A46030005000. Step 58:  100 percent completed.
!%CIProcessing A46030005000. Step 60:  100 percent completed.
!%CIProcessing A46030005000. Step 61:  100 percent completed.
!%CIProcessing A46030005000. Step 62:  100 percent completed.
!%CIProcessing A46030005000. Step 63:  100 percent completed.
!%CIProcessing A46030005000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030035000. Step 1:  15 percent completed.
!%CIProcessing A46030035000. Step 1:  100 percent completed.
!%CIProcessing A46030035000. Step 2:  100 percent completed.
!%CIProcessing A46030035000. Step 3:  100 percent completed.
!%CIProcessing A46030035000. Step 4:  100 percent completed.
!%CIProcessing A46030035000. Step 5:  100 percent completed.
!%CIProcessing A46030035000. Step 6:  100 percent completed.
!%CIProcessing A46030035000. Step 7:  100 percent completed.
!%CIProcessing A46030035000. Step 8:  100 percent completed.
!%CIProcessing A46030035000. Step 9:  100 percent completed.
!%CIProcessing A46030035000. Step 10:  100 percent completed.
!%CIProcessing A46030035000. Step 11:  100 percent completed.
!%CIProcessing A46030035000. Step 12:  100 percent completed.
!%CIProcessing A46030035000. Step 13:  100 percent completed.
!%CIProcessing A46030035000. Step 14:  100 percent completed.
!%CIProcessing A46030035000. Step 15:  100 percent completed.
!%CIProcessing A46030035000. Step 16:  100 percent completed.
!%CIProcessing A46030035000. Step 17:  100 percent completed.
!%CIProcessing A46030035000. Step 18:  100 percent completed.
!%CIProcessing A46030035000. Step 19:  100 percent completed.
!%CIProcessing A46030035000. Step 20:  100 percent completed.
!%CIProcessing A46030035000. Step 21:  100 percent completed.
!%CIProcessing A46030035000. Step 22:  100 percent completed.
!%CIProcessing A46030035000. Step 23:  100 percent completed.
!%CIProcessing A46030035000. Step 24:  100 percent completed.
!%CIProcessing A46030035000. Step 25:  100 percent completed.
!%CIProcessing A46030035000. Step 26:  100 percent completed.
!%CIProcessing A46030035000. Step 27:  100 percent completed.
!%CIProcessing A46030035000. Step 28:  100 percent completed.
!%CIProcessing A46030035000. Step 29:  100 percent completed.
!%CIProcessing A46030035000. Step 30:  100 percent completed.
!%CIProcessing A46030035000. Step 31:  100 percent completed.
!%CIProcessing A46030035000. Step 32:  100 percent completed.
!%CIProcessing A46030035000. Step 33:  100 percent completed.
!%CIProcessing A46030035000. Step 34:  100 percent completed.
!%CIProcessing A46030035000. Step 35:  100 percent completed.
!%CIProcessing A46030035000. Step 36:  100 percent completed.
!%CIProcessing A46030035000. Step 37:  100 percent completed.
!%CIProcessing A46030035000. Step 38:  100 percent completed.
!%CIProcessing A46030035000. Step 39:  100 percent completed.
!%CIProcessing A46030035000. Step 40:  100 percent completed.
!%CIProcessing A46030035000. Step 41:  100 percent completed.
!%CIProcessing A46030035000. Step 42:  100 percent completed.
!%CIProcessing A46030035000. Step 43:  100 percent completed.
!%CIProcessing A46030035000. Step 44:  100 percent completed.
!%CIProcessing A46030035000. Step 45:  100 percent completed.
!%CIProcessing A46030035000. Step 46:  100 percent completed.
!%CIProcessing A46030035000. Step 47:  100 percent completed.
!%CIProcessing A46030035000. Step 48:  100 percent completed.
!%CIProcessing A46030035000. Step 49:  100 percent completed.
!%CIProcessing A46030035000. Step 50:  100 percent completed.
!%CIProcessing A46030035000. Step 51:  100 percent completed.
!%CIProcessing A46030035000. Step 52:  100 percent completed.
!%CIProcessing A46030035000. Step 53:  100 percent completed.
!%CIProcessing A46030035000. Step 54:  100 percent completed.
!%CIProcessing A46030035000. Step 55:  100 percent completed.
!%CIProcessing A46030035000. Step 56:  100 percent completed.
!%CIProcessing A46030035000. Step 57:  100 percent completed.
!%CIProcessing A46030035000. Step 58:  100 percent completed.
!%CIProcessing A46030035000. Step 59:  100 percent completed.
!%CIProcessing A46030035000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46030036072_ASM. Step 1:  5 percent completed.
!%CIProcessing A46030036072_ASM. Step 1:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 2:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 3:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 4:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 5:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 6:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 7:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 8:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 9:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 10:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 11:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 12:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 13:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 14:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 15:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 16:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 17:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 18:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 19:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 20:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 21:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 22:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 23:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 24:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 25:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 26:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 27:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 28:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 29:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 30:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 31:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 32:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 33:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 34:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 35:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 36:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 37:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 38:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 39:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 40:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 41:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 42:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 43:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 44:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 45:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 46:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 47:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 48:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 49:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 50:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 51:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 52:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 53:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 54:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 55:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 56:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 57:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 58:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 59:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 60:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 61:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 62:  100 percent completed.
!%CIProcessing A46030036072_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030036072_DECKBL. Step 1:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 2:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 3:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 4:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 5:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 6:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 7:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 8:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 9:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 10:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 11:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 13:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 14:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 15:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 16:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 17:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 18:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 20:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 21:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 22:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 23:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 24:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 25:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 26:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 27:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 28:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 29:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 30:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 31:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 32:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 33:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 34:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 35:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 36:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 37:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 38:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 39:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 40:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 41:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 42:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 43:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 44:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 45:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 46:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 47:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 49:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 50:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 51:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 52:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 53:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 54:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 55:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 56:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 57:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 58:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 60:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 61:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 62:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 63:  100 percent completed.
!%CIProcessing A46030036072_DECKBL. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030036072_BODENBL. Step 1:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 2:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 3:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 4:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 5:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 6:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 7:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 8:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 9:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 10:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 11:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 13:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 14:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 15:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 16:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 17:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 18:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 20:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 21:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 22:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 23:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 24:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 25:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 26:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 27:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 28:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 29:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 30:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 31:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 32:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 33:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 34:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 35:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 36:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 37:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 38:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 39:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 40:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 41:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 42:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 43:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 44:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 45:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 46:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 47:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 49:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 50:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 51:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 52:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 53:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 54:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 55:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 56:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 57:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 58:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 60:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 61:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 62:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 63:  100 percent completed.
!%CIProcessing A46030036072_BODENBL. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030036072_DISTANZBL. Step 1:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 2:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 3:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 4:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 5:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 6:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 7:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 8:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 9:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 10:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 11:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 13:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 14:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 15:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 16:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 17:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 18:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 20:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 21:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 22:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 23:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 24:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 25:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 26:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 27:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 28:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 29:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 30:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 31:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 32:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 33:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 34:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 35:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 36:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 37:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 38:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 39:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 40:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 41:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 42:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 43:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 44:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 45:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 46:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 47:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 49:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 50:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 51:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 52:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 53:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 54:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 55:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 56:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 57:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 58:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 60:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 61:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 62:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 63:  100 percent completed.
!%CIProcessing A46030036072_DISTANZBL. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46030036072_NIETE. Step 1:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 2:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 3:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 4:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 5:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 6:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 7:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 8:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 9:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 10:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 11:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 12:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 13:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 14:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 15:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 16:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 17:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 18:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 19:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 20:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 21:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 22:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 23:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 24:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 25:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 26:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 27:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 28:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 29:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 30:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 31:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 32:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 33:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 34:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 35:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 36:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 37:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 38:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 39:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 40:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 41:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 42:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 43:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 44:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 45:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 46:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 47:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 48:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 49:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 50:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 51:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 52:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 53:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 54:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 55:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 56:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 57:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 58:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 59:  100 percent completed.
!%CIProcessing A46030036072_NIETE. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 1:  5 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_ZYLINDERKOPF_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46036020000_ASM. Step 1:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 2:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 3:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 4:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 5:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 6:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 7:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 8:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 9:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 10:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 11:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 12:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 13:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 14:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 15:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 16:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 17:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 18:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 19:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 20:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 21:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 22:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 23:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 24:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 25:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 26:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 27:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 28:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 29:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 30:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 31:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 32:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 33:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 34:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 35:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 36:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 37:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 38:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 39:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 40:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 41:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 42:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 43:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 44:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 45:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 46:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 47:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 48:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 49:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 50:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 51:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 52:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 53:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 54:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 55:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 56:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 57:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 58:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 59:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 60:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 61:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 62:  100 percent completed.
!%CIProcessing A46036020000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46036020010_AF2_ASM. Step 1:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 2:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 3:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 4:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 5:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 6:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 7:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 8:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 9:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 10:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 11:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 12:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 13:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 14:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 15:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 16:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 17:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 18:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 19:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 20:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 21:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 22:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 23:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 24:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 25:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 26:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 27:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 28:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 29:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 30:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 31:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 32:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 33:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 34:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 35:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 36:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 37:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 38:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 39:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 40:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 41:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 42:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 43:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 44:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 45:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 46:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 47:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 48:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 49:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 50:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 51:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 52:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 53:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 54:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 55:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 56:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 57:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 58:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 59:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 60:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 61:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 62:  100 percent completed.
!%CIProcessing A46036020010_AF2_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46036020010_AF3. Step 1:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 2:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 3:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 4:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 5:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 6:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 7:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 8:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 9:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 10:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 11:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 13:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 14:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 15:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 16:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 17:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 18:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 20:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 21:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 22:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 23:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 24:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 25:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 26:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 27:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 28:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 29:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 30:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 31:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 32:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 33:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 34:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 35:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 36:  90 percent completed.
!%CIProcessing A46036020010_AF3. Step 36:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 37:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 38:  50 percent completed.
!%CIProcessing A46036020010_AF3. Step 38:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 39:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 40:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 41:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 42:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 43:  90 percent completed.
!%CIProcessing A46036020010_AF3. Step 43:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 44:  90 percent completed.
!%CIProcessing A46036020010_AF3. Step 44:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 45:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 46:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 47:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 49:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 50:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 51:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 52:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 53:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 54:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 55:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 56:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 57:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 58:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 60:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 61:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 62:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 63:  100 percent completed.
!%CIProcessing A46036020010_AF3. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CWWARNING: Feature creation resulted in overlapping part geometry.
!%CPWarning: Design intent is unclear in A46036020010_AF3. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 58030010200. Step 1:  14 percent completed.
!%CIProcessing 58030010200. Step 1:  100 percent completed.
!%CIProcessing 58030010200. Step 2:  100 percent completed.
!%CIProcessing 58030010200. Step 3:  100 percent completed.
!%CIProcessing 58030010200. Step 4:  100 percent completed.
!%CIProcessing 58030010200. Step 5:  100 percent completed.
!%CIProcessing 58030010200. Step 6:  100 percent completed.
!%CIProcessing 58030010200. Step 7:  100 percent completed.
!%CIProcessing 58030010200. Step 8:  100 percent completed.
!%CIProcessing 58030010200. Step 9:  100 percent completed.
!%CIProcessing 58030010200. Step 10:  100 percent completed.
!%CIProcessing 58030010200. Step 11:  100 percent completed.
!%CIProcessing 58030010200. Step 13:  100 percent completed.
!%CIProcessing 58030010200. Step 14:  100 percent completed.
!%CIProcessing 58030010200. Step 15:  100 percent completed.
!%CIProcessing 58030010200. Step 16:  100 percent completed.
!%CIProcessing 58030010200. Step 17:  100 percent completed.
!%CIProcessing 58030010200. Step 18:  100 percent completed.
!%CIProcessing 58030010200. Step 20:  100 percent completed.
!%CIProcessing 58030010200. Step 21:  100 percent completed.
!%CIProcessing 58030010200. Step 22:  100 percent completed.
!%CIProcessing 58030010200. Step 23:  100 percent completed.
!%CIProcessing 58030010200. Step 24:  100 percent completed.
!%CIProcessing 58030010200. Step 25:  100 percent completed.
!%CIProcessing 58030010200. Step 26:  100 percent completed.
!%CIProcessing 58030010200. Step 27:  100 percent completed.
!%CIProcessing 58030010200. Step 28:  100 percent completed.
!%CIProcessing 58030010200. Step 29:  100 percent completed.
!%CIProcessing 58030010200. Step 30:  100 percent completed.
!%CIProcessing 58030010200. Step 31:  100 percent completed.
!%CIProcessing 58030010200. Step 32:  100 percent completed.
!%CIProcessing 58030010200. Step 33:  100 percent completed.
!%CIProcessing 58030010200. Step 34:  100 percent completed.
!%CIProcessing 58030010200. Step 35:  100 percent completed.
!%CIProcessing 58030010200. Step 36:  100 percent completed.
!%CIProcessing 58030010200. Step 37:  100 percent completed.
!%CIProcessing 58030010200. Step 38:  100 percent completed.
!%CIProcessing 58030010200. Step 39:  100 percent completed.
!%CIProcessing 58030010200. Step 40:  100 percent completed.
!%CIProcessing 58030010200. Step 41:  100 percent completed.
!%CIProcessing 58030010200. Step 42:  100 percent completed.
!%CIProcessing 58030010200. Step 43:  100 percent completed.
!%CIProcessing 58030010200. Step 44:  100 percent completed.
!%CIProcessing 58030010200. Step 45:  100 percent completed.
!%CIProcessing 58030010200. Step 46:  100 percent completed.
!%CIProcessing 58030010200. Step 47:  100 percent completed.
!%CIProcessing 58030010200. Step 49:  100 percent completed.
!%CIProcessing 58030010200. Step 50:  100 percent completed.
!%CIProcessing 58030010200. Step 51:  100 percent completed.
!%CIProcessing 58030010200. Step 52:  100 percent completed.
!%CIProcessing 58030010200. Step 53:  100 percent completed.
!%CIProcessing 58030010200. Step 54:  100 percent completed.
!%CIProcessing 58030010200. Step 55:  100 percent completed.
!%CIProcessing 58030010200. Step 56:  100 percent completed.
!%CIProcessing 58030010200. Step 57:  100 percent completed.
!%CIProcessing 58030010200. Step 58:  100 percent completed.
!%CIProcessing 58030010200. Step 60:  100 percent completed.
!%CIProcessing 58030010200. Step 61:  100 percent completed.
!%CIProcessing 58030010200. Step 62:  100 percent completed.
!%CIProcessing 58030010200. Step 63:  100 percent completed.
!%CIProcessing 58030010200. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 1:  10 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_KOPFVERSCHRAUBUNG_ZSB_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0900000814500. Step 1:  100 percent completed.
!%CIProcessing 0900000814500. Step 2:  100 percent completed.
!%CIProcessing 0900000814500. Step 3:  100 percent completed.
!%CIProcessing 0900000814500. Step 4:  100 percent completed.
!%CIProcessing 0900000814500. Step 5:  100 percent completed.
!%CIProcessing 0900000814500. Step 6:  100 percent completed.
!%CIProcessing 0900000814500. Step 7:  100 percent completed.
!%CIProcessing 0900000814500. Step 8:  100 percent completed.
!%CIProcessing 0900000814500. Step 9:  100 percent completed.
!%CIProcessing 0900000814500. Step 10:  100 percent completed.
!%CIProcessing 0900000814500. Step 11:  100 percent completed.
!%CIProcessing 0900000814500. Step 12:  100 percent completed.
!%CIProcessing 0900000814500. Step 13:  100 percent completed.
!%CIProcessing 0900000814500. Step 14:  100 percent completed.
!%CIProcessing 0900000814500. Step 15:  100 percent completed.
!%CIProcessing 0900000814500. Step 16:  100 percent completed.
!%CIProcessing 0900000814500. Step 17:  100 percent completed.
!%CIProcessing 0900000814500. Step 18:  100 percent completed.
!%CIProcessing 0900000814500. Step 19:  100 percent completed.
!%CIProcessing 0900000814500. Step 20:  100 percent completed.
!%CIProcessing 0900000814500. Step 21:  100 percent completed.
!%CIProcessing 0900000814500. Step 22:  100 percent completed.
!%CIProcessing 0900000814500. Step 23:  100 percent completed.
!%CIProcessing 0900000814500. Step 24:  100 percent completed.
!%CIProcessing 0900000814500. Step 25:  100 percent completed.
!%CIProcessing 0900000814500. Step 26:  100 percent completed.
!%CIProcessing 0900000814500. Step 27:  100 percent completed.
!%CIProcessing 0900000814500. Step 28:  100 percent completed.
!%CIProcessing 0900000814500. Step 29:  100 percent completed.
!%CIProcessing 0900000814500. Step 30:  100 percent completed.
!%CIProcessing 0900000814500. Step 31:  100 percent completed.
!%CIProcessing 0900000814500. Step 32:  100 percent completed.
!%CIProcessing 0900000814500. Step 33:  100 percent completed.
!%CIProcessing 0900000814500. Step 34:  100 percent completed.
!%CIProcessing 0900000814500. Step 35:  100 percent completed.
!%CIProcessing 0900000814500. Step 36:  100 percent completed.
!%CIProcessing 0900000814500. Step 37:  100 percent completed.
!%CIProcessing 0900000814500. Step 38:  100 percent completed.
!%CIProcessing 0900000814500. Step 39:  100 percent completed.
!%CIProcessing 0900000814500. Step 40:  100 percent completed.
!%CIProcessing 0900000814500. Step 41:  100 percent completed.
!%CIProcessing 0900000814500. Step 42:  100 percent completed.
!%CIProcessing 0900000814500. Step 43:  100 percent completed.
!%CIProcessing 0900000814500. Step 44:  100 percent completed.
!%CIProcessing 0900000814500. Step 45:  100 percent completed.
!%CIProcessing 0900000814500. Step 46:  100 percent completed.
!%CIProcessing 0900000814500. Step 47:  100 percent completed.
!%CIProcessing 0900000814500. Step 48:  100 percent completed.
!%CIProcessing 0900000814500. Step 49:  100 percent completed.
!%CIProcessing 0900000814500. Step 50:  100 percent completed.
!%CIProcessing 0900000814500. Step 51:  100 percent completed.
!%CIProcessing 0900000814500. Step 52:  100 percent completed.
!%CIProcessing 0900000814500. Step 53:  100 percent completed.
!%CIProcessing 0900000814500. Step 54:  100 percent completed.
!%CIProcessing 0900000814500. Step 55:  100 percent completed.
!%CIProcessing 0900000814500. Step 56:  100 percent completed.
!%CIProcessing 0900000814500. Step 57:  100 percent completed.
!%CIProcessing 0900000814500. Step 58:  100 percent completed.
!%CIProcessing 0900000814500. Step 59:  100 percent completed.
!%CIProcessing 0900000814500. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77336088210. Step 1:  100 percent completed.
!%CIProcessing 77336088210. Step 2:  100 percent completed.
!%CIProcessing 77336088210. Step 3:  100 percent completed.
!%CIProcessing 77336088210. Step 4:  100 percent completed.
!%CIProcessing 77336088210. Step 5:  100 percent completed.
!%CIProcessing 77336088210. Step 6:  100 percent completed.
!%CIProcessing 77336088210. Step 7:  100 percent completed.
!%CIProcessing 77336088210. Step 8:  100 percent completed.
!%CIProcessing 77336088210. Step 9:  100 percent completed.
!%CIProcessing 77336088210. Step 10:  100 percent completed.
!%CIProcessing 77336088210. Step 11:  100 percent completed.
!%CIProcessing 77336088210. Step 13:  100 percent completed.
!%CIProcessing 77336088210. Step 14:  100 percent completed.
!%CIProcessing 77336088210. Step 15:  100 percent completed.
!%CIProcessing 77336088210. Step 16:  100 percent completed.
!%CIProcessing 77336088210. Step 17:  100 percent completed.
!%CIProcessing 77336088210. Step 18:  100 percent completed.
!%CIProcessing 77336088210. Step 20:  100 percent completed.
!%CIProcessing 77336088210. Step 21:  100 percent completed.
!%CIProcessing 77336088210. Step 22:  100 percent completed.
!%CIProcessing 77336088210. Step 23:  100 percent completed.
!%CIProcessing 77336088210. Step 24:  100 percent completed.
!%CIProcessing 77336088210. Step 25:  100 percent completed.
!%CIProcessing 77336088210. Step 26:  100 percent completed.
!%CIProcessing 77336088210. Step 27:  100 percent completed.
!%CIProcessing 77336088210. Step 28:  100 percent completed.
!%CIProcessing 77336088210. Step 29:  100 percent completed.
!%CIProcessing 77336088210. Step 30:  100 percent completed.
!%CIProcessing 77336088210. Step 31:  100 percent completed.
!%CIProcessing 77336088210. Step 32:  100 percent completed.
!%CIProcessing 77336088210. Step 33:  100 percent completed.
!%CIProcessing 77336088210. Step 34:  100 percent completed.
!%CIProcessing 77336088210. Step 35:  100 percent completed.
!%CIProcessing 77336088210. Step 36:  100 percent completed.
!%CIProcessing 77336088210. Step 37:  100 percent completed.
!%CIProcessing 77336088210. Step 38:  100 percent completed.
!%CIProcessing 77336088210. Step 39:  100 percent completed.
!%CIProcessing 77336088210. Step 40:  100 percent completed.
!%CIProcessing 77336088210. Step 41:  100 percent completed.
!%CIProcessing 77336088210. Step 42:  100 percent completed.
!%CIProcessing 77336088210. Step 43:  100 percent completed.
!%CIProcessing 77336088210. Step 44:  100 percent completed.
!%CIProcessing 77336088210. Step 45:  100 percent completed.
!%CIProcessing 77336088210. Step 46:  100 percent completed.
!%CIProcessing 77336088210. Step 47:  100 percent completed.
!%CIProcessing 77336088210. Step 49:  100 percent completed.
!%CIProcessing 77336088210. Step 50:  100 percent completed.
!%CIProcessing 77336088210. Step 51:  100 percent completed.
!%CIProcessing 77336088210. Step 52:  100 percent completed.
!%CIProcessing 77336088210. Step 53:  100 percent completed.
!%CIProcessing 77336088210. Step 54:  100 percent completed.
!%CIProcessing 77336088210. Step 55:  100 percent completed.
!%CIProcessing 77336088210. Step 56:  100 percent completed.
!%CIProcessing 77336088210. Step 57:  100 percent completed.
!%CIProcessing 77336088210. Step 58:  100 percent completed.
!%CIProcessing 77336088210. Step 60:  100 percent completed.
!%CIProcessing 77336088210. Step 61:  100 percent completed.
!%CIProcessing 77336088210. Step 62:  100 percent completed.
!%CIProcessing 77336088210. Step 63:  100 percent completed.
!%CIProcessing 77336088210. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77336089010. Step 1:  100 percent completed.
!%CIProcessing 77336089010. Step 2:  100 percent completed.
!%CIProcessing 77336089010. Step 3:  100 percent completed.
!%CIProcessing 77336089010. Step 4:  100 percent completed.
!%CIProcessing 77336089010. Step 5:  100 percent completed.
!%CIProcessing 77336089010. Step 6:  100 percent completed.
!%CIProcessing 77336089010. Step 7:  100 percent completed.
!%CIProcessing 77336089010. Step 8:  100 percent completed.
!%CIProcessing 77336089010. Step 9:  100 percent completed.
!%CIProcessing 77336089010. Step 10:  100 percent completed.
!%CIProcessing 77336089010. Step 11:  100 percent completed.
!%CIProcessing 77336089010. Step 12:  100 percent completed.
!%CIProcessing 77336089010. Step 13:  100 percent completed.
!%CIProcessing 77336089010. Step 14:  100 percent completed.
!%CIProcessing 77336089010. Step 15:  100 percent completed.
!%CIProcessing 77336089010. Step 16:  100 percent completed.
!%CIProcessing 77336089010. Step 17:  100 percent completed.
!%CIProcessing 77336089010. Step 18:  100 percent completed.
!%CIProcessing 77336089010. Step 19:  100 percent completed.
!%CIProcessing 77336089010. Step 20:  100 percent completed.
!%CIProcessing 77336089010. Step 21:  100 percent completed.
!%CIProcessing 77336089010. Step 22:  100 percent completed.
!%CIProcessing 77336089010. Step 23:  100 percent completed.
!%CIProcessing 77336089010. Step 24:  100 percent completed.
!%CIProcessing 77336089010. Step 25:  100 percent completed.
!%CIProcessing 77336089010. Step 26:  100 percent completed.
!%CIProcessing 77336089010. Step 27:  100 percent completed.
!%CIProcessing 77336089010. Step 28:  100 percent completed.
!%CIProcessing 77336089010. Step 29:  100 percent completed.
!%CIProcessing 77336089010. Step 30:  100 percent completed.
!%CIProcessing 77336089010. Step 31:  100 percent completed.
!%CIProcessing 77336089010. Step 32:  100 percent completed.
!%CIProcessing 77336089010. Step 33:  100 percent completed.
!%CIProcessing 77336089010. Step 34:  100 percent completed.
!%CIProcessing 77336089010. Step 35:  100 percent completed.
!%CIProcessing 77336089010. Step 36:  100 percent completed.
!%CIProcessing 77336089010. Step 37:  100 percent completed.
!%CIProcessing 77336089010. Step 38:  100 percent completed.
!%CIProcessing 77336089010. Step 39:  100 percent completed.
!%CIProcessing 77336089010. Step 40:  100 percent completed.
!%CIProcessing 77336089010. Step 41:  100 percent completed.
!%CIProcessing 77336089010. Step 42:  100 percent completed.
!%CIProcessing 77336089010. Step 43:  100 percent completed.
!%CIProcessing 77336089010. Step 44:  100 percent completed.
!%CIProcessing 77336089010. Step 45:  100 percent completed.
!%CIProcessing 77336089010. Step 46:  100 percent completed.
!%CIProcessing 77336089010. Step 47:  100 percent completed.
!%CIProcessing 77336089010. Step 48:  100 percent completed.
!%CIProcessing 77336089010. Step 49:  100 percent completed.
!%CIProcessing 77336089010. Step 50:  100 percent completed.
!%CIProcessing 77336089010. Step 51:  100 percent completed.
!%CIProcessing 77336089010. Step 52:  100 percent completed.
!%CIProcessing 77336089010. Step 53:  100 percent completed.
!%CIProcessing 77336089010. Step 54:  100 percent completed.
!%CIProcessing 77336089010. Step 55:  100 percent completed.
!%CIProcessing 77336089010. Step 56:  100 percent completed.
!%CIProcessing 77336089010. Step 57:  100 percent completed.
!%CIProcessing 77336089010. Step 58:  100 percent completed.
!%CIProcessing 77336089010. Step 59:  100 percent completed.
!%CIProcessing 77336089010. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 1:  5 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_VENTILDECKEL_ZSB_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46036052000C1_ASM. Step 1:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 2:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 3:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 4:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 5:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 6:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 7:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 8:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 9:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 10:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 11:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 12:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 13:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 14:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 15:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 16:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 17:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 18:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 19:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 20:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 21:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 22:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 23:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 24:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 25:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 26:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 27:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 28:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 29:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 30:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 31:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 32:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 33:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 34:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 35:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 36:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 37:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 38:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 39:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 40:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 41:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 42:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 43:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 44:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 45:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 46:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 47:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 48:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 49:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 50:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 51:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 52:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 53:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 54:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 55:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 56:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 57:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 58:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 59:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 60:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 61:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 62:  100 percent completed.
!%CIProcessing A46036052000C1_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46036052000_ASM. Step 1:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 2:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 3:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 4:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 5:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 6:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 7:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 8:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 9:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 10:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 11:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 12:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 13:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 14:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 15:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 16:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 17:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 18:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 19:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 20:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 21:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 22:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 23:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 24:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 25:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 26:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 27:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 28:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 29:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 30:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 31:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 32:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 33:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 34:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 35:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 36:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 37:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 38:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 39:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 40:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 41:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 42:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 43:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 44:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 45:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 46:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 47:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 48:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 49:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 50:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 51:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 52:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 53:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 54:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 55:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 56:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 57:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 58:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 59:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 60:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 61:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 62:  100 percent completed.
!%CIProcessing A46036052000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46036052000. Step 1:  100 percent completed.
!%CIProcessing A46036052000. Step 2:  100 percent completed.
!%CIProcessing A46036052000. Step 3:  100 percent completed.
!%CIProcessing A46036052000. Step 4:  100 percent completed.
!%CIProcessing A46036052000. Step 5:  100 percent completed.
!%CIProcessing A46036052000. Step 6:  100 percent completed.
!%CIProcessing A46036052000. Step 7:  100 percent completed.
!%CIProcessing A46036052000. Step 8:  100 percent completed.
!%CIProcessing A46036052000. Step 9:  100 percent completed.
!%CIProcessing A46036052000. Step 10:  100 percent completed.
!%CIProcessing A46036052000. Step 11:  100 percent completed.
!%CIProcessing A46036052000. Step 12:  100 percent completed.
!%CIProcessing A46036052000. Step 14:  100 percent completed.
!%CIProcessing A46036052000. Step 15:  100 percent completed.
!%CIProcessing A46036052000. Step 16:  100 percent completed.
!%CIProcessing A46036052000. Step 17:  100 percent completed.
!%CIProcessing A46036052000. Step 18:  100 percent completed.
!%CIProcessing A46036052000. Step 19:  100 percent completed.
!%CIProcessing A46036052000. Step 21:  100 percent completed.
!%CIProcessing A46036052000. Step 22:  100 percent completed.
!%CIProcessing A46036052000. Step 23:  100 percent completed.
!%CIProcessing A46036052000. Step 24:  100 percent completed.
!%CIProcessing A46036052000. Step 25:  100 percent completed.
!%CIProcessing A46036052000. Step 26:  100 percent completed.
!%CIProcessing A46036052000. Step 27:  100 percent completed.
!%CIProcessing A46036052000. Step 28:  100 percent completed.
!%CIProcessing A46036052000. Step 29:  100 percent completed.
!%CIProcessing A46036052000. Step 30:  100 percent completed.
!%CIProcessing A46036052000. Step 31:  100 percent completed.
!%CIProcessing A46036052000. Step 32:  100 percent completed.
!%CIProcessing A46036052000. Step 33:  100 percent completed.
!%CIProcessing A46036052000. Step 34:  100 percent completed.
!%CIProcessing A46036052000. Step 35:  100 percent completed.
!%CIProcessing A46036052000. Step 36:  100 percent completed.
!%CIProcessing A46036052000. Step 37:  100 percent completed.
!%CIProcessing A46036052000. Step 38:  100 percent completed.
!%CIProcessing A46036052000. Step 39:  100 percent completed.
!%CIProcessing A46036052000. Step 40:  100 percent completed.
!%CIProcessing A46036052000. Step 41:  100 percent completed.
!%CIProcessing A46036052000. Step 42:  100 percent completed.
!%CIProcessing A46036052000. Step 43:  100 percent completed.
!%CIProcessing A46036052000. Step 44:  90 percent completed.
!%CIProcessing A46036052000. Step 44:  100 percent completed.
!%CIProcessing A46036052000. Step 45:  100 percent completed.
!%CIProcessing A46036052000. Step 46:  100 percent completed.
!%CIProcessing A46036052000. Step 47:  100 percent completed.
!%CIProcessing A46036052000. Step 48:  100 percent completed.
!%CIProcessing A46036052000. Step 50:  100 percent completed.
!%CIProcessing A46036052000. Step 51:  100 percent completed.
!%CIProcessing A46036052000. Step 52:  100 percent completed.
!%CIProcessing A46036052000. Step 53:  100 percent completed.
!%CIProcessing A46036052000. Step 54:  100 percent completed.
!%CIProcessing A46036052000. Step 55:  100 percent completed.
!%CIProcessing A46036052000. Step 56:  100 percent completed.
!%CIProcessing A46036052000. Step 57:  100 percent completed.
!%CIProcessing A46036052000. Step 58:  100 percent completed.
!%CIProcessing A46036052000. Step 59:  100 percent completed.
!%CIProcessing A46036052000. Step 61:  100 percent completed.
!%CIProcessing A46036052000. Step 62:  100 percent completed.
!%CIProcessing A46036052000. Step 63:  100 percent completed.
!%CIProcessing A46036052000. Step 64:  100 percent completed.
!%CIProcessing A46036052000. Step 65:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CPWarning: Design intent is unclear. Use Geometry Checks command on the Tools Tab for more information.
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46036052000_body1_1_. Step 1:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 2:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 3:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 4:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 5:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 6:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 7:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 8:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 9:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 10:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 11:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 12:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 13:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 14:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 15:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 16:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 17:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 18:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 19:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 20:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 21:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 22:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 23:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 24:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 25:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 26:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 27:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 28:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 29:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 30:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 31:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 32:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 33:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 34:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 35:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 36:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 37:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 38:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 39:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 40:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 41:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 42:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 43:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 44:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 45:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 46:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 47:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 48:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 49:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 50:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 51:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 52:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 53:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 54:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 55:  100 percent completed.
!%CIProcessing A46036052000_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46036052000_body1_2_. Step 1:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 2:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 3:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 4:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 5:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 6:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 7:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 8:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 9:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 10:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 11:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 12:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 13:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 14:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 15:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 16:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 17:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 18:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 19:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 20:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 21:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 22:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 23:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 24:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 25:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 26:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 27:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 28:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 29:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 30:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 31:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 32:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 33:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 34:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 35:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 36:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 37:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 38:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 39:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 40:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 41:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 42:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 43:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 44:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 45:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 46:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 47:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 48:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 49:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 50:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 51:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 52:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 53:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 54:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 55:  100 percent completed.
!%CIProcessing A46036052000_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46036052000_body1_3_. Step 1:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 2:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 3:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 4:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 5:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 6:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 7:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 8:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 9:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 10:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 11:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 12:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 13:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 14:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 15:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 16:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 17:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 18:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 19:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 20:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 21:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 22:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 23:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 24:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 25:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 26:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 27:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 28:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 29:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 30:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 31:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 32:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 33:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 34:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 35:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 36:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 37:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 38:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 39:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 40:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 41:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 42:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 43:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 44:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 45:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 46:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 47:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 48:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 49:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 50:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 51:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 52:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 53:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 54:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 55:  100 percent completed.
!%CIProcessing A46036052000_body1_3_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46036052000_body1_4_. Step 1:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 2:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 3:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 4:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 5:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 6:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 7:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 8:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 9:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 10:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 11:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 12:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 13:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 14:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 15:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 16:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 17:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 18:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 19:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 20:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 21:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 22:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 23:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 24:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 25:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 26:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 27:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 28:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 29:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 30:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 31:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 32:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 33:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 34:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 35:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 36:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 37:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 38:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 39:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 40:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 41:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 42:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 43:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 44:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 45:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 46:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 47:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 48:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 49:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 50:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 51:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 52:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 53:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 54:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 55:  100 percent completed.
!%CIProcessing A46036052000_body1_4_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46036053000. Step 1:  5 percent completed.
!%CIProcessing A46036053000. Step 1:  100 percent completed.
!%CIProcessing A46036053000. Step 2:  100 percent completed.
!%CIProcessing A46036053000. Step 3:  100 percent completed.
!%CIProcessing A46036053000. Step 4:  100 percent completed.
!%CIProcessing A46036053000. Step 5:  100 percent completed.
!%CIProcessing A46036053000. Step 6:  100 percent completed.
!%CIProcessing A46036053000. Step 7:  100 percent completed.
!%CIProcessing A46036053000. Step 8:  100 percent completed.
!%CIProcessing A46036053000. Step 9:  100 percent completed.
!%CIProcessing A46036053000. Step 10:  100 percent completed.
!%CIProcessing A46036053000. Step 11:  100 percent completed.
!%CIProcessing A46036053000. Step 13:  100 percent completed.
!%CIProcessing A46036053000. Step 14:  100 percent completed.
!%CIProcessing A46036053000. Step 15:  100 percent completed.
!%CIProcessing A46036053000. Step 16:  100 percent completed.
!%CIProcessing A46036053000. Step 17:  100 percent completed.
!%CIProcessing A46036053000. Step 18:  100 percent completed.
!%CIProcessing A46036053000. Step 20:  100 percent completed.
!%CIProcessing A46036053000. Step 21:  100 percent completed.
!%CIProcessing A46036053000. Step 22:  100 percent completed.
!%CIProcessing A46036053000. Step 23:  100 percent completed.
!%CIProcessing A46036053000. Step 24:  100 percent completed.
!%CIProcessing A46036053000. Step 25:  100 percent completed.
!%CIProcessing A46036053000. Step 26:  100 percent completed.
!%CIProcessing A46036053000. Step 27:  100 percent completed.
!%CIProcessing A46036053000. Step 28:  100 percent completed.
!%CIProcessing A46036053000. Step 29:  100 percent completed.
!%CIProcessing A46036053000. Step 30:  100 percent completed.
!%CIProcessing A46036053000. Step 31:  100 percent completed.
!%CIProcessing A46036053000. Step 32:  100 percent completed.
!%CIProcessing A46036053000. Step 33:  100 percent completed.
!%CIProcessing A46036053000. Step 34:  100 percent completed.
!%CIProcessing A46036053000. Step 35:  100 percent completed.
!%CIProcessing A46036053000. Step 36:  100 percent completed.
!%CIProcessing A46036053000. Step 37:  100 percent completed.
!%CIProcessing A46036053000. Step 38:  100 percent completed.
!%CIProcessing A46036053000. Step 39:  100 percent completed.
!%CIProcessing A46036053000. Step 40:  100 percent completed.
!%CIProcessing A46036053000. Step 41:  100 percent completed.
!%CIProcessing A46036053000. Step 42:  100 percent completed.
!%CIProcessing A46036053000. Step 43:  100 percent completed.
!%CIProcessing A46036053000. Step 44:  90 percent completed.
!%CIProcessing A46036053000. Step 44:  100 percent completed.
!%CIProcessing A46036053000. Step 45:  100 percent completed.
!%CIProcessing A46036053000. Step 46:  100 percent completed.
!%CIProcessing A46036053000. Step 47:  100 percent completed.
!%CIProcessing A46036053000. Step 49:  100 percent completed.
!%CIProcessing A46036053000. Step 50:  100 percent completed.
!%CIProcessing A46036053000. Step 51:  100 percent completed.
!%CIProcessing A46036053000. Step 52:  100 percent completed.
!%CIProcessing A46036053000. Step 53:  100 percent completed.
!%CIProcessing A46036053000. Step 54:  100 percent completed.
!%CIProcessing A46036053000. Step 55:  100 percent completed.
!%CIProcessing A46036053000. Step 56:  100 percent completed.
!%CIProcessing A46036053000. Step 57:  100 percent completed.
!%CIProcessing A46036053000. Step 58:  100 percent completed.
!%CIProcessing A46036053000. Step 60:  100 percent completed.
!%CIProcessing A46036053000. Step 61:  100 percent completed.
!%CIProcessing A46036053000. Step 62:  100 percent completed.
!%CIProcessing A46036053000. Step 63:  100 percent completed.
!%CIProcessing A46036053000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77336054150. Step 1:  11 percent completed.
!%CIProcessing 77336054150. Step 1:  100 percent completed.
!%CIProcessing 77336054150. Step 2:  100 percent completed.
!%CIProcessing 77336054150. Step 3:  100 percent completed.
!%CIProcessing 77336054150. Step 4:  100 percent completed.
!%CIProcessing 77336054150. Step 5:  100 percent completed.
!%CIProcessing 77336054150. Step 6:  100 percent completed.
!%CIProcessing 77336054150. Step 7:  100 percent completed.
!%CIProcessing 77336054150. Step 8:  100 percent completed.
!%CIProcessing 77336054150. Step 9:  100 percent completed.
!%CIProcessing 77336054150. Step 10:  100 percent completed.
!%CIProcessing 77336054150. Step 11:  100 percent completed.
!%CIProcessing 77336054150. Step 13:  100 percent completed.
!%CIProcessing 77336054150. Step 14:  100 percent completed.
!%CIProcessing 77336054150. Step 15:  100 percent completed.
!%CIProcessing 77336054150. Step 16:  100 percent completed.
!%CIProcessing 77336054150. Step 17:  100 percent completed.
!%CIProcessing 77336054150. Step 18:  100 percent completed.
!%CIProcessing 77336054150. Step 20:  100 percent completed.
!%CIProcessing 77336054150. Step 21:  100 percent completed.
!%CIProcessing 77336054150. Step 22:  100 percent completed.
!%CIProcessing 77336054150. Step 23:  100 percent completed.
!%CIProcessing 77336054150. Step 24:  100 percent completed.
!%CIProcessing 77336054150. Step 25:  100 percent completed.
!%CIProcessing 77336054150. Step 26:  100 percent completed.
!%CIProcessing 77336054150. Step 27:  100 percent completed.
!%CIProcessing 77336054150. Step 28:  100 percent completed.
!%CIProcessing 77336054150. Step 29:  100 percent completed.
!%CIProcessing 77336054150. Step 30:  100 percent completed.
!%CIProcessing 77336054150. Step 31:  100 percent completed.
!%CIProcessing 77336054150. Step 32:  100 percent completed.
!%CIProcessing 77336054150. Step 33:  100 percent completed.
!%CIProcessing 77336054150. Step 34:  100 percent completed.
!%CIProcessing 77336054150. Step 35:  100 percent completed.
!%CIProcessing 77336054150. Step 36:  100 percent completed.
!%CIProcessing 77336054150. Step 37:  100 percent completed.
!%CIProcessing 77336054150. Step 38:  100 percent completed.
!%CIProcessing 77336054150. Step 39:  100 percent completed.
!%CIProcessing 77336054150. Step 40:  100 percent completed.
!%CIProcessing 77336054150. Step 41:  100 percent completed.
!%CIProcessing 77336054150. Step 42:  100 percent completed.
!%CIProcessing 77336054150. Step 43:  100 percent completed.
!%CIProcessing 77336054150. Step 44:  100 percent completed.
!%CIProcessing 77336054150. Step 45:  100 percent completed.
!%CIProcessing 77336054150. Step 46:  100 percent completed.
!%CIProcessing 77336054150. Step 47:  100 percent completed.
!%CIProcessing 77336054150. Step 49:  100 percent completed.
!%CIProcessing 77336054150. Step 50:  100 percent completed.
!%CIProcessing 77336054150. Step 51:  100 percent completed.
!%CIProcessing 77336054150. Step 52:  100 percent completed.
!%CIProcessing 77336054150. Step 53:  100 percent completed.
!%CIProcessing 77336054150. Step 54:  100 percent completed.
!%CIProcessing 77336054150. Step 55:  100 percent completed.
!%CIProcessing 77336054150. Step 56:  100 percent completed.
!%CIProcessing 77336054150. Step 57:  100 percent completed.
!%CIProcessing 77336054150. Step 58:  100 percent completed.
!%CIProcessing 77336054150. Step 60:  100 percent completed.
!%CIProcessing 77336054150. Step 61:  100 percent completed.
!%CIProcessing 77336054150. Step 62:  100 percent completed.
!%CIProcessing 77336054150. Step 63:  100 percent completed.
!%CIProcessing 77336054150. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 77036054150_ASM. Step 1:  36 percent completed.
!%CIProcessing 77036054150_ASM. Step 1:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 2:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 3:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 4:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 5:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 6:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 7:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 8:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 9:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 10:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 11:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 12:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 13:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 14:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 15:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 16:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 17:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 18:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 19:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 20:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 21:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 22:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 23:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 24:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 25:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 26:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 27:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 28:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 29:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 30:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 31:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 32:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 33:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 34:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 35:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 36:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 37:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 38:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 39:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 40:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 41:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 42:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 43:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 44:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 45:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 46:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 47:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 48:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 49:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 50:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 51:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 52:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 53:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 54:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 55:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 56:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 57:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 58:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 59:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 60:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 61:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 62:  100 percent completed.
!%CIProcessing 77036054150_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77036054150_FLEX01. Step 1:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 2:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 3:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 4:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 5:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 6:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 7:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 8:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 9:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 10:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 11:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 12:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 13:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 14:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 15:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 16:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 17:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 18:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 19:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 20:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 21:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 22:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 23:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 24:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 25:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 26:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 27:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 28:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 29:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 30:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 31:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 32:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 33:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 34:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 35:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 36:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 37:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 38:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 39:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 40:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 41:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 42:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 43:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 44:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 45:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 46:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 47:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 48:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 49:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 50:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 51:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 52:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 53:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 54:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 55:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 56:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 57:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 58:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 59:  100 percent completed.
!%CIProcessing 77036054150_FLEX01. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79536044000. Step 1:  7 percent completed.
!%CIProcessing 79536044000. Step 1:  100 percent completed.
!%CIProcessing 79536044000. Step 2:  100 percent completed.
!%CIProcessing 79536044000. Step 3:  100 percent completed.
!%CIProcessing 79536044000. Step 4:  100 percent completed.
!%CIProcessing 79536044000. Step 5:  100 percent completed.
!%CIProcessing 79536044000. Step 6:  100 percent completed.
!%CIProcessing 79536044000. Step 7:  100 percent completed.
!%CIProcessing 79536044000. Step 8:  100 percent completed.
!%CIProcessing 79536044000. Step 9:  100 percent completed.
!%CIProcessing 79536044000. Step 10:  100 percent completed.
!%CIProcessing 79536044000. Step 11:  100 percent completed.
!%CIProcessing 79536044000. Step 13:  100 percent completed.
!%CIProcessing 79536044000. Step 14:  100 percent completed.
!%CIProcessing 79536044000. Step 15:  100 percent completed.
!%CIProcessing 79536044000. Step 16:  100 percent completed.
!%CIProcessing 79536044000. Step 17:  100 percent completed.
!%CIProcessing 79536044000. Step 18:  100 percent completed.
!%CIProcessing 79536044000. Step 20:  100 percent completed.
!%CIProcessing 79536044000. Step 21:  100 percent completed.
!%CIProcessing 79536044000. Step 22:  100 percent completed.
!%CIProcessing 79536044000. Step 23:  100 percent completed.
!%CIProcessing 79536044000. Step 24:  100 percent completed.
!%CIProcessing 79536044000. Step 25:  100 percent completed.
!%CIProcessing 79536044000. Step 26:  100 percent completed.
!%CIProcessing 79536044000. Step 27:  100 percent completed.
!%CIProcessing 79536044000. Step 28:  100 percent completed.
!%CIProcessing 79536044000. Step 29:  100 percent completed.
!%CIProcessing 79536044000. Step 30:  100 percent completed.
!%CIProcessing 79536044000. Step 31:  100 percent completed.
!%CIProcessing 79536044000. Step 32:  100 percent completed.
!%CIProcessing 79536044000. Step 33:  100 percent completed.
!%CIProcessing 79536044000. Step 34:  100 percent completed.
!%CIProcessing 79536044000. Step 35:  100 percent completed.
!%CIProcessing 79536044000. Step 36:  100 percent completed.
!%CIProcessing 79536044000. Step 37:  100 percent completed.
!%CIProcessing 79536044000. Step 38:  100 percent completed.
!%CIProcessing 79536044000. Step 39:  100 percent completed.
!%CIProcessing 79536044000. Step 40:  100 percent completed.
!%CIProcessing 79536044000. Step 41:  100 percent completed.
!%CIProcessing 79536044000. Step 42:  100 percent completed.
!%CIProcessing 79536044000. Step 43:  91 percent completed.
!%CIProcessing 79536044000. Step 43:  100 percent completed.
!%CIProcessing 79536044000. Step 44:  100 percent completed.
!%CIProcessing 79536044000. Step 45:  100 percent completed.
!%CIProcessing 79536044000. Step 46:  100 percent completed.
!%CIProcessing 79536044000. Step 47:  100 percent completed.
!%CIProcessing 79536044000. Step 49:  100 percent completed.
!%CIProcessing 79536044000. Step 50:  100 percent completed.
!%CIProcessing 79536044000. Step 51:  100 percent completed.
!%CIProcessing 79536044000. Step 52:  100 percent completed.
!%CIProcessing 79536044000. Step 53:  100 percent completed.
!%CIProcessing 79536044000. Step 54:  100 percent completed.
!%CIProcessing 79536044000. Step 55:  100 percent completed.
!%CIProcessing 79536044000. Step 56:  100 percent completed.
!%CIProcessing 79536044000. Step 57:  100 percent completed.
!%CIProcessing 79536044000. Step 58:  100 percent completed.
!%CIProcessing 79536044000. Step 60:  100 percent completed.
!%CIProcessing 79536044000. Step 61:  100 percent completed.
!%CIProcessing 79536044000. Step 62:  100 percent completed.
!%CIProcessing 79536044000. Step 63:  100 percent completed.
!%CIProcessing 79536044000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77236080000. Step 1:  15 percent completed.
!%CIProcessing 77236080000. Step 1:  100 percent completed.
!%CIProcessing 77236080000. Step 2:  100 percent completed.
!%CIProcessing 77236080000. Step 3:  100 percent completed.
!%CIProcessing 77236080000. Step 4:  100 percent completed.
!%CIProcessing 77236080000. Step 5:  100 percent completed.
!%CIProcessing 77236080000. Step 6:  100 percent completed.
!%CIProcessing 77236080000. Step 7:  100 percent completed.
!%CIProcessing 77236080000. Step 8:  100 percent completed.
!%CIProcessing 77236080000. Step 9:  100 percent completed.
!%CIProcessing 77236080000. Step 10:  100 percent completed.
!%CIProcessing 77236080000. Step 11:  100 percent completed.
!%CIProcessing 77236080000. Step 12:  100 percent completed.
!%CIProcessing 77236080000. Step 13:  100 percent completed.
!%CIProcessing 77236080000. Step 14:  100 percent completed.
!%CIProcessing 77236080000. Step 15:  100 percent completed.
!%CIProcessing 77236080000. Step 16:  100 percent completed.
!%CIProcessing 77236080000. Step 17:  100 percent completed.
!%CIProcessing 77236080000. Step 18:  100 percent completed.
!%CIProcessing 77236080000. Step 19:  100 percent completed.
!%CIProcessing 77236080000. Step 20:  100 percent completed.
!%CIProcessing 77236080000. Step 21:  100 percent completed.
!%CIProcessing 77236080000. Step 22:  100 percent completed.
!%CIProcessing 77236080000. Step 23:  100 percent completed.
!%CIProcessing 77236080000. Step 24:  100 percent completed.
!%CIProcessing 77236080000. Step 25:  100 percent completed.
!%CIProcessing 77236080000. Step 26:  100 percent completed.
!%CIProcessing 77236080000. Step 27:  100 percent completed.
!%CIProcessing 77236080000. Step 28:  100 percent completed.
!%CIProcessing 77236080000. Step 29:  100 percent completed.
!%CIProcessing 77236080000. Step 30:  100 percent completed.
!%CIProcessing 77236080000. Step 31:  100 percent completed.
!%CIProcessing 77236080000. Step 32:  100 percent completed.
!%CIProcessing 77236080000. Step 33:  100 percent completed.
!%CIProcessing 77236080000. Step 34:  100 percent completed.
!%CIProcessing 77236080000. Step 35:  100 percent completed.
!%CIProcessing 77236080000. Step 36:  100 percent completed.
!%CIProcessing 77236080000. Step 37:  100 percent completed.
!%CIProcessing 77236080000. Step 38:  100 percent completed.
!%CIProcessing 77236080000. Step 39:  100 percent completed.
!%CIProcessing 77236080000. Step 40:  100 percent completed.
!%CIProcessing 77236080000. Step 41:  100 percent completed.
!%CIProcessing 77236080000. Step 42:  100 percent completed.
!%CIProcessing 77236080000. Step 43:  100 percent completed.
!%CIProcessing 77236080000. Step 44:  100 percent completed.
!%CIProcessing 77236080000. Step 45:  100 percent completed.
!%CIProcessing 77236080000. Step 46:  100 percent completed.
!%CIProcessing 77236080000. Step 47:  100 percent completed.
!%CIProcessing 77236080000. Step 48:  100 percent completed.
!%CIProcessing 77236080000. Step 49:  100 percent completed.
!%CIProcessing 77236080000. Step 50:  100 percent completed.
!%CIProcessing 77236080000. Step 51:  100 percent completed.
!%CIProcessing 77236080000. Step 52:  100 percent completed.
!%CIProcessing 77236080000. Step 53:  100 percent completed.
!%CIProcessing 77236080000. Step 54:  100 percent completed.
!%CIProcessing 77236080000. Step 55:  100 percent completed.
!%CIProcessing 77236080000. Step 56:  100 percent completed.
!%CIProcessing 77236080000. Step 57:  100 percent completed.
!%CIProcessing 77236080000. Step 58:  100 percent completed.
!%CIProcessing 77236080000. Step 59:  100 percent completed.
!%CIProcessing 77236080000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0125060003. Step 1:  100 percent completed.
!%CIProcessing 0125060003. Step 2:  100 percent completed.
!%CIProcessing 0125060003. Step 3:  100 percent completed.
!%CIProcessing 0125060003. Step 4:  100 percent completed.
!%CIProcessing 0125060003. Step 5:  100 percent completed.
!%CIProcessing 0125060003. Step 6:  100 percent completed.
!%CIProcessing 0125060003. Step 7:  100 percent completed.
!%CIProcessing 0125060003. Step 8:  100 percent completed.
!%CIProcessing 0125060003. Step 9:  100 percent completed.
!%CIProcessing 0125060003. Step 10:  100 percent completed.
!%CIProcessing 0125060003. Step 11:  100 percent completed.
!%CIProcessing 0125060003. Step 12:  100 percent completed.
!%CIProcessing 0125060003. Step 13:  100 percent completed.
!%CIProcessing 0125060003. Step 14:  100 percent completed.
!%CIProcessing 0125060003. Step 15:  100 percent completed.
!%CIProcessing 0125060003. Step 16:  100 percent completed.
!%CIProcessing 0125060003. Step 17:  100 percent completed.
!%CIProcessing 0125060003. Step 18:  100 percent completed.
!%CIProcessing 0125060003. Step 19:  100 percent completed.
!%CIProcessing 0125060003. Step 20:  100 percent completed.
!%CIProcessing 0125060003. Step 21:  100 percent completed.
!%CIProcessing 0125060003. Step 22:  100 percent completed.
!%CIProcessing 0125060003. Step 23:  100 percent completed.
!%CIProcessing 0125060003. Step 24:  100 percent completed.
!%CIProcessing 0125060003. Step 25:  100 percent completed.
!%CIProcessing 0125060003. Step 26:  100 percent completed.
!%CIProcessing 0125060003. Step 27:  100 percent completed.
!%CIProcessing 0125060003. Step 28:  100 percent completed.
!%CIProcessing 0125060003. Step 29:  100 percent completed.
!%CIProcessing 0125060003. Step 30:  100 percent completed.
!%CIProcessing 0125060003. Step 31:  100 percent completed.
!%CIProcessing 0125060003. Step 32:  100 percent completed.
!%CIProcessing 0125060003. Step 33:  100 percent completed.
!%CIProcessing 0125060003. Step 34:  100 percent completed.
!%CIProcessing 0125060003. Step 35:  100 percent completed.
!%CIProcessing 0125060003. Step 36:  100 percent completed.
!%CIProcessing 0125060003. Step 37:  100 percent completed.
!%CIProcessing 0125060003. Step 38:  100 percent completed.
!%CIProcessing 0125060003. Step 39:  100 percent completed.
!%CIProcessing 0125060003. Step 40:  100 percent completed.
!%CIProcessing 0125060003. Step 41:  100 percent completed.
!%CIProcessing 0125060003. Step 42:  100 percent completed.
!%CIProcessing 0125060003. Step 43:  100 percent completed.
!%CIProcessing 0125060003. Step 44:  100 percent completed.
!%CIProcessing 0125060003. Step 45:  100 percent completed.
!%CIProcessing 0125060003. Step 46:  100 percent completed.
!%CIProcessing 0125060003. Step 47:  100 percent completed.
!%CIProcessing 0125060003. Step 48:  100 percent completed.
!%CIProcessing 0125060003. Step 49:  100 percent completed.
!%CIProcessing 0125060003. Step 50:  100 percent completed.
!%CIProcessing 0125060003. Step 51:  100 percent completed.
!%CIProcessing 0125060003. Step 52:  100 percent completed.
!%CIProcessing 0125060003. Step 53:  100 percent completed.
!%CIProcessing 0125060003. Step 54:  100 percent completed.
!%CIProcessing 0125060003. Step 55:  100 percent completed.
!%CIProcessing 0125060003. Step 56:  100 percent completed.
!%CIProcessing 0125060003. Step 57:  100 percent completed.
!%CIProcessing 0125060003. Step 58:  100 percent completed.
!%CIProcessing 0125060003. Step 59:  100 percent completed.
!%CIProcessing 0125060003. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77336088106. Step 1:  14 percent completed.
!%CIProcessing 77336088106. Step 1:  100 percent completed.
!%CIProcessing 77336088106. Step 2:  100 percent completed.
!%CIProcessing 77336088106. Step 3:  100 percent completed.
!%CIProcessing 77336088106. Step 4:  100 percent completed.
!%CIProcessing 77336088106. Step 5:  100 percent completed.
!%CIProcessing 77336088106. Step 6:  100 percent completed.
!%CIProcessing 77336088106. Step 7:  100 percent completed.
!%CIProcessing 77336088106. Step 8:  100 percent completed.
!%CIProcessing 77336088106. Step 9:  100 percent completed.
!%CIProcessing 77336088106. Step 10:  100 percent completed.
!%CIProcessing 77336088106. Step 11:  100 percent completed.
!%CIProcessing 77336088106. Step 13:  100 percent completed.
!%CIProcessing 77336088106. Step 14:  100 percent completed.
!%CIProcessing 77336088106. Step 15:  100 percent completed.
!%CIProcessing 77336088106. Step 16:  100 percent completed.
!%CIProcessing 77336088106. Step 17:  100 percent completed.
!%CIProcessing 77336088106. Step 18:  100 percent completed.
!%CIProcessing 77336088106. Step 19:  100 percent completed.
!%CIProcessing 77336088106. Step 20:  100 percent completed.
!%CIProcessing 77336088106. Step 21:  100 percent completed.
!%CIProcessing 77336088106. Step 22:  100 percent completed.
!%CIProcessing 77336088106. Step 23:  100 percent completed.
!%CIProcessing 77336088106. Step 24:  100 percent completed.
!%CIProcessing 77336088106. Step 25:  100 percent completed.
!%CIProcessing 77336088106. Step 26:  100 percent completed.
!%CIProcessing 77336088106. Step 27:  100 percent completed.
!%CIProcessing 77336088106. Step 28:  100 percent completed.
!%CIProcessing 77336088106. Step 29:  100 percent completed.
!%CIProcessing 77336088106. Step 30:  100 percent completed.
!%CIProcessing 77336088106. Step 31:  100 percent completed.
!%CIProcessing 77336088106. Step 32:  100 percent completed.
!%CIProcessing 77336088106. Step 33:  100 percent completed.
!%CIProcessing 77336088106. Step 34:  100 percent completed.
!%CIProcessing 77336088106. Step 35:  100 percent completed.
!%CIProcessing 77336088106. Step 36:  100 percent completed.
!%CIProcessing 77336088106. Step 37:  100 percent completed.
!%CIProcessing 77336088106. Step 38:  100 percent completed.
!%CIProcessing 77336088106. Step 39:  100 percent completed.
!%CIProcessing 77336088106. Step 40:  100 percent completed.
!%CIProcessing 77336088106. Step 41:  100 percent completed.
!%CIProcessing 77336088106. Step 42:  100 percent completed.
!%CIProcessing 77336088106. Step 43:  100 percent completed.
!%CIProcessing 77336088106. Step 44:  100 percent completed.
!%CIProcessing 77336088106. Step 45:  100 percent completed.
!%CIProcessing 77336088106. Step 46:  100 percent completed.
!%CIProcessing 77336088106. Step 47:  100 percent completed.
!%CIProcessing 77336088106. Step 48:  100 percent completed.
!%CIProcessing 77336088106. Step 49:  100 percent completed.
!%CIProcessing 77336088106. Step 50:  100 percent completed.
!%CIProcessing 77336088106. Step 51:  100 percent completed.
!%CIProcessing 77336088106. Step 52:  100 percent completed.
!%CIProcessing 77336088106. Step 53:  100 percent completed.
!%CIProcessing 77336088106. Step 54:  100 percent completed.
!%CIProcessing 77336088106. Step 55:  100 percent completed.
!%CIProcessing 77336088106. Step 56:  100 percent completed.
!%CIProcessing 77336088106. Step 57:  100 percent completed.
!%CIProcessing 77336088106. Step 58:  100 percent completed.
!%CIProcessing 77336088106. Step 59:  100 percent completed.
!%CIProcessing 77336088106. Step 60:  100 percent completed.
!%CIProcessing 77336088106. Step 61:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0900000607900. Step 1:  100 percent completed.
!%CIProcessing 0900000607900. Step 2:  100 percent completed.
!%CIProcessing 0900000607900. Step 3:  100 percent completed.
!%CIProcessing 0900000607900. Step 4:  100 percent completed.
!%CIProcessing 0900000607900. Step 5:  100 percent completed.
!%CIProcessing 0900000607900. Step 6:  100 percent completed.
!%CIProcessing 0900000607900. Step 7:  100 percent completed.
!%CIProcessing 0900000607900. Step 8:  100 percent completed.
!%CIProcessing 0900000607900. Step 9:  100 percent completed.
!%CIProcessing 0900000607900. Step 10:  100 percent completed.
!%CIProcessing 0900000607900. Step 11:  100 percent completed.
!%CIProcessing 0900000607900. Step 12:  100 percent completed.
!%CIProcessing 0900000607900. Step 13:  100 percent completed.
!%CIProcessing 0900000607900. Step 14:  100 percent completed.
!%CIProcessing 0900000607900. Step 15:  100 percent completed.
!%CIProcessing 0900000607900. Step 16:  100 percent completed.
!%CIProcessing 0900000607900. Step 17:  100 percent completed.
!%CIProcessing 0900000607900. Step 18:  100 percent completed.
!%CIProcessing 0900000607900. Step 19:  100 percent completed.
!%CIProcessing 0900000607900. Step 20:  100 percent completed.
!%CIProcessing 0900000607900. Step 21:  100 percent completed.
!%CIProcessing 0900000607900. Step 22:  100 percent completed.
!%CIProcessing 0900000607900. Step 23:  100 percent completed.
!%CIProcessing 0900000607900. Step 24:  100 percent completed.
!%CIProcessing 0900000607900. Step 25:  100 percent completed.
!%CIProcessing 0900000607900. Step 26:  100 percent completed.
!%CIProcessing 0900000607900. Step 27:  100 percent completed.
!%CIProcessing 0900000607900. Step 28:  100 percent completed.
!%CIProcessing 0900000607900. Step 29:  100 percent completed.
!%CIProcessing 0900000607900. Step 30:  100 percent completed.
!%CIProcessing 0900000607900. Step 31:  100 percent completed.
!%CIProcessing 0900000607900. Step 32:  100 percent completed.
!%CIProcessing 0900000607900. Step 33:  100 percent completed.
!%CIProcessing 0900000607900. Step 34:  100 percent completed.
!%CIProcessing 0900000607900. Step 35:  100 percent completed.
!%CIProcessing 0900000607900. Step 36:  100 percent completed.
!%CIProcessing 0900000607900. Step 37:  100 percent completed.
!%CIProcessing 0900000607900. Step 38:  100 percent completed.
!%CIProcessing 0900000607900. Step 39:  100 percent completed.
!%CIProcessing 0900000607900. Step 40:  100 percent completed.
!%CIProcessing 0900000607900. Step 41:  100 percent completed.
!%CIProcessing 0900000607900. Step 42:  100 percent completed.
!%CIProcessing 0900000607900. Step 43:  100 percent completed.
!%CIProcessing 0900000607900. Step 44:  100 percent completed.
!%CIProcessing 0900000607900. Step 45:  100 percent completed.
!%CIProcessing 0900000607900. Step 46:  100 percent completed.
!%CIProcessing 0900000607900. Step 47:  100 percent completed.
!%CIProcessing 0900000607900. Step 48:  100 percent completed.
!%CIProcessing 0900000607900. Step 49:  100 percent completed.
!%CIProcessing 0900000607900. Step 50:  100 percent completed.
!%CIProcessing 0900000607900. Step 51:  100 percent completed.
!%CIProcessing 0900000607900. Step 52:  100 percent completed.
!%CIProcessing 0900000607900. Step 53:  100 percent completed.
!%CIProcessing 0900000607900. Step 54:  100 percent completed.
!%CIProcessing 0900000607900. Step 55:  100 percent completed.
!%CIProcessing 0900000607900. Step 56:  100 percent completed.
!%CIProcessing 0900000607900. Step 57:  100 percent completed.
!%CIProcessing 0900000607900. Step 58:  100 percent completed.
!%CIProcessing 0900000607900. Step 59:  100 percent completed.
!%CIProcessing 0900000607900. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79139090000. Step 1:  17 percent completed.
!%CIProcessing 79139090000. Step 1:  100 percent completed.
!%CIProcessing 79139090000. Step 2:  100 percent completed.
!%CIProcessing 79139090000. Step 3:  100 percent completed.
!%CIProcessing 79139090000. Step 4:  100 percent completed.
!%CIProcessing 79139090000. Step 5:  100 percent completed.
!%CIProcessing 79139090000. Step 6:  100 percent completed.
!%CIProcessing 79139090000. Step 7:  100 percent completed.
!%CIProcessing 79139090000. Step 8:  100 percent completed.
!%CIProcessing 79139090000. Step 9:  100 percent completed.
!%CIProcessing 79139090000. Step 10:  100 percent completed.
!%CIProcessing 79139090000. Step 11:  100 percent completed.
!%CIProcessing 79139090000. Step 12:  100 percent completed.
!%CIProcessing 79139090000. Step 13:  100 percent completed.
!%CIProcessing 79139090000. Step 14:  100 percent completed.
!%CIProcessing 79139090000. Step 15:  100 percent completed.
!%CIProcessing 79139090000. Step 16:  100 percent completed.
!%CIProcessing 79139090000. Step 17:  100 percent completed.
!%CIProcessing 79139090000. Step 18:  100 percent completed.
!%CIProcessing 79139090000. Step 19:  100 percent completed.
!%CIProcessing 79139090000. Step 20:  100 percent completed.
!%CIProcessing 79139090000. Step 21:  100 percent completed.
!%CIProcessing 79139090000. Step 22:  100 percent completed.
!%CIProcessing 79139090000. Step 23:  100 percent completed.
!%CIProcessing 79139090000. Step 24:  100 percent completed.
!%CIProcessing 79139090000. Step 25:  100 percent completed.
!%CIProcessing 79139090000. Step 26:  100 percent completed.
!%CIProcessing 79139090000. Step 27:  100 percent completed.
!%CIProcessing 79139090000. Step 28:  100 percent completed.
!%CIProcessing 79139090000. Step 29:  100 percent completed.
!%CIProcessing 79139090000. Step 30:  100 percent completed.
!%CIProcessing 79139090000. Step 31:  100 percent completed.
!%CIProcessing 79139090000. Step 32:  100 percent completed.
!%CIProcessing 79139090000. Step 33:  100 percent completed.
!%CIProcessing 79139090000. Step 34:  100 percent completed.
!%CIProcessing 79139090000. Step 35:  100 percent completed.
!%CIProcessing 79139090000. Step 36:  100 percent completed.
!%CIProcessing 79139090000. Step 37:  100 percent completed.
!%CIProcessing 79139090000. Step 38:  100 percent completed.
!%CIProcessing 79139090000. Step 39:  100 percent completed.
!%CIProcessing 79139090000. Step 40:  100 percent completed.
!%CIProcessing 79139090000. Step 41:  100 percent completed.
!%CIProcessing 79139090000. Step 42:  100 percent completed.
!%CIProcessing 79139090000. Step 43:  100 percent completed.
!%CIProcessing 79139090000. Step 44:  100 percent completed.
!%CIProcessing 79139090000. Step 45:  100 percent completed.
!%CIProcessing 79139090000. Step 46:  100 percent completed.
!%CIProcessing 79139090000. Step 47:  100 percent completed.
!%CIProcessing 79139090000. Step 48:  100 percent completed.
!%CIProcessing 79139090000. Step 49:  100 percent completed.
!%CIProcessing 79139090000. Step 50:  100 percent completed.
!%CIProcessing 79139090000. Step 51:  100 percent completed.
!%CIProcessing 79139090000. Step 52:  100 percent completed.
!%CIProcessing 79139090000. Step 53:  100 percent completed.
!%CIProcessing 79139090000. Step 54:  100 percent completed.
!%CIProcessing 79139090000. Step 55:  100 percent completed.
!%CIProcessing 79139090000. Step 56:  100 percent completed.
!%CIProcessing 79139090000. Step 57:  100 percent completed.
!%CIProcessing 79139090000. Step 58:  100 percent completed.
!%CIProcessing 79139090000. Step 59:  100 percent completed.
!%CIProcessing 79139090000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0770090015. Step 1:  100 percent completed.
!%CIProcessing 0770090015. Step 2:  100 percent completed.
!%CIProcessing 0770090015. Step 3:  100 percent completed.
!%CIProcessing 0770090015. Step 4:  100 percent completed.
!%CIProcessing 0770090015. Step 5:  100 percent completed.
!%CIProcessing 0770090015. Step 6:  100 percent completed.
!%CIProcessing 0770090015. Step 7:  100 percent completed.
!%CIProcessing 0770090015. Step 8:  100 percent completed.
!%CIProcessing 0770090015. Step 9:  100 percent completed.
!%CIProcessing 0770090015. Step 10:  100 percent completed.
!%CIProcessing 0770090015. Step 11:  100 percent completed.
!%CIProcessing 0770090015. Step 12:  100 percent completed.
!%CIProcessing 0770090015. Step 13:  100 percent completed.
!%CIProcessing 0770090015. Step 14:  100 percent completed.
!%CIProcessing 0770090015. Step 15:  100 percent completed.
!%CIProcessing 0770090015. Step 16:  100 percent completed.
!%CIProcessing 0770090015. Step 17:  100 percent completed.
!%CIProcessing 0770090015. Step 18:  100 percent completed.
!%CIProcessing 0770090015. Step 19:  100 percent completed.
!%CIProcessing 0770090015. Step 20:  100 percent completed.
!%CIProcessing 0770090015. Step 21:  100 percent completed.
!%CIProcessing 0770090015. Step 22:  100 percent completed.
!%CIProcessing 0770090015. Step 23:  100 percent completed.
!%CIProcessing 0770090015. Step 24:  100 percent completed.
!%CIProcessing 0770090015. Step 25:  100 percent completed.
!%CIProcessing 0770090015. Step 26:  100 percent completed.
!%CIProcessing 0770090015. Step 27:  100 percent completed.
!%CIProcessing 0770090015. Step 28:  100 percent completed.
!%CIProcessing 0770090015. Step 29:  100 percent completed.
!%CIProcessing 0770090015. Step 30:  100 percent completed.
!%CIProcessing 0770090015. Step 31:  100 percent completed.
!%CIProcessing 0770090015. Step 32:  100 percent completed.
!%CIProcessing 0770090015. Step 33:  100 percent completed.
!%CIProcessing 0770090015. Step 34:  100 percent completed.
!%CIProcessing 0770090015. Step 35:  100 percent completed.
!%CIProcessing 0770090015. Step 36:  100 percent completed.
!%CIProcessing 0770090015. Step 37:  100 percent completed.
!%CIProcessing 0770090015. Step 38:  100 percent completed.
!%CIProcessing 0770090015. Step 39:  100 percent completed.
!%CIProcessing 0770090015. Step 40:  100 percent completed.
!%CIProcessing 0770090015. Step 41:  100 percent completed.
!%CIProcessing 0770090015. Step 42:  100 percent completed.
!%CIProcessing 0770090015. Step 43:  100 percent completed.
!%CIProcessing 0770090015. Step 44:  100 percent completed.
!%CIProcessing 0770090015. Step 45:  100 percent completed.
!%CIProcessing 0770090015. Step 46:  100 percent completed.
!%CIProcessing 0770090015. Step 47:  100 percent completed.
!%CIProcessing 0770090015. Step 48:  100 percent completed.
!%CIProcessing 0770090015. Step 49:  100 percent completed.
!%CIProcessing 0770090015. Step 50:  100 percent completed.
!%CIProcessing 0770090015. Step 51:  100 percent completed.
!%CIProcessing 0770090015. Step 52:  100 percent completed.
!%CIProcessing 0770090015. Step 53:  100 percent completed.
!%CIProcessing 0770090015. Step 54:  100 percent completed.
!%CIProcessing 0770090015. Step 55:  100 percent completed.
!%CIProcessing 0770090015. Step 56:  100 percent completed.
!%CIProcessing 0770090015. Step 57:  100 percent completed.
!%CIProcessing 0770090015. Step 58:  100 percent completed.
!%CIProcessing 0770090015. Step 59:  100 percent completed.
!%CIProcessing 0770090015. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79435047000. Step 1:  6 percent completed.
!%CIProcessing 79435047000. Step 1:  100 percent completed.
!%CIProcessing 79435047000. Step 2:  100 percent completed.
!%CIProcessing 79435047000. Step 3:  100 percent completed.
!%CIProcessing 79435047000. Step 4:  100 percent completed.
!%CIProcessing 79435047000. Step 5:  100 percent completed.
!%CIProcessing 79435047000. Step 6:  100 percent completed.
!%CIProcessing 79435047000. Step 7:  100 percent completed.
!%CIProcessing 79435047000. Step 8:  100 percent completed.
!%CIProcessing 79435047000. Step 9:  100 percent completed.
!%CIProcessing 79435047000. Step 10:  100 percent completed.
!%CIProcessing 79435047000. Step 11:  100 percent completed.
!%CIProcessing 79435047000. Step 12:  100 percent completed.
!%CIProcessing 79435047000. Step 13:  100 percent completed.
!%CIProcessing 79435047000. Step 14:  100 percent completed.
!%CIProcessing 79435047000. Step 15:  100 percent completed.
!%CIProcessing 79435047000. Step 16:  100 percent completed.
!%CIProcessing 79435047000. Step 17:  100 percent completed.
!%CIProcessing 79435047000. Step 18:  100 percent completed.
!%CIProcessing 79435047000. Step 19:  100 percent completed.
!%CIProcessing 79435047000. Step 20:  100 percent completed.
!%CIProcessing 79435047000. Step 21:  100 percent completed.
!%CIProcessing 79435047000. Step 22:  100 percent completed.
!%CIProcessing 79435047000. Step 23:  100 percent completed.
!%CIProcessing 79435047000. Step 24:  100 percent completed.
!%CIProcessing 79435047000. Step 25:  100 percent completed.
!%CIProcessing 79435047000. Step 26:  100 percent completed.
!%CIProcessing 79435047000. Step 27:  100 percent completed.
!%CIProcessing 79435047000. Step 28:  100 percent completed.
!%CIProcessing 79435047000. Step 29:  100 percent completed.
!%CIProcessing 79435047000. Step 30:  100 percent completed.
!%CIProcessing 79435047000. Step 31:  100 percent completed.
!%CIProcessing 79435047000. Step 32:  100 percent completed.
!%CIProcessing 79435047000. Step 33:  100 percent completed.
!%CIProcessing 79435047000. Step 34:  100 percent completed.
!%CIProcessing 79435047000. Step 35:  100 percent completed.
!%CIProcessing 79435047000. Step 36:  100 percent completed.
!%CIProcessing 79435047000. Step 37:  100 percent completed.
!%CIProcessing 79435047000. Step 38:  100 percent completed.
!%CIProcessing 79435047000. Step 39:  100 percent completed.
!%CIProcessing 79435047000. Step 40:  100 percent completed.
!%CIProcessing 79435047000. Step 41:  100 percent completed.
!%CIProcessing 79435047000. Step 42:  100 percent completed.
!%CIProcessing 79435047000. Step 43:  100 percent completed.
!%CIProcessing 79435047000. Step 44:  100 percent completed.
!%CIProcessing 79435047000. Step 45:  100 percent completed.
!%CIProcessing 79435047000. Step 46:  100 percent completed.
!%CIProcessing 79435047000. Step 47:  100 percent completed.
!%CIProcessing 79435047000. Step 48:  100 percent completed.
!%CIProcessing 79435047000. Step 49:  100 percent completed.
!%CIProcessing 79435047000. Step 50:  100 percent completed.
!%CIProcessing 79435047000. Step 51:  100 percent completed.
!%CIProcessing 79435047000. Step 52:  100 percent completed.
!%CIProcessing 79435047000. Step 53:  100 percent completed.
!%CIProcessing 79435047000. Step 54:  100 percent completed.
!%CIProcessing 79435047000. Step 55:  100 percent completed.
!%CIProcessing 79435047000. Step 56:  100 percent completed.
!%CIProcessing 79435047000. Step 57:  100 percent completed.
!%CIProcessing 79435047000. Step 58:  100 percent completed.
!%CIProcessing 79435047000. Step 59:  100 percent completed.
!%CIProcessing 79435047000. Step 60:  100 percent completed.
!%CIProcessing 79435047000. Step 61:  100 percent completed.
!%CIProcessing 79435047000. Step 62:  100 percent completed.
!%CIProcessing 79435047000. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79435047000_body1. Step 1:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 2:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 3:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 4:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 5:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 6:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 7:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 8:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 9:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 10:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 11:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 12:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 13:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 15:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 16:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 17:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 18:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 19:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 20:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 21:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 22:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 23:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 24:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 25:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 26:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 27:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 28:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 29:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 30:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 31:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 32:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 33:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 34:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 35:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 36:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 37:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 38:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 39:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 40:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 41:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 42:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 44:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 45:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 46:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 47:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 48:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 49:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 50:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 51:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 52:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 53:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 55:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 56:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 57:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 58:  100 percent completed.
!%CIProcessing 79435047000_body1. Step 59:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79435047000_body2. Step 1:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 2:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 3:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 4:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 5:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 6:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 7:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 8:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 9:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 10:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 11:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 12:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 13:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 14:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 15:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 16:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 17:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 18:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 19:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 20:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 21:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 22:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 23:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 24:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 25:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 26:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 27:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 28:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 29:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 30:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 31:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 32:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 33:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 34:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 35:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 36:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 37:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 38:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 39:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 40:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 41:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 42:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 43:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 44:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 45:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 46:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 47:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 48:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 49:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 50:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 51:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 52:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 53:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 54:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 55:  100 percent completed.
!%CIProcessing 79435047000_body2. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_ASM. Step 1:  5 percent completed.
!%CIProcessing 79141001000_ASM. Step 1:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 2:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 3:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 4:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 5:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 6:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 7:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 8:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 9:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 10:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 11:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 12:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 13:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 14:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 15:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 16:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 17:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 18:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 19:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 20:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 21:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 22:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 23:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 24:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 25:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 26:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 27:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 28:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 29:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 30:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 31:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 32:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 33:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 34:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 35:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 36:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 37:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 38:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 39:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 40:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 41:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 42:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 43:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 44:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 45:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 46:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 47:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 48:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 49:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 50:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 51:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 52:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 53:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 54:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 55:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 56:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 57:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 58:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 59:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 60:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 61:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 62:  100 percent completed.
!%CIProcessing 79141001000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_ASM. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0043_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0001. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 39:  45 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 63:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 64:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0001. Step 65:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CWWARNING: Feature creation resulted in overlapping part geometry.
!%CPWarning: Design intent is unclear. Use Geometry Checks command on the Tools Tab for more information.
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7868496. Step 59:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7873976. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-7899336. Step 59:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 1:  5 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0005_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0002. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0002. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8298396. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301336. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8301801. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_000-8380706. Step 59:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CPWarning: Design intent is unclear in 79141001000_MY20_01_000-8380706. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0006. Step 1:  5 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 63:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0006. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CPUse SOLIDIFY to create base feature from closed quilts.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0007. Step 1:  5 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 4:  5 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 63:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0007. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 1:  5 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0011_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0008. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 63:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0008. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0010. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0010. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 1:  19 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0014_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0012. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0012. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0013. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0013. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0015. Step 1:  5 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 63:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 64:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0015. Step 65:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8589146. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8592251. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8599051. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CPWarning: Design intent is unclear in 79141001000_MY20_01_001-8599051. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8602616. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_001-8603661. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0016. Step 1:  5 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 63:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0016. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CPWarning: Design intent is unclear in 79141001000_MY20_01_0016. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0017. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0017. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0018. Step 1:  73 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0018. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 1:  17 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0021_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0019. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0019. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!%CPWarning: Design intent is unclear in 79141001000_MY20_01_0019. Use Geometry Checks command on the Tools Tab in Part mode for more information.
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0020. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0020. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 1:  5 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0029_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0022. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 63:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0022. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0025. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0025. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 1:  24 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0034_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0031. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0031. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8725756. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_003-8730106. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0035. Step 1:  20 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0035. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0036. Step 1:  54 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0036. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0037. Step 1:  24 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0037. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0038. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0038. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0039. Step 1:  5 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 38:  30 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 60:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 61:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 62:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 63:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0039. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0040. Step 1:  23 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0040. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0041. Step 1:  32 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0041. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79141001000_MY20_01_0042. Step 1:  36 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 1:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 2:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 3:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 4:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 5:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 6:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 7:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 8:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 9:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 10:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 11:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 12:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 13:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 14:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 15:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 16:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 17:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 18:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 19:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 20:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 21:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 22:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 23:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 24:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 25:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 26:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 27:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 28:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 29:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 30:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 31:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 32:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 33:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 34:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 35:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 36:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 37:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 38:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 39:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 40:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 41:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 42:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 43:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 44:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 45:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 46:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 47:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 48:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 49:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 50:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 51:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 52:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 53:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 54:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 55:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 56:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 57:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 58:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 59:  100 percent completed.
!%CIProcessing 79141001000_MY20_01_0042. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46036041000. Step 1:  48 percent completed.
!%CIProcessing A46036041000. Step 1:  100 percent completed.
!%CIProcessing A46036041000. Step 2:  100 percent completed.
!%CIProcessing A46036041000. Step 3:  100 percent completed.
!%CIProcessing A46036041000. Step 4:  100 percent completed.
!%CIProcessing A46036041000. Step 5:  100 percent completed.
!%CIProcessing A46036041000. Step 6:  100 percent completed.
!%CIProcessing A46036041000. Step 7:  100 percent completed.
!%CIProcessing A46036041000. Step 8:  100 percent completed.
!%CIProcessing A46036041000. Step 9:  100 percent completed.
!%CIProcessing A46036041000. Step 10:  100 percent completed.
!%CIProcessing A46036041000. Step 11:  100 percent completed.
!%CIProcessing A46036041000. Step 12:  100 percent completed.
!%CIProcessing A46036041000. Step 13:  100 percent completed.
!%CIProcessing A46036041000. Step 14:  100 percent completed.
!%CIProcessing A46036041000. Step 15:  100 percent completed.
!%CIProcessing A46036041000. Step 16:  100 percent completed.
!%CIProcessing A46036041000. Step 17:  100 percent completed.
!%CIProcessing A46036041000. Step 18:  100 percent completed.
!%CIProcessing A46036041000. Step 19:  100 percent completed.
!%CIProcessing A46036041000. Step 20:  100 percent completed.
!%CIProcessing A46036041000. Step 21:  100 percent completed.
!%CIProcessing A46036041000. Step 22:  100 percent completed.
!%CIProcessing A46036041000. Step 23:  100 percent completed.
!%CIProcessing A46036041000. Step 24:  100 percent completed.
!%CIProcessing A46036041000. Step 25:  100 percent completed.
!%CIProcessing A46036041000. Step 26:  100 percent completed.
!%CIProcessing A46036041000. Step 27:  100 percent completed.
!%CIProcessing A46036041000. Step 28:  100 percent completed.
!%CIProcessing A46036041000. Step 29:  100 percent completed.
!%CIProcessing A46036041000. Step 30:  100 percent completed.
!%CIProcessing A46036041000. Step 31:  100 percent completed.
!%CIProcessing A46036041000. Step 32:  100 percent completed.
!%CIProcessing A46036041000. Step 33:  100 percent completed.
!%CIProcessing A46036041000. Step 34:  100 percent completed.
!%CIProcessing A46036041000. Step 35:  100 percent completed.
!%CIProcessing A46036041000. Step 36:  100 percent completed.
!%CIProcessing A46036041000. Step 37:  100 percent completed.
!%CIProcessing A46036041000. Step 38:  100 percent completed.
!%CIProcessing A46036041000. Step 39:  100 percent completed.
!%CIProcessing A46036041000. Step 40:  100 percent completed.
!%CIProcessing A46036041000. Step 41:  100 percent completed.
!%CIProcessing A46036041000. Step 42:  100 percent completed.
!%CIProcessing A46036041000. Step 43:  100 percent completed.
!%CIProcessing A46036041000. Step 44:  100 percent completed.
!%CIProcessing A46036041000. Step 45:  100 percent completed.
!%CIProcessing A46036041000. Step 46:  100 percent completed.
!%CIProcessing A46036041000. Step 47:  100 percent completed.
!%CIProcessing A46036041000. Step 48:  100 percent completed.
!%CIProcessing A46036041000. Step 49:  100 percent completed.
!%CIProcessing A46036041000. Step 50:  100 percent completed.
!%CIProcessing A46036041000. Step 51:  100 percent completed.
!%CIProcessing A46036041000. Step 52:  100 percent completed.
!%CIProcessing A46036041000. Step 53:  100 percent completed.
!%CIProcessing A46036041000. Step 54:  100 percent completed.
!%CIProcessing A46036041000. Step 55:  100 percent completed.
!%CIProcessing A46036041000. Step 56:  100 percent completed.
!%CIProcessing A46036041000. Step 57:  100 percent completed.
!%CIProcessing A46036041000. Step 58:  100 percent completed.
!%CIProcessing A46036041000. Step 59:  100 percent completed.
!%CIProcessing A46036041000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A46036039000_ASM. Step 1:  11 percent completed.
!%CIProcessing A46036039000_ASM. Step 1:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 2:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 3:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 4:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 5:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 6:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 7:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 8:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 9:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 10:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 11:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 12:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 13:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 14:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 15:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 16:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 17:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 18:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 19:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 20:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 21:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 22:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 23:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 24:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 25:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 26:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 27:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 28:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 29:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 30:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 31:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 32:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 33:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 34:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 35:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 36:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 37:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 38:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 39:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 40:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 41:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 42:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 43:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 44:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 45:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 46:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 47:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 48:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 49:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 50:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 51:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 52:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 53:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 54:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 55:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 56:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 57:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 58:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 59:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 60:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 61:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 62:  100 percent completed.
!%CIProcessing A46036039000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing A46036039000. Step 1:  100 percent completed.
!%CIProcessing A46036039000. Step 2:  100 percent completed.
!%CIProcessing A46036039000. Step 3:  100 percent completed.
!%CIProcessing A46036039000. Step 4:  100 percent completed.
!%CIProcessing A46036039000. Step 5:  100 percent completed.
!%CIProcessing A46036039000. Step 6:  100 percent completed.
!%CIProcessing A46036039000. Step 7:  100 percent completed.
!%CIProcessing A46036039000. Step 8:  100 percent completed.
!%CIProcessing A46036039000. Step 9:  100 percent completed.
!%CIProcessing A46036039000. Step 10:  100 percent completed.
!%CIProcessing A46036039000. Step 11:  100 percent completed.
!%CIProcessing A46036039000. Step 13:  100 percent completed.
!%CIProcessing A46036039000. Step 14:  100 percent completed.
!%CIProcessing A46036039000. Step 15:  100 percent completed.
!%CIProcessing A46036039000. Step 16:  100 percent completed.
!%CIProcessing A46036039000. Step 17:  100 percent completed.
!%CIProcessing A46036039000. Step 18:  100 percent completed.
!%CIProcessing A46036039000. Step 20:  100 percent completed.
!%CIProcessing A46036039000. Step 21:  100 percent completed.
!%CIProcessing A46036039000. Step 22:  100 percent completed.
!%CIProcessing A46036039000. Step 23:  100 percent completed.
!%CIProcessing A46036039000. Step 24:  100 percent completed.
!%CIProcessing A46036039000. Step 25:  100 percent completed.
!%CIProcessing A46036039000. Step 26:  100 percent completed.
!%CIProcessing A46036039000. Step 27:  100 percent completed.
!%CIProcessing A46036039000. Step 28:  100 percent completed.
!%CIProcessing A46036039000. Step 29:  100 percent completed.
!%CIProcessing A46036039000. Step 30:  100 percent completed.
!%CIProcessing A46036039000. Step 31:  100 percent completed.
!%CIProcessing A46036039000. Step 32:  100 percent completed.
!%CIProcessing A46036039000. Step 33:  100 percent completed.
!%CIProcessing A46036039000. Step 34:  100 percent completed.
!%CIProcessing A46036039000. Step 35:  100 percent completed.
!%CIProcessing A46036039000. Step 36:  100 percent completed.
!%CIProcessing A46036039000. Step 37:  100 percent completed.
!%CIProcessing A46036039000. Step 38:  100 percent completed.
!%CIProcessing A46036039000. Step 39:  100 percent completed.
!%CIProcessing A46036039000. Step 40:  100 percent completed.
!%CIProcessing A46036039000. Step 41:  100 percent completed.
!%CIProcessing A46036039000. Step 42:  100 percent completed.
!%CIProcessing A46036039000. Step 43:  100 percent completed.
!%CIProcessing A46036039000. Step 44:  100 percent completed.
!%CIProcessing A46036039000. Step 45:  100 percent completed.
!%CIProcessing A46036039000. Step 46:  100 percent completed.
!%CIProcessing A46036039000. Step 47:  100 percent completed.
!%CIProcessing A46036039000. Step 49:  100 percent completed.
!%CIProcessing A46036039000. Step 50:  100 percent completed.
!%CIProcessing A46036039000. Step 51:  100 percent completed.
!%CIProcessing A46036039000. Step 52:  100 percent completed.
!%CIProcessing A46036039000. Step 53:  100 percent completed.
!%CIProcessing A46036039000. Step 54:  100 percent completed.
!%CIProcessing A46036039000. Step 55:  100 percent completed.
!%CIProcessing A46036039000. Step 56:  100 percent completed.
!%CIProcessing A46036039000. Step 57:  100 percent completed.
!%CIProcessing A46036039000. Step 58:  100 percent completed.
!%CIProcessing A46036039000. Step 60:  100 percent completed.
!%CIProcessing A46036039000. Step 61:  100 percent completed.
!%CIProcessing A46036039000. Step 62:  100 percent completed.
!%CIProcessing A46036039000. Step 63:  100 percent completed.
!%CIProcessing A46036039000. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0025060166S. Step 1:  13 percent completed.
!%CIProcessing 0025060166S. Step 1:  100 percent completed.
!%CIProcessing 0025060166S. Step 2:  100 percent completed.
!%CIProcessing 0025060166S. Step 3:  100 percent completed.
!%CIProcessing 0025060166S. Step 4:  100 percent completed.
!%CIProcessing 0025060166S. Step 5:  100 percent completed.
!%CIProcessing 0025060166S. Step 6:  100 percent completed.
!%CIProcessing 0025060166S. Step 7:  100 percent completed.
!%CIProcessing 0025060166S. Step 8:  100 percent completed.
!%CIProcessing 0025060166S. Step 9:  100 percent completed.
!%CIProcessing 0025060166S. Step 10:  100 percent completed.
!%CIProcessing 0025060166S. Step 11:  100 percent completed.
!%CIProcessing 0025060166S. Step 13:  100 percent completed.
!%CIProcessing 0025060166S. Step 14:  100 percent completed.
!%CIProcessing 0025060166S. Step 15:  100 percent completed.
!%CIProcessing 0025060166S. Step 16:  100 percent completed.
!%CIProcessing 0025060166S. Step 17:  100 percent completed.
!%CIProcessing 0025060166S. Step 18:  100 percent completed.
!%CIProcessing 0025060166S. Step 20:  100 percent completed.
!%CIProcessing 0025060166S. Step 21:  100 percent completed.
!%CIProcessing 0025060166S. Step 22:  100 percent completed.
!%CIProcessing 0025060166S. Step 23:  100 percent completed.
!%CIProcessing 0025060166S. Step 24:  100 percent completed.
!%CIProcessing 0025060166S. Step 25:  100 percent completed.
!%CIProcessing 0025060166S. Step 26:  100 percent completed.
!%CIProcessing 0025060166S. Step 27:  100 percent completed.
!%CIProcessing 0025060166S. Step 28:  100 percent completed.
!%CIProcessing 0025060166S. Step 29:  100 percent completed.
!%CIProcessing 0025060166S. Step 30:  100 percent completed.
!%CIProcessing 0025060166S. Step 31:  100 percent completed.
!%CIProcessing 0025060166S. Step 32:  100 percent completed.
!%CIProcessing 0025060166S. Step 33:  100 percent completed.
!%CIProcessing 0025060166S. Step 34:  100 percent completed.
!%CIProcessing 0025060166S. Step 35:  100 percent completed.
!%CIProcessing 0025060166S. Step 36:  100 percent completed.
!%CIProcessing 0025060166S. Step 37:  100 percent completed.
!%CIProcessing 0025060166S. Step 38:  78 percent completed.
!%CIProcessing 0025060166S. Step 38:  100 percent completed.
!%CIProcessing 0025060166S. Step 39:  100 percent completed.
!%CIProcessing 0025060166S. Step 40:  100 percent completed.
!%CIProcessing 0025060166S. Step 41:  100 percent completed.
!%CIProcessing 0025060166S. Step 42:  100 percent completed.
!%CIProcessing 0025060166S. Step 43:  100 percent completed.
!%CIProcessing 0025060166S. Step 44:  100 percent completed.
!%CIProcessing 0025060166S. Step 45:  100 percent completed.
!%CIProcessing 0025060166S. Step 46:  100 percent completed.
!%CIProcessing 0025060166S. Step 47:  100 percent completed.
!%CIProcessing 0025060166S. Step 49:  100 percent completed.
!%CIProcessing 0025060166S. Step 50:  100 percent completed.
!%CIProcessing 0025060166S. Step 51:  100 percent completed.
!%CIProcessing 0025060166S. Step 52:  100 percent completed.
!%CIProcessing 0025060166S. Step 53:  100 percent completed.
!%CIProcessing 0025060166S. Step 54:  100 percent completed.
!%CIProcessing 0025060166S. Step 55:  100 percent completed.
!%CIProcessing 0025060166S. Step 56:  100 percent completed.
!%CIProcessing 0025060166S. Step 57:  100 percent completed.
!%CIProcessing 0025060166S. Step 58:  100 percent completed.
!%CIProcessing 0025060166S. Step 60:  100 percent completed.
!%CIProcessing 0025060166S. Step 61:  100 percent completed.
!%CIProcessing 0025060166S. Step 62:  100 percent completed.
!%CIProcessing 0025060166S. Step 63:  100 percent completed.
!%CIProcessing 0025060166S. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79030087000_DUMMY_1. Step 1:  11 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 1:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 2:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 3:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 4:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 5:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 6:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 7:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 8:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 9:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 10:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 11:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 13:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 14:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 15:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 16:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 17:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 18:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 20:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 21:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 22:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 23:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 24:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 25:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 26:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 27:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 28:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 29:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 30:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 31:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 32:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 33:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 34:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 35:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 36:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 37:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 38:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 39:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 40:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 41:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 42:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 43:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 44:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 45:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 46:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 47:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 49:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 50:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 51:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 52:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 53:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 54:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 55:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 56:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 57:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 58:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 60:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 61:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 62:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 63:  100 percent completed.
!%CIProcessing 79030087000_DUMMY_1. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 58431082300. Step 1:  31 percent completed.
!%CIProcessing 58431082300. Step 1:  100 percent completed.
!%CIProcessing 58431082300. Step 2:  100 percent completed.
!%CIProcessing 58431082300. Step 3:  100 percent completed.
!%CIProcessing 58431082300. Step 4:  100 percent completed.
!%CIProcessing 58431082300. Step 5:  100 percent completed.
!%CIProcessing 58431082300. Step 6:  100 percent completed.
!%CIProcessing 58431082300. Step 7:  100 percent completed.
!%CIProcessing 58431082300. Step 8:  100 percent completed.
!%CIProcessing 58431082300. Step 9:  100 percent completed.
!%CIProcessing 58431082300. Step 10:  100 percent completed.
!%CIProcessing 58431082300. Step 11:  100 percent completed.
!%CIProcessing 58431082300. Step 12:  100 percent completed.
!%CIProcessing 58431082300. Step 13:  100 percent completed.
!%CIProcessing 58431082300. Step 14:  100 percent completed.
!%CIProcessing 58431082300. Step 15:  100 percent completed.
!%CIProcessing 58431082300. Step 16:  100 percent completed.
!%CIProcessing 58431082300. Step 17:  100 percent completed.
!%CIProcessing 58431082300. Step 18:  100 percent completed.
!%CIProcessing 58431082300. Step 19:  100 percent completed.
!%CIProcessing 58431082300. Step 20:  100 percent completed.
!%CIProcessing 58431082300. Step 21:  100 percent completed.
!%CIProcessing 58431082300. Step 22:  100 percent completed.
!%CIProcessing 58431082300. Step 23:  100 percent completed.
!%CIProcessing 58431082300. Step 24:  100 percent completed.
!%CIProcessing 58431082300. Step 25:  100 percent completed.
!%CIProcessing 58431082300. Step 26:  100 percent completed.
!%CIProcessing 58431082300. Step 27:  100 percent completed.
!%CIProcessing 58431082300. Step 28:  100 percent completed.
!%CIProcessing 58431082300. Step 29:  100 percent completed.
!%CIProcessing 58431082300. Step 30:  100 percent completed.
!%CIProcessing 58431082300. Step 31:  100 percent completed.
!%CIProcessing 58431082300. Step 32:  100 percent completed.
!%CIProcessing 58431082300. Step 33:  100 percent completed.
!%CIProcessing 58431082300. Step 34:  100 percent completed.
!%CIProcessing 58431082300. Step 35:  100 percent completed.
!%CIProcessing 58431082300. Step 36:  100 percent completed.
!%CIProcessing 58431082300. Step 37:  100 percent completed.
!%CIProcessing 58431082300. Step 38:  100 percent completed.
!%CIProcessing 58431082300. Step 39:  100 percent completed.
!%CIProcessing 58431082300. Step 40:  100 percent completed.
!%CIProcessing 58431082300. Step 41:  100 percent completed.
!%CIProcessing 58431082300. Step 42:  100 percent completed.
!%CIProcessing 58431082300. Step 43:  100 percent completed.
!%CIProcessing 58431082300. Step 44:  100 percent completed.
!%CIProcessing 58431082300. Step 45:  100 percent completed.
!%CIProcessing 58431082300. Step 46:  100 percent completed.
!%CIProcessing 58431082300. Step 47:  100 percent completed.
!%CIProcessing 58431082300. Step 48:  100 percent completed.
!%CIProcessing 58431082300. Step 49:  100 percent completed.
!%CIProcessing 58431082300. Step 50:  100 percent completed.
!%CIProcessing 58431082300. Step 51:  100 percent completed.
!%CIProcessing 58431082300. Step 52:  100 percent completed.
!%CIProcessing 58431082300. Step 53:  100 percent completed.
!%CIProcessing 58431082300. Step 54:  100 percent completed.
!%CIProcessing 58431082300. Step 55:  100 percent completed.
!%CIProcessing 58431082300. Step 56:  100 percent completed.
!%CIProcessing 58431082300. Step 57:  100 percent completed.
!%CIProcessing 58431082300. Step 58:  100 percent completed.
!%CIProcessing 58431082300. Step 59:  100 percent completed.
!%CIProcessing 58431082300. Step 60:  100 percent completed.
!%CIProcessing 58431082300. Step 61:  100 percent completed.
!%CIProcessing 58431082300. Step 62:  100 percent completed.
!%CIProcessing 58431082300. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 58431082300_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 58431082300_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 58431082300_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 58431082300_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 58431082300_body1_3_. Step 1:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 2:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 3:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 4:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 5:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 6:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 7:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 8:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 9:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 10:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 11:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 12:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 13:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 14:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 15:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 16:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 17:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 18:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 19:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 20:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 21:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 22:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 23:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 24:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 25:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 26:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 27:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 28:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 29:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 30:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 31:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 32:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 33:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 34:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 35:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 36:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 37:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 38:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 39:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 40:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 41:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 42:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 43:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 44:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 45:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 46:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 47:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 48:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 49:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 50:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 51:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 52:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 53:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 54:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 55:  100 percent completed.
!%CIProcessing 58431082300_body1_3_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 61036047000_ASM. Step 1:  11 percent completed.
!%CIProcessing 61036047000_ASM. Step 1:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 2:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 3:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 4:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 5:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 6:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 7:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 8:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 9:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 10:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 11:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 12:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 13:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 14:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 15:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 16:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 17:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 18:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 19:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 20:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 21:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 22:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 23:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 24:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 25:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 26:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 27:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 28:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 29:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 30:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 31:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 32:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 33:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 34:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 35:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 36:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 37:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 38:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 39:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 40:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 41:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 42:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 43:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 44:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 45:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 46:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 47:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 48:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 49:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 50:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 51:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 52:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 53:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 54:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 55:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 56:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 57:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 58:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 59:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 60:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 61:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 62:  100 percent completed.
!%CIProcessing 61036047000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 61036047000. Step 1:  100 percent completed.
!%CIProcessing 61036047000. Step 2:  100 percent completed.
!%CIProcessing 61036047000. Step 3:  100 percent completed.
!%CIProcessing 61036047000. Step 4:  100 percent completed.
!%CIProcessing 61036047000. Step 5:  100 percent completed.
!%CIProcessing 61036047000. Step 6:  100 percent completed.
!%CIProcessing 61036047000. Step 7:  100 percent completed.
!%CIProcessing 61036047000. Step 8:  100 percent completed.
!%CIProcessing 61036047000. Step 9:  100 percent completed.
!%CIProcessing 61036047000. Step 10:  100 percent completed.
!%CIProcessing 61036047000. Step 11:  100 percent completed.
!%CIProcessing 61036047000. Step 12:  100 percent completed.
!%CIProcessing 61036047000. Step 13:  100 percent completed.
!%CIProcessing 61036047000. Step 14:  100 percent completed.
!%CIProcessing 61036047000. Step 15:  100 percent completed.
!%CIProcessing 61036047000. Step 16:  100 percent completed.
!%CIProcessing 61036047000. Step 17:  100 percent completed.
!%CIProcessing 61036047000. Step 18:  100 percent completed.
!%CIProcessing 61036047000. Step 19:  100 percent completed.
!%CIProcessing 61036047000. Step 20:  100 percent completed.
!%CIProcessing 61036047000. Step 21:  100 percent completed.
!%CIProcessing 61036047000. Step 22:  100 percent completed.
!%CIProcessing 61036047000. Step 23:  100 percent completed.
!%CIProcessing 61036047000. Step 24:  100 percent completed.
!%CIProcessing 61036047000. Step 25:  100 percent completed.
!%CIProcessing 61036047000. Step 26:  100 percent completed.
!%CIProcessing 61036047000. Step 27:  100 percent completed.
!%CIProcessing 61036047000. Step 28:  100 percent completed.
!%CIProcessing 61036047000. Step 29:  100 percent completed.
!%CIProcessing 61036047000. Step 30:  100 percent completed.
!%CIProcessing 61036047000. Step 31:  100 percent completed.
!%CIProcessing 61036047000. Step 32:  100 percent completed.
!%CIProcessing 61036047000. Step 33:  100 percent completed.
!%CIProcessing 61036047000. Step 34:  100 percent completed.
!%CIProcessing 61036047000. Step 35:  100 percent completed.
!%CIProcessing 61036047000. Step 36:  100 percent completed.
!%CIProcessing 61036047000. Step 37:  100 percent completed.
!%CIProcessing 61036047000. Step 38:  100 percent completed.
!%CIProcessing 61036047000. Step 39:  100 percent completed.
!%CIProcessing 61036047000. Step 40:  100 percent completed.
!%CIProcessing 61036047000. Step 41:  100 percent completed.
!%CIProcessing 61036047000. Step 42:  100 percent completed.
!%CIProcessing 61036047000. Step 43:  100 percent completed.
!%CIProcessing 61036047000. Step 44:  100 percent completed.
!%CIProcessing 61036047000. Step 45:  100 percent completed.
!%CIProcessing 61036047000. Step 46:  100 percent completed.
!%CIProcessing 61036047000. Step 47:  100 percent completed.
!%CIProcessing 61036047000. Step 48:  100 percent completed.
!%CIProcessing 61036047000. Step 49:  100 percent completed.
!%CIProcessing 61036047000. Step 50:  100 percent completed.
!%CIProcessing 61036047000. Step 51:  100 percent completed.
!%CIProcessing 61036047000. Step 52:  100 percent completed.
!%CIProcessing 61036047000. Step 53:  100 percent completed.
!%CIProcessing 61036047000. Step 54:  100 percent completed.
!%CIProcessing 61036047000. Step 55:  100 percent completed.
!%CIProcessing 61036047000. Step 56:  100 percent completed.
!%CIProcessing 61036047000. Step 57:  100 percent completed.
!%CIProcessing 61036047000. Step 58:  100 percent completed.
!%CIProcessing 61036047000. Step 59:  100 percent completed.
!%CIProcessing 61036047000. Step 60:  100 percent completed.
!%CIProcessing 61036047000. Step 61:  100 percent completed.
!%CIProcessing 61036047000. Step 62:  100 percent completed.
!%CIProcessing 61036047000. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 61036047000_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 61036047000_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 61036047000_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 61036047000_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 60036047100_HILF02. Step 1:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 2:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 3:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 4:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 5:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 6:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 7:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 8:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 9:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 10:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 11:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 12:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 13:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 14:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 15:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 16:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 17:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 18:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 19:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 20:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 21:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 22:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 23:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 24:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 25:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 26:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 27:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 28:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 29:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 30:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 31:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 32:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 33:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 34:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 35:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 36:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 37:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 38:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 39:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 40:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 41:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 42:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 43:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 44:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 45:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 46:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 47:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 48:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 49:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 50:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 51:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 52:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 53:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 54:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 55:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 56:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 57:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 58:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 59:  100 percent completed.
!%CIProcessing 60036047100_HILF02. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 60036047100_HILF04. Step 1:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 2:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 3:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 4:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 5:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 6:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 7:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 8:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 9:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 10:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 11:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 12:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 13:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 14:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 15:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 16:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 17:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 18:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 19:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 20:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 21:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 22:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 23:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 24:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 25:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 26:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 27:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 28:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 29:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 30:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 31:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 32:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 33:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 34:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 35:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 36:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 37:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 38:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 39:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 40:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 41:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 42:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 43:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 44:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 45:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 46:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 47:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 48:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 49:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 50:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 51:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 52:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 53:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 54:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 55:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 56:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 57:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 58:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 59:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 60:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 61:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 62:  100 percent completed.
!%CIProcessing 60036047100_HILF04. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 1:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 2:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 3:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 4:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 5:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 6:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 7:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 8:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 9:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 10:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 11:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 12:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 13:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 14:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 15:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 16:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 17:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 18:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 19:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 20:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 21:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 22:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 23:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 24:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 25:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 26:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 27:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 28:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 29:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 30:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 31:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 32:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 33:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 34:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 35:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 36:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 37:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 38:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 39:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 40:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 41:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 42:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 43:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 44:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 45:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 46:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 47:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 48:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 49:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 50:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 51:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 52:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 53:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 54:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 55:  100 percent completed.
!%CIProcessing 60036047100_HILF04_body1_3_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 60036047100_HILF03. Step 1:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 2:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 3:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 4:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 5:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 6:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 7:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 8:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 9:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 10:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 11:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 12:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 13:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 14:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 15:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 16:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 17:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 18:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 19:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 20:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 21:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 22:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 23:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 24:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 25:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 26:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 27:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 28:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 29:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 30:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 31:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 32:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 33:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 34:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 35:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 36:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 37:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 38:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 39:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 40:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 41:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 42:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 43:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 44:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 45:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 46:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 47:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 48:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 49:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 50:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 51:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 52:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 53:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 54:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 55:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 56:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 57:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 58:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 59:  100 percent completed.
!%CIProcessing 60036047100_HILF03. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 77236048000_ASM. Step 1:  13 percent completed.
!%CIProcessing 77236048000_ASM. Step 1:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 2:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 3:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 4:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 5:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 6:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 7:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 8:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 9:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 10:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 11:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 12:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 13:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 14:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 15:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 16:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 17:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 18:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 19:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 20:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 21:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 22:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 23:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 24:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 25:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 26:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 27:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 28:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 29:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 30:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 31:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 32:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 33:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 34:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 35:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 36:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 37:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 38:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 39:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 40:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 41:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 42:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 43:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 44:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 45:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 46:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 47:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 48:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 49:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 50:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 51:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 52:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 53:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 54:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 55:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 56:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 57:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 58:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 59:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 60:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 61:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 62:  100 percent completed.
!%CIProcessing 77236048000_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 77236048000_HILF01. Step 1:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 2:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 3:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 4:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 5:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 6:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 7:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 8:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 9:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 10:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 11:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 12:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 13:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 14:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 15:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 16:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 17:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 18:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 19:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 20:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 21:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 22:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 23:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 24:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 25:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 26:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 27:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 28:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 29:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 30:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 31:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 32:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 33:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 34:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 35:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 36:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 37:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 38:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 39:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 40:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 41:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 42:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 43:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 44:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 45:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 46:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 47:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 48:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 49:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 50:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 51:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 52:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 53:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 54:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 55:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 56:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 57:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 58:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 59:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 60:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 61:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 62:  100 percent completed.
!%CIProcessing 77236048000_HILF01. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 77236048000_HILF01_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77236048000_HILF02. Step 1:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 2:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 3:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 4:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 5:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 6:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 7:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 8:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 9:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 10:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 11:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 12:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 13:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 14:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 15:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 16:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 17:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 18:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 19:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 20:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 21:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 22:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 23:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 24:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 25:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 26:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 27:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 28:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 29:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 30:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 31:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 32:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 33:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 34:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 35:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 36:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 37:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 38:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 39:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 40:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 41:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 42:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 43:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 44:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 45:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 46:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 47:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 48:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 49:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 50:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 51:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 52:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 53:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 54:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 55:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 56:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 57:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 58:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 59:  100 percent completed.
!%CIProcessing 77236048000_HILF02. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 77236048000_HILF04. Step 1:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 2:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 3:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 4:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 5:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 6:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 7:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 8:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 9:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 10:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 11:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 12:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 13:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 14:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 15:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 16:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 17:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 18:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 19:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 20:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 21:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 22:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 23:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 24:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 25:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 26:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 27:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 28:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 29:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 30:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 31:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 32:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 33:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 34:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 35:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 36:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 37:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 38:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 39:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 40:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 41:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 42:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 43:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 44:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 45:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 46:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 47:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 48:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 49:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 50:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 51:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 52:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 53:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 54:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 55:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 56:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 57:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 58:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 59:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 60:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 61:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 62:  100 percent completed.
!%CIProcessing 77236048000_HILF04. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 77236048000_HILF04_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 77236048000_HILF03. Step 1:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 2:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 3:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 4:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 5:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 6:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 7:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 8:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 9:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 10:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 11:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 12:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 13:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 14:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 15:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 16:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 17:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 18:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 19:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 20:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 21:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 22:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 23:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 24:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 25:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 26:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 27:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 28:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 29:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 30:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 31:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 32:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 33:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 34:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 35:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 36:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 37:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 38:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 39:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 40:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 41:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 42:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 43:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 44:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 45:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 46:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 47:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 48:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 49:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 50:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 51:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 52:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 53:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 54:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 55:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 56:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 57:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 58:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 59:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 60:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 61:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 62:  100 percent completed.
!%CIProcessing 77236048000_HILF03. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_1_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 14:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 43:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 54:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 77236048000_HILF03_body1_2_. Step 56:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 1:  5 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_K-S-TRIEB_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_KURBELTRIEB_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_ZUENDUNG_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79239002200_ASM. Step 1:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 2:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 3:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 4:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 5:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 6:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 7:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 8:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 9:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 10:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 11:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 12:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 13:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 14:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 15:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 16:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 17:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 18:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 19:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 20:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 21:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 22:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 23:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 24:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 25:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 26:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 27:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 28:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 29:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 30:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 31:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 32:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 33:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 34:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 35:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 36:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 37:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 38:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 39:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 40:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 41:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 42:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 43:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 44:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 45:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 46:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 47:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 48:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 49:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 50:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 51:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 52:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 53:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 54:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 55:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 56:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 57:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 58:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 59:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 60:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 61:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 62:  100 percent completed.
!%CIProcessing 79239002200_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79239005144_ASM. Step 1:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 2:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 3:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 4:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 5:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 6:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 7:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 8:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 9:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 10:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 11:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 12:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 13:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 14:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 15:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 16:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 17:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 18:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 19:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 20:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 21:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 22:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 23:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 24:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 25:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 26:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 27:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 28:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 29:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 30:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 31:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 32:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 33:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 34:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 35:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 36:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 37:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 38:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 39:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 40:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 41:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 42:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 43:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 44:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 45:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 46:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 47:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 48:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 49:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 50:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 51:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 52:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 53:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 54:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 55:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 56:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 57:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 58:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 59:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 60:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 61:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 62:  100 percent completed.
!%CIProcessing 79239005144_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 79239005100. Step 1:  100 percent completed.
!%CIProcessing 79239005100. Step 2:  100 percent completed.
!%CIProcessing 79239005100. Step 3:  100 percent completed.
!%CIProcessing 79239005100. Step 4:  100 percent completed.
!%CIProcessing 79239005100. Step 5:  100 percent completed.
!%CIProcessing 79239005100. Step 6:  100 percent completed.
!%CIProcessing 79239005100. Step 7:  100 percent completed.
!%CIProcessing 79239005100. Step 8:  100 percent completed.
!%CIProcessing 79239005100. Step 9:  100 percent completed.
!%CIProcessing 79239005100. Step 10:  100 percent completed.
!%CIProcessing 79239005100. Step 11:  100 percent completed.
!%CIProcessing 79239005100. Step 12:  100 percent completed.
!%CIProcessing 79239005100. Step 13:  100 percent completed.
!%CIProcessing 79239005100. Step 14:  100 percent completed.
!%CIProcessing 79239005100. Step 15:  100 percent completed.
!%CIProcessing 79239005100. Step 16:  100 percent completed.
!%CIProcessing 79239005100. Step 17:  100 percent completed.
!%CIProcessing 79239005100. Step 18:  100 percent completed.
!%CIProcessing 79239005100. Step 19:  100 percent completed.
!%CIProcessing 79239005100. Step 20:  100 percent completed.
!%CIProcessing 79239005100. Step 21:  100 percent completed.
!%CIProcessing 79239005100. Step 22:  100 percent completed.
!%CIProcessing 79239005100. Step 23:  100 percent completed.
!%CIProcessing 79239005100. Step 24:  100 percent completed.
!%CIProcessing 79239005100. Step 25:  100 percent completed.
!%CIProcessing 79239005100. Step 26:  100 percent completed.
!%CIProcessing 79239005100. Step 27:  100 percent completed.
!%CIProcessing 79239005100. Step 28:  100 percent completed.
!%CIProcessing 79239005100. Step 29:  100 percent completed.
!%CIProcessing 79239005100. Step 30:  100 percent completed.
!%CIProcessing 79239005100. Step 31:  100 percent completed.
!%CIProcessing 79239005100. Step 32:  100 percent completed.
!%CIProcessing 79239005100. Step 33:  100 percent completed.
!%CIProcessing 79239005100. Step 34:  100 percent completed.
!%CIProcessing 79239005100. Step 35:  100 percent completed.
!%CIProcessing 79239005100. Step 36:  100 percent completed.
!%CIProcessing 79239005100. Step 37:  100 percent completed.
!%CIProcessing 79239005100. Step 38:  100 percent completed.
!%CIProcessing 79239005100. Step 39:  100 percent completed.
!%CIProcessing 79239005100. Step 40:  100 percent completed.
!%CIProcessing 79239005100. Step 41:  100 percent completed.
!%CIProcessing 79239005100. Step 42:  100 percent completed.
!%CIProcessing 79239005100. Step 43:  100 percent completed.
!%CIProcessing 79239005100. Step 44:  100 percent completed.
!%CIProcessing 79239005100. Step 45:  100 percent completed.
!%CIProcessing 79239005100. Step 46:  100 percent completed.
!%CIProcessing 79239005100. Step 47:  100 percent completed.
!%CIProcessing 79239005100. Step 48:  100 percent completed.
!%CIProcessing 79239005100. Step 49:  100 percent completed.
!%CIProcessing 79239005100. Step 50:  100 percent completed.
!%CIProcessing 79239005100. Step 51:  100 percent completed.
!%CIProcessing 79239005100. Step 52:  100 percent completed.
!%CIProcessing 79239005100. Step 53:  100 percent completed.
!%CIProcessing 79239005100. Step 54:  100 percent completed.
!%CIProcessing 79239005100. Step 55:  100 percent completed.
!%CIProcessing 79239005100. Step 56:  100 percent completed.
!%CIProcessing 79239005100. Step 57:  100 percent completed.
!%CIProcessing 79239005100. Step 58:  100 percent completed.
!%CIProcessing 79239005100. Step 59:  100 percent completed.
!%CIProcessing 79239005100. Step 60:  100 percent completed.
!%CIProcessing 79239005100. Step 61:  100 percent completed.
!%CIProcessing 79239005100. Step 62:  100 percent completed.
!%CIProcessing 79239005100. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79239005100_body1_1_. Step 1:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 2:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 3:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 4:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 5:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 6:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 7:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 8:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 9:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 10:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 11:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 12:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 13:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 14:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 15:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 16:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 17:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 18:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 19:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 20:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 21:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 22:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 23:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 24:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 25:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 26:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 27:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 28:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 29:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 30:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 31:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 32:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 33:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 34:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 35:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 36:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 37:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 38:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 39:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 40:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 41:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 42:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 43:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 44:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 45:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 46:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 47:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 48:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 49:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 50:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 51:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 52:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 53:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 54:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 55:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 56:  100 percent completed.
!%CIProcessing 79239005100_body1_1_. Step 57:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79239005100_body1_2_. Step 1:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 2:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 3:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 4:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 5:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 6:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 7:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 8:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 9:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 10:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 11:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 12:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 13:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 15:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 16:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 17:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 18:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 19:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 20:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 21:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 22:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 23:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 24:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 25:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 26:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 27:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 28:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 29:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 30:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 31:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 32:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 33:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 34:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 35:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 36:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 37:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 38:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 39:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 40:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 41:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 42:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 44:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 45:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 46:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 47:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 48:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 49:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 50:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 51:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 52:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 53:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 55:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 56:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 57:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 58:  100 percent completed.
!%CIProcessing 79239005100_body1_2_. Step 59:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_STEUERTRIEB_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77336008000. Step 1:  100 percent completed.
!%CIProcessing 77336008000. Step 2:  100 percent completed.
!%CIProcessing 77336008000. Step 3:  100 percent completed.
!%CIProcessing 77336008000. Step 4:  100 percent completed.
!%CIProcessing 77336008000. Step 5:  100 percent completed.
!%CIProcessing 77336008000. Step 6:  100 percent completed.
!%CIProcessing 77336008000. Step 7:  100 percent completed.
!%CIProcessing 77336008000. Step 8:  100 percent completed.
!%CIProcessing 77336008000. Step 9:  100 percent completed.
!%CIProcessing 77336008000. Step 10:  100 percent completed.
!%CIProcessing 77336008000. Step 11:  100 percent completed.
!%CIProcessing 77336008000. Step 12:  100 percent completed.
!%CIProcessing 77336008000. Step 13:  100 percent completed.
!%CIProcessing 77336008000. Step 14:  100 percent completed.
!%CIProcessing 77336008000. Step 15:  100 percent completed.
!%CIProcessing 77336008000. Step 16:  100 percent completed.
!%CIProcessing 77336008000. Step 17:  100 percent completed.
!%CIProcessing 77336008000. Step 18:  100 percent completed.
!%CIProcessing 77336008000. Step 19:  100 percent completed.
!%CIProcessing 77336008000. Step 20:  100 percent completed.
!%CIProcessing 77336008000. Step 21:  100 percent completed.
!%CIProcessing 77336008000. Step 22:  100 percent completed.
!%CIProcessing 77336008000. Step 23:  100 percent completed.
!%CIProcessing 77336008000. Step 24:  100 percent completed.
!%CIProcessing 77336008000. Step 25:  100 percent completed.
!%CIProcessing 77336008000. Step 26:  100 percent completed.
!%CIProcessing 77336008000. Step 27:  100 percent completed.
!%CIProcessing 77336008000. Step 28:  100 percent completed.
!%CIProcessing 77336008000. Step 29:  100 percent completed.
!%CIProcessing 77336008000. Step 30:  100 percent completed.
!%CIProcessing 77336008000. Step 31:  100 percent completed.
!%CIProcessing 77336008000. Step 32:  100 percent completed.
!%CIProcessing 77336008000. Step 33:  100 percent completed.
!%CIProcessing 77336008000. Step 34:  100 percent completed.
!%CIProcessing 77336008000. Step 35:  100 percent completed.
!%CIProcessing 77336008000. Step 36:  100 percent completed.
!%CIProcessing 77336008000. Step 37:  100 percent completed.
!%CIProcessing 77336008000. Step 38:  100 percent completed.
!%CIProcessing 77336008000. Step 39:  100 percent completed.
!%CIProcessing 77336008000. Step 40:  100 percent completed.
!%CIProcessing 77336008000. Step 41:  100 percent completed.
!%CIProcessing 77336008000. Step 42:  100 percent completed.
!%CIProcessing 77336008000. Step 43:  100 percent completed.
!%CIProcessing 77336008000. Step 44:  100 percent completed.
!%CIProcessing 77336008000. Step 45:  100 percent completed.
!%CIProcessing 77336008000. Step 46:  100 percent completed.
!%CIProcessing 77336008000. Step 47:  100 percent completed.
!%CIProcessing 77336008000. Step 48:  100 percent completed.
!%CIProcessing 77336008000. Step 49:  100 percent completed.
!%CIProcessing 77336008000. Step 50:  100 percent completed.
!%CIProcessing 77336008000. Step 51:  100 percent completed.
!%CIProcessing 77336008000. Step 52:  100 percent completed.
!%CIProcessing 77336008000. Step 53:  100 percent completed.
!%CIProcessing 77336008000. Step 54:  100 percent completed.
!%CIProcessing 77336008000. Step 55:  100 percent completed.
!%CIProcessing 77336008000. Step 56:  100 percent completed.
!%CIProcessing 77336008000. Step 57:  100 percent completed.
!%CIProcessing 77336008000. Step 58:  100 percent completed.
!%CIProcessing 77336008000. Step 59:  100 percent completed.
!%CIProcessing 77336008000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0770010010. Step 1:  100 percent completed.
!%CIProcessing 0770010010. Step 2:  100 percent completed.
!%CIProcessing 0770010010. Step 3:  100 percent completed.
!%CIProcessing 0770010010. Step 4:  100 percent completed.
!%CIProcessing 0770010010. Step 5:  100 percent completed.
!%CIProcessing 0770010010. Step 6:  100 percent completed.
!%CIProcessing 0770010010. Step 7:  100 percent completed.
!%CIProcessing 0770010010. Step 8:  100 percent completed.
!%CIProcessing 0770010010. Step 9:  100 percent completed.
!%CIProcessing 0770010010. Step 10:  100 percent completed.
!%CIProcessing 0770010010. Step 11:  100 percent completed.
!%CIProcessing 0770010010. Step 12:  100 percent completed.
!%CIProcessing 0770010010. Step 13:  100 percent completed.
!%CIProcessing 0770010010. Step 14:  100 percent completed.
!%CIProcessing 0770010010. Step 15:  100 percent completed.
!%CIProcessing 0770010010. Step 16:  100 percent completed.
!%CIProcessing 0770010010. Step 17:  100 percent completed.
!%CIProcessing 0770010010. Step 18:  100 percent completed.
!%CIProcessing 0770010010. Step 19:  100 percent completed.
!%CIProcessing 0770010010. Step 20:  100 percent completed.
!%CIProcessing 0770010010. Step 21:  100 percent completed.
!%CIProcessing 0770010010. Step 22:  100 percent completed.
!%CIProcessing 0770010010. Step 23:  100 percent completed.
!%CIProcessing 0770010010. Step 24:  100 percent completed.
!%CIProcessing 0770010010. Step 25:  100 percent completed.
!%CIProcessing 0770010010. Step 26:  100 percent completed.
!%CIProcessing 0770010010. Step 27:  100 percent completed.
!%CIProcessing 0770010010. Step 28:  100 percent completed.
!%CIProcessing 0770010010. Step 29:  100 percent completed.
!%CIProcessing 0770010010. Step 30:  100 percent completed.
!%CIProcessing 0770010010. Step 31:  100 percent completed.
!%CIProcessing 0770010010. Step 32:  100 percent completed.
!%CIProcessing 0770010010. Step 33:  100 percent completed.
!%CIProcessing 0770010010. Step 34:  100 percent completed.
!%CIProcessing 0770010010. Step 35:  100 percent completed.
!%CIProcessing 0770010010. Step 36:  100 percent completed.
!%CIProcessing 0770010010. Step 37:  100 percent completed.
!%CIProcessing 0770010010. Step 38:  100 percent completed.
!%CIProcessing 0770010010. Step 39:  100 percent completed.
!%CIProcessing 0770010010. Step 40:  100 percent completed.
!%CIProcessing 0770010010. Step 41:  100 percent completed.
!%CIProcessing 0770010010. Step 42:  100 percent completed.
!%CIProcessing 0770010010. Step 43:  100 percent completed.
!%CIProcessing 0770010010. Step 44:  100 percent completed.
!%CIProcessing 0770010010. Step 45:  100 percent completed.
!%CIProcessing 0770010010. Step 46:  100 percent completed.
!%CIProcessing 0770010010. Step 47:  100 percent completed.
!%CIProcessing 0770010010. Step 48:  100 percent completed.
!%CIProcessing 0770010010. Step 49:  100 percent completed.
!%CIProcessing 0770010010. Step 50:  100 percent completed.
!%CIProcessing 0770010010. Step 51:  100 percent completed.
!%CIProcessing 0770010010. Step 52:  100 percent completed.
!%CIProcessing 0770010010. Step 53:  100 percent completed.
!%CIProcessing 0770010010. Step 54:  100 percent completed.
!%CIProcessing 0770010010. Step 55:  100 percent completed.
!%CIProcessing 0770010010. Step 56:  100 percent completed.
!%CIProcessing 0770010010. Step 57:  100 percent completed.
!%CIProcessing 0770010010. Step 58:  100 percent completed.
!%CIProcessing 0770010010. Step 59:  100 percent completed.
!%CIProcessing 0770010010. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0603242920. Step 1:  100 percent completed.
!%CIProcessing 0603242920. Step 2:  100 percent completed.
!%CIProcessing 0603242920. Step 3:  100 percent completed.
!%CIProcessing 0603242920. Step 4:  100 percent completed.
!%CIProcessing 0603242920. Step 5:  100 percent completed.
!%CIProcessing 0603242920. Step 6:  100 percent completed.
!%CIProcessing 0603242920. Step 7:  100 percent completed.
!%CIProcessing 0603242920. Step 8:  100 percent completed.
!%CIProcessing 0603242920. Step 9:  100 percent completed.
!%CIProcessing 0603242920. Step 10:  100 percent completed.
!%CIProcessing 0603242920. Step 11:  100 percent completed.
!%CIProcessing 0603242920. Step 12:  100 percent completed.
!%CIProcessing 0603242920. Step 13:  100 percent completed.
!%CIProcessing 0603242920. Step 14:  100 percent completed.
!%CIProcessing 0603242920. Step 15:  100 percent completed.
!%CIProcessing 0603242920. Step 16:  100 percent completed.
!%CIProcessing 0603242920. Step 17:  100 percent completed.
!%CIProcessing 0603242920. Step 18:  100 percent completed.
!%CIProcessing 0603242920. Step 19:  100 percent completed.
!%CIProcessing 0603242920. Step 20:  100 percent completed.
!%CIProcessing 0603242920. Step 21:  100 percent completed.
!%CIProcessing 0603242920. Step 22:  100 percent completed.
!%CIProcessing 0603242920. Step 23:  100 percent completed.
!%CIProcessing 0603242920. Step 24:  100 percent completed.
!%CIProcessing 0603242920. Step 25:  100 percent completed.
!%CIProcessing 0603242920. Step 26:  100 percent completed.
!%CIProcessing 0603242920. Step 27:  100 percent completed.
!%CIProcessing 0603242920. Step 28:  100 percent completed.
!%CIProcessing 0603242920. Step 29:  100 percent completed.
!%CIProcessing 0603242920. Step 30:  100 percent completed.
!%CIProcessing 0603242920. Step 31:  100 percent completed.
!%CIProcessing 0603242920. Step 32:  100 percent completed.
!%CIProcessing 0603242920. Step 33:  100 percent completed.
!%CIProcessing 0603242920. Step 34:  100 percent completed.
!%CIProcessing 0603242920. Step 35:  100 percent completed.
!%CIProcessing 0603242920. Step 36:  100 percent completed.
!%CIProcessing 0603242920. Step 37:  100 percent completed.
!%CIProcessing 0603242920. Step 38:  100 percent completed.
!%CIProcessing 0603242920. Step 39:  100 percent completed.
!%CIProcessing 0603242920. Step 40:  100 percent completed.
!%CIProcessing 0603242920. Step 41:  100 percent completed.
!%CIProcessing 0603242920. Step 42:  100 percent completed.
!%CIProcessing 0603242920. Step 43:  100 percent completed.
!%CIProcessing 0603242920. Step 44:  100 percent completed.
!%CIProcessing 0603242920. Step 45:  100 percent completed.
!%CIProcessing 0603242920. Step 46:  100 percent completed.
!%CIProcessing 0603242920. Step 47:  100 percent completed.
!%CIProcessing 0603242920. Step 48:  100 percent completed.
!%CIProcessing 0603242920. Step 49:  100 percent completed.
!%CIProcessing 0603242920. Step 50:  100 percent completed.
!%CIProcessing 0603242920. Step 51:  100 percent completed.
!%CIProcessing 0603242920. Step 52:  100 percent completed.
!%CIProcessing 0603242920. Step 53:  100 percent completed.
!%CIProcessing 0603242920. Step 54:  100 percent completed.
!%CIProcessing 0603242920. Step 55:  100 percent completed.
!%CIProcessing 0603242920. Step 56:  100 percent completed.
!%CIProcessing 0603242920. Step 57:  100 percent completed.
!%CIProcessing 0603242920. Step 58:  100 percent completed.
!%CIProcessing 0603242920. Step 59:  100 percent completed.
!%CIProcessing 0603242920. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 1:  5 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 1:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 2:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 3:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 4:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 5:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 6:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 7:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 8:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 9:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 10:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 11:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 12:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 13:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 14:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 15:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 16:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 17:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 18:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 19:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 20:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 21:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 22:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 23:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 24:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 25:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 26:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 27:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 28:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 29:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 30:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 31:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 32:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 33:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 34:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 35:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 36:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 37:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 38:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 39:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 40:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 41:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 42:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 43:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 44:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 45:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 46:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 47:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 48:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 49:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 50:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 51:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 52:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 53:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 54:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 55:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 56:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 57:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 58:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 59:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 60:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 61:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 62:  100 percent completed.
!%CIProcessing A460_OELKREISLAUF_ZSB_SX_23_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 58038022000. Step 1:  100 percent completed.
!%CIProcessing 58038022000. Step 2:  100 percent completed.
!%CIProcessing 58038022000. Step 3:  100 percent completed.
!%CIProcessing 58038022000. Step 4:  100 percent completed.
!%CIProcessing 58038022000. Step 5:  100 percent completed.
!%CIProcessing 58038022000. Step 6:  100 percent completed.
!%CIProcessing 58038022000. Step 7:  100 percent completed.
!%CIProcessing 58038022000. Step 8:  100 percent completed.
!%CIProcessing 58038022000. Step 9:  100 percent completed.
!%CIProcessing 58038022000. Step 10:  100 percent completed.
!%CIProcessing 58038022000. Step 11:  100 percent completed.
!%CIProcessing 58038022000. Step 12:  100 percent completed.
!%CIProcessing 58038022000. Step 13:  100 percent completed.
!%CIProcessing 58038022000. Step 14:  100 percent completed.
!%CIProcessing 58038022000. Step 15:  100 percent completed.
!%CIProcessing 58038022000. Step 16:  100 percent completed.
!%CIProcessing 58038022000. Step 17:  100 percent completed.
!%CIProcessing 58038022000. Step 18:  100 percent completed.
!%CIProcessing 58038022000. Step 19:  100 percent completed.
!%CIProcessing 58038022000. Step 20:  100 percent completed.
!%CIProcessing 58038022000. Step 21:  100 percent completed.
!%CIProcessing 58038022000. Step 22:  100 percent completed.
!%CIProcessing 58038022000. Step 23:  100 percent completed.
!%CIProcessing 58038022000. Step 24:  100 percent completed.
!%CIProcessing 58038022000. Step 25:  100 percent completed.
!%CIProcessing 58038022000. Step 26:  100 percent completed.
!%CIProcessing 58038022000. Step 27:  100 percent completed.
!%CIProcessing 58038022000. Step 28:  100 percent completed.
!%CIProcessing 58038022000. Step 29:  100 percent completed.
!%CIProcessing 58038022000. Step 30:  100 percent completed.
!%CIProcessing 58038022000. Step 31:  100 percent completed.
!%CIProcessing 58038022000. Step 32:  100 percent completed.
!%CIProcessing 58038022000. Step 33:  100 percent completed.
!%CIProcessing 58038022000. Step 34:  100 percent completed.
!%CIProcessing 58038022000. Step 35:  100 percent completed.
!%CIProcessing 58038022000. Step 36:  100 percent completed.
!%CIProcessing 58038022000. Step 37:  100 percent completed.
!%CIProcessing 58038022000. Step 38:  100 percent completed.
!%CIProcessing 58038022000. Step 39:  100 percent completed.
!%CIProcessing 58038022000. Step 40:  100 percent completed.
!%CIProcessing 58038022000. Step 41:  100 percent completed.
!%CIProcessing 58038022000. Step 42:  100 percent completed.
!%CIProcessing 58038022000. Step 43:  100 percent completed.
!%CIProcessing 58038022000. Step 44:  100 percent completed.
!%CIProcessing 58038022000. Step 45:  100 percent completed.
!%CIProcessing 58038022000. Step 46:  100 percent completed.
!%CIProcessing 58038022000. Step 47:  100 percent completed.
!%CIProcessing 58038022000. Step 48:  100 percent completed.
!%CIProcessing 58038022000. Step 49:  100 percent completed.
!%CIProcessing 58038022000. Step 50:  100 percent completed.
!%CIProcessing 58038022000. Step 51:  100 percent completed.
!%CIProcessing 58038022000. Step 52:  100 percent completed.
!%CIProcessing 58038022000. Step 53:  100 percent completed.
!%CIProcessing 58038022000. Step 54:  100 percent completed.
!%CIProcessing 58038022000. Step 55:  100 percent completed.
!%CIProcessing 58038022000. Step 56:  100 percent completed.
!%CIProcessing 58038022000. Step 57:  100 percent completed.
!%CIProcessing 58038022000. Step 58:  100 percent completed.
!%CIProcessing 58038022000. Step 59:  100 percent completed.
!%CIProcessing 58038022000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 58030021100_ASM. Step 1:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 2:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 3:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 4:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 5:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 6:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 7:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 8:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 9:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 10:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 11:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 12:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 13:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 14:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 15:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 16:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 17:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 18:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 19:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 20:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 21:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 22:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 23:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 24:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 25:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 26:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 27:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 28:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 29:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 30:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 31:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 32:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 33:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 34:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 35:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 36:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 37:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 38:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 39:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 40:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 41:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 42:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 43:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 44:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 45:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 46:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 47:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 48:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 49:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 50:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 51:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 52:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 53:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 54:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 55:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 56:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 57:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 58:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 59:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 60:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 61:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 62:  100 percent completed.
!%CIProcessing 58030021100_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 58030021110. Step 1:  100 percent completed.
!%CIProcessing 58030021110. Step 2:  100 percent completed.
!%CIProcessing 58030021110. Step 3:  100 percent completed.
!%CIProcessing 58030021110. Step 4:  100 percent completed.
!%CIProcessing 58030021110. Step 5:  100 percent completed.
!%CIProcessing 58030021110. Step 6:  100 percent completed.
!%CIProcessing 58030021110. Step 7:  100 percent completed.
!%CIProcessing 58030021110. Step 8:  100 percent completed.
!%CIProcessing 58030021110. Step 9:  100 percent completed.
!%CIProcessing 58030021110. Step 10:  100 percent completed.
!%CIProcessing 58030021110. Step 11:  100 percent completed.
!%CIProcessing 58030021110. Step 12:  100 percent completed.
!%CIProcessing 58030021110. Step 13:  100 percent completed.
!%CIProcessing 58030021110. Step 14:  100 percent completed.
!%CIProcessing 58030021110. Step 15:  100 percent completed.
!%CIProcessing 58030021110. Step 16:  100 percent completed.
!%CIProcessing 58030021110. Step 17:  100 percent completed.
!%CIProcessing 58030021110. Step 18:  100 percent completed.
!%CIProcessing 58030021110. Step 19:  100 percent completed.
!%CIProcessing 58030021110. Step 20:  100 percent completed.
!%CIProcessing 58030021110. Step 21:  100 percent completed.
!%CIProcessing 58030021110. Step 22:  100 percent completed.
!%CIProcessing 58030021110. Step 23:  100 percent completed.
!%CIProcessing 58030021110. Step 24:  100 percent completed.
!%CIProcessing 58030021110. Step 25:  100 percent completed.
!%CIProcessing 58030021110. Step 26:  100 percent completed.
!%CIProcessing 58030021110. Step 27:  100 percent completed.
!%CIProcessing 58030021110. Step 28:  100 percent completed.
!%CIProcessing 58030021110. Step 29:  100 percent completed.
!%CIProcessing 58030021110. Step 30:  100 percent completed.
!%CIProcessing 58030021110. Step 31:  100 percent completed.
!%CIProcessing 58030021110. Step 32:  100 percent completed.
!%CIProcessing 58030021110. Step 33:  100 percent completed.
!%CIProcessing 58030021110. Step 34:  100 percent completed.
!%CIProcessing 58030021110. Step 35:  100 percent completed.
!%CIProcessing 58030021110. Step 36:  100 percent completed.
!%CIProcessing 58030021110. Step 37:  100 percent completed.
!%CIProcessing 58030021110. Step 38:  100 percent completed.
!%CIProcessing 58030021110. Step 39:  100 percent completed.
!%CIProcessing 58030021110. Step 40:  100 percent completed.
!%CIProcessing 58030021110. Step 41:  100 percent completed.
!%CIProcessing 58030021110. Step 42:  100 percent completed.
!%CIProcessing 58030021110. Step 43:  100 percent completed.
!%CIProcessing 58030021110. Step 44:  100 percent completed.
!%CIProcessing 58030021110. Step 45:  100 percent completed.
!%CIProcessing 58030021110. Step 46:  100 percent completed.
!%CIProcessing 58030021110. Step 47:  100 percent completed.
!%CIProcessing 58030021110. Step 48:  100 percent completed.
!%CIProcessing 58030021110. Step 49:  100 percent completed.
!%CIProcessing 58030021110. Step 50:  100 percent completed.
!%CIProcessing 58030021110. Step 51:  100 percent completed.
!%CIProcessing 58030021110. Step 52:  100 percent completed.
!%CIProcessing 58030021110. Step 53:  100 percent completed.
!%CIProcessing 58030021110. Step 54:  100 percent completed.
!%CIProcessing 58030021110. Step 55:  100 percent completed.
!%CIProcessing 58030021110. Step 56:  100 percent completed.
!%CIProcessing 58030021110. Step 57:  100 percent completed.
!%CIProcessing 58030021110. Step 58:  100 percent completed.
!%CIProcessing 58030021110. Step 59:  100 percent completed.
!%CIProcessing 58030021110. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 59038017100. Step 1:  100 percent completed.
!%CIProcessing 59038017100. Step 2:  100 percent completed.
!%CIProcessing 59038017100. Step 3:  100 percent completed.
!%CIProcessing 59038017100. Step 4:  100 percent completed.
!%CIProcessing 59038017100. Step 5:  100 percent completed.
!%CIProcessing 59038017100. Step 6:  100 percent completed.
!%CIProcessing 59038017100. Step 7:  100 percent completed.
!%CIProcessing 59038017100. Step 8:  100 percent completed.
!%CIProcessing 59038017100. Step 9:  100 percent completed.
!%CIProcessing 59038017100. Step 10:  100 percent completed.
!%CIProcessing 59038017100. Step 11:  100 percent completed.
!%CIProcessing 59038017100. Step 12:  100 percent completed.
!%CIProcessing 59038017100. Step 13:  100 percent completed.
!%CIProcessing 59038017100. Step 14:  100 percent completed.
!%CIProcessing 59038017100. Step 15:  100 percent completed.
!%CIProcessing 59038017100. Step 16:  100 percent completed.
!%CIProcessing 59038017100. Step 17:  100 percent completed.
!%CIProcessing 59038017100. Step 18:  100 percent completed.
!%CIProcessing 59038017100. Step 19:  100 percent completed.
!%CIProcessing 59038017100. Step 20:  100 percent completed.
!%CIProcessing 59038017100. Step 21:  100 percent completed.
!%CIProcessing 59038017100. Step 22:  100 percent completed.
!%CIProcessing 59038017100. Step 23:  100 percent completed.
!%CIProcessing 59038017100. Step 24:  100 percent completed.
!%CIProcessing 59038017100. Step 25:  100 percent completed.
!%CIProcessing 59038017100. Step 26:  100 percent completed.
!%CIProcessing 59038017100. Step 27:  100 percent completed.
!%CIProcessing 59038017100. Step 28:  100 percent completed.
!%CIProcessing 59038017100. Step 29:  100 percent completed.
!%CIProcessing 59038017100. Step 30:  100 percent completed.
!%CIProcessing 59038017100. Step 31:  100 percent completed.
!%CIProcessing 59038017100. Step 32:  100 percent completed.
!%CIProcessing 59038017100. Step 33:  100 percent completed.
!%CIProcessing 59038017100. Step 34:  100 percent completed.
!%CIProcessing 59038017100. Step 35:  100 percent completed.
!%CIProcessing 59038017100. Step 36:  100 percent completed.
!%CIProcessing 59038017100. Step 37:  100 percent completed.
!%CIProcessing 59038017100. Step 38:  100 percent completed.
!%CIProcessing 59038017100. Step 39:  100 percent completed.
!%CIProcessing 59038017100. Step 40:  100 percent completed.
!%CIProcessing 59038017100. Step 41:  100 percent completed.
!%CIProcessing 59038017100. Step 42:  100 percent completed.
!%CIProcessing 59038017100. Step 43:  100 percent completed.
!%CIProcessing 59038017100. Step 44:  100 percent completed.
!%CIProcessing 59038017100. Step 45:  100 percent completed.
!%CIProcessing 59038017100. Step 46:  100 percent completed.
!%CIProcessing 59038017100. Step 47:  100 percent completed.
!%CIProcessing 59038017100. Step 48:  100 percent completed.
!%CIProcessing 59038017100. Step 49:  100 percent completed.
!%CIProcessing 59038017100. Step 50:  100 percent completed.
!%CIProcessing 59038017100. Step 51:  100 percent completed.
!%CIProcessing 59038017100. Step 52:  100 percent completed.
!%CIProcessing 59038017100. Step 53:  100 percent completed.
!%CIProcessing 59038017100. Step 54:  100 percent completed.
!%CIProcessing 59038017100. Step 55:  100 percent completed.
!%CIProcessing 59038017100. Step 56:  100 percent completed.
!%CIProcessing 59038017100. Step 57:  100 percent completed.
!%CIProcessing 59038017100. Step 58:  100 percent completed.
!%CIProcessing 59038017100. Step 59:  100 percent completed.
!%CIProcessing 59038017100. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0770020170. Step 1:  100 percent completed.
!%CIProcessing 0770020170. Step 2:  100 percent completed.
!%CIProcessing 0770020170. Step 3:  100 percent completed.
!%CIProcessing 0770020170. Step 4:  100 percent completed.
!%CIProcessing 0770020170. Step 5:  100 percent completed.
!%CIProcessing 0770020170. Step 6:  100 percent completed.
!%CIProcessing 0770020170. Step 7:  100 percent completed.
!%CIProcessing 0770020170. Step 8:  100 percent completed.
!%CIProcessing 0770020170. Step 9:  100 percent completed.
!%CIProcessing 0770020170. Step 10:  100 percent completed.
!%CIProcessing 0770020170. Step 11:  100 percent completed.
!%CIProcessing 0770020170. Step 12:  100 percent completed.
!%CIProcessing 0770020170. Step 13:  100 percent completed.
!%CIProcessing 0770020170. Step 14:  100 percent completed.
!%CIProcessing 0770020170. Step 15:  100 percent completed.
!%CIProcessing 0770020170. Step 16:  100 percent completed.
!%CIProcessing 0770020170. Step 17:  100 percent completed.
!%CIProcessing 0770020170. Step 18:  100 percent completed.
!%CIProcessing 0770020170. Step 19:  100 percent completed.
!%CIProcessing 0770020170. Step 20:  100 percent completed.
!%CIProcessing 0770020170. Step 21:  100 percent completed.
!%CIProcessing 0770020170. Step 22:  100 percent completed.
!%CIProcessing 0770020170. Step 23:  100 percent completed.
!%CIProcessing 0770020170. Step 24:  100 percent completed.
!%CIProcessing 0770020170. Step 25:  100 percent completed.
!%CIProcessing 0770020170. Step 26:  100 percent completed.
!%CIProcessing 0770020170. Step 27:  100 percent completed.
!%CIProcessing 0770020170. Step 28:  100 percent completed.
!%CIProcessing 0770020170. Step 29:  100 percent completed.
!%CIProcessing 0770020170. Step 30:  100 percent completed.
!%CIProcessing 0770020170. Step 31:  100 percent completed.
!%CIProcessing 0770020170. Step 32:  100 percent completed.
!%CIProcessing 0770020170. Step 33:  100 percent completed.
!%CIProcessing 0770020170. Step 34:  100 percent completed.
!%CIProcessing 0770020170. Step 35:  100 percent completed.
!%CIProcessing 0770020170. Step 36:  100 percent completed.
!%CIProcessing 0770020170. Step 37:  100 percent completed.
!%CIProcessing 0770020170. Step 38:  100 percent completed.
!%CIProcessing 0770020170. Step 39:  100 percent completed.
!%CIProcessing 0770020170. Step 40:  100 percent completed.
!%CIProcessing 0770020170. Step 41:  100 percent completed.
!%CIProcessing 0770020170. Step 42:  100 percent completed.
!%CIProcessing 0770020170. Step 43:  100 percent completed.
!%CIProcessing 0770020170. Step 44:  100 percent completed.
!%CIProcessing 0770020170. Step 45:  100 percent completed.
!%CIProcessing 0770020170. Step 46:  100 percent completed.
!%CIProcessing 0770020170. Step 47:  100 percent completed.
!%CIProcessing 0770020170. Step 48:  100 percent completed.
!%CIProcessing 0770020170. Step 49:  100 percent completed.
!%CIProcessing 0770020170. Step 50:  100 percent completed.
!%CIProcessing 0770020170. Step 51:  100 percent completed.
!%CIProcessing 0770020170. Step 52:  100 percent completed.
!%CIProcessing 0770020170. Step 53:  100 percent completed.
!%CIProcessing 0770020170. Step 54:  100 percent completed.
!%CIProcessing 0770020170. Step 55:  100 percent completed.
!%CIProcessing 0770020170. Step 56:  100 percent completed.
!%CIProcessing 0770020170. Step 57:  100 percent completed.
!%CIProcessing 0770020170. Step 58:  100 percent completed.
!%CIProcessing 0770020170. Step 59:  100 percent completed.
!%CIProcessing 0770020170. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!%CIProcessing interface data.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 1:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 2:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 3:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 4:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 5:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 6:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 7:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 8:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 9:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 10:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 11:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 12:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 13:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 14:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 15:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 16:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 17:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 18:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 19:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 20:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 21:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 22:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 23:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 24:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 25:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 26:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 27:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 28:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 29:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 30:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 31:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 32:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 33:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 34:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 35:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 36:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 37:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 38:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 39:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 40:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 41:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 42:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 43:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 44:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 45:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 46:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 47:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 48:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 49:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 50:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 51:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 52:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 53:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 54:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 55:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 56:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 57:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 58:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 59:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 60:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 61:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 62:  100 percent completed.
!%CIProcessing 792_UEBERDRUCKVENTIL_ASM. Step 63:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 10 type 5304 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 78036024000. Step 1:  100 percent completed.
!%CIProcessing 78036024000. Step 2:  100 percent completed.
!%CIProcessing 78036024000. Step 3:  100 percent completed.
!%CIProcessing 78036024000. Step 4:  100 percent completed.
!%CIProcessing 78036024000. Step 5:  100 percent completed.
!%CIProcessing 78036024000. Step 6:  100 percent completed.
!%CIProcessing 78036024000. Step 7:  100 percent completed.
!%CIProcessing 78036024000. Step 8:  100 percent completed.
!%CIProcessing 78036024000. Step 9:  100 percent completed.
!%CIProcessing 78036024000. Step 10:  100 percent completed.
!%CIProcessing 78036024000. Step 11:  100 percent completed.
!%CIProcessing 78036024000. Step 12:  100 percent completed.
!%CIProcessing 78036024000. Step 13:  100 percent completed.
!%CIProcessing 78036024000. Step 14:  100 percent completed.
!%CIProcessing 78036024000. Step 15:  100 percent completed.
!%CIProcessing 78036024000. Step 16:  100 percent completed.
!%CIProcessing 78036024000. Step 17:  100 percent completed.
!%CIProcessing 78036024000. Step 18:  100 percent completed.
!%CIProcessing 78036024000. Step 19:  100 percent completed.
!%CIProcessing 78036024000. Step 20:  100 percent completed.
!%CIProcessing 78036024000. Step 21:  100 percent completed.
!%CIProcessing 78036024000. Step 22:  100 percent completed.
!%CIProcessing 78036024000. Step 23:  100 percent completed.
!%CIProcessing 78036024000. Step 24:  100 percent completed.
!%CIProcessing 78036024000. Step 25:  100 percent completed.
!%CIProcessing 78036024000. Step 26:  100 percent completed.
!%CIProcessing 78036024000. Step 27:  100 percent completed.
!%CIProcessing 78036024000. Step 28:  100 percent completed.
!%CIProcessing 78036024000. Step 29:  100 percent completed.
!%CIProcessing 78036024000. Step 30:  100 percent completed.
!%CIProcessing 78036024000. Step 31:  100 percent completed.
!%CIProcessing 78036024000. Step 32:  100 percent completed.
!%CIProcessing 78036024000. Step 33:  100 percent completed.
!%CIProcessing 78036024000. Step 34:  100 percent completed.
!%CIProcessing 78036024000. Step 35:  100 percent completed.
!%CIProcessing 78036024000. Step 36:  34 percent completed.
!%CIProcessing 78036024000. Step 36:  100 percent completed.
!%CIProcessing 78036024000. Step 37:  100 percent completed.
!%CIProcessing 78036024000. Step 38:  100 percent completed.
!%CIProcessing 78036024000. Step 39:  100 percent completed.
!%CIProcessing 78036024000. Step 40:  100 percent completed.
!%CIProcessing 78036024000. Step 41:  100 percent completed.
!%CIProcessing 78036024000. Step 42:  100 percent completed.
!%CIProcessing 78036024000. Step 43:  100 percent completed.
!%CIProcessing 78036024000. Step 44:  100 percent completed.
!%CIProcessing 78036024000. Step 45:  100 percent completed.
!%CIProcessing 78036024000. Step 46:  100 percent completed.
!%CIProcessing 78036024000. Step 47:  100 percent completed.
!%CIProcessing 78036024000. Step 48:  100 percent completed.
!%CIProcessing 78036024000. Step 49:  100 percent completed.
!%CIProcessing 78036024000. Step 50:  100 percent completed.
!%CIProcessing 78036024000. Step 51:  100 percent completed.
!%CIProcessing 78036024000. Step 52:  100 percent completed.
!%CIProcessing 78036024000. Step 53:  100 percent completed.
!%CIProcessing 78036024000. Step 54:  100 percent completed.
!%CIProcessing 78036024000. Step 55:  100 percent completed.
!%CIProcessing 78036024000. Step 56:  100 percent completed.
!%CIProcessing 78036024000. Step 57:  100 percent completed.
!%CIProcessing 78036024000. Step 58:  100 percent completed.
!%CIProcessing 78036024000. Step 59:  100 percent completed.
!%CIProcessing 78036024000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 77338041200. Step 1:  5 percent completed.
!%CIProcessing 77338041200. Step 1:  100 percent completed.
!%CIProcessing 77338041200. Step 2:  100 percent completed.
!%CIProcessing 77338041200. Step 3:  100 percent completed.
!%CIProcessing 77338041200. Step 4:  100 percent completed.
!%CIProcessing 77338041200. Step 5:  100 percent completed.
!%CIProcessing 77338041200. Step 6:  100 percent completed.
!%CIProcessing 77338041200. Step 7:  100 percent completed.
!%CIProcessing 77338041200. Step 8:  100 percent completed.
!%CIProcessing 77338041200. Step 9:  100 percent completed.
!%CIProcessing 77338041200. Step 10:  100 percent completed.
!%CIProcessing 77338041200. Step 11:  100 percent completed.
!%CIProcessing 77338041200. Step 13:  100 percent completed.
!%CIProcessing 77338041200. Step 14:  100 percent completed.
!%CIProcessing 77338041200. Step 15:  100 percent completed.
!%CIProcessing 77338041200. Step 16:  100 percent completed.
!%CIProcessing 77338041200. Step 17:  100 percent completed.
!%CIProcessing 77338041200. Step 18:  100 percent completed.
!%CIProcessing 77338041200. Step 20:  100 percent completed.
!%CIProcessing 77338041200. Step 21:  100 percent completed.
!%CIProcessing 77338041200. Step 22:  100 percent completed.
!%CIProcessing 77338041200. Step 23:  100 percent completed.
!%CIProcessing 77338041200. Step 24:  100 percent completed.
!%CIProcessing 77338041200. Step 25:  100 percent completed.
!%CIProcessing 77338041200. Step 26:  100 percent completed.
!%CIProcessing 77338041200. Step 27:  100 percent completed.
!%CIProcessing 77338041200. Step 28:  100 percent completed.
!%CIProcessing 77338041200. Step 29:  100 percent completed.
!%CIProcessing 77338041200. Step 30:  100 percent completed.
!%CIProcessing 77338041200. Step 31:  100 percent completed.
!%CIProcessing 77338041200. Step 32:  100 percent completed.
!%CIProcessing 77338041200. Step 33:  100 percent completed.
!%CIProcessing 77338041200. Step 34:  100 percent completed.
!%CIProcessing 77338041200. Step 35:  100 percent completed.
!%CIProcessing 77338041200. Step 36:  100 percent completed.
!%CIProcessing 77338041200. Step 37:  100 percent completed.
!%CIProcessing 77338041200. Step 38:  100 percent completed.
!%CIProcessing 77338041200. Step 39:  100 percent completed.
!%CIProcessing 77338041200. Step 40:  100 percent completed.
!%CIProcessing 77338041200. Step 41:  100 percent completed.
!%CIProcessing 77338041200. Step 42:  100 percent completed.
!%CIProcessing 77338041200. Step 43:  100 percent completed.
!%CIProcessing 77338041200. Step 44:  100 percent completed.
!%CIProcessing 77338041200. Step 45:  100 percent completed.
!%CIProcessing 77338041200. Step 46:  100 percent completed.
!%CIProcessing 77338041200. Step 47:  100 percent completed.
!%CIProcessing 77338041200. Step 49:  100 percent completed.
!%CIProcessing 77338041200. Step 50:  100 percent completed.
!%CIProcessing 77338041200. Step 51:  100 percent completed.
!%CIProcessing 77338041200. Step 52:  100 percent completed.
!%CIProcessing 77338041200. Step 53:  100 percent completed.
!%CIProcessing 77338041200. Step 54:  100 percent completed.
!%CIProcessing 77338041200. Step 55:  100 percent completed.
!%CIProcessing 77338041200. Step 56:  100 percent completed.
!%CIProcessing 77338041200. Step 57:  100 percent completed.
!%CIProcessing 77338041200. Step 58:  100 percent completed.
!%CIProcessing 77338041200. Step 60:  100 percent completed.
!%CIProcessing 77338041200. Step 61:  100 percent completed.
!%CIProcessing 77338041200. Step 62:  100 percent completed.
!%CIProcessing 77338041200. Step 63:  100 percent completed.
!%CIProcessing 77338041200. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 07703305178. Step 1:  100 percent completed.
!%CIProcessing 07703305178. Step 2:  100 percent completed.
!%CIProcessing 07703305178. Step 3:  100 percent completed.
!%CIProcessing 07703305178. Step 4:  100 percent completed.
!%CIProcessing 07703305178. Step 5:  100 percent completed.
!%CIProcessing 07703305178. Step 6:  100 percent completed.
!%CIProcessing 07703305178. Step 7:  100 percent completed.
!%CIProcessing 07703305178. Step 8:  100 percent completed.
!%CIProcessing 07703305178. Step 9:  100 percent completed.
!%CIProcessing 07703305178. Step 10:  100 percent completed.
!%CIProcessing 07703305178. Step 11:  100 percent completed.
!%CIProcessing 07703305178. Step 12:  100 percent completed.
!%CIProcessing 07703305178. Step 13:  100 percent completed.
!%CIProcessing 07703305178. Step 14:  100 percent completed.
!%CIProcessing 07703305178. Step 15:  100 percent completed.
!%CIProcessing 07703305178. Step 16:  100 percent completed.
!%CIProcessing 07703305178. Step 17:  100 percent completed.
!%CIProcessing 07703305178. Step 18:  100 percent completed.
!%CIProcessing 07703305178. Step 19:  100 percent completed.
!%CIProcessing 07703305178. Step 20:  100 percent completed.
!%CIProcessing 07703305178. Step 21:  100 percent completed.
!%CIProcessing 07703305178. Step 22:  100 percent completed.
!%CIProcessing 07703305178. Step 23:  100 percent completed.
!%CIProcessing 07703305178. Step 24:  100 percent completed.
!%CIProcessing 07703305178. Step 25:  100 percent completed.
!%CIProcessing 07703305178. Step 26:  100 percent completed.
!%CIProcessing 07703305178. Step 27:  100 percent completed.
!%CIProcessing 07703305178. Step 28:  100 percent completed.
!%CIProcessing 07703305178. Step 29:  100 percent completed.
!%CIProcessing 07703305178. Step 30:  100 percent completed.
!%CIProcessing 07703305178. Step 31:  100 percent completed.
!%CIProcessing 07703305178. Step 32:  100 percent completed.
!%CIProcessing 07703305178. Step 33:  100 percent completed.
!%CIProcessing 07703305178. Step 34:  100 percent completed.
!%CIProcessing 07703305178. Step 35:  100 percent completed.
!%CIProcessing 07703305178. Step 36:  100 percent completed.
!%CIProcessing 07703305178. Step 37:  100 percent completed.
!%CIProcessing 07703305178. Step 38:  100 percent completed.
!%CIProcessing 07703305178. Step 39:  100 percent completed.
!%CIProcessing 07703305178. Step 40:  100 percent completed.
!%CIProcessing 07703305178. Step 41:  100 percent completed.
!%CIProcessing 07703305178. Step 42:  100 percent completed.
!%CIProcessing 07703305178. Step 43:  100 percent completed.
!%CIProcessing 07703305178. Step 44:  100 percent completed.
!%CIProcessing 07703305178. Step 45:  100 percent completed.
!%CIProcessing 07703305178. Step 46:  100 percent completed.
!%CIProcessing 07703305178. Step 47:  100 percent completed.
!%CIProcessing 07703305178. Step 48:  100 percent completed.
!%CIProcessing 07703305178. Step 49:  100 percent completed.
!%CIProcessing 07703305178. Step 50:  100 percent completed.
!%CIProcessing 07703305178. Step 51:  100 percent completed.
!%CIProcessing 07703305178. Step 52:  100 percent completed.
!%CIProcessing 07703305178. Step 53:  100 percent completed.
!%CIProcessing 07703305178. Step 54:  100 percent completed.
!%CIProcessing 07703305178. Step 55:  100 percent completed.
!%CIProcessing 07703305178. Step 56:  100 percent completed.
!%CIProcessing 07703305178. Step 57:  100 percent completed.
!%CIProcessing 07703305178. Step 58:  100 percent completed.
!%CIProcessing 07703305178. Step 59:  100 percent completed.
!%CIProcessing 07703305178. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0025050166. Step 1:  13 percent completed.
!%CIProcessing 0025050166. Step 1:  100 percent completed.
!%CIProcessing 0025050166. Step 2:  100 percent completed.
!%CIProcessing 0025050166. Step 3:  100 percent completed.
!%CIProcessing 0025050166. Step 4:  100 percent completed.
!%CIProcessing 0025050166. Step 5:  100 percent completed.
!%CIProcessing 0025050166. Step 6:  100 percent completed.
!%CIProcessing 0025050166. Step 7:  100 percent completed.
!%CIProcessing 0025050166. Step 8:  100 percent completed.
!%CIProcessing 0025050166. Step 9:  100 percent completed.
!%CIProcessing 0025050166. Step 10:  100 percent completed.
!%CIProcessing 0025050166. Step 11:  100 percent completed.
!%CIProcessing 0025050166. Step 13:  100 percent completed.
!%CIProcessing 0025050166. Step 14:  100 percent completed.
!%CIProcessing 0025050166. Step 15:  100 percent completed.
!%CIProcessing 0025050166. Step 16:  100 percent completed.
!%CIProcessing 0025050166. Step 17:  100 percent completed.
!%CIProcessing 0025050166. Step 18:  100 percent completed.
!%CIProcessing 0025050166. Step 20:  100 percent completed.
!%CIProcessing 0025050166. Step 21:  100 percent completed.
!%CIProcessing 0025050166. Step 22:  100 percent completed.
!%CIProcessing 0025050166. Step 23:  100 percent completed.
!%CIProcessing 0025050166. Step 24:  100 percent completed.
!%CIProcessing 0025050166. Step 25:  100 percent completed.
!%CIProcessing 0025050166. Step 26:  100 percent completed.
!%CIProcessing 0025050166. Step 27:  100 percent completed.
!%CIProcessing 0025050166. Step 28:  100 percent completed.
!%CIProcessing 0025050166. Step 29:  100 percent completed.
!%CIProcessing 0025050166. Step 30:  100 percent completed.
!%CIProcessing 0025050166. Step 31:  100 percent completed.
!%CIProcessing 0025050166. Step 32:  100 percent completed.
!%CIProcessing 0025050166. Step 33:  100 percent completed.
!%CIProcessing 0025050166. Step 34:  100 percent completed.
!%CIProcessing 0025050166. Step 35:  100 percent completed.
!%CIProcessing 0025050166. Step 36:  100 percent completed.
!%CIProcessing 0025050166. Step 37:  100 percent completed.
!%CIProcessing 0025050166. Step 38:  100 percent completed.
!%CIProcessing 0025050166. Step 39:  100 percent completed.
!%CIProcessing 0025050166. Step 40:  100 percent completed.
!%CIProcessing 0025050166. Step 41:  100 percent completed.
!%CIProcessing 0025050166. Step 42:  100 percent completed.
!%CIProcessing 0025050166. Step 43:  100 percent completed.
!%CIProcessing 0025050166. Step 44:  100 percent completed.
!%CIProcessing 0025050166. Step 45:  100 percent completed.
!%CIProcessing 0025050166. Step 46:  100 percent completed.
!%CIProcessing 0025050166. Step 47:  100 percent completed.
!%CIProcessing 0025050166. Step 49:  100 percent completed.
!%CIProcessing 0025050166. Step 50:  100 percent completed.
!%CIProcessing 0025050166. Step 51:  100 percent completed.
!%CIProcessing 0025050166. Step 52:  100 percent completed.
!%CIProcessing 0025050166. Step 53:  100 percent completed.
!%CIProcessing 0025050166. Step 54:  100 percent completed.
!%CIProcessing 0025050166. Step 55:  100 percent completed.
!%CIProcessing 0025050166. Step 56:  100 percent completed.
!%CIProcessing 0025050166. Step 57:  100 percent completed.
!%CIProcessing 0025050166. Step 58:  100 percent completed.
!%CIProcessing 0025050166. Step 60:  100 percent completed.
!%CIProcessing 0025050166. Step 61:  100 percent completed.
!%CIProcessing 0025050166. Step 62:  100 percent completed.
!%CIProcessing 0025050166. Step 63:  100 percent completed.
!%CIProcessing 0025050166. Step 64:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 79238004000. Step 1:  42 percent completed.
!%CIProcessing 79238004000. Step 1:  100 percent completed.
!%CIProcessing 79238004000. Step 2:  100 percent completed.
!%CIProcessing 79238004000. Step 3:  100 percent completed.
!%CIProcessing 79238004000. Step 4:  100 percent completed.
!%CIProcessing 79238004000. Step 5:  100 percent completed.
!%CIProcessing 79238004000. Step 6:  100 percent completed.
!%CIProcessing 79238004000. Step 7:  100 percent completed.
!%CIProcessing 79238004000. Step 8:  100 percent completed.
!%CIProcessing 79238004000. Step 9:  100 percent completed.
!%CIProcessing 79238004000. Step 10:  100 percent completed.
!%CIProcessing 79238004000. Step 11:  100 percent completed.
!%CIProcessing 79238004000. Step 12:  100 percent completed.
!%CIProcessing 79238004000. Step 13:  100 percent completed.
!%CIProcessing 79238004000. Step 14:  100 percent completed.
!%CIProcessing 79238004000. Step 15:  100 percent completed.
!%CIProcessing 79238004000. Step 16:  100 percent completed.
!%CIProcessing 79238004000. Step 17:  100 percent completed.
!%CIProcessing 79238004000. Step 18:  100 percent completed.
!%CIProcessing 79238004000. Step 19:  100 percent completed.
!%CIProcessing 79238004000. Step 20:  100 percent completed.
!%CIProcessing 79238004000. Step 21:  100 percent completed.
!%CIProcessing 79238004000. Step 22:  100 percent completed.
!%CIProcessing 79238004000. Step 23:  100 percent completed.
!%CIProcessing 79238004000. Step 24:  100 percent completed.
!%CIProcessing 79238004000. Step 25:  100 percent completed.
!%CIProcessing 79238004000. Step 26:  100 percent completed.
!%CIProcessing 79238004000. Step 27:  100 percent completed.
!%CIProcessing 79238004000. Step 28:  100 percent completed.
!%CIProcessing 79238004000. Step 29:  100 percent completed.
!%CIProcessing 79238004000. Step 30:  100 percent completed.
!%CIProcessing 79238004000. Step 31:  100 percent completed.
!%CIProcessing 79238004000. Step 32:  100 percent completed.
!%CIProcessing 79238004000. Step 33:  100 percent completed.
!%CIProcessing 79238004000. Step 34:  100 percent completed.
!%CIProcessing 79238004000. Step 35:  100 percent completed.
!%CIProcessing 79238004000. Step 36:  100 percent completed.
!%CIProcessing 79238004000. Step 37:  100 percent completed.
!%CIProcessing 79238004000. Step 38:  100 percent completed.
!%CIProcessing 79238004000. Step 39:  100 percent completed.
!%CIProcessing 79238004000. Step 40:  100 percent completed.
!%CIProcessing 79238004000. Step 41:  100 percent completed.
!%CIProcessing 79238004000. Step 42:  100 percent completed.
!%CIProcessing 79238004000. Step 43:  100 percent completed.
!%CIProcessing 79238004000. Step 44:  100 percent completed.
!%CIProcessing 79238004000. Step 45:  100 percent completed.
!%CIProcessing 79238004000. Step 46:  100 percent completed.
!%CIProcessing 79238004000. Step 47:  100 percent completed.
!%CIProcessing 79238004000. Step 48:  100 percent completed.
!%CIProcessing 79238004000. Step 49:  100 percent completed.
!%CIProcessing 79238004000. Step 50:  100 percent completed.
!%CIProcessing 79238004000. Step 51:  100 percent completed.
!%CIProcessing 79238004000. Step 52:  100 percent completed.
!%CIProcessing 79238004000. Step 53:  100 percent completed.
!%CIProcessing 79238004000. Step 54:  100 percent completed.
!%CIProcessing 79238004000. Step 55:  100 percent completed.
!%CIProcessing 79238004000. Step 56:  100 percent completed.
!%CIProcessing 79238004000. Step 57:  100 percent completed.
!%CIProcessing 79238004000. Step 58:  100 percent completed.
!%CIProcessing 79238004000. Step 59:  100 percent completed.
!%CIProcessing 79238004000. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5304 
!Undo: added rec_id 10 type 5204 
!%CIProcessing interface data.
!%CIProcessing 0770440020. Step 1:  100 percent completed.
!%CIProcessing 0770440020. Step 2:  100 percent completed.
!%CIProcessing 0770440020. Step 3:  100 percent completed.
!%CIProcessing 0770440020. Step 4:  100 percent completed.
!%CIProcessing 0770440020. Step 5:  100 percent completed.
!%CIProcessing 0770440020. Step 6:  100 percent completed.
!%CIProcessing 0770440020. Step 7:  100 percent completed.
!%CIProcessing 0770440020. Step 8:  100 percent completed.
!%CIProcessing 0770440020. Step 9:  100 percent completed.
!%CIProcessing 0770440020. Step 10:  100 percent completed.
!%CIProcessing 0770440020. Step 11:  100 percent completed.
!%CIProcessing 0770440020. Step 12:  100 percent completed.
!%CIProcessing 0770440020. Step 13:  100 percent completed.
!%CIProcessing 0770440020. Step 14:  100 percent completed.
!%CIProcessing 0770440020. Step 15:  100 percent completed.
!%CIProcessing 0770440020. Step 16:  100 percent completed.
!%CIProcessing 0770440020. Step 17:  100 percent completed.
!%CIProcessing 0770440020. Step 18:  100 percent completed.
!%CIProcessing 0770440020. Step 19:  100 percent completed.
!%CIProcessing 0770440020. Step 20:  100 percent completed.
!%CIProcessing 0770440020. Step 21:  100 percent completed.
!%CIProcessing 0770440020. Step 22:  100 percent completed.
!%CIProcessing 0770440020. Step 23:  100 percent completed.
!%CIProcessing 0770440020. Step 24:  100 percent completed.
!%CIProcessing 0770440020. Step 25:  100 percent completed.
!%CIProcessing 0770440020. Step 26:  100 percent completed.
!%CIProcessing 0770440020. Step 27:  100 percent completed.
!%CIProcessing 0770440020. Step 28:  100 percent completed.
!%CIProcessing 0770440020. Step 29:  100 percent completed.
!%CIProcessing 0770440020. Step 30:  100 percent completed.
!%CIProcessing 0770440020. Step 31:  100 percent completed.
!%CIProcessing 0770440020. Step 32:  100 percent completed.
!%CIProcessing 0770440020. Step 33:  100 percent completed.
!%CIProcessing 0770440020. Step 34:  100 percent completed.
!%CIProcessing 0770440020. Step 35:  100 percent completed.
!%CIProcessing 0770440020. Step 36:  100 percent completed.
!%CIProcessing 0770440020. Step 37:  100 percent completed.
!%CIProcessing 0770440020. Step 38:  100 percent completed.
!%CIProcessing 0770440020. Step 39:  100 percent completed.
!%CIProcessing 0770440020. Step 40:  100 percent completed.
!%CIProcessing 0770440020. Step 41:  100 percent completed.
!%CIProcessing 0770440020. Step 42:  100 percent completed.
!%CIProcessing 0770440020. Step 43:  100 percent completed.
!%CIProcessing 0770440020. Step 44:  100 percent completed.
!%CIProcessing 0770440020. Step 45:  100 percent completed.
!%CIProcessing 0770440020. Step 46:  100 percent completed.
!%CIProcessing 0770440020. Step 47:  100 percent completed.
!%CIProcessing 0770440020. Step 48:  100 percent completed.
!%CIProcessing 0770440020. Step 49:  100 percent completed.
!%CIProcessing 0770440020. Step 50:  100 percent completed.
!%CIProcessing 0770440020. Step 51:  100 percent completed.
!%CIProcessing 0770440020. Step 52:  100 percent completed.
!%CIProcessing 0770440020. Step 53:  100 percent completed.
!%CIProcessing 0770440020. Step 54:  100 percent completed.
!%CIProcessing 0770440020. Step 55:  100 percent completed.
!%CIProcessing 0770440020. Step 56:  100 percent completed.
!%CIProcessing 0770440020. Step 57:  100 percent completed.
!%CIProcessing 0770440020. Step 58:  100 percent completed.
!%CIProcessing 0770440020. Step 59:  100 percent completed.
!%CIProcessing 0770440020. Step 60:  100 percent completed.
!%CWWARNING: Length unit set to MM according to STEP data
!Undo: added rec_id 12 type 5304 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5200 
!Undo: added rec_id -1 type 5208 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!Undo: added rec_id -1 type 5202 
!%CIMaterial UNKNOWN_MATERIAL was assigned to the part.
!Undo: added rec_id -1 type 5202 
!%CPSee the results of processing in ktm_250sx-f_2023.log
!ProgressBarDlg: Regen Started
!%CPWarning: Design intent is unclear. Use Geometry Checks command on the Tools Tab for more information.
!%CWWARNING: Feature creation resulted in overlapping part geometry.
!%CPWarning: Design intent is unclear. Use Geometry Checks command on the Tools Tab for more information.
!ProgressBarDlg: Regen Completed
< 2 0.916148 1486 0 0 773 1920 0 0 1080 13
!mem_use INCREASE Blocks 5098647, AppSize 132345529, SysSize 214698472
< 2 0.916148 1315 0 0 773 1920 0 0 1080 13
!MT_CUST - Applied settings for mode # 6 : MT Asm Design
!Command ProCmdInfoNmgrLightDlg was pushed from the software.
< 2 0.910222 1315 0 0 768 1920 0 0 1080 13
~ Close `nmgr_light_dlg` `nmgr_light_dlg`
~ Select `main_dlg_cur` `appl_casc`
~ Close `main_dlg_cur` `appl_casc`
~ Wheel `main_dlg_cur` `proe_win` 9 560 321 393216 0 1315 768 1920 1080 569376
~ Wheel `main_dlg_cur` `proe_win` 9 560 321 393216 0 1315 768 1920 1080 569400
~ Wheel `main_dlg_cur` `proe_win` 9 560 321 393216 0 1315 768 1920 1080 569421
~ Wheel `main_dlg_cur` `proe_win` 9 560 321 393216 0 1315 768 1920 1080 569443
~ Wheel `main_dlg_cur` `proe_win` 9 560 321 393216 0 1315 768 1920 1080 569471
~ Wheel `main_dlg_cur` `proe_win` 9 560 321 393216 0 1315 768 1920 1080 569500
~ Wheel `main_dlg_cur` `proe_win` 9 560 321 393216 0 1315 768 1920 1080 569555
~ Wheel `main_dlg_cur` `proe_win` 9 559 320 458752 512 1315 768 1920 1080 569942
~ Wheel `main_dlg_cur` `proe_win` 9 558 320 458752 512 1315 768 1920 1080 569997
~ Wheel `main_dlg_cur` `proe_win` 9 558 319 458752 1024 1315 768 1920 1080 570103
~ Wheel `main_dlg_cur` `proe_win` 9 557 317 393216 1536 1315 768 1920 1080 570267
~ Wheel `main_dlg_cur` `proe_win` 9 557 317 458752 0 1315 768 1920 1080 570596
~ Wheel `main_dlg_cur` `proe_win` 9 557 317 458752 0 1315 768 1920 1080 570620
~ Wheel `main_dlg_cur` `proe_win` 9 557 317 393216 0 1315 768 1920 1080 570642
~ Wheel `main_dlg_cur` `proe_win` 9 557 317 458752 0 1315 768 1920 1080 570667
~ Wheel `main_dlg_cur` `proe_win` 9 557 317 458752 0 1315 768 1920 1080 570690
~ Wheel `main_dlg_cur` `proe_win` 9 557 317 458752 0 1315 768 1920 1080 571200
~ Wheel `main_dlg_cur` `proe_win` 9 557 317 458752 0 1315 768 1920 1080 571245
~ Wheel `main_dlg_cur` `proe_win` 9 557 317 458752 0 1315 768 1920 1080 571267
~ Wheel `main_dlg_cur` `proe_win` 9 557 317 458752 0 1315 768 1920 1080 571297
~ Wheel `main_dlg_cur` `proe_win` 9 557 317 458752 0 1315 768 1920 1080 571346
~ Wheel `main_dlg_cur` `proe_win` 9 567 328 393216 1024 1315 768 1920 1080 571826
~ Wheel `main_dlg_cur` `proe_win` 9 568 329 458752 1536 1315 768 1920 1080 572002
~ Wheel `main_dlg_cur` `proe_win` 9 568 329 458752 0 1315 768 1920 1080 572068
~ Wheel `main_dlg_cur` `proe_win` 9 568 329 458752 0 1315 768 1920 1080 572112
~ Wheel `main_dlg_cur` `proe_win` 9 587 338 458752 1024 1315 768 1920 1080 572440
~ Wheel `main_dlg_cur` `proe_win` 9 587 338 458752 0 1315 768 1920 1080 572510
~ Wheel `main_dlg_cur` `proe_win` 9 624 367 458752 1024 1315 768 1920 1080 572855
~ Wheel `main_dlg_cur` `proe_win` 9 620 367 458752 0 1315 768 1920 1080 572877
~ Wheel `main_dlg_cur` `proe_win` 9 619 367 458752 512 1315 768 1920 1080 572893
~ Wheel `main_dlg_cur` `proe_win` 9 606 363 458752 1536 1315 768 1920 1080 572919
~ Wheel `main_dlg_cur` `proe_win` 9 600 362 458752 1536 1315 768 1920 1080 572945
~ Wheel `main_dlg_cur` `proe_win` 9 597 362 458752 512 1315 768 1920 1080 572996
~ Wheel `main_dlg_cur` `proe_win` 9 595 361 458752 1536 1315 768 1920 1080 573597
~ Wheel `main_dlg_cur` `proe_win` 9 592 343 393216 0 1315 768 1920 1080 574011
~ Wheel `main_dlg_cur` `proe_win` 9 591 343 393216 0 1315 768 1920 1080 574166
~ MButtonArm `main_dlg_cur` `proe_win` 9 591 343 0 2 1315 768 1920 1080 574287
~ Move `main_dlg_cur` `proe_win` 9 591 342 0 1026 1315 768 1920 1080 574299
~ Move `main_dlg_cur` `proe_win` 9 591 341 0 1026 1315 768 1920 1080 574310
~ Move `main_dlg_cur` `proe_win` 9 591 340 0 1026 1315 768 1920 1080 574326
~ Move `main_dlg_cur` `proe_win` 9 591 339 0 1026 1315 768 1920 1080 574333
~ Move `main_dlg_cur` `proe_win` 9 592 339 0 514 1315 768 1920 1080 574336
~ Move `main_dlg_cur` `proe_win` 9 592 338 0 1026 1315 768 1920 1080 574344
~ Move `main_dlg_cur` `proe_win` 9 592 337 0 1026 1315 768 1920 1080 574351
~ Move `main_dlg_cur` `proe_win` 9 592 336 0 1026 1315 768 1920 1080 574356
~ Move `main_dlg_cur` `proe_win` 9 592 335 0 1026 1315 768 1920 1080 574368
~ Move `main_dlg_cur` `proe_win` 9 592 334 0 1026 1315 768 1920 1080 574375
~ Move `main_dlg_cur` `proe_win` 9 593 334 0 514 1315 768 1920 1080 574380
~ Move `main_dlg_cur` `proe_win` 9 593 333 0 1026 1315 768 1920 1080 574391
~ Move `main_dlg_cur` `proe_win` 9 593 332 0 1026 1315 768 1920 1080 574400
~ Move `main_dlg_cur` `proe_win` 9 594 332 0 514 1315 768 1920 1080 574406
~ Move `main_dlg_cur` `proe_win` 9 594 331 0 1026 1315 768 1920 1080 574411
~ Move `main_dlg_cur` `proe_win` 9 595 331 0 514 1315 768 1920 1080 574419
~ Move `main_dlg_cur` `proe_win` 9 595 330 0 1026 1315 768 1920 1080 574425
~ Move `main_dlg_cur` `proe_win` 9 595 329 0 1026 1315 768 1920 1080 574434
~ Move `main_dlg_cur` `proe_win` 9 596 329 0 514 1315 768 1920 1080 574449
~ Move `main_dlg_cur` `proe_win` 9 596 328 0 1026 1315 768 1920 1080 574453
~ Move `main_dlg_cur` `proe_win` 9 596 327 0 1026 1315 768 1920 1080 574465
~ Move `main_dlg_cur` `proe_win` 9 597 327 0 514 1315 768 1920 1080 574474
~ Move `main_dlg_cur` `proe_win` 9 597 326 0 1026 1315 768 1920 1080 574507
~ Move `main_dlg_cur` `proe_win` 9 597 325 0 1026 1315 768 1920 1080 574531
~ Move `main_dlg_cur` `proe_win` 9 598 325 0 514 1315 768 1920 1080 574534
~ Move `main_dlg_cur` `proe_win` 9 599 325 0 514 1315 768 1920 1080 574547
~ Move `main_dlg_cur` `proe_win` 9 599 324 0 1026 1315 768 1920 1080 574553
~ Move `main_dlg_cur` `proe_win` 9 600 324 0 514 1315 768 1920 1080 574667
~ Move `main_dlg_cur` `proe_win` 9 601 324 0 514 1315 768 1920 1080 574687
~ Move `main_dlg_cur` `proe_win` 9 602 324 0 514 1315 768 1920 1080 574700
~ Move `main_dlg_cur` `proe_win` 9 602 325 0 1026 1315 768 1920 1080 574720
~ Move `main_dlg_cur` `proe_win` 9 603 325 0 514 1315 768 1920 1080 574727
~ Move `main_dlg_cur` `proe_win` 9 603 326 0 1026 1315 768 1920 1080 574730
~ Move `main_dlg_cur` `proe_win` 9 603 327 0 1026 1315 768 1920 1080 574742
~ Move `main_dlg_cur` `proe_win` 9 603 328 0 1026 1315 768 1920 1080 574748
~ Move `main_dlg_cur` `proe_win` 9 604 328 0 514 1315 768 1920 1080 574752
~ Move `main_dlg_cur` `proe_win` 9 604 329 0 1026 1315 768 1920 1080 574760
~ Move `main_dlg_cur` `proe_win` 9 604 330 0 1026 1315 768 1920 1080 574764
~ Move `main_dlg_cur` `proe_win` 9 604 331 0 1026 1315 768 1920 1080 574774
~ Move `main_dlg_cur` `proe_win` 9 604 332 0 1026 1315 768 1920 1080 574779
~ Move `main_dlg_cur` `proe_win` 9 604 333 0 1026 1315 768 1920 1080 574784
~ Move `main_dlg_cur` `proe_win` 9 604 334 0 1026 1315 768 1920 1080 574789
~ Move `main_dlg_cur` `proe_win` 9 604 335 0 1026 1315 768 1920 1080 574793
~ Move `main_dlg_cur` `proe_win` 9 604 336 0 1026 1315 768 1920 1080 574801
~ Move `main_dlg_cur` `proe_win` 9 604 337 0 1026 1315 768 1920 1080 574806
~ Move `main_dlg_cur` `proe_win` 9 604 338 0 1026 1315 768 1920 1080 574811
~ Move `main_dlg_cur` `proe_win` 9 604 339 0 1026 1315 768 1920 1080 574821
~ Move `main_dlg_cur` `proe_win` 9 604 340 0 1026 1315 768 1920 1080 574827
~ Move `main_dlg_cur` `proe_win` 9 604 341 0 1026 1315 768 1920 1080 574842
~ Move `main_dlg_cur` `proe_win` 9 604 342 0 1026 1315 768 1920 1080 574851
~ Move `main_dlg_cur` `proe_win` 9 604 343 0 1026 1315 768 1920 1080 574868
~ MButtonDisarm `main_dlg_cur` `proe_win` 9 604 343 0 0 1315 768 1920 1080 575081
~ Move `main_dlg_cur` `proe_win` 9 692 339 67108864 1536 1315 768 1920 1080 575911
~ MButtonArm `main_dlg_cur` `proe_win` 9 703 338 67108864 2 1315 768 1920 1080 576005
~ Move `main_dlg_cur` `proe_win` 9 705 337 67108864 1538 1315 768 1920 1080 576005
~ Move `main_dlg_cur` `proe_win` 9 706 336 67108864 1538 1315 768 1920 1080 576012
~ Move `main_dlg_cur` `proe_win` 9 707 336 67108864 514 1315 768 1920 1080 576014
~ Move `main_dlg_cur` `proe_win` 9 708 336 67108864 514 1315 768 1920 1080 576017
~ Move `main_dlg_cur` `proe_win` 9 709 336 67108864 514 1315 768 1920 1080 576024
~ Move `main_dlg_cur` `proe_win` 9 710 336 67108864 514 1315 768 1920 1080 576027
~ Move `main_dlg_cur` `proe_win` 9 713 334 67108864 1538 1315 768 1920 1080 576037
~ Move `main_dlg_cur` `proe_win` 9 714 334 67108864 514 1315 768 1920 1080 576042
~ Move `main_dlg_cur` `proe_win` 9 717 333 67108864 1538 1315 768 1920 1080 576049
~ Move `main_dlg_cur` `proe_win` 9 718 333 67108864 514 1315 768 1920 1080 576052
~ Move `main_dlg_cur` `proe_win` 9 720 332 67108864 1538 1315 768 1920 1080 576058
~ Move `main_dlg_cur` `proe_win` 9 722 332 67108864 514 1315 768 1920 1080 576064
~ Move `main_dlg_cur` `proe_win` 9 723 331 67108864 1538 1315 768 1920 1080 576068
~ Move `main_dlg_cur` `proe_win` 9 725 331 67108864 514 1315 768 1920 1080 576071
~ Move `main_dlg_cur` `proe_win` 9 727 331 67108864 514 1315 768 1920 1080 576075
~ Move `main_dlg_cur` `proe_win` 9 728 331 67108864 514 1315 768 1920 1080 576080
~ Move `main_dlg_cur` `proe_win` 9 729 331 67108864 514 1315 768 1920 1080 576083
~ Move `main_dlg_cur` `proe_win` 9 730 331 67108864 514 1315 768 1920 1080 576085
~ Move `main_dlg_cur` `proe_win` 9 732 330 67108864 1538 1315 768 1920 1080 576091
~ Move `main_dlg_cur` `proe_win` 9 733 330 67108864 514 1315 768 1920 1080 576095
~ Move `main_dlg_cur` `proe_win` 9 734 330 67108864 514 1315 768 1920 1080 576098
~ Move `main_dlg_cur` `proe_win` 9 735 330 67108864 514 1315 768 1920 1080 576101
~ Move `main_dlg_cur` `proe_win` 9 736 329 67108864 1538 1315 768 1920 1080 576105
~ Move `main_dlg_cur` `proe_win` 9 737 329 67108864 514 1315 768 1920 1080 576108
~ Move `main_dlg_cur` `proe_win` 9 738 329 67108864 514 1315 768 1920 1080 576113
~ Move `main_dlg_cur` `proe_win` 9 739 329 67108864 514 1315 768 1920 1080 576116
~ Move `main_dlg_cur` `proe_win` 9 740 329 67108864 514 1315 768 1920 1080 576119
~ Move `main_dlg_cur` `proe_win` 9 742 329 67108864 514 1315 768 1920 1080 576125
~ Move `main_dlg_cur` `proe_win` 9 743 329 67108864 514 1315 768 1920 1080 576129
~ Move `main_dlg_cur` `proe_win` 9 744 329 67108864 514 1315 768 1920 1080 576132
~ Move `main_dlg_cur` `proe_win` 9 745 329 67108864 514 1315 768 1920 1080 576135
~ Move `main_dlg_cur` `proe_win` 9 746 329 67108864 514 1315 768 1920 1080 576138
~ Move `main_dlg_cur` `proe_win` 9 747 329 67108864 514 1315 768 1920 1080 576141
~ Move `main_dlg_cur` `proe_win` 9 748 329 67108864 514 1315 768 1920 1080 576147
~ Move `main_dlg_cur` `proe_win` 9 749 329 67108864 514 1315 768 1920 1080 576150
~ Move `main_dlg_cur` `proe_win` 9 750 329 67108864 514 1315 768 1920 1080 576153
~ Move `main_dlg_cur` `proe_win` 9 750 328 67108864 1026 1315 768 1920 1080 576156
~ Move `main_dlg_cur` `proe_win` 9 751 328 67108864 514 1315 768 1920 1080 576161
~ Move `main_dlg_cur` `proe_win` 9 752 328 67108864 514 1315 768 1920 1080 576164
~ Move `main_dlg_cur` `proe_win` 9 753 328 67108864 514 1315 768 1920 1080 576175
~ Move `main_dlg_cur` `proe_win` 9 754 328 67108864 514 1315 768 1920 1080 576180
~ Move `main_dlg_cur` `proe_win` 9 755 328 67108864 514 1315 768 1920 1080 576186
~ Move `main_dlg_cur` `proe_win` 9 756 328 67108864 514 1315 768 1920 1080 576197
~ Move `main_dlg_cur` `proe_win` 9 757 328 67108864 514 1315 768 1920 1080 576203
~ Move `main_dlg_cur` `proe_win` 9 758 328 67108864 514 1315 768 1920 1080 576212
~ Move `main_dlg_cur` `proe_win` 9 759 328 67108864 514 1315 768 1920 1080 576218
~ Move `main_dlg_cur` `proe_win` 9 759 327 67108864 1026 1315 768 1920 1080 576225
~ Move `main_dlg_cur` `proe_win` 9 760 327 67108864 514 1315 768 1920 1080 576229
~ Move `main_dlg_cur` `proe_win` 9 761 327 67108864 514 1315 768 1920 1080 576233
~ Move `main_dlg_cur` `proe_win` 9 762 327 67108864 514 1315 768 1920 1080 576238
~ Move `main_dlg_cur` `proe_win` 9 763 327 67108864 514 1315 768 1920 1080 576249
~ Move `main_dlg_cur` `proe_win` 9 764 327 67108864 514 1315 768 1920 1080 576257
~ Move `main_dlg_cur` `proe_win` 9 765 327 67108864 514 1315 768 1920 1080 576272
~ Move `main_dlg_cur` `proe_win` 9 766 327 67108864 514 1315 768 1920 1080 576351
~ Move `main_dlg_cur` `proe_win` 9 767 327 67108864 514 1315 768 1920 1080 576362
~ Move `main_dlg_cur` `proe_win` 9 768 327 67108864 514 1315 768 1920 1080 576375
~ Move `main_dlg_cur` `proe_win` 9 769 327 67108864 514 1315 768 1920 1080 576380
~ Move `main_dlg_cur` `proe_win` 9 770 327 67108864 514 1315 768 1920 1080 576388
~ Move `main_dlg_cur` `proe_win` 9 771 327 67108864 514 1315 768 1920 1080 576393
~ Move `main_dlg_cur` `proe_win` 9 772 327 67108864 514 1315 768 1920 1080 576398
~ Move `main_dlg_cur` `proe_win` 9 773 327 67108864 514 1315 768 1920 1080 576406
~ Move `main_dlg_cur` `proe_win` 9 774 327 67108864 514 1315 768 1920 1080 576410
~ Move `main_dlg_cur` `proe_win` 9 775 327 67108864 514 1315 768 1920 1080 576421
~ Move `main_dlg_cur` `proe_win` 9 776 327 67108864 514 1315 768 1920 1080 576426
~ Move `main_dlg_cur` `proe_win` 9 776 326 67108864 1026 1315 768 1920 1080 576432
~ Move `main_dlg_cur` `proe_win` 9 777 326 67108864 514 1315 768 1920 1080 576434
~ Move `main_dlg_cur` `proe_win` 9 778 326 67108864 514 1315 768 1920 1080 576448
~ Move `main_dlg_cur` `proe_win` 9 779 326 67108864 514 1315 768 1920 1080 576458
~ Move `main_dlg_cur` `proe_win` 9 780 326 67108864 514 1315 768 1920 1080 576475
~ Move `main_dlg_cur` `proe_win` 9 781 326 67108864 514 1315 768 1920 1080 576483
~ Move `main_dlg_cur` `proe_win` 9 782 326 67108864 514 1315 768 1920 1080 576487
~ Move `main_dlg_cur` `proe_win` 9 783 326 67108864 514 1315 768 1920 1080 576497
~ Move `main_dlg_cur` `proe_win` 9 784 326 67108864 514 1315 768 1920 1080 576501
~ Move `main_dlg_cur` `proe_win` 9 785 326 67108864 514 1315 768 1920 1080 576508
~ Move `main_dlg_cur` `proe_win` 9 786 326 67108864 514 1315 768 1920 1080 576512
~ Move `main_dlg_cur` `proe_win` 9 787 326 67108864 514 1315 768 1920 1080 576514
~ Move `main_dlg_cur` `proe_win` 9 788 325 67108864 1538 1315 768 1920 1080 576520
~ Move `main_dlg_cur` `proe_win` 9 789 325 67108864 514 1315 768 1920 1080 576524
~ Move `main_dlg_cur` `proe_win` 9 790 325 67108864 514 1315 768 1920 1080 576529
~ Move `main_dlg_cur` `proe_win` 9 791 325 67108864 514 1315 768 1920 1080 576531
~ Move `main_dlg_cur` `proe_win` 9 793 325 67108864 514 1315 768 1920 1080 576538
~ Move `main_dlg_cur` `proe_win` 9 794 325 67108864 514 1315 768 1920 1080 576544
~ Move `main_dlg_cur` `proe_win` 9 795 325 67108864 514 1315 768 1920 1080 576547
~ Move `main_dlg_cur` `proe_win` 9 796 324 67108864 1538 1315 768 1920 1080 576550
~ Move `main_dlg_cur` `proe_win` 9 797 324 67108864 514 1315 768 1920 1080 576555
~ Move `main_dlg_cur` `proe_win` 9 798 324 67108864 514 1315 768 1920 1080 576559
~ Move `main_dlg_cur` `proe_win` 9 799 324 67108864 514 1315 768 1920 1080 576562
~ Move `main_dlg_cur` `proe_win` 9 800 324 67108864 514 1315 768 1920 1080 576567
~ Move `main_dlg_cur` `proe_win` 9 801 324 67108864 514 1315 768 1920 1080 576571
~ Move `main_dlg_cur` `proe_win` 9 802 324 67108864 514 1315 768 1920 1080 576576
~ Move `main_dlg_cur` `proe_win` 9 803 324 67108864 514 1315 768 1920 1080 576580
~ Move `main_dlg_cur` `proe_win` 9 804 324 67108864 514 1315 768 1920 1080 576583
~ Move `main_dlg_cur` `proe_win` 9 805 324 67108864 514 1315 768 1920 1080 576588
~ Move `main_dlg_cur` `proe_win` 9 806 324 67108864 514 1315 768 1920 1080 576593
~ Move `main_dlg_cur` `proe_win` 9 807 324 67108864 514 1315 768 1920 1080 576597
~ Move `main_dlg_cur` `proe_win` 9 808 324 67108864 514 1315 768 1920 1080 576602
~ Move `main_dlg_cur` `proe_win` 9 809 324 67108864 514 1315 768 1920 1080 576604
~ Move `main_dlg_cur` `proe_win` 9 810 324 67108864 514 1315 768 1920 1080 576610
~ Move `main_dlg_cur` `proe_win` 9 811 324 67108864 514 1315 768 1920 1080 576614
~ Move `main_dlg_cur` `proe_win` 9 812 324 67108864 514 1315 768 1920 1080 576621
~ Move `main_dlg_cur` `proe_win` 9 813 324 67108864 514 1315 768 1920 1080 576626
~ Move `main_dlg_cur` `proe_win` 9 814 324 67108864 514 1315 768 1920 1080 576628
~ Move `main_dlg_cur` `proe_win` 9 815 324 67108864 514 1315 768 1920 1080 576637
~ Move `main_dlg_cur` `proe_win` 9 816 324 67108864 514 1315 768 1920 1080 576642
~ Move `main_dlg_cur` `proe_win` 9 817 324 67108864 514 1315 768 1920 1080 576650
~ Move `main_dlg_cur` `proe_win` 9 817 325 67108864 1026 1315 768 1920 1080 576655
~ Move `main_dlg_cur` `proe_win` 9 818 325 67108864 514 1315 768 1920 1080 576659
~ Move `main_dlg_cur` `proe_win` 9 819 325 67108864 514 1315 768 1920 1080 576663
~ Move `main_dlg_cur` `proe_win` 9 819 326 67108864 1026 1315 768 1920 1080 576666
~ Move `main_dlg_cur` `proe_win` 9 820 326 67108864 514 1315 768 1920 1080 576673
~ Move `main_dlg_cur` `proe_win` 9 820 327 67108864 1026 1315 768 1920 1080 576678
~ Move `main_dlg_cur` `proe_win` 9 821 327 67108864 514 1315 768 1920 1080 576680
~ Move `main_dlg_cur` `proe_win` 9 821 328 67108864 1026 1315 768 1920 1080 576683
~ Move `main_dlg_cur` `proe_win` 9 822 328 67108864 514 1315 768 1920 1080 576687
~ Move `main_dlg_cur` `proe_win` 9 823 329 67108864 1538 1315 768 1920 1080 576692
~ Move `main_dlg_cur` `proe_win` 9 823 330 67108864 1026 1315 768 1920 1080 576697
~ Move `main_dlg_cur` `proe_win` 9 824 330 67108864 514 1315 768 1920 1080 576701
~ Move `main_dlg_cur` `proe_win` 9 824 331 67108864 1026 1315 768 1920 1080 576705
~ Move `main_dlg_cur` `proe_win` 9 825 332 67108864 1538 1315 768 1920 1080 576708
~ Move `main_dlg_cur` `proe_win` 9 825 333 67108864 1026 1315 768 1920 1080 576711
~ Move `main_dlg_cur` `proe_win` 9 826 333 67108864 514 1315 768 1920 1080 576714
~ Move `main_dlg_cur` `proe_win` 9 826 334 67108864 1026 1315 768 1920 1080 576718
~ Move `main_dlg_cur` `proe_win` 9 827 335 67108864 1538 1315 768 1920 1080 576722
~ Move `main_dlg_cur` `proe_win` 9 828 335 67108864 514 1315 768 1920 1080 576726
~ Move `main_dlg_cur` `proe_win` 9 828 336 67108864 1026 1315 768 1920 1080 576729
~ Move `main_dlg_cur` `proe_win` 9 828 337 67108864 1026 1315 768 1920 1080 576732
~ Move `main_dlg_cur` `proe_win` 9 829 338 67108864 1538 1315 768 1920 1080 576738
~ Move `main_dlg_cur` `proe_win` 9 830 338 67108864 514 1315 768 1920 1080 576743
~ Move `main_dlg_cur` `proe_win` 9 830 339 67108864 1026 1315 768 1920 1080 576745
~ Move `main_dlg_cur` `proe_win` 9 830 340 67108864 1026 1315 768 1920 1080 576749
~ Move `main_dlg_cur` `proe_win` 9 831 341 67108864 1538 1315 768 1920 1080 576755
~ Move `main_dlg_cur` `proe_win` 9 831 342 67108864 1026 1315 768 1920 1080 576760
~ Move `main_dlg_cur` `proe_win` 9 831 343 67108864 1026 1315 768 1920 1080 576764
~ Move `main_dlg_cur` `proe_win` 9 832 343 67108864 514 1315 768 1920 1080 576767
~ Move `main_dlg_cur` `proe_win` 9 832 344 67108864 1026 1315 768 1920 1080 576772
~ Move `main_dlg_cur` `proe_win` 9 833 345 67108864 1538 1315 768 1920 1080 576776
~ Move `main_dlg_cur` `proe_win` 9 833 346 67108864 1026 1315 768 1920 1080 576783
~ Move `main_dlg_cur` `proe_win` 9 833 347 67108864 1026 1315 768 1920 1080 576787
~ Move `main_dlg_cur` `proe_win` 9 833 348 67108864 1026 1315 768 1920 1080 576791
~ Move `main_dlg_cur` `proe_win` 9 833 349 67108864 1026 1315 768 1920 1080 576798
~ Move `main_dlg_cur` `proe_win` 9 833 350 67108864 1026 1315 768 1920 1080 576802
~ Move `main_dlg_cur` `proe_win` 9 834 350 67108864 514 1315 768 1920 1080 576805
~ Move `main_dlg_cur` `proe_win` 9 834 351 67108864 1026 1315 768 1920 1080 576810
~ Move `main_dlg_cur` `proe_win` 9 834 352 67108864 1026 1315 768 1920 1080 576813
~ Move `main_dlg_cur` `proe_win` 9 834 353 67108864 1026 1315 768 1920 1080 576816
~ Move `main_dlg_cur` `proe_win` 9 835 353 67108864 514 1315 768 1920 1080 576822
~ Move `main_dlg_cur` `proe_win` 9 835 354 67108864 1026 1315 768 1920 1080 576825
~ Move `main_dlg_cur` `proe_win` 9 835 355 67108864 1026 1315 768 1920 1080 576828
~ Move `main_dlg_cur` `proe_win` 9 835 356 67108864 1026 1315 768 1920 1080 576836
~ Move `main_dlg_cur` `proe_win` 9 835 357 67108864 1026 1315 768 1920 1080 576841
~ Move `main_dlg_cur` `proe_win` 9 835 358 67108864 1026 1315 768 1920 1080 576845
~ Move `main_dlg_cur` `proe_win` 9 836 358 67108864 514 1315 768 1920 1080 576848
~ Move `main_dlg_cur` `proe_win` 9 836 359 67108864 1026 1315 768 1920 1080 576855
~ Move `main_dlg_cur` `proe_win` 9 836 360 67108864 1026 1315 768 1920 1080 576861
~ Move `main_dlg_cur` `proe_win` 9 836 361 67108864 1026 1315 768 1920 1080 576872
~ Move `main_dlg_cur` `proe_win` 9 836 362 67108864 1026 1315 768 1920 1080 576880
~ Move `main_dlg_cur` `proe_win` 9 836 363 67108864 1026 1315 768 1920 1080 576903
~ Move `main_dlg_cur` `proe_win` 9 836 364 67108864 1026 1315 768 1920 1080 576921
~ Move `main_dlg_cur` `proe_win` 9 836 365 67108864 1026 1315 768 1920 1080 576935
~ Move `main_dlg_cur` `proe_win` 9 836 366 67108864 1026 1315 768 1920 1080 576955
~ Move `main_dlg_cur` `proe_win` 9 836 367 67108864 1026 1315 768 1920 1080 576965
~ Move `main_dlg_cur` `proe_win` 9 836 368 67108864 1026 1315 768 1920 1080 576979
~ Move `main_dlg_cur` `proe_win` 9 835 369 67108864 1538 1315 768 1920 1080 576985
~ Move `main_dlg_cur` `proe_win` 9 835 370 67108864 1026 1315 768 1920 1080 576993
~ Move `main_dlg_cur` `proe_win` 9 834 370 67108864 514 1315 768 1920 1080 576996
~ Move `main_dlg_cur` `proe_win` 9 834 371 67108864 1026 1315 768 1920 1080 577007
~ Move `main_dlg_cur` `proe_win` 9 833 371 67108864 514 1315 768 1920 1080 577010
~ Move `main_dlg_cur` `proe_win` 9 832 372 67108864 1538 1315 768 1920 1080 577014
~ Move `main_dlg_cur` `proe_win` 9 831 372 67108864 514 1315 768 1920 1080 577024
~ Move `main_dlg_cur` `proe_win` 9 830 372 67108864 514 1315 768 1920 1080 577027
~ Move `main_dlg_cur` `proe_win` 9 830 373 67108864 1026 1315 768 1920 1080 577030
~ Move `main_dlg_cur` `proe_win` 9 829 373 67108864 514 1315 768 1920 1080 577033
~ Move `main_dlg_cur` `proe_win` 9 829 374 67108864 1026 1315 768 1920 1080 577035
~ Move `main_dlg_cur` `proe_win` 9 828 374 67108864 514 1315 768 1920 1080 577039
~ Move `main_dlg_cur` `proe_win` 9 826 375 67108864 1538 1315 768 1920 1080 577044
~ Move `main_dlg_cur` `proe_win` 9 825 375 67108864 514 1315 768 1920 1080 577047
~ Move `main_dlg_cur` `proe_win` 9 824 375 67108864 514 1315 768 1920 1080 577050
~ Move `main_dlg_cur` `proe_win` 9 823 375 67108864 514 1315 768 1920 1080 577054
~ Move `main_dlg_cur` `proe_win` 9 822 375 67108864 514 1315 768 1920 1080 577057
~ Move `main_dlg_cur` `proe_win` 9 821 375 67108864 514 1315 768 1920 1080 577060
~ Move `main_dlg_cur` `proe_win` 9 820 376 67108864 1538 1315 768 1920 1080 577063
~ Move `main_dlg_cur` `proe_win` 9 819 376 67108864 514 1315 768 1920 1080 577066
~ Move `main_dlg_cur` `proe_win` 9 818 376 67108864 514 1315 768 1920 1080 577070
~ Move `main_dlg_cur` `proe_win` 9 816 377 67108864 1538 1315 768 1920 1080 577072
~ Move `main_dlg_cur` `proe_win` 9 815 377 67108864 514 1315 768 1920 1080 577076
~ Move `main_dlg_cur` `proe_win` 9 813 377 67108864 514 1315 768 1920 1080 577080
~ Move `main_dlg_cur` `proe_win` 9 812 377 67108864 514 1315 768 1920 1080 577083
~ Move `main_dlg_cur` `proe_win` 9 810 377 67108864 514 1315 768 1920 1080 577086
~ Move `main_dlg_cur` `proe_win` 9 809 378 67108864 1538 1315 768 1920 1080 577089
~ Move `main_dlg_cur` `proe_win` 9 808 378 67108864 514 1315 768 1920 1080 577092
~ Move `main_dlg_cur` `proe_win` 9 806 378 67108864 514 1315 768 1920 1080 577094
~ Move `main_dlg_cur` `proe_win` 9 805 378 67108864 514 1315 768 1920 1080 577098
~ Move `main_dlg_cur` `proe_win` 9 802 379 67108864 1538 1315 768 1920 1080 577103
~ Move `main_dlg_cur` `proe_win` 9 801 379 67108864 514 1315 768 1920 1080 577106
~ Move `main_dlg_cur` `proe_win` 9 800 379 67108864 514 1315 768 1920 1080 577109
~ Move `main_dlg_cur` `proe_win` 9 797 379 67108864 514 1315 768 1920 1080 577112
~ Move `main_dlg_cur` `proe_win` 9 795 379 67108864 514 1315 768 1920 1080 577117
~ Move `main_dlg_cur` `proe_win` 9 793 379 67108864 514 1315 768 1920 1080 577121
~ Move `main_dlg_cur` `proe_win` 9 792 379 67108864 514 1315 768 1920 1080 577124
~ Move `main_dlg_cur` `proe_win` 9 790 379 67108864 514 1315 768 1920 1080 577127
~ Move `main_dlg_cur` `proe_win` 9 789 379 67108864 514 1315 768 1920 1080 577130
~ Move `main_dlg_cur` `proe_win` 9 787 379 67108864 514 1315 768 1920 1080 577135
~ Move `main_dlg_cur` `proe_win` 9 785 379 67108864 514 1315 768 1920 1080 577138
~ Move `main_dlg_cur` `proe_win` 9 784 379 67108864 514 1315 768 1920 1080 577140
~ Move `main_dlg_cur` `proe_win` 9 782 379 67108864 514 1315 768 1920 1080 577144
~ Move `main_dlg_cur` `proe_win` 9 780 379 67108864 514 1315 768 1920 1080 577147
~ Move `main_dlg_cur` `proe_win` 9 779 379 67108864 514 1315 768 1920 1080 577151
~ Move `main_dlg_cur` `proe_win` 9 777 379 67108864 514 1315 768 1920 1080 577154
~ Move `main_dlg_cur` `proe_win` 9 775 379 67108864 514 1315 768 1920 1080 577157
~ Move `main_dlg_cur` `proe_win` 9 773 379 67108864 514 1315 768 1920 1080 577162
~ Move `main_dlg_cur` `proe_win` 9 772 379 67108864 514 1315 768 1920 1080 577165
~ Move `main_dlg_cur` `proe_win` 9 771 379 67108864 514 1315 768 1920 1080 577167
~ Move `main_dlg_cur` `proe_win` 9 770 379 67108864 514 1315 768 1920 1080 577170
~ Move `main_dlg_cur` `proe_win` 9 769 379 67108864 514 1315 768 1920 1080 577176
~ Move `main_dlg_cur` `proe_win` 9 765 379 67108864 514 1315 768 1920 1080 577181
~ Move `main_dlg_cur` `proe_win` 9 764 379 67108864 514 1315 768 1920 1080 577185
~ Move `main_dlg_cur` `proe_win` 9 763 379 67108864 514 1315 768 1920 1080 577188
~ Move `main_dlg_cur` `proe_win` 9 762 378 67108864 1538 1315 768 1920 1080 577191
~ Move `main_dlg_cur` `proe_win` 9 760 378 67108864 514 1315 768 1920 1080 577194
~ Move `main_dlg_cur` `proe_win` 9 759 378 67108864 514 1315 768 1920 1080 577197
~ Move `main_dlg_cur` `proe_win` 9 758 378 67108864 514 1315 768 1920 1080 577200
~ Move `main_dlg_cur` `proe_win` 9 757 378 67108864 514 1315 768 1920 1080 577205
~ Move `main_dlg_cur` `proe_win` 9 755 378 67108864 514 1315 768 1920 1080 577210
~ Move `main_dlg_cur` `proe_win` 9 753 377 67108864 1538 1315 768 1920 1080 577213
~ Move `main_dlg_cur` `proe_win` 9 752 377 67108864 514 1315 768 1920 1080 577217
~ Move `main_dlg_cur` `proe_win` 9 751 376 67108864 1538 1315 768 1920 1080 577220
~ Move `main_dlg_cur` `proe_win` 9 750 376 67108864 514 1315 768 1920 1080 577223
~ Move `main_dlg_cur` `proe_win` 9 749 376 67108864 514 1315 768 1920 1080 577226
~ Move `main_dlg_cur` `proe_win` 9 748 376 67108864 514 1315 768 1920 1080 577229
~ Move `main_dlg_cur` `proe_win` 9 747 376 67108864 514 1315 768 1920 1080 577232
~ Move `main_dlg_cur` `proe_win` 9 746 376 67108864 514 1315 768 1920 1080 577237
~ Move `main_dlg_cur` `proe_win` 9 744 375 67108864 1538 1315 768 1920 1080 577241
~ Move `main_dlg_cur` `proe_win` 9 742 375 67108864 514 1315 768 1920 1080 577246
~ Move `main_dlg_cur` `proe_win` 9 741 374 67108864 1538 1315 768 1920 1080 577249
~ Move `main_dlg_cur` `proe_win` 9 740 374 67108864 514 1315 768 1920 1080 577252
~ Move `main_dlg_cur` `proe_win` 9 738 373 67108864 1538 1315 768 1920 1080 577255
~ Move `main_dlg_cur` `proe_win` 9 737 373 67108864 514 1315 768 1920 1080 577259
~ Move `main_dlg_cur` `proe_win` 9 736 373 67108864 514 1315 768 1920 1080 577261
~ Move `main_dlg_cur` `proe_win` 9 735 373 67108864 514 1315 768 1920 1080 577264
~ Move `main_dlg_cur` `proe_win` 9 734 373 67108864 514 1315 768 1920 1080 577268
~ Move `main_dlg_cur` `proe_win` 9 732 372 67108864 1538 1315 768 1920 1080 577271
~ Move `main_dlg_cur` `proe_win` 9 730 372 67108864 514 1315 768 1920 1080 577275
~ Move `main_dlg_cur` `proe_win` 9 728 371 67108864 1538 1315 768 1920 1080 577279
~ Move `main_dlg_cur` `proe_win` 9 726 371 67108864 514 1315 768 1920 1080 577282
~ Move `main_dlg_cur` `proe_win` 9 725 371 67108864 514 1315 768 1920 1080 577285
~ Move `main_dlg_cur` `proe_win` 9 724 371 67108864 514 1315 768 1920 1080 577288
~ Move `main_dlg_cur` `proe_win` 9 722 370 67108864 1538 1315 768 1920 1080 577291
~ Move `main_dlg_cur` `proe_win` 9 721 370 67108864 514 1315 768 1920 1080 577294
~ Move `main_dlg_cur` `proe_win` 9 719 369 67108864 1538 1315 768 1920 1080 577297
~ Move `main_dlg_cur` `proe_win` 9 717 369 67108864 514 1315 768 1920 1080 577300
~ Move `main_dlg_cur` `proe_win` 9 716 368 67108864 1538 1315 768 1920 1080 577303
~ Move `main_dlg_cur` `proe_win` 9 713 368 67108864 514 1315 768 1920 1080 577306
~ Move `main_dlg_cur` `proe_win` 9 712 368 67108864 514 1315 768 1920 1080 577309
~ Move `main_dlg_cur` `proe_win` 9 711 368 67108864 514 1315 768 1920 1080 577313
~ Move `main_dlg_cur` `proe_win` 9 709 368 67108864 514 1315 768 1920 1080 577316
~ Move `main_dlg_cur` `proe_win` 9 706 368 67108864 514 1315 768 1920 1080 577320
~ Move `main_dlg_cur` `proe_win` 9 705 367 67108864 1538 1315 768 1920 1080 577323
~ Move `main_dlg_cur` `proe_win` 9 704 367 67108864 514 1315 768 1920 1080 577326
~ Move `main_dlg_cur` `proe_win` 9 703 367 67108864 514 1315 768 1920 1080 577329
~ Move `main_dlg_cur` `proe_win` 9 701 367 67108864 514 1315 768 1920 1080 577332
~ Move `main_dlg_cur` `proe_win` 9 700 367 67108864 514 1315 768 1920 1080 577335
~ Move `main_dlg_cur` `proe_win` 9 698 367 67108864 514 1315 768 1920 1080 577340
~ Move `main_dlg_cur` `proe_win` 9 696 367 67108864 514 1315 768 1920 1080 577343
~ Move `main_dlg_cur` `proe_win` 9 695 367 67108864 514 1315 768 1920 1080 577346
~ Move `main_dlg_cur` `proe_win` 9 694 367 67108864 514 1315 768 1920 1080 577349
~ Move `main_dlg_cur` `proe_win` 9 693 367 67108864 514 1315 768 1920 1080 577351
~ Move `main_dlg_cur` `proe_win` 9 691 367 67108864 514 1315 768 1920 1080 577354
~ Move `main_dlg_cur` `proe_win` 9 689 367 67108864 514 1315 768 1920 1080 577359
~ Move `main_dlg_cur` `proe_win` 9 688 367 67108864 514 1315 768 1920 1080 577363
~ Move `main_dlg_cur` `proe_win` 9 687 367 67108864 514 1315 768 1920 1080 577366
~ Move `main_dlg_cur` `proe_win` 9 686 367 67108864 514 1315 768 1920 1080 577368
~ Move `main_dlg_cur` `proe_win` 9 685 367 67108864 514 1315 768 1920 1080 577372
~ Move `main_dlg_cur` `proe_win` 9 684 367 67108864 514 1315 768 1920 1080 577375
~ Move `main_dlg_cur` `proe_win` 9 683 367 67108864 514 1315 768 1920 1080 577378
~ Move `main_dlg_cur` `proe_win` 9 681 367 67108864 514 1315 768 1920 1080 577381
~ Move `main_dlg_cur` `proe_win` 9 680 367 67108864 514 1315 768 1920 1080 577386
~ Move `main_dlg_cur` `proe_win` 9 679 367 67108864 514 1315 768 1920 1080 577388
~ Move `main_dlg_cur` `proe_win` 9 678 367 67108864 514 1315 768 1920 1080 577391
~ Move `main_dlg_cur` `proe_win` 9 676 367 67108864 514 1315 768 1920 1080 577394
~ Move `main_dlg_cur` `proe_win` 9 675 367 67108864 514 1315 768 1920 1080 577398
~ Move `main_dlg_cur` `proe_win` 9 674 367 67108864 514 1315 768 1920 1080 577401
~ Move `main_dlg_cur` `proe_win` 9 673 367 67108864 514 1315 768 1920 1080 577405
~ Move `main_dlg_cur` `proe_win` 9 672 367 67108864 514 1315 768 1920 1080 577408
~ Move `main_dlg_cur` `proe_win` 9 671 367 67108864 514 1315 768 1920 1080 577410
~ Move `main_dlg_cur` `proe_win` 9 670 367 67108864 514 1315 768 1920 1080 577413
~ Move `main_dlg_cur` `proe_win` 9 669 367 67108864 514 1315 768 1920 1080 577416
~ Move `main_dlg_cur` `proe_win` 9 667 367 67108864 514 1315 768 1920 1080 577420
~ Move `main_dlg_cur` `proe_win` 9 666 367 67108864 514 1315 768 1920 1080 577424
~ Move `main_dlg_cur` `proe_win` 9 665 367 67108864 514 1315 768 1920 1080 577427
~ Move `main_dlg_cur` `proe_win` 9 664 367 67108864 514 1315 768 1920 1080 577429
~ Move `main_dlg_cur` `proe_win` 9 663 367 67108864 514 1315 768 1920 1080 577434
~ Move `main_dlg_cur` `proe_win` 9 662 367 67108864 514 1315 768 1920 1080 577438
~ Move `main_dlg_cur` `proe_win` 9 661 367 67108864 514 1315 768 1920 1080 577443
~ Move `main_dlg_cur` `proe_win` 9 660 367 67108864 514 1315 768 1920 1080 577447
~ Move `main_dlg_cur` `proe_win` 9 659 367 67108864 514 1315 768 1920 1080 577450
~ Move `main_dlg_cur` `proe_win` 9 659 368 67108864 1026 1315 768 1920 1080 577453
~ Move `main_dlg_cur` `proe_win` 9 658 368 67108864 514 1315 768 1920 1080 577457
~ Move `main_dlg_cur` `proe_win` 9 658 369 67108864 1026 1315 768 1920 1080 577460
~ Move `main_dlg_cur` `proe_win` 9 656 369 67108864 514 1315 768 1920 1080 577467
~ Move `main_dlg_cur` `proe_win` 9 656 370 67108864 1026 1315 768 1920 1080 577470
~ Move `main_dlg_cur` `proe_win` 9 655 370 67108864 514 1315 768 1920 1080 577473
~ Move `main_dlg_cur` `proe_win` 9 654 370 67108864 514 1315 768 1920 1080 577476
~ Move `main_dlg_cur` `proe_win` 9 653 370 67108864 514 1315 768 1920 1080 577481
~ Move `main_dlg_cur` `proe_win` 9 653 371 67108864 1026 1315 768 1920 1080 577483
~ Move `main_dlg_cur` `proe_win` 9 652 371 67108864 514 1315 768 1920 1080 577486
~ Move `main_dlg_cur` `proe_win` 9 652 372 67108864 1026 1315 768 1920 1080 577490
~ Move `main_dlg_cur` `proe_win` 9 650 372 67108864 514 1315 768 1920 1080 577495
~ Move `main_dlg_cur` `proe_win` 9 649 372 67108864 514 1315 768 1920 1080 577498
~ Move `main_dlg_cur` `proe_win` 9 649 373 67108864 1026 1315 768 1920 1080 577501
~ Move `main_dlg_cur` `proe_win` 9 648 374 67108864 1538 1315 768 1920 1080 577506
~ Move `main_dlg_cur` `proe_win` 9 647 374 67108864 514 1315 768 1920 1080 577509
~ Move `main_dlg_cur` `proe_win` 9 647 375 67108864 1026 1315 768 1920 1080 577512
~ Move `main_dlg_cur` `proe_win` 9 646 375 67108864 514 1315 768 1920 1080 577517
~ Move `main_dlg_cur` `proe_win` 9 644 377 67108864 1538 1315 768 1920 1080 577524
~ Move `main_dlg_cur` `proe_win` 9 643 377 67108864 514 1315 768 1920 1080 577528
~ Move `main_dlg_cur` `proe_win` 9 642 378 67108864 1538 1315 768 1920 1080 577531
~ Move `main_dlg_cur` `proe_win` 9 642 379 67108864 1026 1315 768 1920 1080 577533
~ Move `main_dlg_cur` `proe_win` 9 642 380 67108864 1026 1315 768 1920 1080 577536
~ Move `main_dlg_cur` `proe_win` 9 640 380 67108864 514 1315 768 1920 1080 577540
~ Move `main_dlg_cur` `proe_win` 9 640 381 67108864 1026 1315 768 1920 1080 577543
~ Move `main_dlg_cur` `proe_win` 9 638 382 67108864 1538 1315 768 1920 1080 577546
~ Move `main_dlg_cur` `proe_win` 9 637 382 67108864 514 1315 768 1920 1080 577548
~ Move `main_dlg_cur` `proe_win` 9 637 383 67108864 1026 1315 768 1920 1080 577551
~ Move `main_dlg_cur` `proe_win` 9 636 383 67108864 514 1315 768 1920 1080 577554
~ Move `main_dlg_cur` `proe_win` 9 635 384 67108864 1538 1315 768 1920 1080 577559
~ Move `main_dlg_cur` `proe_win` 9 632 386 67108864 1538 1315 768 1920 1080 577564
~ Move `main_dlg_cur` `proe_win` 9 631 387 67108864 1538 1315 768 1920 1080 577569
~ Move `main_dlg_cur` `proe_win` 9 630 387 67108864 514 1315 768 1920 1080 577572
~ Move `main_dlg_cur` `proe_win` 9 629 387 67108864 514 1315 768 1920 1080 577576
~ Move `main_dlg_cur` `proe_win` 9 628 388 67108864 1538 1315 768 1920 1080 577579
~ Move `main_dlg_cur` `proe_win` 9 627 388 67108864 514 1315 768 1920 1080 577581
~ Move `main_dlg_cur` `proe_win` 9 627 389 67108864 1026 1315 768 1920 1080 577584
~ Move `main_dlg_cur` `proe_win` 9 626 390 67108864 1538 1315 768 1920 1080 577587
~ Move `main_dlg_cur` `proe_win` 9 625 390 67108864 514 1315 768 1920 1080 577590
~ Move `main_dlg_cur` `proe_win` 9 624 390 67108864 514 1315 768 1920 1080 577593
~ Move `main_dlg_cur` `proe_win` 9 623 391 67108864 1538 1315 768 1920 1080 577596
~ Move `main_dlg_cur` `proe_win` 9 622 392 67108864 1538 1315 768 1920 1080 577600
~ Move `main_dlg_cur` `proe_win` 9 621 392 67108864 514 1315 768 1920 1080 577604
~ Move `main_dlg_cur` `proe_win` 9 620 393 67108864 1538 1315 768 1920 1080 577607
~ Move `main_dlg_cur` `proe_win` 9 620 394 67108864 1026 1315 768 1920 1080 577612
~ Move `main_dlg_cur` `proe_win` 9 618 394 67108864 514 1315 768 1920 1080 577614
~ Move `main_dlg_cur` `proe_win` 9 617 394 67108864 514 1315 768 1920 1080 577617
~ Move `main_dlg_cur` `proe_win` 9 616 395 67108864 1538 1315 768 1920 1080 577622
~ Move `main_dlg_cur` `proe_win` 9 615 395 67108864 514 1315 768 1920 1080 577626
~ Move `main_dlg_cur` `proe_win` 9 615 396 67108864 1026 1315 768 1920 1080 577629
~ Move `main_dlg_cur` `proe_win` 9 614 396 67108864 514 1315 768 1920 1080 577632
~ Move `main_dlg_cur` `proe_win` 9 613 397 67108864 1538 1315 768 1920 1080 577635
~ Move `main_dlg_cur` `proe_win` 9 612 397 67108864 514 1315 768 1920 1080 577638
~ Move `main_dlg_cur` `proe_win` 9 611 398 67108864 1538 1315 768 1920 1080 577642
~ Move `main_dlg_cur` `proe_win` 9 610 398 67108864 514 1315 768 1920 1080 577647
~ Move `main_dlg_cur` `proe_win` 9 609 399 67108864 1538 1315 768 1920 1080 577653
~ Move `main_dlg_cur` `proe_win` 9 608 400 67108864 1538 1315 768 1920 1080 577657
~ Move `main_dlg_cur` `proe_win` 9 608 401 67108864 1026 1315 768 1920 1080 577662
~ Move `main_dlg_cur` `proe_win` 9 607 402 67108864 1538 1315 768 1920 1080 577665
~ Move `main_dlg_cur` `proe_win` 9 606 402 67108864 514 1315 768 1920 1080 577668
~ Move `main_dlg_cur` `proe_win` 9 605 402 67108864 514 1315 768 1920 1080 577671
~ Move `main_dlg_cur` `proe_win` 9 605 403 67108864 1026 1315 768 1920 1080 577673
~ Move `main_dlg_cur` `proe_win` 9 605 404 67108864 1026 1315 768 1920 1080 577676
~ Move `main_dlg_cur` `proe_win` 9 604 404 67108864 514 1315 768 1920 1080 577680
~ Move `main_dlg_cur` `proe_win` 9 603 404 67108864 514 1315 768 1920 1080 577683
~ Move `main_dlg_cur` `proe_win` 9 603 405 67108864 1026 1315 768 1920 1080 577686
~ Move `main_dlg_cur` `proe_win` 9 602 406 67108864 1538 1315 768 1920 1080 577689
~ Move `main_dlg_cur` `proe_win` 9 601 407 67108864 1538 1315 768 1920 1080 577692
~ Move `main_dlg_cur` `proe_win` 9 600 407 67108864 514 1315 768 1920 1080 577695
~ Move `main_dlg_cur` `proe_win` 9 600 408 67108864 1026 1315 768 1920 1080 577697
~ Move `main_dlg_cur` `proe_win` 9 600 409 67108864 1026 1315 768 1920 1080 577700
~ Move `main_dlg_cur` `proe_win` 9 599 409 67108864 514 1315 768 1920 1080 577703
~ Move `main_dlg_cur` `proe_win` 9 598 410 67108864 1538 1315 768 1920 1080 577707
~ Move `main_dlg_cur` `proe_win` 9 598 411 67108864 1026 1315 768 1920 1080 577710
~ Move `main_dlg_cur` `proe_win` 9 598 412 67108864 1026 1315 768 1920 1080 577713
~ Move `main_dlg_cur` `proe_win` 9 597 412 67108864 514 1315 768 1920 1080 577716
~ Move `main_dlg_cur` `proe_win` 9 596 413 67108864 1538 1315 768 1920 1080 577719
~ Move `main_dlg_cur` `proe_win` 9 595 414 67108864 1538 1315 768 1920 1080 577722
~ Move `main_dlg_cur` `proe_win` 9 595 415 67108864 1026 1315 768 1920 1080 577727
~ Move `main_dlg_cur` `proe_win` 9 594 416 67108864 1538 1315 768 1920 1080 577730
~ Move `main_dlg_cur` `proe_win` 9 593 417 67108864 1538 1315 768 1920 1080 577732
~ Move `main_dlg_cur` `proe_win` 9 593 418 67108864 1026 1315 768 1920 1080 577735
~ Move `main_dlg_cur` `proe_win` 9 592 419 67108864 1538 1315 768 1920 1080 577738
~ Move `main_dlg_cur` `proe_win` 9 591 420 67108864 1538 1315 768 1920 1080 577742
~ Move `main_dlg_cur` `proe_win` 9 590 422 67108864 1538 1315 768 1920 1080 577744
~ Move `main_dlg_cur` `proe_win` 9 589 422 67108864 514 1315 768 1920 1080 577749
~ Move `main_dlg_cur` `proe_win` 9 588 424 67108864 1538 1315 768 1920 1080 577752
~ Move `main_dlg_cur` `proe_win` 9 587 425 67108864 1538 1315 768 1920 1080 577754
~ Move `main_dlg_cur` `proe_win` 9 586 426 67108864 1538 1315 768 1920 1080 577758
~ Move `main_dlg_cur` `proe_win` 9 585 428 67108864 1538 1315 768 1920 1080 577760
~ Move `main_dlg_cur` `proe_win` 9 585 429 67108864 1026 1315 768 1920 1080 577763
~ Move `main_dlg_cur` `proe_win` 9 583 430 67108864 1538 1315 768 1920 1080 577766
~ Move `main_dlg_cur` `proe_win` 9 583 431 67108864 1026 1315 768 1920 1080 577769
~ Move `main_dlg_cur` `proe_win` 9 582 433 67108864 1538 1315 768 1920 1080 577772
~ Move `main_dlg_cur` `proe_win` 9 580 435 67108864 1538 1315 768 1920 1080 577776
~ Move `main_dlg_cur` `proe_win` 9 580 436 67108864 1026 1315 768 1920 1080 577778
~ Move `main_dlg_cur` `proe_win` 9 579 437 67108864 1538 1315 768 1920 1080 577781
~ Move `main_dlg_cur` `proe_win` 9 578 439 67108864 1538 1315 768 1920 1080 577784
~ Move `main_dlg_cur` `proe_win` 9 578 441 67108864 1026 1315 768 1920 1080 577787
~ Move `main_dlg_cur` `proe_win` 9 576 442 67108864 1538 1315 768 1920 1080 577790
~ Move `main_dlg_cur` `proe_win` 9 576 444 67108864 1026 1315 768 1920 1080 577793
~ Move `main_dlg_cur` `proe_win` 9 575 445 67108864 1538 1315 768 1920 1080 577796
~ Move `main_dlg_cur` `proe_win` 9 574 447 67108864 1538 1315 768 1920 1080 577800
~ Move `main_dlg_cur` `proe_win` 9 573 449 67108864 1538 1315 768 1920 1080 577803
~ Move `main_dlg_cur` `proe_win` 9 573 450 67108864 1026 1315 768 1920 1080 577805
~ Move `main_dlg_cur` `proe_win` 9 572 451 67108864 1538 1315 768 1920 1080 577809
~ Move `main_dlg_cur` `proe_win` 9 571 453 67108864 1538 1315 768 1920 1080 577811
~ Move `main_dlg_cur` `proe_win` 9 571 454 67108864 1026 1315 768 1920 1080 577815
~ Move `main_dlg_cur` `proe_win` 9 570 456 67108864 1538 1315 768 1920 1080 577817
~ Move `main_dlg_cur` `proe_win` 9 569 456 67108864 514 1315 768 1920 1080 577820
~ Move `main_dlg_cur` `proe_win` 9 568 458 67108864 1538 1315 768 1920 1080 577823
~ Move `main_dlg_cur` `proe_win` 9 568 459 67108864 1026 1315 768 1920 1080 577826
~ Move `main_dlg_cur` `proe_win` 9 568 460 67108864 1026 1315 768 1920 1080 577829
~ Move `main_dlg_cur` `proe_win` 9 567 462 67108864 1538 1315 768 1920 1080 577833
~ Move `main_dlg_cur` `proe_win` 9 566 463 67108864 1538 1315 768 1920 1080 577835
~ Move `main_dlg_cur` `proe_win` 9 566 464 67108864 1026 1315 768 1920 1080 577838
~ Move `main_dlg_cur` `proe_win` 9 566 466 67108864 1026 1315 768 1920 1080 577841
~ Move `main_dlg_cur` `proe_win` 9 566 467 67108864 1026 1315 768 1920 1080 577844
~ Move `main_dlg_cur` `proe_win` 9 565 469 67108864 1538 1315 768 1920 1080 577847
~ Move `main_dlg_cur` `proe_win` 9 565 470 67108864 1026 1315 768 1920 1080 577851
~ Move `main_dlg_cur` `proe_win` 9 565 471 67108864 1026 1315 768 1920 1080 577853
~ Move `main_dlg_cur` `proe_win` 9 565 472 67108864 1026 1315 768 1920 1080 577856
~ Move `main_dlg_cur` `proe_win` 9 564 473 67108864 1538 1315 768 1920 1080 577860
~ Move `main_dlg_cur` `proe_win` 9 564 475 67108864 1026 1315 768 1920 1080 577863
~ Move `main_dlg_cur` `proe_win` 9 563 476 67108864 1538 1315 768 1920 1080 577866
~ Move `main_dlg_cur` `proe_win` 9 563 478 67108864 1026 1315 768 1920 1080 577869
~ Move `main_dlg_cur` `proe_win` 9 563 479 67108864 1026 1315 768 1920 1080 577872
~ Move `main_dlg_cur` `proe_win` 9 563 481 67108864 1026 1315 768 1920 1080 577877
~ Move `main_dlg_cur` `proe_win` 9 563 482 67108864 1026 1315 768 1920 1080 577881
~ Move `main_dlg_cur` `proe_win` 9 563 483 67108864 1026 1315 768 1920 1080 577884
~ Move `main_dlg_cur` `proe_win` 9 563 484 67108864 1026 1315 768 1920 1080 577887
~ Move `main_dlg_cur` `proe_win` 9 563 485 67108864 1026 1315 768 1920 1080 577891
~ Move `main_dlg_cur` `proe_win` 9 563 487 67108864 1026 1315 768 1920 1080 577896
~ Move `main_dlg_cur` `proe_win` 9 563 488 67108864 1026 1315 768 1920 1080 577899
~ Move `main_dlg_cur` `proe_win` 9 563 489 67108864 1026 1315 768 1920 1080 577902
~ Move `main_dlg_cur` `proe_win` 9 563 490 67108864 1026 1315 768 1920 1080 577905
~ Move `main_dlg_cur` `proe_win` 9 563 491 67108864 1026 1315 768 1920 1080 577911
~ Move `main_dlg_cur` `proe_win` 9 563 492 67108864 1026 1315 768 1920 1080 577913
~ Move `main_dlg_cur` `proe_win` 9 563 493 67108864 1026 1315 768 1920 1080 577916
~ Move `main_dlg_cur` `proe_win` 9 563 494 67108864 1026 1315 768 1920 1080 577923
~ Move `main_dlg_cur` `proe_win` 9 563 495 67108864 1026 1315 768 1920 1080 577926
~ Move `main_dlg_cur` `proe_win` 9 563 496 67108864 1026 1315 768 1920 1080 577932
~ Move `main_dlg_cur` `proe_win` 9 563 497 67108864 1026 1315 768 1920 1080 577936
~ Move `main_dlg_cur` `proe_win` 9 564 497 67108864 514 1315 768 1920 1080 577939
~ Move `main_dlg_cur` `proe_win` 9 564 498 67108864 1026 1315 768 1920 1080 577942
~ Move `main_dlg_cur` `proe_win` 9 565 498 67108864 514 1315 768 1920 1080 577946
~ Move `main_dlg_cur` `proe_win` 9 565 499 67108864 1026 1315 768 1920 1080 577949
~ Move `main_dlg_cur` `proe_win` 9 565 500 67108864 1026 1315 768 1920 1080 577952
~ Move `main_dlg_cur` `proe_win` 9 565 501 67108864 1026 1315 768 1920 1080 577961
~ Move `main_dlg_cur` `proe_win` 9 566 501 67108864 514 1315 768 1920 1080 577965
~ Move `main_dlg_cur` `proe_win` 9 566 502 67108864 1026 1315 768 1920 1080 577968
~ Move `main_dlg_cur` `proe_win` 9 566 503 67108864 1026 1315 768 1920 1080 577971
~ Move `main_dlg_cur` `proe_win` 9 567 503 67108864 514 1315 768 1920 1080 577976
~ Move `main_dlg_cur` `proe_win` 9 567 504 67108864 1026 1315 768 1920 1080 577983
~ Move `main_dlg_cur` `proe_win` 9 568 505 67108864 1538 1315 768 1920 1080 577989
~ Move `main_dlg_cur` `proe_win` 9 569 505 67108864 514 1315 768 1920 1080 577993
~ Move `main_dlg_cur` `proe_win` 9 570 505 67108864 514 1315 768 1920 1080 577998
~ Move `main_dlg_cur` `proe_win` 9 570 506 67108864 1026 1315 768 1920 1080 578001
~ Move `main_dlg_cur` `proe_win` 9 570 507 67108864 1026 1315 768 1920 1080 578005
~ Move `main_dlg_cur` `proe_win` 9 571 507 67108864 514 1315 768 1920 1080 578008
~ Move `main_dlg_cur` `proe_win` 9 571 508 67108864 1026 1315 768 1920 1080 578011
~ Move `main_dlg_cur` `proe_win` 9 573 508 67108864 514 1315 768 1920 1080 578017
~ Move `main_dlg_cur` `proe_win` 9 573 509 67108864 1026 1315 768 1920 1080 578020
~ Move `main_dlg_cur` `proe_win` 9 575 509 67108864 514 1315 768 1920 1080 578023
~ Move `main_dlg_cur` `proe_win` 9 575 510 67108864 1026 1315 768 1920 1080 578026
~ Move `main_dlg_cur` `proe_win` 9 576 510 67108864 514 1315 768 1920 1080 578029
~ Move `main_dlg_cur` `proe_win` 9 577 511 67108864 1538 1315 768 1920 1080 578033
~ Move `main_dlg_cur` `proe_win` 9 578 512 67108864 1538 1315 768 1920 1080 578036
~ Move `main_dlg_cur` `proe_win` 9 579 512 67108864 514 1315 768 1920 1080 578039
~ Move `main_dlg_cur` `proe_win` 9 580 513 67108864 1538 1315 768 1920 1080 578044
~ Move `main_dlg_cur` `proe_win` 9 582 513 67108864 514 1315 768 1920 1080 578047
~ Move `main_dlg_cur` `proe_win` 9 582 514 67108864 1026 1315 768 1920 1080 578049
~ Move `main_dlg_cur` `proe_win` 9 584 515 67108864 1538 1315 768 1920 1080 578052
~ Move `main_dlg_cur` `proe_win` 9 585 515 67108864 514 1315 768 1920 1080 578055
~ Move `main_dlg_cur` `proe_win` 9 586 516 67108864 1538 1315 768 1920 1080 578059
~ Move `main_dlg_cur` `proe_win` 9 587 517 67108864 1538 1315 768 1920 1080 578062
~ Move `main_dlg_cur` `proe_win` 9 589 518 67108864 1538 1315 768 1920 1080 578065
~ Move `main_dlg_cur` `proe_win` 9 590 518 67108864 514 1315 768 1920 1080 578068
~ Move `main_dlg_cur` `proe_win` 9 592 518 67108864 514 1315 768 1920 1080 578070
~ Move `main_dlg_cur` `proe_win` 9 593 519 67108864 1538 1315 768 1920 1080 578072
~ Move `main_dlg_cur` `proe_win` 9 594 520 67108864 1538 1315 768 1920 1080 578076
~ Move `main_dlg_cur` `proe_win` 9 596 520 67108864 514 1315 768 1920 1080 578079
~ Move `main_dlg_cur` `proe_win` 9 597 521 67108864 1538 1315 768 1920 1080 578082
~ Move `main_dlg_cur` `proe_win` 9 599 522 67108864 1538 1315 768 1920 1080 578084
~ Move `main_dlg_cur` `proe_win` 9 601 522 67108864 514 1315 768 1920 1080 578088
~ Move `main_dlg_cur` `proe_win` 9 602 523 67108864 1538 1315 768 1920 1080 578091
~ Move `main_dlg_cur` `proe_win` 9 604 524 67108864 1538 1315 768 1920 1080 578094
~ Move `main_dlg_cur` `proe_win` 9 606 525 67108864 1538 1315 768 1920 1080 578097
~ Move `main_dlg_cur` `proe_win` 9 608 525 67108864 514 1315 768 1920 1080 578100
~ Move `main_dlg_cur` `proe_win` 9 609 525 67108864 514 1315 768 1920 1080 578103
~ Move `main_dlg_cur` `proe_win` 9 611 527 67108864 1538 1315 768 1920 1080 578106
~ Move `main_dlg_cur` `proe_win` 9 614 527 67108864 514 1315 768 1920 1080 578110
~ Move `main_dlg_cur` `proe_win` 9 615 527 67108864 514 1315 768 1920 1080 578113
~ Move `main_dlg_cur` `proe_win` 9 617 528 67108864 1538 1315 768 1920 1080 578118
~ Move `main_dlg_cur` `proe_win` 9 620 530 67108864 1538 1315 768 1920 1080 578121
~ Move `main_dlg_cur` `proe_win` 9 621 530 67108864 514 1315 768 1920 1080 578125
~ Move `main_dlg_cur` `proe_win` 9 624 530 67108864 514 1315 768 1920 1080 578128
~ Move `main_dlg_cur` `proe_win` 9 625 530 67108864 514 1315 768 1920 1080 578131
~ Move `main_dlg_cur` `proe_win` 9 626 531 67108864 1538 1315 768 1920 1080 578134
~ Move `main_dlg_cur` `proe_win` 9 628 532 67108864 1538 1315 768 1920 1080 578137
~ Move `main_dlg_cur` `proe_win` 9 629 532 67108864 514 1315 768 1920 1080 578139
~ Move `main_dlg_cur` `proe_win` 9 631 532 67108864 514 1315 768 1920 1080 578143
~ Move `main_dlg_cur` `proe_win` 9 633 532 67108864 514 1315 768 1920 1080 578146
~ Move `main_dlg_cur` `proe_win` 9 634 533 67108864 1538 1315 768 1920 1080 578149
~ Move `main_dlg_cur` `proe_win` 9 636 533 67108864 514 1315 768 1920 1080 578152
~ Move `main_dlg_cur` `proe_win` 9 638 533 67108864 514 1315 768 1920 1080 578155
~ Move `main_dlg_cur` `proe_win` 9 639 534 67108864 1538 1315 768 1920 1080 578158
~ Move `main_dlg_cur` `proe_win` 9 641 534 67108864 514 1315 768 1920 1080 578161
~ Move `main_dlg_cur` `proe_win` 9 643 535 67108864 1538 1315 768 1920 1080 578165
~ Move `main_dlg_cur` `proe_win` 9 644 535 67108864 514 1315 768 1920 1080 578168
~ Move `main_dlg_cur` `proe_win` 9 646 535 67108864 514 1315 768 1920 1080 578171
~ Move `main_dlg_cur` `proe_win` 9 648 535 67108864 514 1315 768 1920 1080 578175
~ Move `main_dlg_cur` `proe_win` 9 649 535 67108864 514 1315 768 1920 1080 578179
~ Move `main_dlg_cur` `proe_win` 9 650 535 67108864 514 1315 768 1920 1080 578182
~ Move `main_dlg_cur` `proe_win` 9 651 535 67108864 514 1315 768 1920 1080 578184
~ Move `main_dlg_cur` `proe_win` 9 652 535 67108864 514 1315 768 1920 1080 578187
~ Move `main_dlg_cur` `proe_win` 9 653 535 67108864 514 1315 768 1920 1080 578190
~ Move `main_dlg_cur` `proe_win` 9 655 535 67108864 514 1315 768 1920 1080 578193
~ Move `main_dlg_cur` `proe_win` 9 657 535 67108864 514 1315 768 1920 1080 578201
~ Move `main_dlg_cur` `proe_win` 9 659 535 67108864 514 1315 768 1920 1080 578208
~ Move `main_dlg_cur` `proe_win` 9 661 535 67108864 514 1315 768 1920 1080 578211
~ Move `main_dlg_cur` `proe_win` 9 662 535 67108864 514 1315 768 1920 1080 578216
~ Move `main_dlg_cur` `proe_win` 9 663 534 67108864 1538 1315 768 1920 1080 578218
~ Move `main_dlg_cur` `proe_win` 9 664 534 67108864 514 1315 768 1920 1080 578223
~ Move `main_dlg_cur` `proe_win` 9 666 533 67108864 1538 1315 768 1920 1080 578226
~ Move `main_dlg_cur` `proe_win` 9 667 533 67108864 514 1315 768 1920 1080 578231
~ Move `main_dlg_cur` `proe_win` 9 668 532 67108864 1538 1315 768 1920 1080 578234
~ Move `main_dlg_cur` `proe_win` 9 668 531 67108864 1026 1315 768 1920 1080 578237
~ Move `main_dlg_cur` `proe_win` 9 669 531 67108864 514 1315 768 1920 1080 578239
~ Move `main_dlg_cur` `proe_win` 9 671 531 67108864 514 1315 768 1920 1080 578244
~ Move `main_dlg_cur` `proe_win` 9 672 529 67108864 1538 1315 768 1920 1080 578247
~ Move `main_dlg_cur` `proe_win` 9 673 529 67108864 514 1315 768 1920 1080 578249
~ Move `main_dlg_cur` `proe_win` 9 673 528 67108864 1026 1315 768 1920 1080 578252
~ Move `main_dlg_cur` `proe_win` 9 675 528 67108864 514 1315 768 1920 1080 578255
~ Move `main_dlg_cur` `proe_win` 9 676 527 67108864 1538 1315 768 1920 1080 578259
~ Move `main_dlg_cur` `proe_win` 9 677 526 67108864 1538 1315 768 1920 1080 578262
~ Move `main_dlg_cur` `proe_win` 9 678 526 67108864 514 1315 768 1920 1080 578265
~ Move `main_dlg_cur` `proe_win` 9 680 525 67108864 1538 1315 768 1920 1080 578268
~ Move `main_dlg_cur` `proe_win` 9 680 524 67108864 1026 1315 768 1920 1080 578271
~ Move `main_dlg_cur` `proe_win` 9 682 523 67108864 1538 1315 768 1920 1080 578274
~ Move `main_dlg_cur` `proe_win` 9 683 523 67108864 514 1315 768 1920 1080 578277
~ Move `main_dlg_cur` `proe_win` 9 685 522 67108864 1538 1315 768 1920 1080 578280
~ Move `main_dlg_cur` `proe_win` 9 685 521 67108864 1026 1315 768 1920 1080 578283
~ Move `main_dlg_cur` `proe_win` 9 687 521 67108864 514 1315 768 1920 1080 578286
~ Move `main_dlg_cur` `proe_win` 9 688 520 67108864 1538 1315 768 1920 1080 578289
~ Move `main_dlg_cur` `proe_win` 9 690 519 67108864 1538 1315 768 1920 1080 578293
~ Move `main_dlg_cur` `proe_win` 9 692 518 67108864 1538 1315 768 1920 1080 578297
~ Move `main_dlg_cur` `proe_win` 9 693 517 67108864 1538 1315 768 1920 1080 578300
~ Move `main_dlg_cur` `proe_win` 9 694 516 67108864 1538 1315 768 1920 1080 578303
~ Move `main_dlg_cur` `proe_win` 9 695 516 67108864 514 1315 768 1920 1080 578306
~ Move `main_dlg_cur` `proe_win` 9 697 515 67108864 1538 1315 768 1920 1080 578309
~ Move `main_dlg_cur` `proe_win` 9 698 514 67108864 1538 1315 768 1920 1080 578312
~ Move `main_dlg_cur` `proe_win` 9 699 513 67108864 1538 1315 768 1920 1080 578316
~ Move `main_dlg_cur` `proe_win` 9 700 512 67108864 1538 1315 768 1920 1080 578319
~ Move `main_dlg_cur` `proe_win` 9 701 511 67108864 1538 1315 768 1920 1080 578323
~ Move `main_dlg_cur` `proe_win` 9 703 510 67108864 1538 1315 768 1920 1080 578326
~ Move `main_dlg_cur` `proe_win` 9 704 509 67108864 1538 1315 768 1920 1080 578329
~ Move `main_dlg_cur` `proe_win` 9 705 509 67108864 514 1315 768 1920 1080 578331
~ Move `main_dlg_cur` `proe_win` 9 706 508 67108864 1538 1315 768 1920 1080 578334
~ Move `main_dlg_cur` `proe_win` 9 707 506 67108864 1538 1315 768 1920 1080 578337
~ Move `main_dlg_cur` `proe_win` 9 708 506 67108864 514 1315 768 1920 1080 578340
~ Move `main_dlg_cur` `proe_win` 9 710 504 67108864 1538 1315 768 1920 1080 578343
~ Move `main_dlg_cur` `proe_win` 9 711 503 67108864 1538 1315 768 1920 1080 578347
~ Move `main_dlg_cur` `proe_win` 9 712 502 67108864 1538 1315 768 1920 1080 578351
~ Move `main_dlg_cur` `proe_win` 9 714 501 67108864 1538 1315 768 1920 1080 578354
~ Move `main_dlg_cur` `proe_win` 9 715 499 67108864 1538 1315 768 1920 1080 578357
~ Move `main_dlg_cur` `proe_win` 9 716 499 67108864 514 1315 768 1920 1080 578360
~ Move `main_dlg_cur` `proe_win` 9 717 497 67108864 1538 1315 768 1920 1080 578363
~ Move `main_dlg_cur` `proe_win` 9 718 496 67108864 1538 1315 768 1920 1080 578366
~ Move `main_dlg_cur` `proe_win` 9 720 495 67108864 1538 1315 768 1920 1080 578369
~ Move `main_dlg_cur` `proe_win` 9 721 494 67108864 1538 1315 768 1920 1080 578372
~ Move `main_dlg_cur` `proe_win` 9 722 492 67108864 1538 1315 768 1920 1080 578375
~ Move `main_dlg_cur` `proe_win` 9 722 491 67108864 1026 1315 768 1920 1080 578378
~ Move `main_dlg_cur` `proe_win` 9 723 490 67108864 1538 1315 768 1920 1080 578382
~ Move `main_dlg_cur` `proe_win` 9 725 489 67108864 1538 1315 768 1920 1080 578385
~ Move `main_dlg_cur` `proe_win` 9 725 487 67108864 1026 1315 768 1920 1080 578387
~ Move `main_dlg_cur` `proe_win` 9 726 485 67108864 1538 1315 768 1920 1080 578393
~ Move `main_dlg_cur` `proe_win` 9 727 484 67108864 1538 1315 768 1920 1080 578396
~ Move `main_dlg_cur` `proe_win` 9 727 483 67108864 1026 1315 768 1920 1080 578399
~ Move `main_dlg_cur` `proe_win` 9 728 482 67108864 1538 1315 768 1920 1080 578402
~ Move `main_dlg_cur` `proe_win` 9 729 481 67108864 1538 1315 768 1920 1080 578405
~ Move `main_dlg_cur` `proe_win` 9 730 479 67108864 1538 1315 768 1920 1080 578408
~ Move `main_dlg_cur` `proe_win` 9 730 478 67108864 1026 1315 768 1920 1080 578411
~ Move `main_dlg_cur` `proe_win` 9 730 477 67108864 1026 1315 768 1920 1080 578414
~ Move `main_dlg_cur` `proe_win` 9 731 476 67108864 1538 1315 768 1920 1080 578417
~ Move `main_dlg_cur` `proe_win` 9 731 474 67108864 1026 1315 768 1920 1080 578419
~ Move `main_dlg_cur` `proe_win` 9 732 474 67108864 514 1315 768 1920 1080 578422
~ Move `main_dlg_cur` `proe_win` 9 732 472 67108864 1026 1315 768 1920 1080 578425
~ Move `main_dlg_cur` `proe_win` 9 732 471 67108864 1026 1315 768 1920 1080 578429
~ Move `main_dlg_cur` `proe_win` 9 733 470 67108864 1538 1315 768 1920 1080 578432
~ Move `main_dlg_cur` `proe_win` 9 733 469 67108864 1026 1315 768 1920 1080 578435
~ Move `main_dlg_cur` `proe_win` 9 734 468 67108864 1538 1315 768 1920 1080 578437
~ Move `main_dlg_cur` `proe_win` 9 734 467 67108864 1026 1315 768 1920 1080 578440
~ Move `main_dlg_cur` `proe_win` 9 734 466 67108864 1026 1315 768 1920 1080 578443
~ Move `main_dlg_cur` `proe_win` 9 735 464 67108864 1538 1315 768 1920 1080 578446
~ Move `main_dlg_cur` `proe_win` 9 735 463 67108864 1026 1315 768 1920 1080 578451
~ Move `main_dlg_cur` `proe_win` 9 735 462 67108864 1026 1315 768 1920 1080 578453
~ Move `main_dlg_cur` `proe_win` 9 735 461 67108864 1026 1315 768 1920 1080 578457
~ Move `main_dlg_cur` `proe_win` 9 735 459 67108864 1026 1315 768 1920 1080 578460
~ Move `main_dlg_cur` `proe_win` 9 735 458 67108864 1026 1315 768 1920 1080 578464
~ Move `main_dlg_cur` `proe_win` 9 735 457 67108864 1026 1315 768 1920 1080 578467
~ Move `main_dlg_cur` `proe_win` 9 735 456 67108864 1026 1315 768 1920 1080 578470
~ Move `main_dlg_cur` `proe_win` 9 735 455 67108864 1026 1315 768 1920 1080 578473
~ Move `main_dlg_cur` `proe_win` 9 735 454 67108864 1026 1315 768 1920 1080 578479
~ Move `main_dlg_cur` `proe_win` 9 735 452 67108864 1026 1315 768 1920 1080 578481
~ Move `main_dlg_cur` `proe_win` 9 735 451 67108864 1026 1315 768 1920 1080 578488
~ Move `main_dlg_cur` `proe_win` 9 735 450 67108864 1026 1315 768 1920 1080 578491
~ Move `main_dlg_cur` `proe_win` 9 735 449 67108864 1026 1315 768 1920 1080 578495
~ Move `main_dlg_cur` `proe_win` 9 735 448 67108864 1026 1315 768 1920 1080 578498
~ Move `main_dlg_cur` `proe_win` 9 735 447 67108864 1026 1315 768 1920 1080 578501
~ Move `main_dlg_cur` `proe_win` 9 735 446 67108864 1026 1315 768 1920 1080 578505
~ Move `main_dlg_cur` `proe_win` 9 735 445 67108864 1026 1315 768 1920 1080 578508
~ Move `main_dlg_cur` `proe_win` 9 735 444 67108864 1026 1315 768 1920 1080 578514
~ Move `main_dlg_cur` `proe_win` 9 734 443 67108864 1538 1315 768 1920 1080 578517
~ Move `main_dlg_cur` `proe_win` 9 734 442 67108864 1026 1315 768 1920 1080 578521
~ Move `main_dlg_cur` `proe_win` 9 733 441 67108864 1538 1315 768 1920 1080 578524
~ Move `main_dlg_cur` `proe_win` 9 733 440 67108864 1026 1315 768 1920 1080 578527
~ Move `main_dlg_cur` `proe_win` 9 732 439 67108864 1538 1315 768 1920 1080 578531
~ Move `main_dlg_cur` `proe_win` 9 732 438 67108864 1026 1315 768 1920 1080 578535
~ Move `main_dlg_cur` `proe_win` 9 731 437 67108864 1538 1315 768 1920 1080 578538
~ Move `main_dlg_cur` `proe_win` 9 731 436 67108864 1026 1315 768 1920 1080 578541
~ Move `main_dlg_cur` `proe_win` 9 731 435 67108864 1026 1315 768 1920 1080 578544
~ Move `main_dlg_cur` `proe_win` 9 729 434 67108864 1538 1315 768 1920 1080 578549
~ Move `main_dlg_cur` `proe_win` 9 729 433 67108864 1026 1315 768 1920 1080 578553
~ Move `main_dlg_cur` `proe_win` 9 728 432 67108864 1538 1315 768 1920 1080 578556
~ Move `main_dlg_cur` `proe_win` 9 728 431 67108864 1026 1315 768 1920 1080 578562
~ Move `main_dlg_cur` `proe_win` 9 727 430 67108864 1538 1315 768 1920 1080 578567
~ Move `main_dlg_cur` `proe_win` 9 726 430 67108864 514 1315 768 1920 1080 578571
~ Move `main_dlg_cur` `proe_win` 9 726 429 67108864 1026 1315 768 1920 1080 578574
~ Move `main_dlg_cur` `proe_win` 9 725 428 67108864 1538 1315 768 1920 1080 578579
~ Move `main_dlg_cur` `proe_win` 9 724 428 67108864 514 1315 768 1920 1080 578582
~ Move `main_dlg_cur` `proe_win` 9 723 427 67108864 1538 1315 768 1920 1080 578587
~ Move `main_dlg_cur` `proe_win` 9 723 426 67108864 1026 1315 768 1920 1080 578592
~ Move `main_dlg_cur` `proe_win` 9 722 426 67108864 514 1315 768 1920 1080 578595
~ Move `main_dlg_cur` `proe_win` 9 721 425 67108864 1538 1315 768 1920 1080 578598
~ Move `main_dlg_cur` `proe_win` 9 720 425 67108864 514 1315 768 1920 1080 578603
~ Move `main_dlg_cur` `proe_win` 9 719 424 67108864 1538 1315 768 1920 1080 578606
~ Move `main_dlg_cur` `proe_win` 9 718 423 67108864 1538 1315 768 1920 1080 578609
~ Move `main_dlg_cur` `proe_win` 9 717 423 67108864 514 1315 768 1920 1080 578613
~ Move `main_dlg_cur` `proe_win` 9 716 423 67108864 514 1315 768 1920 1080 578616
~ Move `main_dlg_cur` `proe_win` 9 716 422 67108864 1026 1315 768 1920 1080 578618
~ Move `main_dlg_cur` `proe_win` 9 714 421 67108864 1538 1315 768 1920 1080 578621
~ Move `main_dlg_cur` `proe_win` 9 713 420 67108864 1538 1315 768 1920 1080 578624
~ Move `main_dlg_cur` `proe_win` 9 711 420 67108864 514 1315 768 1920 1080 578627
~ Move `main_dlg_cur` `proe_win` 9 709 419 67108864 1538 1315 768 1920 1080 578632
~ Move `main_dlg_cur` `proe_win` 9 708 418 67108864 1538 1315 768 1920 1080 578635
~ Move `main_dlg_cur` `proe_win` 9 706 418 67108864 514 1315 768 1920 1080 578638
~ Move `main_dlg_cur` `proe_win` 9 705 417 67108864 1538 1315 768 1920 1080 578641
~ Move `main_dlg_cur` `proe_win` 9 704 416 67108864 1538 1315 768 1920 1080 578644
~ Move `main_dlg_cur` `proe_win` 9 701 416 67108864 514 1315 768 1920 1080 578647
~ Move `main_dlg_cur` `proe_win` 9 700 415 67108864 1538 1315 768 1920 1080 578650
~ Move `main_dlg_cur` `proe_win` 9 699 415 67108864 514 1315 768 1920 1080 578653
~ Move `main_dlg_cur` `proe_win` 9 698 415 67108864 514 1315 768 1920 1080 578656
~ Move `main_dlg_cur` `proe_win` 9 696 414 67108864 1538 1315 768 1920 1080 578660
~ Move `main_dlg_cur` `proe_win` 9 694 413 67108864 1538 1315 768 1920 1080 578663
~ Move `main_dlg_cur` `proe_win` 9 693 413 67108864 514 1315 768 1920 1080 578665
~ Move `main_dlg_cur` `proe_win` 9 691 413 67108864 514 1315 768 1920 1080 578668
~ Move `main_dlg_cur` `proe_win` 9 691 412 67108864 1026 1315 768 1920 1080 578671
~ Move `main_dlg_cur` `proe_win` 9 689 411 67108864 1538 1315 768 1920 1080 578675
~ Move `main_dlg_cur` `proe_win` 9 688 411 67108864 514 1315 768 1920 1080 578678
~ Move `main_dlg_cur` `proe_win` 9 686 410 67108864 1538 1315 768 1920 1080 578680
~ Move `main_dlg_cur` `proe_win` 9 685 410 67108864 514 1315 768 1920 1080 578683
~ Move `main_dlg_cur` `proe_win` 9 684 410 67108864 514 1315 768 1920 1080 578687
~ Move `main_dlg_cur` `proe_win` 9 681 409 67108864 1538 1315 768 1920 1080 578691
~ Move `main_dlg_cur` `proe_win` 9 680 408 67108864 1538 1315 768 1920 1080 578694
~ Move `main_dlg_cur` `proe_win` 9 679 408 67108864 514 1315 768 1920 1080 578697
~ Move `main_dlg_cur` `proe_win` 9 676 407 67108864 1538 1315 768 1920 1080 578700
~ Move `main_dlg_cur` `proe_win` 9 675 406 67108864 1538 1315 768 1920 1080 578704
~ Move `main_dlg_cur` `proe_win` 9 674 406 67108864 514 1315 768 1920 1080 578708
~ Move `main_dlg_cur` `proe_win` 9 672 405 67108864 1538 1315 768 1920 1080 578710
~ Move `main_dlg_cur` `proe_win` 9 670 405 67108864 514 1315 768 1920 1080 578713
~ Move `main_dlg_cur` `proe_win` 9 669 405 67108864 514 1315 768 1920 1080 578716
~ Move `main_dlg_cur` `proe_win` 9 667 404 67108864 1538 1315 768 1920 1080 578719
~ Move `main_dlg_cur` `proe_win` 9 666 404 67108864 514 1315 768 1920 1080 578723
~ Move `main_dlg_cur` `proe_win` 9 664 403 67108864 1538 1315 768 1920 1080 578726
~ Move `main_dlg_cur` `proe_win` 9 663 403 67108864 514 1315 768 1920 1080 578729
~ Move `main_dlg_cur` `proe_win` 9 661 403 67108864 514 1315 768 1920 1080 578732
~ Move `main_dlg_cur` `proe_win` 9 659 402 67108864 1538 1315 768 1920 1080 578734
~ Move `main_dlg_cur` `proe_win` 9 658 402 67108864 514 1315 768 1920 1080 578737
~ Move `main_dlg_cur` `proe_win` 9 657 401 67108864 1538 1315 768 1920 1080 578740
~ Move `main_dlg_cur` `proe_win` 9 656 401 67108864 514 1315 768 1920 1080 578743
~ Move `main_dlg_cur` `proe_win` 9 655 401 67108864 514 1315 768 1920 1080 578746
~ Move `main_dlg_cur` `proe_win` 9 653 400 67108864 1538 1315 768 1920 1080 578749
~ Move `main_dlg_cur` `proe_win` 9 652 400 67108864 514 1315 768 1920 1080 578752
~ Move `main_dlg_cur` `proe_win` 9 651 400 67108864 514 1315 768 1920 1080 578755
~ Move `main_dlg_cur` `proe_win` 9 650 400 67108864 514 1315 768 1920 1080 578758
~ Move `main_dlg_cur` `proe_win` 9 649 400 67108864 514 1315 768 1920 1080 578761
~ Move `main_dlg_cur` `proe_win` 9 648 400 67108864 514 1315 768 1920 1080 578765
~ Move `main_dlg_cur` `proe_win` 9 647 400 67108864 514 1315 768 1920 1080 578768
~ Move `main_dlg_cur` `proe_win` 9 646 400 67108864 514 1315 768 1920 1080 578774
~ Move `main_dlg_cur` `proe_win` 9 644 399 67108864 1538 1315 768 1920 1080 578777
~ Move `main_dlg_cur` `proe_win` 9 643 399 67108864 514 1315 768 1920 1080 578782
~ Move `main_dlg_cur` `proe_win` 9 642 399 67108864 514 1315 768 1920 1080 578785
~ Move `main_dlg_cur` `proe_win` 9 641 399 67108864 514 1315 768 1920 1080 578790
~ Move `main_dlg_cur` `proe_win` 9 640 399 67108864 514 1315 768 1920 1080 578794
~ Move `main_dlg_cur` `proe_win` 9 639 399 67108864 514 1315 768 1920 1080 578798
~ Move `main_dlg_cur` `proe_win` 9 638 399 67108864 514 1315 768 1920 1080 578801
~ Move `main_dlg_cur` `proe_win` 9 637 399 67108864 514 1315 768 1920 1080 578804
~ Move `main_dlg_cur` `proe_win` 9 635 399 67108864 514 1315 768 1920 1080 578809
~ Move `main_dlg_cur` `proe_win` 9 634 399 67108864 514 1315 768 1920 1080 578814
~ Move `main_dlg_cur` `proe_win` 9 633 399 67108864 514 1315 768 1920 1080 578816
~ Move `main_dlg_cur` `proe_win` 9 632 399 67108864 514 1315 768 1920 1080 578818
~ Move `main_dlg_cur` `proe_win` 9 631 399 67108864 514 1315 768 1920 1080 578822
~ Move `main_dlg_cur` `proe_win` 9 630 399 67108864 514 1315 768 1920 1080 578825
~ Move `main_dlg_cur` `proe_win` 9 629 399 67108864 514 1315 768 1920 1080 578829
~ Move `main_dlg_cur` `proe_win` 9 628 399 67108864 514 1315 768 1920 1080 578832
~ Move `main_dlg_cur` `proe_win` 9 627 399 67108864 514 1315 768 1920 1080 578835
~ Move `main_dlg_cur` `proe_win` 9 626 399 67108864 514 1315 768 1920 1080 578838
~ Move `main_dlg_cur` `proe_win` 9 625 399 67108864 514 1315 768 1920 1080 578841
~ Move `main_dlg_cur` `proe_win` 9 624 399 67108864 514 1315 768 1920 1080 578846
~ Move `main_dlg_cur` `proe_win` 9 623 399 67108864 514 1315 768 1920 1080 578851
~ Move `main_dlg_cur` `proe_win` 9 622 399 67108864 514 1315 768 1920 1080 578854
~ Move `main_dlg_cur` `proe_win` 9 621 399 67108864 514 1315 768 1920 1080 578861
~ Move `main_dlg_cur` `proe_win` 9 620 399 67108864 514 1315 768 1920 1080 578866
~ Move `main_dlg_cur` `proe_win` 9 619 399 67108864 514 1315 768 1920 1080 578873
~ Move `main_dlg_cur` `proe_win` 9 618 399 67108864 514 1315 768 1920 1080 578878
~ Move `main_dlg_cur` `proe_win` 9 617 399 67108864 514 1315 768 1920 1080 578883
~ Move `main_dlg_cur` `proe_win` 9 616 399 67108864 514 1315 768 1920 1080 578891
~ Move `main_dlg_cur` `proe_win` 9 615 399 67108864 514 1315 768 1920 1080 578896
~ Move `main_dlg_cur` `proe_win` 9 614 399 67108864 514 1315 768 1920 1080 578906
~ Move `main_dlg_cur` `proe_win` 9 613 399 67108864 514 1315 768 1920 1080 578911
~ Move `main_dlg_cur` `proe_win` 9 612 399 67108864 514 1315 768 1920 1080 578916
~ Move `main_dlg_cur` `proe_win` 9 612 400 67108864 1026 1315 768 1920 1080 578918
~ Move `main_dlg_cur` `proe_win` 9 611 400 67108864 514 1315 768 1920 1080 578923
~ Move `main_dlg_cur` `proe_win` 9 610 400 67108864 514 1315 768 1920 1080 578926
~ Move `main_dlg_cur` `proe_win` 9 610 401 67108864 1026 1315 768 1920 1080 578929
~ Move `main_dlg_cur` `proe_win` 9 609 401 67108864 514 1315 768 1920 1080 578932
~ Move `main_dlg_cur` `proe_win` 9 608 401 67108864 514 1315 768 1920 1080 578934
~ Move `main_dlg_cur` `proe_win` 9 607 402 67108864 1538 1315 768 1920 1080 578939
~ Move `main_dlg_cur` `proe_win` 9 605 402 67108864 514 1315 768 1920 1080 578942
~ Move `main_dlg_cur` `proe_win` 9 604 402 67108864 514 1315 768 1920 1080 578947
~ Move `main_dlg_cur` `proe_win` 9 603 402 67108864 514 1315 768 1920 1080 578950
~ Move `main_dlg_cur` `proe_win` 9 602 402 67108864 514 1315 768 1920 1080 578952
~ Move `main_dlg_cur` `proe_win` 9 601 403 67108864 1538 1315 768 1920 1080 578955
~ Move `main_dlg_cur` `proe_win` 9 599 403 67108864 514 1315 768 1920 1080 578960
~ Move `main_dlg_cur` `proe_win` 9 598 403 67108864 514 1315 768 1920 1080 578963
~ Move `main_dlg_cur` `proe_win` 9 597 404 67108864 1538 1315 768 1920 1080 578966
~ Move `main_dlg_cur` `proe_win` 9 596 404 67108864 514 1315 768 1920 1080 578969
~ Move `main_dlg_cur` `proe_win` 9 595 404 67108864 514 1315 768 1920 1080 578972
~ Move `main_dlg_cur` `proe_win` 9 594 404 67108864 514 1315 768 1920 1080 578975
~ Move `main_dlg_cur` `proe_win` 9 593 404 67108864 514 1315 768 1920 1080 578978
~ Move `main_dlg_cur` `proe_win` 9 592 405 67108864 1538 1315 768 1920 1080 578981
~ Move `main_dlg_cur` `proe_win` 9 591 406 67108864 1538 1315 768 1920 1080 578985
~ Move `main_dlg_cur` `proe_win` 9 590 406 67108864 514 1315 768 1920 1080 578987
~ Move `main_dlg_cur` `proe_win` 9 589 406 67108864 514 1315 768 1920 1080 578991
~ Move `main_dlg_cur` `proe_win` 9 588 406 67108864 514 1315 768 1920 1080 578994
~ Move `main_dlg_cur` `proe_win` 9 588 407 67108864 1026 1315 768 1920 1080 578998
~ Move `main_dlg_cur` `proe_win` 9 587 407 67108864 514 1315 768 1920 1080 579000
~ Move `main_dlg_cur` `proe_win` 9 586 407 67108864 514 1315 768 1920 1080 579004
~ Move `main_dlg_cur` `proe_win` 9 585 407 67108864 514 1315 768 1920 1080 579008
~ Move `main_dlg_cur` `proe_win` 9 584 407 67108864 514 1315 768 1920 1080 579012
~ Move `main_dlg_cur` `proe_win` 9 583 408 67108864 1538 1315 768 1920 1080 579015
~ Move `main_dlg_cur` `proe_win` 9 582 408 67108864 514 1315 768 1920 1080 579020
~ Move `main_dlg_cur` `proe_win` 9 581 408 67108864 514 1315 768 1920 1080 579023
~ Move `main_dlg_cur` `proe_win` 9 580 408 67108864 514 1315 768 1920 1080 579027
~ Move `main_dlg_cur` `proe_win` 9 580 409 67108864 1026 1315 768 1920 1080 579030
~ Move `main_dlg_cur` `proe_win` 9 579 409 67108864 514 1315 768 1920 1080 579034
~ Move `main_dlg_cur` `proe_win` 9 578 409 67108864 514 1315 768 1920 1080 579037
~ Move `main_dlg_cur` `proe_win` 9 577 409 67108864 514 1315 768 1920 1080 579048
~ Move `main_dlg_cur` `proe_win` 9 576 409 67108864 514 1315 768 1920 1080 579053
~ Move `main_dlg_cur` `proe_win` 9 576 410 67108864 1026 1315 768 1920 1080 579061
~ Move `main_dlg_cur` `proe_win` 9 575 410 67108864 514 1315 768 1920 1080 579063
~ Move `main_dlg_cur` `proe_win` 9 574 410 67108864 514 1315 768 1920 1080 579068
~ Move `main_dlg_cur` `proe_win` 9 573 410 67108864 514 1315 768 1920 1080 579073
~ Move `main_dlg_cur` `proe_win` 9 573 411 67108864 1026 1315 768 1920 1080 579081
~ Move `main_dlg_cur` `proe_win` 9 572 411 67108864 514 1315 768 1920 1080 579087
~ Move `main_dlg_cur` `proe_win` 9 571 411 67108864 514 1315 768 1920 1080 579095
~ Move `main_dlg_cur` `proe_win` 9 571 412 67108864 1026 1315 768 1920 1080 579099
~ Move `main_dlg_cur` `proe_win` 9 570 412 67108864 514 1315 768 1920 1080 579104
~ Move `main_dlg_cur` `proe_win` 9 569 412 67108864 514 1315 768 1920 1080 579108
~ Move `main_dlg_cur` `proe_win` 9 568 412 67108864 514 1315 768 1920 1080 579112
~ Move `main_dlg_cur` `proe_win` 9 567 412 67108864 514 1315 768 1920 1080 579120
~ Move `main_dlg_cur` `proe_win` 9 566 412 67108864 514 1315 768 1920 1080 579124
~ Move `main_dlg_cur` `proe_win` 9 565 412 67108864 514 1315 768 1920 1080 579131
~ Move `main_dlg_cur` `proe_win` 9 564 412 67108864 514 1315 768 1920 1080 579137
~ Move `main_dlg_cur` `proe_win` 9 563 412 67108864 514 1315 768 1920 1080 579147
~ Move `main_dlg_cur` `proe_win` 9 562 412 67108864 514 1315 768 1920 1080 579226
~ Move `main_dlg_cur` `proe_win` 9 561 412 67108864 514 1315 768 1920 1080 579245
~ Move `main_dlg_cur` `proe_win` 9 561 411 67108864 1026 1315 768 1920 1080 579261
~ Move `main_dlg_cur` `proe_win` 9 561 410 67108864 1026 1315 768 1920 1080 579268
~ Move `main_dlg_cur` `proe_win` 9 561 409 67108864 1026 1315 768 1920 1080 579278
~ Move `main_dlg_cur` `proe_win` 9 560 409 67108864 514 1315 768 1920 1080 579281
~ Move `main_dlg_cur` `proe_win` 9 560 408 67108864 1026 1315 768 1920 1080 579284
~ Move `main_dlg_cur` `proe_win` 9 560 407 67108864 1026 1315 768 1920 1080 579290
~ Move `main_dlg_cur` `proe_win` 9 559 407 67108864 514 1315 768 1920 1080 579293
~ Move `main_dlg_cur` `proe_win` 9 559 406 67108864 1026 1315 768 1920 1080 579296
~ Move `main_dlg_cur` `proe_win` 9 559 405 67108864 1026 1315 768 1920 1080 579299
~ Move `main_dlg_cur` `proe_win` 9 559 404 67108864 1026 1315 768 1920 1080 579307
~ Move `main_dlg_cur` `proe_win` 9 558 404 67108864 514 1315 768 1920 1080 579310
~ Move `main_dlg_cur` `proe_win` 9 558 403 67108864 1026 1315 768 1920 1080 579314
~ Move `main_dlg_cur` `proe_win` 9 558 402 67108864 1026 1315 768 1920 1080 579323
~ Move `main_dlg_cur` `proe_win` 9 558 401 67108864 1026 1315 768 1920 1080 579329
~ Move `main_dlg_cur` `proe_win` 9 558 400 67108864 1026 1315 768 1920 1080 579336
~ Move `main_dlg_cur` `proe_win` 9 558 399 67108864 1026 1315 768 1920 1080 579348
~ Move `main_dlg_cur` `proe_win` 9 558 398 67108864 1026 1315 768 1920 1080 579355
~ Move `main_dlg_cur` `proe_win` 9 558 397 67108864 1026 1315 768 1920 1080 579369
~ Move `main_dlg_cur` `proe_win` 9 558 396 67108864 1026 1315 768 1920 1080 579379
~ Move `main_dlg_cur` `proe_win` 9 558 395 67108864 1026 1315 768 1920 1080 579385
~ Move `main_dlg_cur` `proe_win` 9 558 394 67108864 1026 1315 768 1920 1080 579403
~ Move `main_dlg_cur` `proe_win` 9 558 393 67108864 1026 1315 768 1920 1080 579413
~ Move `main_dlg_cur` `proe_win` 9 558 392 67108864 1026 1315 768 1920 1080 579432
~ Move `main_dlg_cur` `proe_win` 9 558 391 67108864 1026 1315 768 1920 1080 579441
~ Move `main_dlg_cur` `proe_win` 9 558 390 67108864 1026 1315 768 1920 1080 579456
~ Move `main_dlg_cur` `proe_win` 9 558 389 67108864 1026 1315 768 1920 1080 579462
~ Move `main_dlg_cur` `proe_win` 9 558 388 67108864 1026 1315 768 1920 1080 579468
~ Move `main_dlg_cur` `proe_win` 9 559 388 67108864 514 1315 768 1920 1080 579471
~ Move `main_dlg_cur` `proe_win` 9 560 387 67108864 1538 1315 768 1920 1080 579482
~ Move `main_dlg_cur` `proe_win` 9 560 386 67108864 1026 1315 768 1920 1080 579489
~ Move `main_dlg_cur` `proe_win` 9 561 386 67108864 514 1315 768 1920 1080 579499
~ Move `main_dlg_cur` `proe_win` 9 561 385 67108864 1026 1315 768 1920 1080 579503
~ Move `main_dlg_cur` `proe_win` 9 561 384 67108864 1026 1315 768 1920 1080 579507
~ Move `main_dlg_cur` `proe_win` 9 561 383 67108864 1026 1315 768 1920 1080 579513
~ Move `main_dlg_cur` `proe_win` 9 562 383 67108864 514 1315 768 1920 1080 579519
~ Move `main_dlg_cur` `proe_win` 9 562 382 67108864 1026 1315 768 1920 1080 579525
~ Move `main_dlg_cur` `proe_win` 9 562 381 67108864 1026 1315 768 1920 1080 579529
~ Move `main_dlg_cur` `proe_win` 9 563 381 67108864 514 1315 768 1920 1080 579537
~ Move `main_dlg_cur` `proe_win` 9 564 380 67108864 1538 1315 768 1920 1080 579544
~ Move `main_dlg_cur` `proe_win` 9 564 379 67108864 1026 1315 768 1920 1080 579553
~ Move `main_dlg_cur` `proe_win` 9 565 379 67108864 514 1315 768 1920 1080 579558
~ Move `main_dlg_cur` `proe_win` 9 565 378 67108864 1026 1315 768 1920 1080 579562
~ Move `main_dlg_cur` `proe_win` 9 565 377 67108864 1026 1315 768 1920 1080 579585
~ Move `main_dlg_cur` `proe_win` 9 565 376 67108864 1026 1315 768 1920 1080 579607
~ Move `main_dlg_cur` `proe_win` 9 566 376 67108864 514 1315 768 1920 1080 579649
~ Move `main_dlg_cur` `proe_win` 9 566 375 67108864 1026 1315 768 1920 1080 579671
~ Move `main_dlg_cur` `proe_win` 9 567 375 67108864 514 1315 768 1920 1080 579684
~ Move `main_dlg_cur` `proe_win` 9 567 374 67108864 1026 1315 768 1920 1080 579695
~ Move `main_dlg_cur` `proe_win` 9 568 374 67108864 514 1315 768 1920 1080 579700
~ Move `main_dlg_cur` `proe_win` 9 569 374 67108864 514 1315 768 1920 1080 579707
~ Move `main_dlg_cur` `proe_win` 9 570 374 67108864 514 1315 768 1920 1080 579711
~ Move `main_dlg_cur` `proe_win` 9 570 373 67108864 1026 1315 768 1920 1080 579715
~ Move `main_dlg_cur` `proe_win` 9 571 373 67108864 514 1315 768 1920 1080 579718
~ Move `main_dlg_cur` `proe_win` 9 572 373 67108864 514 1315 768 1920 1080 579724
~ Move `main_dlg_cur` `proe_win` 9 573 373 67108864 514 1315 768 1920 1080 579734
~ Move `main_dlg_cur` `proe_win` 9 574 373 67108864 514 1315 768 1920 1080 579740
~ Move `main_dlg_cur` `proe_win` 9 575 373 67108864 514 1315 768 1920 1080 579746
~ Move `main_dlg_cur` `proe_win` 9 576 373 67108864 514 1315 768 1920 1080 579755
~ Move `main_dlg_cur` `proe_win` 9 577 372 67108864 1538 1315 768 1920 1080 579761
~ Move `main_dlg_cur` `proe_win` 9 578 372 67108864 514 1315 768 1920 1080 579772
~ Move `main_dlg_cur` `proe_win` 9 579 372 67108864 514 1315 768 1920 1080 579779
~ Move `main_dlg_cur` `proe_win` 9 580 372 67108864 514 1315 768 1920 1080 579798
~ Move `main_dlg_cur` `proe_win` 9 581 372 67108864 514 1315 768 1920 1080 579809
~ Move `main_dlg_cur` `proe_win` 9 582 372 67108864 514 1315 768 1920 1080 579816
~ Move `main_dlg_cur` `proe_win` 9 583 372 67108864 514 1315 768 1920 1080 579835
~ Move `main_dlg_cur` `proe_win` 9 584 372 67108864 514 1315 768 1920 1080 579849
~ Move `main_dlg_cur` `proe_win` 9 584 373 67108864 1026 1315 768 1920 1080 579858
~ Move `main_dlg_cur` `proe_win` 9 584 374 67108864 1026 1315 768 1920 1080 579864
~ Move `main_dlg_cur` `proe_win` 9 584 375 67108864 1026 1315 768 1920 1080 579869
~ Move `main_dlg_cur` `proe_win` 9 585 375 67108864 514 1315 768 1920 1080 579872
~ Move `main_dlg_cur` `proe_win` 9 585 376 67108864 1026 1315 768 1920 1080 579878
~ Move `main_dlg_cur` `proe_win` 9 586 377 67108864 1538 1315 768 1920 1080 579884
~ Move `main_dlg_cur` `proe_win` 9 587 377 67108864 514 1315 768 1920 1080 579889
~ Move `main_dlg_cur` `proe_win` 9 587 378 67108864 1026 1315 768 1920 1080 579893
~ Move `main_dlg_cur` `proe_win` 9 587 379 67108864 1026 1315 768 1920 1080 579897
~ Move `main_dlg_cur` `proe_win` 9 587 380 67108864 1026 1315 768 1920 1080 579900
~ Move `main_dlg_cur` `proe_win` 9 588 380 67108864 514 1315 768 1920 1080 579906
~ Move `main_dlg_cur` `proe_win` 9 588 381 67108864 1026 1315 768 1920 1080 579910
~ Move `main_dlg_cur` `proe_win` 9 589 382 67108864 1538 1315 768 1920 1080 579915
~ Move `main_dlg_cur` `proe_win` 9 589 383 67108864 1026 1315 768 1920 1080 579924
~ Move `main_dlg_cur` `proe_win` 9 590 383 67108864 514 1315 768 1920 1080 579927
~ Move `main_dlg_cur` `proe_win` 9 590 384 67108864 1026 1315 768 1920 1080 579930
~ Move `main_dlg_cur` `proe_win` 9 590 385 67108864 1026 1315 768 1920 1080 579936
~ Move `main_dlg_cur` `proe_win` 9 592 385 67108864 514 1315 768 1920 1080 579943
~ Move `main_dlg_cur` `proe_win` 9 592 386 67108864 1026 1315 768 1920 1080 579947
~ Move `main_dlg_cur` `proe_win` 9 592 387 67108864 1026 1315 768 1920 1080 579952
~ Move `main_dlg_cur` `proe_win` 9 593 387 67108864 514 1315 768 1920 1080 579957
~ Move `main_dlg_cur` `proe_win` 9 593 388 67108864 1026 1315 768 1920 1080 579965
~ Move `main_dlg_cur` `proe_win` 9 594 388 67108864 514 1315 768 1920 1080 579969
~ Move `main_dlg_cur` `proe_win` 9 594 389 67108864 1026 1315 768 1920 1080 579973
~ Move `main_dlg_cur` `proe_win` 9 594 390 67108864 1026 1315 768 1920 1080 579981
~ Move `main_dlg_cur` `proe_win` 9 595 390 67108864 514 1315 768 1920 1080 579985
~ Move `main_dlg_cur` `proe_win` 9 596 390 67108864 514 1315 768 1920 1080 579991
~ Move `main_dlg_cur` `proe_win` 9 596 391 67108864 1026 1315 768 1920 1080 579998
~ Move `main_dlg_cur` `proe_win` 9 597 391 67108864 514 1315 768 1920 1080 580003
~ Move `main_dlg_cur` `proe_win` 9 597 392 67108864 1026 1315 768 1920 1080 580008
~ Move `main_dlg_cur` `proe_win` 9 598 392 67108864 514 1315 768 1920 1080 580018
~ Move `main_dlg_cur` `proe_win` 9 598 393 67108864 1026 1315 768 1920 1080 580026
~ Move `main_dlg_cur` `proe_win` 9 599 393 67108864 514 1315 768 1920 1080 580029
~ Move `main_dlg_cur` `proe_win` 9 599 394 67108864 1026 1315 768 1920 1080 580034
~ Move `main_dlg_cur` `proe_win` 9 599 395 67108864 1026 1315 768 1920 1080 580047
~ Move `main_dlg_cur` `proe_win` 9 600 395 67108864 514 1315 768 1920 1080 580051
~ Move `main_dlg_cur` `proe_win` 9 601 396 67108864 1538 1315 768 1920 1080 580055
~ Move `main_dlg_cur` `proe_win` 9 601 397 67108864 1026 1315 768 1920 1080 580061
~ Move `main_dlg_cur` `proe_win` 9 602 397 67108864 514 1315 768 1920 1080 580066
~ Move `main_dlg_cur` `proe_win` 9 602 398 67108864 1026 1315 768 1920 1080 580074
~ Move `main_dlg_cur` `proe_win` 9 603 398 67108864 514 1315 768 1920 1080 580078
~ Move `main_dlg_cur` `proe_win` 9 603 399 67108864 1026 1315 768 1920 1080 580083
~ Move `main_dlg_cur` `proe_win` 9 604 399 67108864 514 1315 768 1920 1080 580086
~ Move `main_dlg_cur` `proe_win` 9 604 400 67108864 1026 1315 768 1920 1080 580094
~ Move `main_dlg_cur` `proe_win` 9 605 400 67108864 514 1315 768 1920 1080 580097
~ Move `main_dlg_cur` `proe_win` 9 605 401 67108864 1026 1315 768 1920 1080 580101
~ Move `main_dlg_cur` `proe_win` 9 606 401 67108864 514 1315 768 1920 1080 580104
~ Move `main_dlg_cur` `proe_win` 9 607 401 67108864 514 1315 768 1920 1080 580107
~ Move `main_dlg_cur` `proe_win` 9 607 402 67108864 1026 1315 768 1920 1080 580110
~ Move `main_dlg_cur` `proe_win` 9 608 402 67108864 514 1315 768 1920 1080 580116
~ Move `main_dlg_cur` `proe_win` 9 609 402 67108864 514 1315 768 1920 1080 580121
~ Move `main_dlg_cur` `proe_win` 9 610 402 67108864 514 1315 768 1920 1080 580128
~ Move `main_dlg_cur` `proe_win` 9 610 403 67108864 1026 1315 768 1920 1080 580132
~ Move `main_dlg_cur` `proe_win` 9 611 403 67108864 514 1315 768 1920 1080 580136
~ Move `main_dlg_cur` `proe_win` 9 612 403 67108864 514 1315 768 1920 1080 580144
~ Move `main_dlg_cur` `proe_win` 9 613 403 67108864 514 1315 768 1920 1080 580148
~ Move `main_dlg_cur` `proe_win` 9 614 403 67108864 514 1315 768 1920 1080 580155
~ Move `main_dlg_cur` `proe_win` 9 615 403 67108864 514 1315 768 1920 1080 580166
~ Move `main_dlg_cur` `proe_win` 9 616 403 67108864 514 1315 768 1920 1080 580172
~ Move `main_dlg_cur` `proe_win` 9 617 403 67108864 514 1315 768 1920 1080 580183
~ Move `main_dlg_cur` `proe_win` 9 618 403 67108864 514 1315 768 1920 1080 580186
~ Move `main_dlg_cur` `proe_win` 9 618 402 67108864 1026 1315 768 1920 1080 580189
~ Move `main_dlg_cur` `proe_win` 9 619 401 67108864 1538 1315 768 1920 1080 580193
~ Move `main_dlg_cur` `proe_win` 9 620 400 67108864 1538 1315 768 1920 1080 580197
~ Move `main_dlg_cur` `proe_win` 9 621 400 67108864 514 1315 768 1920 1080 580200
~ Move `main_dlg_cur` `proe_win` 9 621 399 67108864 1026 1315 768 1920 1080 580205
~ Move `main_dlg_cur` `proe_win` 9 622 399 67108864 514 1315 768 1920 1080 580209
~ Move `main_dlg_cur` `proe_win` 9 624 398 67108864 1538 1315 768 1920 1080 580212
~ Move `main_dlg_cur` `proe_win` 9 625 398 67108864 514 1315 768 1920 1080 580217
~ Move `main_dlg_cur` `proe_win` 9 625 397 67108864 1026 1315 768 1920 1080 580220
~ Move `main_dlg_cur` `proe_win` 9 626 396 67108864 1538 1315 768 1920 1080 580223
~ Move `main_dlg_cur` `proe_win` 9 629 395 67108864 1538 1315 768 1920 1080 580231
~ Move `main_dlg_cur` `proe_win` 9 630 394 67108864 1538 1315 768 1920 1080 580236
~ Move `main_dlg_cur` `proe_win` 9 631 394 67108864 514 1315 768 1920 1080 580240
~ Move `main_dlg_cur` `proe_win` 9 632 393 67108864 1538 1315 768 1920 1080 580244
~ Move `main_dlg_cur` `proe_win` 9 633 393 67108864 514 1315 768 1920 1080 580247
~ Move `main_dlg_cur` `proe_win` 9 634 393 67108864 514 1315 768 1920 1080 580249
~ Move `main_dlg_cur` `proe_win` 9 634 392 67108864 1026 1315 768 1920 1080 580252
~ Move `main_dlg_cur` `proe_win` 9 636 391 67108864 1538 1315 768 1920 1080 580256
~ Move `main_dlg_cur` `proe_win` 9 637 391 67108864 514 1315 768 1920 1080 580260
~ Move `main_dlg_cur` `proe_win` 9 638 391 67108864 514 1315 768 1920 1080 580263
~ Move `main_dlg_cur` `proe_win` 9 639 390 67108864 1538 1315 768 1920 1080 580266
~ Move `main_dlg_cur` `proe_win` 9 639 389 67108864 1026 1315 768 1920 1080 580269
~ Move `main_dlg_cur` `proe_win` 9 641 389 67108864 514 1315 768 1920 1080 580272
~ Move `main_dlg_cur` `proe_win` 9 642 388 67108864 1538 1315 768 1920 1080 580276
~ Move `main_dlg_cur` `proe_win` 9 643 388 67108864 514 1315 768 1920 1080 580280
~ Move `main_dlg_cur` `proe_win` 9 644 387 67108864 1538 1315 768 1920 1080 580283
~ Move `main_dlg_cur` `proe_win` 9 645 387 67108864 514 1315 768 1920 1080 580287
~ Move `main_dlg_cur` `proe_win` 9 646 386 67108864 1538 1315 768 1920 1080 580291
~ Move `main_dlg_cur` `proe_win` 9 647 386 67108864 514 1315 768 1920 1080 580294
~ Move `main_dlg_cur` `proe_win` 9 649 385 67108864 1538 1315 768 1920 1080 580301
~ Move `main_dlg_cur` `proe_win` 9 651 385 67108864 514 1315 768 1920 1080 580304
~ Move `main_dlg_cur` `proe_win` 9 652 384 67108864 1538 1315 768 1920 1080 580308
~ Move `main_dlg_cur` `proe_win` 9 653 384 67108864 514 1315 768 1920 1080 580311
~ Move `main_dlg_cur` `proe_win` 9 654 383 67108864 1538 1315 768 1920 1080 580313
~ Move `main_dlg_cur` `proe_win` 9 655 383 67108864 514 1315 768 1920 1080 580317
~ Move `main_dlg_cur` `proe_win` 9 656 383 67108864 514 1315 768 1920 1080 580321
~ Move `main_dlg_cur` `proe_win` 9 658 383 67108864 514 1315 768 1920 1080 580324
~ Move `main_dlg_cur` `proe_win` 9 659 382 67108864 1538 1315 768 1920 1080 580330
~ Move `main_dlg_cur` `proe_win` 9 660 382 67108864 514 1315 768 1920 1080 580334
~ Move `main_dlg_cur` `proe_win` 9 661 382 67108864 514 1315 768 1920 1080 580337
~ Move `main_dlg_cur` `proe_win` 9 662 381 67108864 1538 1315 768 1920 1080 580340
~ Move `main_dlg_cur` `proe_win` 9 664 381 67108864 514 1315 768 1920 1080 580345
~ Move `main_dlg_cur` `proe_win` 9 665 381 67108864 514 1315 768 1920 1080 580349
~ Move `main_dlg_cur` `proe_win` 9 666 381 67108864 514 1315 768 1920 1080 580352
~ Move `main_dlg_cur` `proe_win` 9 667 381 67108864 514 1315 768 1920 1080 580355
~ Move `main_dlg_cur` `proe_win` 9 668 381 67108864 514 1315 768 1920 1080 580359
~ Move `main_dlg_cur` `proe_win` 9 669 380 67108864 1538 1315 768 1920 1080 580364
~ Move `main_dlg_cur` `proe_win` 9 671 380 67108864 514 1315 768 1920 1080 580368
~ Move `main_dlg_cur` `proe_win` 9 672 380 67108864 514 1315 768 1920 1080 580372
~ Move `main_dlg_cur` `proe_win` 9 673 380 67108864 514 1315 768 1920 1080 580376
~ Move `main_dlg_cur` `proe_win` 9 675 380 67108864 514 1315 768 1920 1080 580380
~ Move `main_dlg_cur` `proe_win` 9 676 379 67108864 1538 1315 768 1920 1080 580383
~ Move `main_dlg_cur` `proe_win` 9 678 379 67108864 514 1315 768 1920 1080 580386
~ Move `main_dlg_cur` `proe_win` 9 679 379 67108864 514 1315 768 1920 1080 580391
~ Move `main_dlg_cur` `proe_win` 9 680 379 67108864 514 1315 768 1920 1080 580394
~ Move `main_dlg_cur` `proe_win` 9 682 379 67108864 514 1315 768 1920 1080 580397
~ Move `main_dlg_cur` `proe_win` 9 683 379 67108864 514 1315 768 1920 1080 580400
~ Move `main_dlg_cur` `proe_win` 9 684 379 67108864 514 1315 768 1920 1080 580403
~ Move `main_dlg_cur` `proe_win` 9 685 379 67108864 514 1315 768 1920 1080 580407
~ Move `main_dlg_cur` `proe_win` 9 686 379 67108864 514 1315 768 1920 1080 580411
~ Move `main_dlg_cur` `proe_win` 9 688 379 67108864 514 1315 768 1920 1080 580414
~ Move `main_dlg_cur` `proe_win` 9 689 380 67108864 1538 1315 768 1920 1080 580418
~ Move `main_dlg_cur` `proe_win` 9 690 380 67108864 514 1315 768 1920 1080 580421
~ Move `main_dlg_cur` `proe_win` 9 691 380 67108864 514 1315 768 1920 1080 580425
~ Move `main_dlg_cur` `proe_win` 9 692 380 67108864 514 1315 768 1920 1080 580428
~ Move `main_dlg_cur` `proe_win` 9 694 381 67108864 1538 1315 768 1920 1080 580433
~ Move `main_dlg_cur` `proe_win` 9 695 381 67108864 514 1315 768 1920 1080 580435
~ Move `main_dlg_cur` `proe_win` 9 695 382 67108864 1026 1315 768 1920 1080 580438
~ Move `main_dlg_cur` `proe_win` 9 696 382 67108864 514 1315 768 1920 1080 580442
~ Move `main_dlg_cur` `proe_win` 9 698 383 67108864 1538 1315 768 1920 1080 580445
~ Move `main_dlg_cur` `proe_win` 9 699 384 67108864 1538 1315 768 1920 1080 580449
~ Move `main_dlg_cur` `proe_win` 9 700 385 67108864 1538 1315 768 1920 1080 580451
~ Move `main_dlg_cur` `proe_win` 9 700 386 67108864 1026 1315 768 1920 1080 580457
~ Move `main_dlg_cur` `proe_win` 9 702 387 67108864 1538 1315 768 1920 1080 580462
~ Move `main_dlg_cur` `proe_win` 9 703 387 67108864 514 1315 768 1920 1080 580465
~ Move `main_dlg_cur` `proe_win` 9 704 389 67108864 1538 1315 768 1920 1080 580470
~ Move `main_dlg_cur` `proe_win` 9 705 390 67108864 1538 1315 768 1920 1080 580475
~ Move `main_dlg_cur` `proe_win` 9 705 391 67108864 1026 1315 768 1920 1080 580478
~ Move `main_dlg_cur` `proe_win` 9 705 392 67108864 1026 1315 768 1920 1080 580481
~ Move `main_dlg_cur` `proe_win` 9 706 393 67108864 1538 1315 768 1920 1080 580486
~ Move `main_dlg_cur` `proe_win` 9 706 394 67108864 1026 1315 768 1920 1080 580489
~ Move `main_dlg_cur` `proe_win` 9 707 394 67108864 514 1315 768 1920 1080 580493
~ Move `main_dlg_cur` `proe_win` 9 707 396 67108864 1026 1315 768 1920 1080 580498
~ Move `main_dlg_cur` `proe_win` 9 707 397 67108864 1026 1315 768 1920 1080 580502
~ Move `main_dlg_cur` `proe_win` 9 707 398 67108864 1026 1315 768 1920 1080 580506
~ Move `main_dlg_cur` `proe_win` 9 707 399 67108864 1026 1315 768 1920 1080 580509
~ Move `main_dlg_cur` `proe_win` 9 708 399 67108864 514 1315 768 1920 1080 580512
~ Move `main_dlg_cur` `proe_win` 9 708 401 67108864 1026 1315 768 1920 1080 580517
~ Move `main_dlg_cur` `proe_win` 9 708 402 67108864 1026 1315 768 1920 1080 580521
~ Move `main_dlg_cur` `proe_win` 9 708 403 67108864 1026 1315 768 1920 1080 580525
~ Move `main_dlg_cur` `proe_win` 9 708 404 67108864 1026 1315 768 1920 1080 580528
~ Move `main_dlg_cur` `proe_win` 9 708 405 67108864 1026 1315 768 1920 1080 580534
~ Move `main_dlg_cur` `proe_win` 9 708 406 67108864 1026 1315 768 1920 1080 580538
~ Move `main_dlg_cur` `proe_win` 9 708 407 67108864 1026 1315 768 1920 1080 580543
~ Move `main_dlg_cur` `proe_win` 9 708 408 67108864 1026 1315 768 1920 1080 580547
~ Move `main_dlg_cur` `proe_win` 9 708 409 67108864 1026 1315 768 1920 1080 580550
~ Move `main_dlg_cur` `proe_win` 9 708 410 67108864 1026 1315 768 1920 1080 580557
~ Move `main_dlg_cur` `proe_win` 9 708 411 67108864 1026 1315 768 1920 1080 580561
~ Move `main_dlg_cur` `proe_win` 9 708 412 67108864 1026 1315 768 1920 1080 580567
~ Move `main_dlg_cur` `proe_win` 9 708 413 67108864 1026 1315 768 1920 1080 580578
~ Move `main_dlg_cur` `proe_win` 9 708 414 67108864 1026 1315 768 1920 1080 580584
~ Move `main_dlg_cur` `proe_win` 9 707 414 67108864 514 1315 768 1920 1080 580587
~ Move `main_dlg_cur` `proe_win` 9 706 414 67108864 514 1315 768 1920 1080 580591
~ Move `main_dlg_cur` `proe_win` 9 705 414 67108864 514 1315 768 1920 1080 580600
~ Move `main_dlg_cur` `proe_win` 9 704 414 67108864 514 1315 768 1920 1080 580603
~ Move `main_dlg_cur` `proe_win` 9 703 414 67108864 514 1315 768 1920 1080 580606
~ Move `main_dlg_cur` `proe_win` 9 702 414 67108864 514 1315 768 1920 1080 580610
~ Move `main_dlg_cur` `proe_win` 9 701 414 67108864 514 1315 768 1920 1080 580614
~ Move `main_dlg_cur` `proe_win` 9 699 414 67108864 514 1315 768 1920 1080 580617
~ Move `main_dlg_cur` `proe_win` 9 697 414 67108864 514 1315 768 1920 1080 580622
~ Move `main_dlg_cur` `proe_win` 9 696 413 67108864 1538 1315 768 1920 1080 580626
~ Move `main_dlg_cur` `proe_win` 9 694 412 67108864 1538 1315 768 1920 1080 580630
~ Move `main_dlg_cur` `proe_win` 9 691 411 67108864 1538 1315 768 1920 1080 580634
~ Move `main_dlg_cur` `proe_win` 9 690 410 67108864 1538 1315 768 1920 1080 580638
~ Move `main_dlg_cur` `proe_win` 9 687 408 67108864 1538 1315 768 1920 1080 580641
~ Move `main_dlg_cur` `proe_win` 9 686 408 67108864 514 1315 768 1920 1080 580645
~ Move `main_dlg_cur` `proe_win` 9 682 405 67108864 1538 1315 768 1920 1080 580650
~ Move `main_dlg_cur` `proe_win` 9 681 405 67108864 514 1315 768 1920 1080 580653
~ Move `main_dlg_cur` `proe_win` 9 679 403 67108864 1538 1315 768 1920 1080 580656
~ Move `main_dlg_cur` `proe_win` 9 678 402 67108864 1538 1315 768 1920 1080 580660
~ Move `main_dlg_cur` `proe_win` 9 677 401 67108864 1538 1315 768 1920 1080 580663
~ Move `main_dlg_cur` `proe_win` 9 675 399 67108864 1538 1315 768 1920 1080 580669
~ Move `main_dlg_cur` `proe_win` 9 675 398 67108864 1026 1315 768 1920 1080 580671
~ Move `main_dlg_cur` `proe_win` 9 674 397 67108864 1538 1315 768 1920 1080 580675
~ Move `main_dlg_cur` `proe_win` 9 674 395 67108864 1026 1315 768 1920 1080 580678
~ Move `main_dlg_cur` `proe_win` 9 673 394 67108864 1538 1315 768 1920 1080 580681
~ Move `main_dlg_cur` `proe_win` 9 673 393 67108864 1026 1315 768 1920 1080 580684
~ Move `main_dlg_cur` `proe_win` 9 672 392 67108864 1538 1315 768 1920 1080 580686
~ Move `main_dlg_cur` `proe_win` 9 671 390 67108864 1538 1315 768 1920 1080 580689
~ Move `main_dlg_cur` `proe_win` 9 671 388 67108864 1026 1315 768 1920 1080 580693
~ Move `main_dlg_cur` `proe_win` 9 671 386 67108864 1026 1315 768 1920 1080 580697
~ Move `main_dlg_cur` `proe_win` 9 671 385 67108864 1026 1315 768 1920 1080 580701
~ Move `main_dlg_cur` `proe_win` 9 671 383 67108864 1026 1315 768 1920 1080 580704
~ Move `main_dlg_cur` `proe_win` 9 671 382 67108864 1026 1315 768 1920 1080 580708
~ Move `main_dlg_cur` `proe_win` 9 671 381 67108864 1026 1315 768 1920 1080 580712
~ Move `main_dlg_cur` `proe_win` 9 671 380 67108864 1026 1315 768 1920 1080 580716
~ Move `main_dlg_cur` `proe_win` 9 671 379 67108864 1026 1315 768 1920 1080 580719
~ Move `main_dlg_cur` `proe_win` 9 671 378 67108864 1026 1315 768 1920 1080 580722
~ Move `main_dlg_cur` `proe_win` 9 672 378 67108864 514 1315 768 1920 1080 580728
~ Move `main_dlg_cur` `proe_win` 9 673 377 67108864 1538 1315 768 1920 1080 580731
~ Move `main_dlg_cur` `proe_win` 9 673 376 67108864 1026 1315 768 1920 1080 580735
~ Move `main_dlg_cur` `proe_win` 9 674 376 67108864 514 1315 768 1920 1080 580738
~ Move `main_dlg_cur` `proe_win` 9 675 376 67108864 514 1315 768 1920 1080 580741
~ Move `main_dlg_cur` `proe_win` 9 676 376 67108864 514 1315 768 1920 1080 580744
~ Move `main_dlg_cur` `proe_win` 9 677 376 67108864 514 1315 768 1920 1080 580748
~ Move `main_dlg_cur` `proe_win` 9 679 376 67108864 514 1315 768 1920 1080 580751
~ Move `main_dlg_cur` `proe_win` 9 680 376 67108864 514 1315 768 1920 1080 580755
~ Move `main_dlg_cur` `proe_win` 9 682 376 67108864 514 1315 768 1920 1080 580759
~ Move `main_dlg_cur` `proe_win` 9 683 376 67108864 514 1315 768 1920 1080 580763
~ Move `main_dlg_cur` `proe_win` 9 685 376 67108864 514 1315 768 1920 1080 580767
~ Move `main_dlg_cur` `proe_win` 9 687 376 67108864 514 1315 768 1920 1080 580770
~ Move `main_dlg_cur` `proe_win` 9 688 376 67108864 514 1315 768 1920 1080 580774
~ Move `main_dlg_cur` `proe_win` 9 690 377 67108864 1538 1315 768 1920 1080 580778
~ Move `main_dlg_cur` `proe_win` 9 691 378 67108864 1538 1315 768 1920 1080 580781
~ Move `main_dlg_cur` `proe_win` 9 692 379 67108864 1538 1315 768 1920 1080 580784
~ Move `main_dlg_cur` `proe_win` 9 695 381 67108864 1538 1315 768 1920 1080 580787
~ Move `main_dlg_cur` `proe_win` 9 695 382 67108864 1026 1315 768 1920 1080 580791
~ Move `main_dlg_cur` `proe_win` 9 697 384 67108864 1538 1315 768 1920 1080 580796
~ Move `main_dlg_cur` `proe_win` 9 698 387 67108864 1538 1315 768 1920 1080 580800
~ Move `main_dlg_cur` `proe_win` 9 700 388 67108864 1538 1315 768 1920 1080 580803
~ Move `main_dlg_cur` `proe_win` 9 700 389 67108864 1026 1315 768 1920 1080 580806
~ Move `main_dlg_cur` `proe_win` 9 701 392 67108864 1538 1315 768 1920 1080 580809
~ Move `main_dlg_cur` `proe_win` 9 702 394 67108864 1538 1315 768 1920 1080 580814
~ Move `main_dlg_cur` `proe_win` 9 702 396 67108864 1026 1315 768 1920 1080 580817
~ Move `main_dlg_cur` `proe_win` 9 702 397 67108864 1026 1315 768 1920 1080 580820
~ Move `main_dlg_cur` `proe_win` 9 702 399 67108864 1026 1315 768 1920 1080 580823
~ Move `main_dlg_cur` `proe_win` 9 703 401 67108864 1538 1315 768 1920 1080 580826
~ Move `main_dlg_cur` `proe_win` 9 703 403 67108864 1026 1315 768 1920 1080 580829
~ Move `main_dlg_cur` `proe_win` 9 703 405 67108864 1026 1315 768 1920 1080 580832
~ Move `main_dlg_cur` `proe_win` 9 703 407 67108864 1026 1315 768 1920 1080 580836
~ Move `main_dlg_cur` `proe_win` 9 703 408 67108864 1026 1315 768 1920 1080 580839
~ Move `main_dlg_cur` `proe_win` 9 703 412 67108864 1026 1315 768 1920 1080 580844
~ Move `main_dlg_cur` `proe_win` 9 703 414 67108864 1026 1315 768 1920 1080 580847
~ Move `main_dlg_cur` `proe_win` 9 703 416 67108864 1026 1315 768 1920 1080 580850
~ Move `main_dlg_cur` `proe_win` 9 703 417 67108864 1026 1315 768 1920 1080 580854
~ Move `main_dlg_cur` `proe_win` 9 701 419 67108864 1538 1315 768 1920 1080 580857
~ Move `main_dlg_cur` `proe_win` 9 700 421 67108864 1538 1315 768 1920 1080 580860
~ Move `main_dlg_cur` `proe_win` 9 699 422 67108864 1538 1315 768 1920 1080 580863
~ Move `main_dlg_cur` `proe_win` 9 698 424 67108864 1538 1315 768 1920 1080 580866
~ Move `main_dlg_cur` `proe_win` 9 696 426 67108864 1538 1315 768 1920 1080 580870
~ Move `main_dlg_cur` `proe_win` 9 693 427 67108864 1538 1315 768 1920 1080 580874
~ Move `main_dlg_cur` `proe_win` 9 691 429 67108864 1538 1315 768 1920 1080 580878
~ Move `main_dlg_cur` `proe_win` 9 689 430 67108864 1538 1315 768 1920 1080 580881
~ Move `main_dlg_cur` `proe_win` 9 686 431 67108864 1538 1315 768 1920 1080 580886
~ Move `main_dlg_cur` `proe_win` 9 683 432 67108864 1538 1315 768 1920 1080 580889
~ Move `main_dlg_cur` `proe_win` 9 681 432 67108864 514 1315 768 1920 1080 580893
~ Move `main_dlg_cur` `proe_win` 9 678 433 67108864 1538 1315 768 1920 1080 580896
~ Move `main_dlg_cur` `proe_win` 9 677 433 67108864 514 1315 768 1920 1080 580900
~ Move `main_dlg_cur` `proe_win` 9 672 433 67108864 514 1315 768 1920 1080 580904
~ Move `main_dlg_cur` `proe_win` 9 668 433 67108864 514 1315 768 1920 1080 580907
~ Move `main_dlg_cur` `proe_win` 9 666 433 67108864 514 1315 768 1920 1080 580910
~ Move `main_dlg_cur` `proe_win` 9 663 433 67108864 514 1315 768 1920 1080 580913
~ Move `main_dlg_cur` `proe_win` 9 661 433 67108864 514 1315 768 1920 1080 580917
~ Move `main_dlg_cur` `proe_win` 9 657 432 67108864 1538 1315 768 1920 1080 580922
~ Move `main_dlg_cur` `proe_win` 9 654 431 67108864 1538 1315 768 1920 1080 580926
~ Move `main_dlg_cur` `proe_win` 9 653 431 67108864 514 1315 768 1920 1080 580930
~ Move `main_dlg_cur` `proe_win` 9 649 428 67108864 1538 1315 768 1920 1080 580934
~ Move `main_dlg_cur` `proe_win` 9 647 427 67108864 1538 1315 768 1920 1080 580937
~ Move `main_dlg_cur` `proe_win` 9 646 426 67108864 1538 1315 768 1920 1080 580940
~ Move `main_dlg_cur` `proe_win` 9 644 424 67108864 1538 1315 768 1920 1080 580944
~ Move `main_dlg_cur` `proe_win` 9 642 423 67108864 1538 1315 768 1920 1080 580947
~ Move `main_dlg_cur` `proe_win` 9 642 421 67108864 1026 1315 768 1920 1080 580950
~ Move `main_dlg_cur` `proe_win` 9 641 420 67108864 1538 1315 768 1920 1080 580953
~ Move `main_dlg_cur` `proe_win` 9 639 418 67108864 1538 1315 768 1920 1080 580956
~ Move `main_dlg_cur` `proe_win` 9 639 417 67108864 1026 1315 768 1920 1080 580960
~ Move `main_dlg_cur` `proe_win` 9 637 413 67108864 1538 1315 768 1920 1080 580963
~ Move `main_dlg_cur` `proe_win` 9 637 412 67108864 1026 1315 768 1920 1080 580966
~ Move `main_dlg_cur` `proe_win` 9 636 410 67108864 1538 1315 768 1920 1080 580969
~ Move `main_dlg_cur` `proe_win` 9 636 408 67108864 1026 1315 768 1920 1080 580972
~ Move `main_dlg_cur` `proe_win` 9 635 405 67108864 1538 1315 768 1920 1080 580976
~ Move `main_dlg_cur` `proe_win` 9 635 403 67108864 1026 1315 768 1920 1080 580979
~ Move `main_dlg_cur` `proe_win` 9 635 402 67108864 1026 1315 768 1920 1080 580982
~ Move `main_dlg_cur` `proe_win` 9 635 400 67108864 1026 1315 768 1920 1080 580985
~ Move `main_dlg_cur` `proe_win` 9 635 398 67108864 1026 1315 768 1920 1080 580990
~ Move `main_dlg_cur` `proe_win` 9 635 395 67108864 1026 1315 768 1920 1080 580993
~ Move `main_dlg_cur` `proe_win` 9 635 393 67108864 1026 1315 768 1920 1080 580997
~ Move `main_dlg_cur` `proe_win` 9 635 391 67108864 1026 1315 768 1920 1080 581000
~ Move `main_dlg_cur` `proe_win` 9 636 390 67108864 1538 1315 768 1920 1080 581003
~ Move `main_dlg_cur` `proe_win` 9 636 388 67108864 1026 1315 768 1920 1080 581007
~ Move `main_dlg_cur` `proe_win` 9 637 388 67108864 514 1315 768 1920 1080 581011
~ Move `main_dlg_cur` `proe_win` 9 638 387 67108864 1538 1315 768 1920 1080 581014
~ Move `main_dlg_cur` `proe_win` 9 638 386 67108864 1026 1315 768 1920 1080 581017
~ Move `main_dlg_cur` `proe_win` 9 640 385 67108864 1538 1315 768 1920 1080 581020
~ Move `main_dlg_cur` `proe_win` 9 641 384 67108864 1538 1315 768 1920 1080 581023
~ Move `main_dlg_cur` `proe_win` 9 642 383 67108864 1538 1315 768 1920 1080 581027
~ Move `main_dlg_cur` `proe_win` 9 643 383 67108864 514 1315 768 1920 1080 581029
~ Move `main_dlg_cur` `proe_win` 9 645 383 67108864 514 1315 768 1920 1080 581032
~ Move `main_dlg_cur` `proe_win` 9 646 383 67108864 514 1315 768 1920 1080 581036
~ Move `main_dlg_cur` `proe_win` 9 648 383 67108864 514 1315 768 1920 1080 581039
~ Move `main_dlg_cur` `proe_win` 9 650 383 67108864 514 1315 768 1920 1080 581042
~ Move `main_dlg_cur` `proe_win` 9 652 383 67108864 514 1315 768 1920 1080 581045
~ Move `main_dlg_cur` `proe_win` 9 653 383 67108864 514 1315 768 1920 1080 581048
~ Move `main_dlg_cur` `proe_win` 9 656 383 67108864 514 1315 768 1920 1080 581052
~ Move `main_dlg_cur` `proe_win` 9 658 384 67108864 1538 1315 768 1920 1080 581055
~ Move `main_dlg_cur` `proe_win` 9 661 385 67108864 1538 1315 768 1920 1080 581058
~ Move `main_dlg_cur` `proe_win` 9 663 387 67108864 1538 1315 768 1920 1080 581060
~ Move `main_dlg_cur` `proe_win` 9 666 388 67108864 1538 1315 768 1920 1080 581065
~ Move `main_dlg_cur` `proe_win` 9 669 390 67108864 1538 1315 768 1920 1080 581068
~ Move `main_dlg_cur` `proe_win` 9 671 392 67108864 1538 1315 768 1920 1080 581071
~ Move `main_dlg_cur` `proe_win` 9 673 394 67108864 1538 1315 768 1920 1080 581074
~ Move `main_dlg_cur` `proe_win` 9 675 397 67108864 1538 1315 768 1920 1080 581077
~ Move `main_dlg_cur` `proe_win` 9 677 399 67108864 1538 1315 768 1920 1080 581080
~ Move `main_dlg_cur` `proe_win` 9 679 400 67108864 1538 1315 768 1920 1080 581083
~ Move `main_dlg_cur` `proe_win` 9 680 402 67108864 1538 1315 768 1920 1080 581086
~ Move `main_dlg_cur` `proe_win` 9 681 405 67108864 1538 1315 768 1920 1080 581089
~ Move `main_dlg_cur` `proe_win` 9 682 408 67108864 1538 1315 768 1920 1080 581093
~ Move `main_dlg_cur` `proe_win` 9 684 411 67108864 1538 1315 768 1920 1080 581098
~ Move `main_dlg_cur` `proe_win` 9 684 413 67108864 1026 1315 768 1920 1080 581101
~ Move `main_dlg_cur` `proe_win` 9 685 416 67108864 1538 1315 768 1920 1080 581104
~ Move `main_dlg_cur` `proe_win` 9 685 418 67108864 1026 1315 768 1920 1080 581108
~ Move `main_dlg_cur` `proe_win` 9 686 422 67108864 1538 1315 768 1920 1080 581112
~ Move `main_dlg_cur` `proe_win` 9 686 425 67108864 1026 1315 768 1920 1080 581116
~ Move `main_dlg_cur` `proe_win` 9 686 428 67108864 1026 1315 768 1920 1080 581121
~ Move `main_dlg_cur` `proe_win` 9 686 431 67108864 1026 1315 768 1920 1080 581125
~ Move `main_dlg_cur` `proe_win` 9 684 434 67108864 1538 1315 768 1920 1080 581130
~ Move `main_dlg_cur` `proe_win` 9 682 437 67108864 1538 1315 768 1920 1080 581134
~ Move `main_dlg_cur` `proe_win` 9 681 440 67108864 1538 1315 768 1920 1080 581137
~ Move `main_dlg_cur` `proe_win` 9 678 443 67108864 1538 1315 768 1920 1080 581143
~ Move `main_dlg_cur` `proe_win` 9 676 445 67108864 1538 1315 768 1920 1080 581146
~ Move `main_dlg_cur` `proe_win` 9 674 446 67108864 1538 1315 768 1920 1080 581150
~ Move `main_dlg_cur` `proe_win` 9 671 448 67108864 1538 1315 768 1920 1080 581153
~ Move `main_dlg_cur` `proe_win` 9 669 449 67108864 1538 1315 768 1920 1080 581157
~ Move `main_dlg_cur` `proe_win` 9 664 451 67108864 1538 1315 768 1920 1080 581161
~ Move `main_dlg_cur` `proe_win` 9 661 451 67108864 514 1315 768 1920 1080 581164
~ Move `main_dlg_cur` `proe_win` 9 658 452 67108864 1538 1315 768 1920 1080 581168
~ Move `main_dlg_cur` `proe_win` 9 654 453 67108864 1538 1315 768 1920 1080 581171
~ Move `main_dlg_cur` `proe_win` 9 651 454 67108864 1538 1315 768 1920 1080 581174
~ Move `main_dlg_cur` `proe_win` 9 647 454 67108864 514 1315 768 1920 1080 581177
~ Move `main_dlg_cur` `proe_win` 9 643 454 67108864 514 1315 768 1920 1080 581181
~ Move `main_dlg_cur` `proe_win` 9 639 454 67108864 514 1315 768 1920 1080 581184
~ Move `main_dlg_cur` `proe_win` 9 635 454 67108864 514 1315 768 1920 1080 581187
~ Move `main_dlg_cur` `proe_win` 9 631 453 67108864 1538 1315 768 1920 1080 581191
~ Move `main_dlg_cur` `proe_win` 9 626 451 67108864 1538 1315 768 1920 1080 581194
~ Move `main_dlg_cur` `proe_win` 9 622 450 67108864 1538 1315 768 1920 1080 581197
~ Move `main_dlg_cur` `proe_win` 9 621 449 67108864 1538 1315 768 1920 1080 581202
~ Move `main_dlg_cur` `proe_win` 9 616 447 67108864 1538 1315 768 1920 1080 581205
~ Move `main_dlg_cur` `proe_win` 9 612 445 67108864 1538 1315 768 1920 1080 581209
~ Move `main_dlg_cur` `proe_win` 9 610 442 67108864 1538 1315 768 1920 1080 581212
~ Move `main_dlg_cur` `proe_win` 9 607 440 67108864 1538 1315 768 1920 1080 581216
~ Move `main_dlg_cur` `proe_win` 9 603 437 67108864 1538 1315 768 1920 1080 581222
~ Move `main_dlg_cur` `proe_win` 9 601 433 67108864 1538 1315 768 1920 1080 581225
~ Move `main_dlg_cur` `proe_win` 9 599 431 67108864 1538 1315 768 1920 1080 581228
~ Move `main_dlg_cur` `proe_win` 9 599 429 67108864 1026 1315 768 1920 1080 581232
~ Move `main_dlg_cur` `proe_win` 9 597 425 67108864 1538 1315 768 1920 1080 581235
~ Move `main_dlg_cur` `proe_win` 9 596 423 67108864 1538 1315 768 1920 1080 581239
~ Move `main_dlg_cur` `proe_win` 9 596 419 67108864 1026 1315 768 1920 1080 581243
~ Move `main_dlg_cur` `proe_win` 9 595 414 67108864 1538 1315 768 1920 1080 581249
~ Move `main_dlg_cur` `proe_win` 9 595 409 67108864 1026 1315 768 1920 1080 581255
~ Move `main_dlg_cur` `proe_win` 9 595 407 67108864 1026 1315 768 1920 1080 581258
~ Move `main_dlg_cur` `proe_win` 9 595 405 67108864 1026 1315 768 1920 1080 581264
~ Move `main_dlg_cur` `proe_win` 9 595 401 67108864 1026 1315 768 1920 1080 581267
~ Move `main_dlg_cur` `proe_win` 9 597 398 67108864 1538 1315 768 1920 1080 581272
~ Move `main_dlg_cur` `proe_win` 9 598 397 67108864 1538 1315 768 1920 1080 581276
~ Move `main_dlg_cur` `proe_win` 9 600 395 67108864 1538 1315 768 1920 1080 581279
~ Move `main_dlg_cur` `proe_win` 9 601 394 67108864 1538 1315 768 1920 1080 581282
~ Move `main_dlg_cur` `proe_win` 9 602 393 67108864 1538 1315 768 1920 1080 581286
~ Move `main_dlg_cur` `proe_win` 9 605 392 67108864 1538 1315 768 1920 1080 581289
~ Move `main_dlg_cur` `proe_win` 9 606 391 67108864 1538 1315 768 1920 1080 581293
~ Move `main_dlg_cur` `proe_win` 9 609 389 67108864 1538 1315 768 1920 1080 581296
~ Move `main_dlg_cur` `proe_win` 9 611 388 67108864 1538 1315 768 1920 1080 581299
~ Move `main_dlg_cur` `proe_win` 9 615 388 67108864 514 1315 768 1920 1080 581303
~ Move `main_dlg_cur` `proe_win` 9 617 387 67108864 1538 1315 768 1920 1080 581306
~ Move `main_dlg_cur` `proe_win` 9 621 387 67108864 514 1315 768 1920 1080 581310
~ Move `main_dlg_cur` `proe_win` 9 624 387 67108864 514 1315 768 1920 1080 581313
~ Move `main_dlg_cur` `proe_win` 9 627 387 67108864 514 1315 768 1920 1080 581316
~ Move `main_dlg_cur` `proe_win` 9 632 387 67108864 514 1315 768 1920 1080 581320
~ Move `main_dlg_cur` `proe_win` 9 635 387 67108864 514 1315 768 1920 1080 581323
~ Move `main_dlg_cur` `proe_win` 9 640 387 67108864 514 1315 768 1920 1080 581328
~ Move `main_dlg_cur` `proe_win` 9 644 388 67108864 1538 1315 768 1920 1080 581332
~ Move `main_dlg_cur` `proe_win` 9 648 390 67108864 1538 1315 768 1920 1080 581335
~ Move `main_dlg_cur` `proe_win` 9 651 391 67108864 1538 1315 768 1920 1080 581338
~ Move `main_dlg_cur` `proe_win` 9 656 394 67108864 1538 1315 768 1920 1080 581343
~ Move `main_dlg_cur` `proe_win` 9 659 395 67108864 1538 1315 768 1920 1080 581346
~ Move `main_dlg_cur` `proe_win` 9 662 398 67108864 1538 1315 768 1920 1080 581349
~ Move `main_dlg_cur` `proe_win` 9 665 400 67108864 1538 1315 768 1920 1080 581352
~ Move `main_dlg_cur` `proe_win` 9 666 402 67108864 1538 1315 768 1920 1080 581356
~ Move `main_dlg_cur` `proe_win` 9 670 406 67108864 1538 1315 768 1920 1080 581360
~ Move `main_dlg_cur` `proe_win` 9 672 410 67108864 1538 1315 768 1920 1080 581363
~ Move `main_dlg_cur` `proe_win` 9 674 412 67108864 1538 1315 768 1920 1080 581367
~ Move `main_dlg_cur` `proe_win` 9 675 414 67108864 1538 1315 768 1920 1080 581370
~ Move `main_dlg_cur` `proe_win` 9 677 418 67108864 1538 1315 768 1920 1080 581373
~ Move `main_dlg_cur` `proe_win` 9 678 422 67108864 1538 1315 768 1920 1080 581378
~ Move `main_dlg_cur` `proe_win` 9 678 426 67108864 1026 1315 768 1920 1080 581381
~ Move `main_dlg_cur` `proe_win` 9 679 429 67108864 1538 1315 768 1920 1080 581385
~ Move `main_dlg_cur` `proe_win` 9 679 432 67108864 1026 1315 768 1920 1080 581389
~ Move `main_dlg_cur` `proe_win` 9 679 435 67108864 1026 1315 768 1920 1080 581393
~ Move `main_dlg_cur` `proe_win` 9 679 439 67108864 1026 1315 768 1920 1080 581396
~ Move `main_dlg_cur` `proe_win` 9 679 441 67108864 1026 1315 768 1920 1080 581400
~ Move `main_dlg_cur` `proe_win` 9 678 445 67108864 1538 1315 768 1920 1080 581403
~ Move `main_dlg_cur` `proe_win` 9 676 446 67108864 1538 1315 768 1920 1080 581406
~ Move `main_dlg_cur` `proe_win` 9 676 449 67108864 1026 1315 768 1920 1080 581410
~ Move `main_dlg_cur` `proe_win` 9 674 451 67108864 1538 1315 768 1920 1080 581413
~ Move `main_dlg_cur` `proe_win` 9 672 453 67108864 1538 1315 768 1920 1080 581417
~ Move `main_dlg_cur` `proe_win` 9 670 455 67108864 1538 1315 768 1920 1080 581420
~ Move `main_dlg_cur` `proe_win` 9 668 457 67108864 1538 1315 768 1920 1080 581425
~ Move `main_dlg_cur` `proe_win` 9 665 459 67108864 1538 1315 768 1920 1080 581430
~ Move `main_dlg_cur` `proe_win` 9 664 460 67108864 1538 1315 768 1920 1080 581432
~ Move `main_dlg_cur` `proe_win` 9 660 461 67108864 1538 1315 768 1920 1080 581436
~ Move `main_dlg_cur` `proe_win` 9 658 462 67108864 1538 1315 768 1920 1080 581440
~ Move `main_dlg_cur` `proe_win` 9 655 462 67108864 514 1315 768 1920 1080 581443
~ Move `main_dlg_cur` `proe_win` 9 653 462 67108864 514 1315 768 1920 1080 581448
~ Move `main_dlg_cur` `proe_win` 9 652 462 67108864 514 1315 768 1920 1080 581451
~ Move `main_dlg_cur` `proe_win` 9 650 462 67108864 514 1315 768 1920 1080 581454
~ Move `main_dlg_cur` `proe_win` 9 649 462 67108864 514 1315 768 1920 1080 581458
~ Move `main_dlg_cur` `proe_win` 9 648 462 67108864 514 1315 768 1920 1080 581461
~ Move `main_dlg_cur` `proe_win` 9 646 460 67108864 1538 1315 768 1920 1080 581466
~ Move `main_dlg_cur` `proe_win` 9 644 458 67108864 1538 1315 768 1920 1080 581470
~ Move `main_dlg_cur` `proe_win` 9 644 457 67108864 1026 1315 768 1920 1080 581473
~ Move `main_dlg_cur` `proe_win` 9 642 454 67108864 1538 1315 768 1920 1080 581476
~ Move `main_dlg_cur` `proe_win` 9 642 452 67108864 1026 1315 768 1920 1080 581480
~ Move `main_dlg_cur` `proe_win` 9 640 450 67108864 1538 1315 768 1920 1080 581483
~ Move `main_dlg_cur` `proe_win` 9 639 448 67108864 1538 1315 768 1920 1080 581487
~ Move `main_dlg_cur` `proe_win` 9 639 446 67108864 1026 1315 768 1920 1080 581490
~ Move `main_dlg_cur` `proe_win` 9 639 444 67108864 1026 1315 768 1920 1080 581495
~ Move `main_dlg_cur` `proe_win` 9 638 439 67108864 1538 1315 768 1920 1080 581498
~ Move `main_dlg_cur` `proe_win` 9 637 436 67108864 1538 1315 768 1920 1080 581502
~ Move `main_dlg_cur` `proe_win` 9 637 433 67108864 1026 1315 768 1920 1080 581505
~ Move `main_dlg_cur` `proe_win` 9 637 430 67108864 1026 1315 768 1920 1080 581509
~ Move `main_dlg_cur` `proe_win` 9 637 427 67108864 1026 1315 768 1920 1080 581512
~ Move `main_dlg_cur` `proe_win` 9 637 425 67108864 1026 1315 768 1920 1080 581516
~ Move `main_dlg_cur` `proe_win` 9 637 423 67108864 1026 1315 768 1920 1080 581519
~ Move `main_dlg_cur` `proe_win` 9 638 420 67108864 1538 1315 768 1920 1080 581523
~ Move `main_dlg_cur` `proe_win` 9 638 416 67108864 1026 1315 768 1920 1080 581527
~ Move `main_dlg_cur` `proe_win` 9 640 414 67108864 1538 1315 768 1920 1080 581530
~ Move `main_dlg_cur` `proe_win` 9 641 412 67108864 1538 1315 768 1920 1080 581533
~ Move `main_dlg_cur` `proe_win` 9 642 409 67108864 1538 1315 768 1920 1080 581538
~ Move `main_dlg_cur` `proe_win` 9 643 406 67108864 1538 1315 768 1920 1080 581541
~ Move `main_dlg_cur` `proe_win` 9 646 404 67108864 1538 1315 768 1920 1080 581545
~ Move `main_dlg_cur` `proe_win` 9 647 402 67108864 1538 1315 768 1920 1080 581548
~ Move `main_dlg_cur` `proe_win` 9 648 401 67108864 1538 1315 768 1920 1080 581551
~ Move `main_dlg_cur` `proe_win` 9 649 401 67108864 514 1315 768 1920 1080 581556
~ Move `main_dlg_cur` `proe_win` 9 653 398 67108864 1538 1315 768 1920 1080 581559
~ Move `main_dlg_cur` `proe_win` 9 656 397 67108864 1538 1315 768 1920 1080 581563
~ Move `main_dlg_cur` `proe_win` 9 659 396 67108864 1538 1315 768 1920 1080 581566
~ Move `main_dlg_cur` `proe_win` 9 663 396 67108864 514 1315 768 1920 1080 581571
~ Move `main_dlg_cur` `proe_win` 9 667 396 67108864 514 1315 768 1920 1080 581576
~ Move `main_dlg_cur` `proe_win` 9 671 396 67108864 514 1315 768 1920 1080 581579
~ Move `main_dlg_cur` `proe_win` 9 673 396 67108864 514 1315 768 1920 1080 581583
~ Move `main_dlg_cur` `proe_win` 9 677 396 67108864 514 1315 768 1920 1080 581586
~ Move `main_dlg_cur` `proe_win` 9 680 396 67108864 514 1315 768 1920 1080 581589
~ Move `main_dlg_cur` `proe_win` 9 684 398 67108864 1538 1315 768 1920 1080 581594
~ Move `main_dlg_cur` `proe_win` 9 688 399 67108864 1538 1315 768 1920 1080 581598
~ Move `main_dlg_cur` `proe_win` 9 690 400 67108864 1538 1315 768 1920 1080 581601
~ Move `main_dlg_cur` `proe_win` 9 692 403 67108864 1538 1315 768 1920 1080 581604
~ Move `main_dlg_cur` `proe_win` 9 694 404 67108864 1538 1315 768 1920 1080 581607
~ Move `main_dlg_cur` `proe_win` 9 696 406 67108864 1538 1315 768 1920 1080 581611
~ Move `main_dlg_cur` `proe_win` 9 698 409 67108864 1538 1315 768 1920 1080 581615
~ Move `main_dlg_cur` `proe_win` 9 700 413 67108864 1538 1315 768 1920 1080 581621
~ Move `main_dlg_cur` `proe_win` 9 701 415 67108864 1538 1315 768 1920 1080 581625
~ Move `main_dlg_cur` `proe_win` 9 701 418 67108864 1026 1315 768 1920 1080 581629
~ Move `main_dlg_cur` `proe_win` 9 701 422 67108864 1026 1315 768 1920 1080 581633
~ Move `main_dlg_cur` `proe_win` 9 701 424 67108864 1026 1315 768 1920 1080 581636
~ Move `main_dlg_cur` `proe_win` 9 701 427 67108864 1026 1315 768 1920 1080 581640
~ Move `main_dlg_cur` `proe_win` 9 701 429 67108864 1026 1315 768 1920 1080 581643
~ Move `main_dlg_cur` `proe_win` 9 701 432 67108864 1026 1315 768 1920 1080 581647
~ Move `main_dlg_cur` `proe_win` 9 701 434 67108864 1026 1315 768 1920 1080 581651
~ Move `main_dlg_cur` `proe_win` 9 700 437 67108864 1538 1315 768 1920 1080 581654
~ Move `main_dlg_cur` `proe_win` 9 698 439 67108864 1538 1315 768 1920 1080 581657
~ Move `main_dlg_cur` `proe_win` 9 697 440 67108864 1538 1315 768 1920 1080 581661
~ Move `main_dlg_cur` `proe_win` 9 695 443 67108864 1538 1315 768 1920 1080 581664
~ Move `main_dlg_cur` `proe_win` 9 692 446 67108864 1538 1315 768 1920 1080 581668
~ Move `main_dlg_cur` `proe_win` 9 690 448 67108864 1538 1315 768 1920 1080 581671
~ Move `main_dlg_cur` `proe_win` 9 688 449 67108864 1538 1315 768 1920 1080 581675
~ Move `main_dlg_cur` `proe_win` 9 684 450 67108864 1538 1315 768 1920 1080 581678
~ Move `main_dlg_cur` `proe_win` 9 681 453 67108864 1538 1315 768 1920 1080 581682
~ Move `main_dlg_cur` `proe_win` 9 678 453 67108864 514 1315 768 1920 1080 581686
~ Move `main_dlg_cur` `proe_win` 9 675 455 67108864 1538 1315 768 1920 1080 581689
~ Move `main_dlg_cur` `proe_win` 9 671 456 67108864 1538 1315 768 1920 1080 581693
~ Move `main_dlg_cur` `proe_win` 9 665 456 67108864 514 1315 768 1920 1080 581696
~ Move `main_dlg_cur` `proe_win` 9 661 456 67108864 514 1315 768 1920 1080 581699
~ Move `main_dlg_cur` `proe_win` 9 657 456 67108864 514 1315 768 1920 1080 581703
~ Move `main_dlg_cur` `proe_win` 9 653 456 67108864 514 1315 768 1920 1080 581706
~ Move `main_dlg_cur` `proe_win` 9 648 456 67108864 514 1315 768 1920 1080 581711
~ Move `main_dlg_cur` `proe_win` 9 644 456 67108864 514 1315 768 1920 1080 581714
~ Move `main_dlg_cur` `proe_win` 9 641 456 67108864 514 1315 768 1920 1080 581717
~ Move `main_dlg_cur` `proe_win` 9 639 455 67108864 1538 1315 768 1920 1080 581720
~ Move `main_dlg_cur` `proe_win` 9 635 453 67108864 1538 1315 768 1920 1080 581725
~ Move `main_dlg_cur` `proe_win` 9 633 452 67108864 1538 1315 768 1920 1080 581728
~ Move `main_dlg_cur` `proe_win` 9 631 450 67108864 1538 1315 768 1920 1080 581731
~ Move `main_dlg_cur` `proe_win` 9 629 449 67108864 1538 1315 768 1920 1080 581734
~ Move `main_dlg_cur` `proe_win` 9 628 447 67108864 1538 1315 768 1920 1080 581738
~ Move `main_dlg_cur` `proe_win` 9 626 444 67108864 1538 1315 768 1920 1080 581741
~ Move `main_dlg_cur` `proe_win` 9 626 442 67108864 1026 1315 768 1920 1080 581745
~ Move `main_dlg_cur` `proe_win` 9 624 439 67108864 1538 1315 768 1920 1080 581747
~ Move `main_dlg_cur` `proe_win` 9 624 437 67108864 1026 1315 768 1920 1080 581750
~ Move `main_dlg_cur` `proe_win` 9 624 434 67108864 1026 1315 768 1920 1080 581754
~ Move `main_dlg_cur` `proe_win` 9 623 430 67108864 1538 1315 768 1920 1080 581758
~ Move `main_dlg_cur` `proe_win` 9 623 426 67108864 1026 1315 768 1920 1080 581761
~ Move `main_dlg_cur` `proe_win` 9 623 423 67108864 1026 1315 768 1920 1080 581764
~ Move `main_dlg_cur` `proe_win` 9 623 420 67108864 1026 1315 768 1920 1080 581767
~ Move `main_dlg_cur` `proe_win` 9 625 416 67108864 1538 1315 768 1920 1080 581771
~ Move `main_dlg_cur` `proe_win` 9 626 411 67108864 1538 1315 768 1920 1080 581774
~ Move `main_dlg_cur` `proe_win` 9 628 408 67108864 1538 1315 768 1920 1080 581778
~ Move `main_dlg_cur` `proe_win` 9 629 405 67108864 1538 1315 768 1920 1080 581781
~ Move `main_dlg_cur` `proe_win` 9 631 403 67108864 1538 1315 768 1920 1080 581785
~ Move `main_dlg_cur` `proe_win` 9 634 397 67108864 1538 1315 768 1920 1080 581789
~ Move `main_dlg_cur` `proe_win` 9 637 394 67108864 1538 1315 768 1920 1080 581792
~ Move `main_dlg_cur` `proe_win` 9 639 392 67108864 1538 1315 768 1920 1080 581795
~ Move `main_dlg_cur` `proe_win` 9 642 391 67108864 1538 1315 768 1920 1080 581798
~ Move `main_dlg_cur` `proe_win` 9 644 389 67108864 1538 1315 768 1920 1080 581802
~ Move `main_dlg_cur` `proe_win` 9 647 387 67108864 1538 1315 768 1920 1080 581805
~ Move `main_dlg_cur` `proe_win` 9 650 386 67108864 1538 1315 768 1920 1080 581808
~ Move `main_dlg_cur` `proe_win` 9 652 385 67108864 1538 1315 768 1920 1080 581813
~ Move `main_dlg_cur` `proe_win` 9 656 383 67108864 1538 1315 768 1920 1080 581817
~ Move `main_dlg_cur` `proe_win` 9 662 382 67108864 1538 1315 768 1920 1080 581821
~ Move `main_dlg_cur` `proe_win` 9 666 381 67108864 1538 1315 768 1920 1080 581825
~ Move `main_dlg_cur` `proe_win` 9 671 380 67108864 1538 1315 768 1920 1080 581829
~ Move `main_dlg_cur` `proe_win` 9 679 380 67108864 514 1315 768 1920 1080 581833
~ Move `main_dlg_cur` `proe_win` 9 682 380 67108864 514 1315 768 1920 1080 581837
~ Move `main_dlg_cur` `proe_win` 9 688 380 67108864 514 1315 768 1920 1080 581841
~ Move `main_dlg_cur` `proe_win` 9 692 380 67108864 514 1315 768 1920 1080 581844
~ Move `main_dlg_cur` `proe_win` 9 696 380 67108864 514 1315 768 1920 1080 581847
~ Move `main_dlg_cur` `proe_win` 9 700 380 67108864 514 1315 768 1920 1080 581851
~ Move `main_dlg_cur` `proe_win` 9 704 382 67108864 1538 1315 768 1920 1080 581854
~ Move `main_dlg_cur` `proe_win` 9 707 383 67108864 1538 1315 768 1920 1080 581858
~ Move `main_dlg_cur` `proe_win` 9 708 385 67108864 1538 1315 768 1920 1080 581863
~ Move `main_dlg_cur` `proe_win` 9 713 388 67108864 1538 1315 768 1920 1080 581866
~ Move `main_dlg_cur` `proe_win` 9 713 390 67108864 1026 1315 768 1920 1080 581869
~ Move `main_dlg_cur` `proe_win` 9 715 392 67108864 1538 1315 768 1920 1080 581872
~ Move `main_dlg_cur` `proe_win` 9 715 395 67108864 1026 1315 768 1920 1080 581875
~ Move `main_dlg_cur` `proe_win` 9 716 398 67108864 1538 1315 768 1920 1080 581880
~ Move `main_dlg_cur` `proe_win` 9 716 402 67108864 1026 1315 768 1920 1080 581884
~ Move `main_dlg_cur` `proe_win` 9 716 406 67108864 1026 1315 768 1920 1080 581887
~ Move `main_dlg_cur` `proe_win` 9 716 408 67108864 1026 1315 768 1920 1080 581892
~ Move `main_dlg_cur` `proe_win` 9 715 416 67108864 1538 1315 768 1920 1080 581898
~ Move `main_dlg_cur` `proe_win` 9 714 419 67108864 1538 1315 768 1920 1080 581901
~ Move `main_dlg_cur` `proe_win` 9 712 423 67108864 1538 1315 768 1920 1080 581905
~ Move `main_dlg_cur` `proe_win` 9 708 429 67108864 1538 1315 768 1920 1080 581910
~ Move `main_dlg_cur` `proe_win` 9 705 432 67108864 1538 1315 768 1920 1080 581913
~ Move `main_dlg_cur` `proe_win` 9 698 438 67108864 1538 1315 768 1920 1080 581919
~ Move `main_dlg_cur` `proe_win` 9 692 443 67108864 1538 1315 768 1920 1080 581924
~ Move `main_dlg_cur` `proe_win` 9 687 446 67108864 1538 1315 768 1920 1080 581927
~ Move `main_dlg_cur` `proe_win` 9 681 451 67108864 1538 1315 768 1920 1080 581930
~ Move `main_dlg_cur` `proe_win` 9 677 453 67108864 1538 1315 768 1920 1080 581934
~ Move `main_dlg_cur` `proe_win` 9 671 456 67108864 1538 1315 768 1920 1080 581937
~ Move `main_dlg_cur` `proe_win` 9 664 459 67108864 1538 1315 768 1920 1080 581941
~ Move `main_dlg_cur` `proe_win` 9 658 462 67108864 1538 1315 768 1920 1080 581944
~ Move `main_dlg_cur` `proe_win` 9 652 464 67108864 1538 1315 768 1920 1080 581947
~ Move `main_dlg_cur` `proe_win` 9 645 466 67108864 1538 1315 768 1920 1080 581952
~ Move `main_dlg_cur` `proe_win` 9 637 469 67108864 1538 1315 768 1920 1080 581955
~ Move `main_dlg_cur` `proe_win` 9 631 469 67108864 514 1315 768 1920 1080 581958
~ Move `main_dlg_cur` `proe_win` 9 623 470 67108864 1538 1315 768 1920 1080 581962
~ Move `main_dlg_cur` `proe_win` 9 617 470 67108864 514 1315 768 1920 1080 581965
~ Move `main_dlg_cur` `proe_win` 9 613 470 67108864 514 1315 768 1920 1080 581968
~ Move `main_dlg_cur` `proe_win` 9 608 470 67108864 514 1315 768 1920 1080 581971
~ Move `main_dlg_cur` `proe_win` 9 602 470 67108864 514 1315 768 1920 1080 581975
~ Move `main_dlg_cur` `proe_win` 9 599 470 67108864 514 1315 768 1920 1080 581978
~ Move `main_dlg_cur` `proe_win` 9 596 470 67108864 514 1315 768 1920 1080 581982
~ Move `main_dlg_cur` `proe_win` 9 591 469 67108864 1538 1315 768 1920 1080 581985
~ Move `main_dlg_cur` `proe_win` 9 588 467 67108864 1538 1315 768 1920 1080 581989
~ Move `main_dlg_cur` `proe_win` 9 587 466 67108864 1538 1315 768 1920 1080 581992
~ Move `main_dlg_cur` `proe_win` 9 585 464 67108864 1538 1315 768 1920 1080 581995
~ Move `main_dlg_cur` `proe_win` 9 583 462 67108864 1538 1315 768 1920 1080 581999
~ Move `main_dlg_cur` `proe_win` 9 582 459 67108864 1538 1315 768 1920 1080 582003
~ Move `main_dlg_cur` `proe_win` 9 581 457 67108864 1538 1315 768 1920 1080 582007
~ Move `main_dlg_cur` `proe_win` 9 580 453 67108864 1538 1315 768 1920 1080 582011
~ Move `main_dlg_cur` `proe_win` 9 580 451 67108864 1026 1315 768 1920 1080 582015
~ Move `main_dlg_cur` `proe_win` 9 580 445 67108864 1026 1315 768 1920 1080 582019
~ Move `main_dlg_cur` `proe_win` 9 580 441 67108864 1026 1315 768 1920 1080 582022
~ Move `main_dlg_cur` `proe_win` 9 580 436 67108864 1026 1315 768 1920 1080 582026
~ Move `main_dlg_cur` `proe_win` 9 580 432 67108864 1026 1315 768 1920 1080 582029
~ Move `main_dlg_cur` `proe_win` 9 581 428 67108864 1538 1315 768 1920 1080 582032
~ Move `main_dlg_cur` `proe_win` 9 582 425 67108864 1538 1315 768 1920 1080 582035
~ Move `main_dlg_cur` `proe_win` 9 584 420 67108864 1538 1315 768 1920 1080 582039
~ Move `main_dlg_cur` `proe_win` 9 585 416 67108864 1538 1315 768 1920 1080 582043
~ Move `main_dlg_cur` `proe_win` 9 587 414 67108864 1538 1315 768 1920 1080 582046
~ Move `main_dlg_cur` `proe_win` 9 591 407 67108864 1538 1315 768 1920 1080 582050
~ Move `main_dlg_cur` `proe_win` 9 594 403 67108864 1538 1315 768 1920 1080 582054
~ Move `main_dlg_cur` `proe_win` 9 597 398 67108864 1538 1315 768 1920 1080 582058
~ Move `main_dlg_cur` `proe_win` 9 602 394 67108864 1538 1315 768 1920 1080 582062
~ Move `main_dlg_cur` `proe_win` 9 605 391 67108864 1538 1315 768 1920 1080 582065
~ Move `main_dlg_cur` `proe_win` 9 609 388 67108864 1538 1315 768 1920 1080 582069
~ Move `main_dlg_cur` `proe_win` 9 614 385 67108864 1538 1315 768 1920 1080 582072
~ Move `main_dlg_cur` `proe_win` 9 620 382 67108864 1538 1315 768 1920 1080 582077
~ Move `main_dlg_cur` `proe_win` 9 625 381 67108864 1538 1315 768 1920 1080 582080
~ Move `main_dlg_cur` `proe_win` 9 629 379 67108864 1538 1315 768 1920 1080 582083
~ Move `main_dlg_cur` `proe_win` 9 634 377 67108864 1538 1315 768 1920 1080 582086
~ Move `main_dlg_cur` `proe_win` 9 639 377 67108864 514 1315 768 1920 1080 582089
~ Move `main_dlg_cur` `proe_win` 9 649 375 67108864 1538 1315 768 1920 1080 582095
~ Move `main_dlg_cur` `proe_win` 9 655 374 67108864 1538 1315 768 1920 1080 582099
~ Move `main_dlg_cur` `proe_win` 9 661 374 67108864 514 1315 768 1920 1080 582102
~ Move `main_dlg_cur` `proe_win` 9 666 374 67108864 514 1315 768 1920 1080 582105
~ Move `main_dlg_cur` `proe_win` 9 673 374 67108864 514 1315 768 1920 1080 582109
~ Move `main_dlg_cur` `proe_win` 9 678 374 67108864 514 1315 768 1920 1080 582112
~ Move `main_dlg_cur` `proe_win` 9 685 375 67108864 1538 1315 768 1920 1080 582116
~ Move `main_dlg_cur` `proe_win` 9 691 376 67108864 1538 1315 768 1920 1080 582122
~ Move `main_dlg_cur` `proe_win` 9 698 380 67108864 1538 1315 768 1920 1080 582126
~ Move `main_dlg_cur` `proe_win` 9 702 382 67108864 1538 1315 768 1920 1080 582130
~ Move `main_dlg_cur` `proe_win` 9 705 383 67108864 1538 1315 768 1920 1080 582133
~ Move `main_dlg_cur` `proe_win` 9 708 386 67108864 1538 1315 768 1920 1080 582136
~ Move `main_dlg_cur` `proe_win` 9 711 389 67108864 1538 1315 768 1920 1080 582140
~ Move `main_dlg_cur` `proe_win` 9 713 392 67108864 1538 1315 768 1920 1080 582145
~ Move `main_dlg_cur` `proe_win` 9 715 394 67108864 1538 1315 768 1920 1080 582148
~ Move `main_dlg_cur` `proe_win` 9 715 397 67108864 1026 1315 768 1920 1080 582152
~ Move `main_dlg_cur` `proe_win` 9 716 401 67108864 1538 1315 768 1920 1080 582155
~ Move `main_dlg_cur` `proe_win` 9 717 405 67108864 1538 1315 768 1920 1080 582159
~ Move `main_dlg_cur` `proe_win` 9 717 410 67108864 1026 1315 768 1920 1080 582164
~ Move `main_dlg_cur` `proe_win` 9 717 413 67108864 1026 1315 768 1920 1080 582167
~ Move `main_dlg_cur` `proe_win` 9 717 416 67108864 1026 1315 768 1920 1080 582170
~ Move `main_dlg_cur` `proe_win` 9 716 421 67108864 1538 1315 768 1920 1080 582176
~ Move `main_dlg_cur` `proe_win` 9 714 425 67108864 1538 1315 768 1920 1080 582178
~ Move `main_dlg_cur` `proe_win` 9 713 426 67108864 1538 1315 768 1920 1080 582181
~ Move `main_dlg_cur` `proe_win` 9 710 431 67108864 1538 1315 768 1920 1080 582185
~ Move `main_dlg_cur` `proe_win` 9 707 435 67108864 1538 1315 768 1920 1080 582188
~ Move `main_dlg_cur` `proe_win` 9 704 438 67108864 1538 1315 768 1920 1080 582192
~ Move `main_dlg_cur` `proe_win` 9 702 440 67108864 1538 1315 768 1920 1080 582195
~ Move `main_dlg_cur` `proe_win` 9 698 444 67108864 1538 1315 768 1920 1080 582199
~ Move `main_dlg_cur` `proe_win` 9 692 448 67108864 1538 1315 768 1920 1080 582202
~ Move `main_dlg_cur` `proe_win` 9 687 451 67108864 1538 1315 768 1920 1080 582207
~ Move `main_dlg_cur` `proe_win` 9 682 452 67108864 1538 1315 768 1920 1080 582210
~ Move `main_dlg_cur` `proe_win` 9 675 455 67108864 1538 1315 768 1920 1080 582214
~ Move `main_dlg_cur` `proe_win` 9 669 457 67108864 1538 1315 768 1920 1080 582218
~ Move `main_dlg_cur` `proe_win` 9 658 459 67108864 1538 1315 768 1920 1080 582223
~ Move `main_dlg_cur` `proe_win` 9 649 460 67108864 1538 1315 768 1920 1080 582227
~ Move `main_dlg_cur` `proe_win` 9 639 461 67108864 1538 1315 768 1920 1080 582233
~ Move `main_dlg_cur` `proe_win` 9 633 461 67108864 514 1315 768 1920 1080 582236
~ Move `main_dlg_cur` `proe_win` 9 628 461 67108864 514 1315 768 1920 1080 582239
~ Move `main_dlg_cur` `proe_win` 9 623 461 67108864 514 1315 768 1920 1080 582244
~ Move `main_dlg_cur` `proe_win` 9 614 459 67108864 1538 1315 768 1920 1080 582247
~ Move `main_dlg_cur` `proe_win` 9 612 459 67108864 514 1315 768 1920 1080 582251
~ Move `main_dlg_cur` `proe_win` 9 609 458 67108864 1538 1315 768 1920 1080 582254
~ Move `main_dlg_cur` `proe_win` 9 606 456 67108864 1538 1315 768 1920 1080 582257
~ Move `main_dlg_cur` `proe_win` 9 601 452 67108864 1538 1315 768 1920 1080 582267
~ Move `main_dlg_cur` `proe_win` 9 600 449 67108864 1538 1315 768 1920 1080 582271
~ Move `main_dlg_cur` `proe_win` 9 599 446 67108864 1538 1315 768 1920 1080 582276
~ Move `main_dlg_cur` `proe_win` 9 599 443 67108864 1026 1315 768 1920 1080 582279
~ Move `main_dlg_cur` `proe_win` 9 599 440 67108864 1026 1315 768 1920 1080 582282
~ Move `main_dlg_cur` `proe_win` 9 598 437 67108864 1538 1315 768 1920 1080 582285
~ Move `main_dlg_cur` `proe_win` 9 598 434 67108864 1026 1315 768 1920 1080 582289
~ Move `main_dlg_cur` `proe_win` 9 598 428 67108864 1026 1315 768 1920 1080 582293
~ Move `main_dlg_cur` `proe_win` 9 598 425 67108864 1026 1315 768 1920 1080 582296
~ Move `main_dlg_cur` `proe_win` 9 598 420 67108864 1026 1315 768 1920 1080 582300
~ Move `main_dlg_cur` `proe_win` 9 599 417 67108864 1538 1315 768 1920 1080 582303
~ Move `main_dlg_cur` `proe_win` 9 601 412 67108864 1538 1315 768 1920 1080 582307
~ Move `main_dlg_cur` `proe_win` 9 602 409 67108864 1538 1315 768 1920 1080 582310
~ Move `main_dlg_cur` `proe_win` 9 604 405 67108864 1538 1315 768 1920 1080 582314
~ Move `main_dlg_cur` `proe_win` 9 605 402 67108864 1538 1315 768 1920 1080 582317
~ Move `main_dlg_cur` `proe_win` 9 607 401 67108864 1538 1315 768 1920 1080 582321
~ Move `main_dlg_cur` `proe_win` 9 610 395 67108864 1538 1315 768 1920 1080 582324
~ Move `main_dlg_cur` `proe_win` 9 613 393 67108864 1538 1315 768 1920 1080 582327
~ Move `main_dlg_cur` `proe_win` 9 616 390 67108864 1538 1315 768 1920 1080 582330
~ Move `main_dlg_cur` `proe_win` 9 618 388 67108864 1538 1315 768 1920 1080 582333
~ Move `main_dlg_cur` `proe_win` 9 622 385 67108864 1538 1315 768 1920 1080 582337
~ Move `main_dlg_cur` `proe_win` 9 627 383 67108864 1538 1315 768 1920 1080 582341
~ Move `main_dlg_cur` `proe_win` 9 631 381 67108864 1538 1315 768 1920 1080 582344
~ Move `main_dlg_cur` `proe_win` 9 636 380 67108864 1538 1315 768 1920 1080 582348
~ Move `main_dlg_cur` `proe_win` 9 639 379 67108864 1538 1315 768 1920 1080 582352
~ Move `main_dlg_cur` `proe_win` 9 647 378 67108864 1538 1315 768 1920 1080 582355
~ Move `main_dlg_cur` `proe_win` 9 651 377 67108864 1538 1315 768 1920 1080 582359
~ Move `main_dlg_cur` `proe_win` 9 659 377 67108864 514 1315 768 1920 1080 582362
~ Move `main_dlg_cur` `proe_win` 9 663 377 67108864 514 1315 768 1920 1080 582365
~ Move `main_dlg_cur` `proe_win` 9 669 377 67108864 514 1315 768 1920 1080 582368
~ Move `main_dlg_cur` `proe_win` 9 673 377 67108864 514 1315 768 1920 1080 582371
~ Move `main_dlg_cur` `proe_win` 9 678 377 67108864 514 1315 768 1920 1080 582374
~ Move `main_dlg_cur` `proe_win` 9 686 379 67108864 1538 1315 768 1920 1080 582378
~ Move `main_dlg_cur` `proe_win` 9 691 380 67108864 1538 1315 768 1920 1080 582381
~ Move `main_dlg_cur` `proe_win` 9 695 382 67108864 1538 1315 768 1920 1080 582385
~ Move `main_dlg_cur` `proe_win` 9 700 384 67108864 1538 1315 768 1920 1080 582388
~ Move `main_dlg_cur` `proe_win` 9 703 386 67108864 1538 1315 768 1920 1080 582392
~ Move `main_dlg_cur` `proe_win` 9 706 388 67108864 1538 1315 768 1920 1080 582396
~ Move `main_dlg_cur` `proe_win` 9 709 392 67108864 1538 1315 768 1920 1080 582401
~ Move `main_dlg_cur` `proe_win` 9 711 394 67108864 1538 1315 768 1920 1080 582404
~ Move `main_dlg_cur` `proe_win` 9 712 396 67108864 1538 1315 768 1920 1080 582407
~ Move `main_dlg_cur` `proe_win` 9 712 398 67108864 1026 1315 768 1920 1080 582410
~ Move `main_dlg_cur` `proe_win` 9 712 400 67108864 1026 1315 768 1920 1080 582414
~ Move `main_dlg_cur` `proe_win` 9 712 404 67108864 1026 1315 768 1920 1080 582417
~ Move `main_dlg_cur` `proe_win` 9 712 407 67108864 1026 1315 768 1920 1080 582421
~ Move `main_dlg_cur` `proe_win` 9 712 410 67108864 1026 1315 768 1920 1080 582425
~ Move `main_dlg_cur` `proe_win` 9 710 413 67108864 1538 1315 768 1920 1080 582428
~ Move `main_dlg_cur` `proe_win` 9 707 417 67108864 1538 1315 768 1920 1080 582432
~ Move `main_dlg_cur` `proe_win` 9 705 419 67108864 1538 1315 768 1920 1080 582435
~ Move `main_dlg_cur` `proe_win` 9 703 421 67108864 1538 1315 768 1920 1080 582438
~ Move `main_dlg_cur` `proe_win` 9 699 425 67108864 1538 1315 768 1920 1080 582442
~ Move `main_dlg_cur` `proe_win` 9 696 426 67108864 1538 1315 768 1920 1080 582446
~ Move `main_dlg_cur` `proe_win` 9 689 430 67108864 1538 1315 768 1920 1080 582449
~ Move `main_dlg_cur` `proe_win` 9 684 433 67108864 1538 1315 768 1920 1080 582452
~ Move `main_dlg_cur` `proe_win` 9 679 436 67108864 1538 1315 768 1920 1080 582456
~ Move `main_dlg_cur` `proe_win` 9 671 438 67108864 1538 1315 768 1920 1080 582460
~ Move `main_dlg_cur` `proe_win` 9 658 443 67108864 1538 1315 768 1920 1080 582466
~ Move `main_dlg_cur` `proe_win` 9 648 445 67108864 1538 1315 768 1920 1080 582469
~ Move `main_dlg_cur` `proe_win` 9 637 447 67108864 1538 1315 768 1920 1080 582473
~ Move `main_dlg_cur` `proe_win` 9 632 448 67108864 1538 1315 768 1920 1080 582477
~ Move `main_dlg_cur` `proe_win` 9 615 450 67108864 1538 1315 768 1920 1080 582481
~ Move `main_dlg_cur` `proe_win` 9 606 451 67108864 1538 1315 768 1920 1080 582484
~ Move `main_dlg_cur` `proe_win` 9 598 451 67108864 514 1315 768 1920 1080 582488
~ Move `main_dlg_cur` `proe_win` 9 587 452 67108864 1538 1315 768 1920 1080 582491
~ Move `main_dlg_cur` `proe_win` 9 580 452 67108864 514 1315 768 1920 1080 582494
~ Move `main_dlg_cur` `proe_win` 9 574 452 67108864 514 1315 768 1920 1080 582497
~ Move `main_dlg_cur` `proe_win` 9 568 452 67108864 514 1315 768 1920 1080 582500
~ Move `main_dlg_cur` `proe_win` 9 563 452 67108864 514 1315 768 1920 1080 582503
~ Move `main_dlg_cur` `proe_win` 9 560 452 67108864 514 1315 768 1920 1080 582507
~ Move `main_dlg_cur` `proe_win` 9 553 451 67108864 1538 1315 768 1920 1080 582510
~ Move `main_dlg_cur` `proe_win` 9 549 450 67108864 1538 1315 768 1920 1080 582514
~ Move `main_dlg_cur` `proe_win` 9 547 449 67108864 1538 1315 768 1920 1080 582516
~ Move `main_dlg_cur` `proe_win` 9 545 448 67108864 1538 1315 768 1920 1080 582519
~ Move `main_dlg_cur` `proe_win` 9 544 447 67108864 1538 1315 768 1920 1080 582523
~ Move `main_dlg_cur` `proe_win` 9 542 444 67108864 1538 1315 768 1920 1080 582528
~ Move `main_dlg_cur` `proe_win` 9 541 442 67108864 1538 1315 768 1920 1080 582531
~ Move `main_dlg_cur` `proe_win` 9 540 441 67108864 1538 1315 768 1920 1080 582534
~ Move `main_dlg_cur` `proe_win` 9 539 439 67108864 1538 1315 768 1920 1080 582537
~ Move `main_dlg_cur` `proe_win` 9 539 436 67108864 1026 1315 768 1920 1080 582540
~ Move `main_dlg_cur` `proe_win` 9 539 434 67108864 1026 1315 768 1920 1080 582543
~ Move `main_dlg_cur` `proe_win` 9 539 431 67108864 1026 1315 768 1920 1080 582547
~ Move `main_dlg_cur` `proe_win` 9 539 427 67108864 1026 1315 768 1920 1080 582550
~ Move `main_dlg_cur` `proe_win` 9 541 423 67108864 1538 1315 768 1920 1080 582554
~ Move `main_dlg_cur` `proe_win` 9 542 419 67108864 1538 1315 768 1920 1080 582557
~ Move `main_dlg_cur` `proe_win` 9 544 416 67108864 1538 1315 768 1920 1080 582561
~ Move `main_dlg_cur` `proe_win` 9 546 412 67108864 1538 1315 768 1920 1080 582565
~ Move `main_dlg_cur` `proe_win` 9 551 406 67108864 1538 1315 768 1920 1080 582571
~ Move `main_dlg_cur` `proe_win` 9 555 402 67108864 1538 1315 768 1920 1080 582575
~ Move `main_dlg_cur` `proe_win` 9 560 398 67108864 1538 1315 768 1920 1080 582579
~ Move `main_dlg_cur` `proe_win` 9 563 397 67108864 1538 1315 768 1920 1080 582584
~ Move `main_dlg_cur` `proe_win` 9 575 390 67108864 1538 1315 768 1920 1080 582589
~ Move `main_dlg_cur` `proe_win` 9 585 387 67108864 1538 1315 768 1920 1080 582594
~ Move `main_dlg_cur` `proe_win` 9 593 384 67108864 1538 1315 768 1920 1080 582598
~ Move `main_dlg_cur` `proe_win` 9 602 381 67108864 1538 1315 768 1920 1080 582603
~ Move `main_dlg_cur` `proe_win` 9 615 379 67108864 1538 1315 768 1920 1080 582608
~ Move `main_dlg_cur` `proe_win` 9 622 378 67108864 1538 1315 768 1920 1080 582613
~ Move `main_dlg_cur` `proe_win` 9 635 377 67108864 1538 1315 768 1920 1080 582618
~ Move `main_dlg_cur` `proe_win` 9 645 376 67108864 1538 1315 768 1920 1080 582623
~ Move `main_dlg_cur` `proe_win` 9 654 376 67108864 514 1315 768 1920 1080 582627
~ Move `main_dlg_cur` `proe_win` 9 675 378 67108864 1538 1315 768 1920 1080 582638
~ Move `main_dlg_cur` `proe_win` 9 682 380 67108864 1538 1315 768 1920 1080 582644
~ Move `main_dlg_cur` `proe_win` 9 688 382 67108864 1538 1315 768 1920 1080 582649
~ Move `main_dlg_cur` `proe_win` 9 693 385 67108864 1538 1315 768 1920 1080 582652
~ Move `main_dlg_cur` `proe_win` 9 695 388 67108864 1538 1315 768 1920 1080 582658
~ Move `main_dlg_cur` `proe_win` 9 698 391 67108864 1538 1315 768 1920 1080 582663
~ Move `main_dlg_cur` `proe_win` 9 699 393 67108864 1538 1315 768 1920 1080 582667
~ Move `main_dlg_cur` `proe_win` 9 700 396 67108864 1538 1315 768 1920 1080 582671
~ Move `main_dlg_cur` `proe_win` 9 700 398 67108864 1026 1315 768 1920 1080 582677
~ Move `main_dlg_cur` `proe_win` 9 701 405 67108864 1538 1315 768 1920 1080 582681
~ Move `main_dlg_cur` `proe_win` 9 701 409 67108864 1026 1315 768 1920 1080 582686
~ Move `main_dlg_cur` `proe_win` 9 701 414 67108864 1026 1315 768 1920 1080 582690
~ Move `main_dlg_cur` `proe_win` 9 701 419 67108864 1026 1315 768 1920 1080 582695
~ Move `main_dlg_cur` `proe_win` 9 701 423 67108864 1026 1315 768 1920 1080 582699
~ Move `main_dlg_cur` `proe_win` 9 699 429 67108864 1538 1315 768 1920 1080 582705
~ Move `main_dlg_cur` `proe_win` 9 695 435 67108864 1538 1315 768 1920 1080 582710
~ Move `main_dlg_cur` `proe_win` 9 692 441 67108864 1538 1315 768 1920 1080 582715
~ Move `main_dlg_cur` `proe_win` 9 688 446 67108864 1538 1315 768 1920 1080 582720
~ Move `main_dlg_cur` `proe_win` 9 683 452 67108864 1538 1315 768 1920 1080 582725
~ Move `main_dlg_cur` `proe_win` 9 678 457 67108864 1538 1315 768 1920 1080 582729
~ Move `main_dlg_cur` `proe_win` 9 672 462 67108864 1538 1315 768 1920 1080 582733
~ Move `main_dlg_cur` `proe_win` 9 665 467 67108864 1538 1315 768 1920 1080 582739
~ Move `main_dlg_cur` `proe_win` 9 656 473 67108864 1538 1315 768 1920 1080 582744
~ Move `main_dlg_cur` `proe_win` 9 647 477 67108864 1538 1315 768 1920 1080 582750
~ Move `main_dlg_cur` `proe_win` 9 635 482 67108864 1538 1315 768 1920 1080 582757
~ Move `main_dlg_cur` `proe_win` 9 625 485 67108864 1538 1315 768 1920 1080 582762
~ Move `main_dlg_cur` `proe_win` 9 619 487 67108864 1538 1315 768 1920 1080 582766
~ Move `main_dlg_cur` `proe_win` 9 610 488 67108864 1538 1315 768 1920 1080 582771
~ Move `main_dlg_cur` `proe_win` 9 604 489 67108864 1538 1315 768 1920 1080 582776
~ Move `main_dlg_cur` `proe_win` 9 600 490 67108864 1538 1315 768 1920 1080 582780
~ Move `main_dlg_cur` `proe_win` 9 594 490 67108864 514 1315 768 1920 1080 582784
~ Move `main_dlg_cur` `proe_win` 9 591 490 67108864 514 1315 768 1920 1080 582788
~ Move `main_dlg_cur` `proe_win` 9 586 490 67108864 514 1315 768 1920 1080 582794
~ Move `main_dlg_cur` `proe_win` 9 584 489 67108864 1538 1315 768 1920 1080 582798
~ Move `main_dlg_cur` `proe_win` 9 581 488 67108864 1538 1315 768 1920 1080 582803
~ Move `main_dlg_cur` `proe_win` 9 579 487 67108864 1538 1315 768 1920 1080 582807
~ Move `main_dlg_cur` `proe_win` 9 578 486 67108864 1538 1315 768 1920 1080 582812
~ Move `main_dlg_cur` `proe_win` 9 575 483 67108864 1538 1315 768 1920 1080 582817
~ Move `main_dlg_cur` `proe_win` 9 574 479 67108864 1538 1315 768 1920 1080 582821
~ Move `main_dlg_cur` `proe_win` 9 572 475 67108864 1538 1315 768 1920 1080 582826
~ Move `main_dlg_cur` `proe_win` 9 570 471 67108864 1538 1315 768 1920 1080 582832
~ Move `main_dlg_cur` `proe_win` 9 569 467 67108864 1538 1315 768 1920 1080 582836
~ Move `main_dlg_cur` `proe_win` 9 568 461 67108864 1538 1315 768 1920 1080 582842
~ Move `main_dlg_cur` `proe_win` 9 568 457 67108864 1026 1315 768 1920 1080 582846
~ Move `main_dlg_cur` `proe_win` 9 567 449 67108864 1538 1315 768 1920 1080 582851
~ Move `main_dlg_cur` `proe_win` 9 567 445 67108864 1026 1315 768 1920 1080 582855
~ Move `main_dlg_cur` `proe_win` 9 567 439 67108864 1026 1315 768 1920 1080 582859
~ Move `main_dlg_cur` `proe_win` 9 567 432 67108864 1026 1315 768 1920 1080 582864
~ Move `main_dlg_cur` `proe_win` 9 567 427 67108864 1026 1315 768 1920 1080 582869
~ Move `main_dlg_cur` `proe_win` 9 568 424 67108864 1538 1315 768 1920 1080 582873
~ Move `main_dlg_cur` `proe_win` 9 571 415 67108864 1538 1315 768 1920 1080 582877
~ Move `main_dlg_cur` `proe_win` 9 572 409 67108864 1538 1315 768 1920 1080 582880
~ Move `main_dlg_cur` `proe_win` 9 574 405 67108864 1538 1315 768 1920 1080 582883
~ Move `main_dlg_cur` `proe_win` 9 576 401 67108864 1538 1315 768 1920 1080 582887
~ Move `main_dlg_cur` `proe_win` 9 578 397 67108864 1538 1315 768 1920 1080 582892
~ Move `main_dlg_cur` `proe_win` 9 580 393 67108864 1538 1315 768 1920 1080 582895
~ Move `main_dlg_cur` `proe_win` 9 581 392 67108864 1538 1315 768 1920 1080 582899
~ Move `main_dlg_cur` `proe_win` 9 583 390 67108864 1538 1315 768 1920 1080 582903
~ Move `main_dlg_cur` `proe_win` 9 586 387 67108864 1538 1315 768 1920 1080 582908
~ Move `main_dlg_cur` `proe_win` 9 589 385 67108864 1538 1315 768 1920 1080 582913
~ Move `main_dlg_cur` `proe_win` 9 591 385 67108864 514 1315 768 1920 1080 582918
~ Move `main_dlg_cur` `proe_win` 9 596 383 67108864 1538 1315 768 1920 1080 582922
~ Move `main_dlg_cur` `proe_win` 9 601 382 67108864 1538 1315 768 1920 1080 582926
~ Move `main_dlg_cur` `proe_win` 9 605 381 67108864 1538 1315 768 1920 1080 582929
~ Move `main_dlg_cur` `proe_win` 9 608 381 67108864 514 1315 768 1920 1080 582933
~ Move `main_dlg_cur` `proe_win` 9 613 380 67108864 1538 1315 768 1920 1080 582937
~ Move `main_dlg_cur` `proe_win` 9 617 380 67108864 514 1315 768 1920 1080 582941
~ Move `main_dlg_cur` `proe_win` 9 621 380 67108864 514 1315 768 1920 1080 582944
~ Move `main_dlg_cur` `proe_win` 9 622 380 67108864 514 1315 768 1920 1080 582948
~ Move `main_dlg_cur` `proe_win` 9 629 380 67108864 514 1315 768 1920 1080 582951
~ Move `main_dlg_cur` `proe_win` 9 636 381 67108864 1538 1315 768 1920 1080 582955
~ Move `main_dlg_cur` `proe_win` 9 641 382 67108864 1538 1315 768 1920 1080 582959
~ Move `main_dlg_cur` `proe_win` 9 646 384 67108864 1538 1315 768 1920 1080 582963
~ Move `main_dlg_cur` `proe_win` 9 650 385 67108864 1538 1315 768 1920 1080 582966
~ Move `main_dlg_cur` `proe_win` 9 657 388 67108864 1538 1315 768 1920 1080 582971
~ Move `main_dlg_cur` `proe_win` 9 662 391 67108864 1538 1315 768 1920 1080 582975
~ Move `main_dlg_cur` `proe_win` 9 663 392 67108864 1538 1315 768 1920 1080 582979
~ Move `main_dlg_cur` `proe_win` 9 673 397 67108864 1538 1315 768 1920 1080 582983
~ Move `main_dlg_cur` `proe_win` 9 679 400 67108864 1538 1315 768 1920 1080 582987
~ Move `main_dlg_cur` `proe_win` 9 684 404 67108864 1538 1315 768 1920 1080 582991
~ Move `main_dlg_cur` `proe_win` 9 688 407 67108864 1538 1315 768 1920 1080 582995
~ Move `main_dlg_cur` `proe_win` 9 691 410 67108864 1538 1315 768 1920 1080 582998
~ Move `main_dlg_cur` `proe_win` 9 695 414 67108864 1538 1315 768 1920 1080 583002
~ Move `main_dlg_cur` `proe_win` 9 699 418 67108864 1538 1315 768 1920 1080 583005
~ Move `main_dlg_cur` `proe_win` 9 699 420 67108864 1026 1315 768 1920 1080 583010
~ Move `main_dlg_cur` `proe_win` 9 704 426 67108864 1538 1315 768 1920 1080 583014
~ Move `main_dlg_cur` `proe_win` 9 706 429 67108864 1538 1315 768 1920 1080 583017
~ Move `main_dlg_cur` `proe_win` 9 708 433 67108864 1538 1315 768 1920 1080 583021
~ Move `main_dlg_cur` `proe_win` 9 710 436 67108864 1538 1315 768 1920 1080 583024
~ Move `main_dlg_cur` `proe_win` 9 710 440 67108864 1026 1315 768 1920 1080 583027
~ Move `main_dlg_cur` `proe_win` 9 711 443 67108864 1538 1315 768 1920 1080 583031
~ Move `main_dlg_cur` `proe_win` 9 711 446 67108864 1026 1315 768 1920 1080 583034
~ Move `main_dlg_cur` `proe_win` 9 711 448 67108864 1026 1315 768 1920 1080 583037
~ Move `main_dlg_cur` `proe_win` 9 711 450 67108864 1026 1315 768 1920 1080 583041
~ Move `main_dlg_cur` `proe_win` 9 711 456 67108864 1026 1315 768 1920 1080 583044
~ Move `main_dlg_cur` `proe_win` 9 711 458 67108864 1026 1315 768 1920 1080 583047
~ Move `main_dlg_cur` `proe_win` 9 711 461 67108864 1026 1315 768 1920 1080 583050
~ Move `main_dlg_cur` `proe_win` 9 710 464 67108864 1538 1315 768 1920 1080 583053
~ Move `main_dlg_cur` `proe_win` 9 707 469 67108864 1538 1315 768 1920 1080 583058
~ Move `main_dlg_cur` `proe_win` 9 705 472 67108864 1538 1315 768 1920 1080 583062
~ Move `main_dlg_cur` `proe_win` 9 702 476 67108864 1538 1315 768 1920 1080 583067
~ Move `main_dlg_cur` `proe_win` 9 699 478 67108864 1538 1315 768 1920 1080 583070
~ Move `main_dlg_cur` `proe_win` 9 696 482 67108864 1538 1315 768 1920 1080 583074
~ Move `main_dlg_cur` `proe_win` 9 692 484 67108864 1538 1315 768 1920 1080 583078
~ Move `main_dlg_cur` `proe_win` 9 687 487 67108864 1538 1315 768 1920 1080 583082
~ Move `main_dlg_cur` `proe_win` 9 685 489 67108864 1538 1315 768 1920 1080 583085
~ Move `main_dlg_cur` `proe_win` 9 677 491 67108864 1538 1315 768 1920 1080 583090
~ Move `main_dlg_cur` `proe_win` 9 675 492 67108864 1538 1315 768 1920 1080 583093
~ Move `main_dlg_cur` `proe_win` 9 669 494 67108864 1538 1315 768 1920 1080 583097
~ Move `main_dlg_cur` `proe_win` 9 665 495 67108864 1538 1315 768 1920 1080 583100
~ Move `main_dlg_cur` `proe_win` 9 664 495 67108864 514 1315 768 1920 1080 583106
~ Move `main_dlg_cur` `proe_win` 9 653 496 67108864 1538 1315 768 1920 1080 583109
~ Move `main_dlg_cur` `proe_win` 9 648 497 67108864 1538 1315 768 1920 1080 583113
~ Move `main_dlg_cur` `proe_win` 9 644 497 67108864 514 1315 768 1920 1080 583117
~ Move `main_dlg_cur` `proe_win` 9 640 497 67108864 514 1315 768 1920 1080 583120
~ Move `main_dlg_cur` `proe_win` 9 637 497 67108864 514 1315 768 1920 1080 583124
~ Move `main_dlg_cur` `proe_win` 9 632 497 67108864 514 1315 768 1920 1080 583127
~ Move `main_dlg_cur` `proe_win` 9 629 496 67108864 1538 1315 768 1920 1080 583130
~ Move `main_dlg_cur` `proe_win` 9 626 495 67108864 1538 1315 768 1920 1080 583133
~ Move `main_dlg_cur` `proe_win` 9 623 494 67108864 1538 1315 768 1920 1080 583137
~ Move `main_dlg_cur` `proe_win` 9 620 492 67108864 1538 1315 768 1920 1080 583140
~ Move `main_dlg_cur` `proe_win` 9 617 490 67108864 1538 1315 768 1920 1080 583144
~ Move `main_dlg_cur` `proe_win` 9 615 489 67108864 1538 1315 768 1920 1080 583147
~ Move `main_dlg_cur` `proe_win` 9 613 487 67108864 1538 1315 768 1920 1080 583150
~ Move `main_dlg_cur` `proe_win` 9 612 486 67108864 1538 1315 768 1920 1080 583153
~ Move `main_dlg_cur` `proe_win` 9 610 484 67108864 1538 1315 768 1920 1080 583156
~ Move `main_dlg_cur` `proe_win` 9 608 481 67108864 1538 1315 768 1920 1080 583160
~ Move `main_dlg_cur` `proe_win` 9 607 479 67108864 1538 1315 768 1920 1080 583163
~ Move `main_dlg_cur` `proe_win` 9 606 475 67108864 1538 1315 768 1920 1080 583168
~ Move `main_dlg_cur` `proe_win` 9 605 472 67108864 1538 1315 768 1920 1080 583171
~ Move `main_dlg_cur` `proe_win` 9 604 470 67108864 1538 1315 768 1920 1080 583174
~ Move `main_dlg_cur` `proe_win` 9 604 467 67108864 1026 1315 768 1920 1080 583178
~ Move `main_dlg_cur` `proe_win` 9 603 464 67108864 1538 1315 768 1920 1080 583182
~ Move `main_dlg_cur` `proe_win` 9 603 460 67108864 1026 1315 768 1920 1080 583185
~ Move `main_dlg_cur` `proe_win` 9 603 457 67108864 1026 1315 768 1920 1080 583188
~ Move `main_dlg_cur` `proe_win` 9 603 453 67108864 1026 1315 768 1920 1080 583193
~ Move `main_dlg_cur` `proe_win` 9 603 449 67108864 1026 1315 768 1920 1080 583196
~ Move `main_dlg_cur` `proe_win` 9 603 446 67108864 1026 1315 768 1920 1080 583199
~ Move `main_dlg_cur` `proe_win` 9 604 444 67108864 1538 1315 768 1920 1080 583202
~ Move `main_dlg_cur` `proe_win` 9 605 441 67108864 1538 1315 768 1920 1080 583205
~ Move `main_dlg_cur` `proe_win` 9 606 438 67108864 1538 1315 768 1920 1080 583208
~ Move `main_dlg_cur` `proe_win` 9 607 435 67108864 1538 1315 768 1920 1080 583212
~ Move `main_dlg_cur` `proe_win` 9 609 431 67108864 1538 1315 768 1920 1080 583215
~ Move `main_dlg_cur` `proe_win` 9 610 429 67108864 1538 1315 768 1920 1080 583219
~ Move `main_dlg_cur` `proe_win` 9 613 425 67108864 1538 1315 768 1920 1080 583222
~ Move `main_dlg_cur` `proe_win` 9 615 422 67108864 1538 1315 768 1920 1080 583226
~ Move `main_dlg_cur` `proe_win` 9 618 420 67108864 1538 1315 768 1920 1080 583230
~ Move `main_dlg_cur` `proe_win` 9 621 417 67108864 1538 1315 768 1920 1080 583233
~ Move `main_dlg_cur` `proe_win` 9 623 415 67108864 1538 1315 768 1920 1080 583236
~ Move `main_dlg_cur` `proe_win` 9 626 412 67108864 1538 1315 768 1920 1080 583240
~ Move `main_dlg_cur` `proe_win` 9 630 410 67108864 1538 1315 768 1920 1080 583245
~ Move `main_dlg_cur` `proe_win` 9 634 408 67108864 1538 1315 768 1920 1080 583248
~ Move `main_dlg_cur` `proe_win` 9 637 407 67108864 1538 1315 768 1920 1080 583251
~ Move `main_dlg_cur` `proe_win` 9 640 406 67108864 1538 1315 768 1920 1080 583254
~ Move `main_dlg_cur` `proe_win` 9 645 404 67108864 1538 1315 768 1920 1080 583258
~ Move `main_dlg_cur` `proe_win` 9 648 404 67108864 514 1315 768 1920 1080 583261
~ Move `main_dlg_cur` `proe_win` 9 652 403 67108864 1538 1315 768 1920 1080 583264
~ Move `main_dlg_cur` `proe_win` 9 655 403 67108864 514 1315 768 1920 1080 583267
~ Move `main_dlg_cur` `proe_win` 9 658 402 67108864 1538 1315 768 1920 1080 583270
~ Move `main_dlg_cur` `proe_win` 9 668 401 67108864 1538 1315 768 1920 1080 583282
~ Move `main_dlg_cur` `proe_win` 9 671 401 67108864 514 1315 768 1920 1080 583286
~ Move `main_dlg_cur` `proe_win` 9 674 401 67108864 514 1315 768 1920 1080 583291
~ Move `main_dlg_cur` `proe_win` 9 677 401 67108864 514 1315 768 1920 1080 583294
~ Move `main_dlg_cur` `proe_win` 9 679 402 67108864 1538 1315 768 1920 1080 583297
~ Move `main_dlg_cur` `proe_win` 9 680 403 67108864 1538 1315 768 1920 1080 583299
~ Move `main_dlg_cur` `proe_win` 9 682 404 67108864 1538 1315 768 1920 1080 583304
~ Move `main_dlg_cur` `proe_win` 9 684 405 67108864 1538 1315 768 1920 1080 583307
~ Move `main_dlg_cur` `proe_win` 9 684 407 67108864 1026 1315 768 1920 1080 583311
~ Move `main_dlg_cur` `proe_win` 9 686 408 67108864 1538 1315 768 1920 1080 583314
~ Move `main_dlg_cur` `proe_win` 9 686 410 67108864 1026 1315 768 1920 1080 583318
~ Move `main_dlg_cur` `proe_win` 9 687 412 67108864 1538 1315 768 1920 1080 583321
~ Move `main_dlg_cur` `proe_win` 9 688 415 67108864 1538 1315 768 1920 1080 583325
~ Move `main_dlg_cur` `proe_win` 9 689 417 67108864 1538 1315 768 1920 1080 583328
~ Move `main_dlg_cur` `proe_win` 9 689 418 67108864 1026 1315 768 1920 1080 583333
~ Move `main_dlg_cur` `proe_win` 9 689 423 67108864 1026 1315 768 1920 1080 583337
~ Move `main_dlg_cur` `proe_win` 9 689 425 67108864 1026 1315 768 1920 1080 583340
~ Move `main_dlg_cur` `proe_win` 9 689 428 67108864 1026 1315 768 1920 1080 583343
~ Move `main_dlg_cur` `proe_win` 9 689 430 67108864 1026 1315 768 1920 1080 583347
~ Move `main_dlg_cur` `proe_win` 9 689 433 67108864 1026 1315 768 1920 1080 583350
~ Move `main_dlg_cur` `proe_win` 9 689 436 67108864 1026 1315 768 1920 1080 583353
~ Move `main_dlg_cur` `proe_win` 9 689 438 67108864 1026 1315 768 1920 1080 583356
~ Move `main_dlg_cur` `proe_win` 9 687 440 67108864 1538 1315 768 1920 1080 583359
~ Move `main_dlg_cur` `proe_win` 9 687 443 67108864 1026 1315 768 1920 1080 583363
~ Move `main_dlg_cur` `proe_win` 9 685 446 67108864 1538 1315 768 1920 1080 583366
~ Move `main_dlg_cur` `proe_win` 9 685 448 67108864 1026 1315 768 1920 1080 583369
~ Move `main_dlg_cur` `proe_win` 9 683 450 67108864 1538 1315 768 1920 1080 583372
~ Move `main_dlg_cur` `proe_win` 9 681 454 67108864 1538 1315 768 1920 1080 583377
~ Move `main_dlg_cur` `proe_win` 9 678 457 67108864 1538 1315 768 1920 1080 583381
~ Move `main_dlg_cur` `proe_win` 9 676 459 67108864 1538 1315 768 1920 1080 583384
~ Move `main_dlg_cur` `proe_win` 9 672 463 67108864 1538 1315 768 1920 1080 583389
~ Move `main_dlg_cur` `proe_win` 9 667 466 67108864 1538 1315 768 1920 1080 583395
~ Move `main_dlg_cur` `proe_win` 9 664 468 67108864 1538 1315 768 1920 1080 583398
~ Move `main_dlg_cur` `proe_win` 9 661 469 67108864 1538 1315 768 1920 1080 583401
~ Move `main_dlg_cur` `proe_win` 9 658 471 67108864 1538 1315 768 1920 1080 583404
~ Move `main_dlg_cur` `proe_win` 9 656 472 67108864 1538 1315 768 1920 1080 583409
~ Move `main_dlg_cur` `proe_win` 9 650 473 67108864 1538 1315 768 1920 1080 583413
~ Move `main_dlg_cur` `proe_win` 9 646 474 67108864 1538 1315 768 1920 1080 583417
~ Move `main_dlg_cur` `proe_win` 9 643 474 67108864 514 1315 768 1920 1080 583420
~ Move `main_dlg_cur` `proe_win` 9 639 474 67108864 514 1315 768 1920 1080 583423
~ Move `main_dlg_cur` `proe_win` 9 636 474 67108864 514 1315 768 1920 1080 583427
~ Move `main_dlg_cur` `proe_win` 9 633 474 67108864 514 1315 768 1920 1080 583430
~ Move `main_dlg_cur` `proe_win` 9 631 474 67108864 514 1315 768 1920 1080 583433
~ Move `main_dlg_cur` `proe_win` 9 627 474 67108864 514 1315 768 1920 1080 583436
~ Move `main_dlg_cur` `proe_win` 9 623 474 67108864 514 1315 768 1920 1080 583442
~ Move `main_dlg_cur` `proe_win` 9 621 474 67108864 514 1315 768 1920 1080 583445
~ Move `main_dlg_cur` `proe_win` 9 619 473 67108864 1538 1315 768 1920 1080 583448
~ Move `main_dlg_cur` `proe_win` 9 618 473 67108864 514 1315 768 1920 1080 583452
~ Move `main_dlg_cur` `proe_win` 9 617 472 67108864 1538 1315 768 1920 1080 583455
~ Move `main_dlg_cur` `proe_win` 9 616 470 67108864 1538 1315 768 1920 1080 583459
~ Move `main_dlg_cur` `proe_win` 9 615 469 67108864 1538 1315 768 1920 1080 583462
~ Move `main_dlg_cur` `proe_win` 9 614 468 67108864 1538 1315 768 1920 1080 583465
~ Move `main_dlg_cur` `proe_win` 9 613 465 67108864 1538 1315 768 1920 1080 583469
~ Move `main_dlg_cur` `proe_win` 9 613 463 67108864 1026 1315 768 1920 1080 583473
~ Move `main_dlg_cur` `proe_win` 9 613 460 67108864 1026 1315 768 1920 1080 583476
~ Move `main_dlg_cur` `proe_win` 9 612 458 67108864 1538 1315 768 1920 1080 583480
~ Move `main_dlg_cur` `proe_win` 9 612 454 67108864 1026 1315 768 1920 1080 583484
~ Move `main_dlg_cur` `proe_win` 9 612 451 67108864 1026 1315 768 1920 1080 583488
~ Move `main_dlg_cur` `proe_win` 9 612 447 67108864 1026 1315 768 1920 1080 583493
~ Move `main_dlg_cur` `proe_win` 9 612 444 67108864 1026 1315 768 1920 1080 583496
~ Move `main_dlg_cur` `proe_win` 9 612 441 67108864 1026 1315 768 1920 1080 583501
~ Move `main_dlg_cur` `proe_win` 9 613 437 67108864 1538 1315 768 1920 1080 583504
~ Move `main_dlg_cur` `proe_win` 9 615 434 67108864 1538 1315 768 1920 1080 583508
~ Move `main_dlg_cur` `proe_win` 9 616 431 67108864 1538 1315 768 1920 1080 583511
~ Move `main_dlg_cur` `proe_win` 9 618 429 67108864 1538 1315 768 1920 1080 583514
~ Move `main_dlg_cur` `proe_win` 9 618 426 67108864 1026 1315 768 1920 1080 583517
~ Move `main_dlg_cur` `proe_win` 9 620 424 67108864 1538 1315 768 1920 1080 583520
~ Move `main_dlg_cur` `proe_win` 9 622 422 67108864 1538 1315 768 1920 1080 583523
~ Move `main_dlg_cur` `proe_win` 9 625 420 67108864 1538 1315 768 1920 1080 583527
~ Move `main_dlg_cur` `proe_win` 9 626 419 67108864 1538 1315 768 1920 1080 583531
~ Move `main_dlg_cur` `proe_win` 9 631 416 67108864 1538 1315 768 1920 1080 583534
~ Move `main_dlg_cur` `proe_win` 9 633 415 67108864 1538 1315 768 1920 1080 583537
~ Move `main_dlg_cur` `proe_win` 9 635 414 67108864 1538 1315 768 1920 1080 583540
~ Move `main_dlg_cur` `proe_win` 9 638 413 67108864 1538 1315 768 1920 1080 583543
~ Move `main_dlg_cur` `proe_win` 9 641 413 67108864 514 1315 768 1920 1080 583548
~ Move `main_dlg_cur` `proe_win` 9 644 412 67108864 1538 1315 768 1920 1080 583551
~ Move `main_dlg_cur` `proe_win` 9 646 412 67108864 514 1315 768 1920 1080 583554
~ Move `main_dlg_cur` `proe_win` 9 649 411 67108864 1538 1315 768 1920 1080 583557
~ Move `main_dlg_cur` `proe_win` 9 651 411 67108864 514 1315 768 1920 1080 583562
~ Move `main_dlg_cur` `proe_win` 9 653 411 67108864 514 1315 768 1920 1080 583565
~ Move `main_dlg_cur` `proe_win` 9 656 412 67108864 1538 1315 768 1920 1080 583569
~ Move `main_dlg_cur` `proe_win` 9 657 412 67108864 514 1315 768 1920 1080 583572
~ Move `main_dlg_cur` `proe_win` 9 658 413 67108864 1538 1315 768 1920 1080 583577
~ Move `main_dlg_cur` `proe_win` 9 661 415 67108864 1538 1315 768 1920 1080 583580
~ Move `main_dlg_cur` `proe_win` 9 662 416 67108864 1538 1315 768 1920 1080 583584
~ Move `main_dlg_cur` `proe_win` 9 663 418 67108864 1538 1315 768 1920 1080 583587
~ Move `main_dlg_cur` `proe_win` 9 665 420 67108864 1538 1315 768 1920 1080 583591
~ Move `main_dlg_cur` `proe_win` 9 666 422 67108864 1538 1315 768 1920 1080 583596
~ Move `main_dlg_cur` `proe_win` 9 666 425 67108864 1026 1315 768 1920 1080 583599
~ Move `main_dlg_cur` `proe_win` 9 666 426 67108864 1026 1315 768 1920 1080 583602
~ Move `main_dlg_cur` `proe_win` 9 667 428 67108864 1538 1315 768 1920 1080 583606
~ Move `main_dlg_cur` `proe_win` 9 667 430 67108864 1026 1315 768 1920 1080 583609
~ Move `main_dlg_cur` `proe_win` 9 667 432 67108864 1026 1315 768 1920 1080 583613
~ Move `main_dlg_cur` `proe_win` 9 667 435 67108864 1026 1315 768 1920 1080 583615
~ Move `main_dlg_cur` `proe_win` 9 667 436 67108864 1026 1315 768 1920 1080 583618
~ Move `main_dlg_cur` `proe_win` 9 667 438 67108864 1026 1315 768 1920 1080 583622
~ Move `main_dlg_cur` `proe_win` 9 666 441 67108864 1538 1315 768 1920 1080 583625
~ Move `main_dlg_cur` `proe_win` 9 665 443 67108864 1538 1315 768 1920 1080 583628
~ Move `main_dlg_cur` `proe_win` 9 664 444 67108864 1538 1315 768 1920 1080 583631
~ Move `main_dlg_cur` `proe_win` 9 663 447 67108864 1538 1315 768 1920 1080 583634
~ Move `main_dlg_cur` `proe_win` 9 662 449 67108864 1538 1315 768 1920 1080 583640
~ Move `main_dlg_cur` `proe_win` 9 658 453 67108864 1538 1315 768 1920 1080 583646
~ Move `main_dlg_cur` `proe_win` 9 656 455 67108864 1538 1315 768 1920 1080 583649
~ Move `main_dlg_cur` `proe_win` 9 653 457 67108864 1538 1315 768 1920 1080 583652
~ Move `main_dlg_cur` `proe_win` 9 650 459 67108864 1538 1315 768 1920 1080 583656
~ Move `main_dlg_cur` `proe_win` 9 647 461 67108864 1538 1315 768 1920 1080 583661
~ Move `main_dlg_cur` `proe_win` 9 645 462 67108864 1538 1315 768 1920 1080 583664
~ Move `main_dlg_cur` `proe_win` 9 644 463 67108864 1538 1315 768 1920 1080 583668
~ Move `main_dlg_cur` `proe_win` 9 639 465 67108864 1538 1315 768 1920 1080 583672
~ Move `main_dlg_cur` `proe_win` 9 635 466 67108864 1538 1315 768 1920 1080 583674
~ Move `main_dlg_cur` `proe_win` 9 632 467 67108864 1538 1315 768 1920 1080 583677
~ Move `main_dlg_cur` `proe_win` 9 629 467 67108864 514 1315 768 1920 1080 583681
~ Move `main_dlg_cur` `proe_win` 9 626 468 67108864 1538 1315 768 1920 1080 583685
~ Move `main_dlg_cur` `proe_win` 9 623 468 67108864 514 1315 768 1920 1080 583689
~ Move `main_dlg_cur` `proe_win` 9 621 468 67108864 514 1315 768 1920 1080 583692
~ Move `main_dlg_cur` `proe_win` 9 619 468 67108864 514 1315 768 1920 1080 583698
~ Move `main_dlg_cur` `proe_win` 9 616 468 67108864 514 1315 768 1920 1080 583701
~ Move `main_dlg_cur` `proe_win` 9 614 468 67108864 514 1315 768 1920 1080 583704
~ Move `main_dlg_cur` `proe_win` 9 612 467 67108864 1538 1315 768 1920 1080 583709
~ Move `main_dlg_cur` `proe_win` 9 611 466 67108864 1538 1315 768 1920 1080 583712
~ Move `main_dlg_cur` `proe_win` 9 611 465 67108864 1026 1315 768 1920 1080 583716
~ Move `main_dlg_cur` `proe_win` 9 610 463 67108864 1538 1315 768 1920 1080 583719
~ Move `main_dlg_cur` `proe_win` 9 609 461 67108864 1538 1315 768 1920 1080 583723
~ Move `main_dlg_cur` `proe_win` 9 609 458 67108864 1026 1315 768 1920 1080 583727
~ Move `main_dlg_cur` `proe_win` 9 609 456 67108864 1026 1315 768 1920 1080 583730
~ Move `main_dlg_cur` `proe_win` 9 609 453 67108864 1026 1315 768 1920 1080 583733
~ Move `main_dlg_cur` `proe_win` 9 609 450 67108864 1026 1315 768 1920 1080 583737
~ Move `main_dlg_cur` `proe_win` 9 609 448 67108864 1026 1315 768 1920 1080 583741
~ Move `main_dlg_cur` `proe_win` 9 610 444 67108864 1538 1315 768 1920 1080 583744
~ Move `main_dlg_cur` `proe_win` 9 611 441 67108864 1538 1315 768 1920 1080 583748
~ Move `main_dlg_cur` `proe_win` 9 613 438 67108864 1538 1315 768 1920 1080 583752
~ Move `main_dlg_cur` `proe_win` 9 614 435 67108864 1538 1315 768 1920 1080 583755
~ Move `main_dlg_cur` `proe_win` 9 616 431 67108864 1538 1315 768 1920 1080 583759
~ Move `main_dlg_cur` `proe_win` 9 619 428 67108864 1538 1315 768 1920 1080 583762
~ Move `main_dlg_cur` `proe_win` 9 621 426 67108864 1538 1315 768 1920 1080 583766
~ Move `main_dlg_cur` `proe_win` 9 624 424 67108864 1538 1315 768 1920 1080 583769
~ Move `main_dlg_cur` `proe_win` 9 626 422 67108864 1538 1315 768 1920 1080 583773
~ Move `main_dlg_cur` `proe_win` 9 629 420 67108864 1538 1315 768 1920 1080 583777
~ Move `main_dlg_cur` `proe_win` 9 632 418 67108864 1538 1315 768 1920 1080 583780
~ Move `main_dlg_cur` `proe_win` 9 635 417 67108864 1538 1315 768 1920 1080 583783
~ Move `main_dlg_cur` `proe_win` 9 637 415 67108864 1538 1315 768 1920 1080 583787
~ Move `main_dlg_cur` `proe_win` 9 641 415 67108864 514 1315 768 1920 1080 583791
~ Move `main_dlg_cur` `proe_win` 9 643 414 67108864 1538 1315 768 1920 1080 583794
~ Move `main_dlg_cur` `proe_win` 9 646 413 67108864 1538 1315 768 1920 1080 583797
~ Move `main_dlg_cur` `proe_win` 9 648 413 67108864 514 1315 768 1920 1080 583801
~ Move `main_dlg_cur` `proe_win` 9 652 413 67108864 514 1315 768 1920 1080 583806
~ Move `main_dlg_cur` `proe_win` 9 655 413 67108864 514 1315 768 1920 1080 583810
~ Move `main_dlg_cur` `proe_win` 9 658 413 67108864 514 1315 768 1920 1080 583816
~ Move `main_dlg_cur` `proe_win` 9 660 414 67108864 1538 1315 768 1920 1080 583820
~ Move `main_dlg_cur` `proe_win` 9 662 415 67108864 1538 1315 768 1920 1080 583825
~ Move `main_dlg_cur` `proe_win` 9 662 416 67108864 1026 1315 768 1920 1080 583828
~ Move `main_dlg_cur` `proe_win` 9 662 417 67108864 1026 1315 768 1920 1080 583832
~ Move `main_dlg_cur` `proe_win` 9 664 419 67108864 1538 1315 768 1920 1080 583836
~ Move `main_dlg_cur` `proe_win` 9 665 421 67108864 1538 1315 768 1920 1080 583839
~ Move `main_dlg_cur` `proe_win` 9 665 423 67108864 1026 1315 768 1920 1080 583843
~ Move `main_dlg_cur` `proe_win` 9 665 426 67108864 1026 1315 768 1920 1080 583848
~ Move `main_dlg_cur` `proe_win` 9 665 428 67108864 1026 1315 768 1920 1080 583851
~ Move `main_dlg_cur` `proe_win` 9 665 430 67108864 1026 1315 768 1920 1080 583854
~ Move `main_dlg_cur` `proe_win` 9 665 433 67108864 1026 1315 768 1920 1080 583858
~ Move `main_dlg_cur` `proe_win` 9 665 434 67108864 1026 1315 768 1920 1080 583862
~ Move `main_dlg_cur` `proe_win` 9 663 438 67108864 1538 1315 768 1920 1080 583865
~ Move `main_dlg_cur` `proe_win` 9 663 440 67108864 1026 1315 768 1920 1080 583868
~ Move `main_dlg_cur` `proe_win` 9 661 442 67108864 1538 1315 768 1920 1080 583872
~ Move `main_dlg_cur` `proe_win` 9 659 445 67108864 1538 1315 768 1920 1080 583875
~ Move `main_dlg_cur` `proe_win` 9 655 450 67108864 1538 1315 768 1920 1080 583881
~ Move `main_dlg_cur` `proe_win` 9 651 453 67108864 1538 1315 768 1920 1080 583887
~ Move `main_dlg_cur` `proe_win` 9 648 456 67108864 1538 1315 768 1920 1080 583890
~ Move `main_dlg_cur` `proe_win` 9 645 458 67108864 1538 1315 768 1920 1080 583894
~ Move `main_dlg_cur` `proe_win` 9 641 460 67108864 1538 1315 768 1920 1080 583897
~ Move `main_dlg_cur` `proe_win` 9 638 463 67108864 1538 1315 768 1920 1080 583900
~ Move `main_dlg_cur` `proe_win` 9 635 464 67108864 1538 1315 768 1920 1080 583903
~ Move `main_dlg_cur` `proe_win` 9 634 465 67108864 1538 1315 768 1920 1080 583907
~ Move `main_dlg_cur` `proe_win` 9 628 467 67108864 1538 1315 768 1920 1080 583911
~ Move `main_dlg_cur` `proe_win` 9 625 469 67108864 1538 1315 768 1920 1080 583914
~ Move `main_dlg_cur` `proe_win` 9 622 469 67108864 514 1315 768 1920 1080 583917
~ Move `main_dlg_cur` `proe_win` 9 620 470 67108864 1538 1315 768 1920 1080 583920
~ Move `main_dlg_cur` `proe_win` 9 618 471 67108864 1538 1315 768 1920 1080 583925
~ Move `main_dlg_cur` `proe_win` 9 616 471 67108864 514 1315 768 1920 1080 583928
~ Move `main_dlg_cur` `proe_win` 9 615 471 67108864 514 1315 768 1920 1080 583931
~ Move `main_dlg_cur` `proe_win` 9 614 471 67108864 514 1315 768 1920 1080 583937
~ Move `main_dlg_cur` `proe_win` 9 614 470 67108864 1026 1315 768 1920 1080 583957
~ Move `main_dlg_cur` `proe_win` 9 614 469 67108864 1026 1315 768 1920 1080 583961
~ Move `main_dlg_cur` `proe_win` 9 614 467 67108864 1026 1315 768 1920 1080 583964
~ Move `main_dlg_cur` `proe_win` 9 614 466 67108864 1026 1315 768 1920 1080 583967
~ Move `main_dlg_cur` `proe_win` 9 614 465 67108864 1026 1315 768 1920 1080 583971
~ Move `main_dlg_cur` `proe_win` 9 614 463 67108864 1026 1315 768 1920 1080 583975
~ Move `main_dlg_cur` `proe_win` 9 614 460 67108864 1026 1315 768 1920 1080 583978
~ Move `main_dlg_cur` `proe_win` 9 614 459 67108864 1026 1315 768 1920 1080 583982
~ Move `main_dlg_cur` `proe_win` 9 615 458 67108864 1538 1315 768 1920 1080 583985
~ Move `main_dlg_cur` `proe_win` 9 616 455 67108864 1538 1315 768 1920 1080 583988
~ Move `main_dlg_cur` `proe_win` 9 616 454 67108864 1026 1315 768 1920 1080 583992
~ Move `main_dlg_cur` `proe_win` 9 617 452 67108864 1538 1315 768 1920 1080 583995
~ Move `main_dlg_cur` `proe_win` 9 618 450 67108864 1538 1315 768 1920 1080 584000
~ Move `main_dlg_cur` `proe_win` 9 619 449 67108864 1538 1315 768 1920 1080 584003
~ Move `main_dlg_cur` `proe_win` 9 620 446 67108864 1538 1315 768 1920 1080 584009
~ Move `main_dlg_cur` `proe_win` 9 621 445 67108864 1538 1315 768 1920 1080 584012
~ Move `main_dlg_cur` `proe_win` 9 621 444 67108864 1026 1315 768 1920 1080 584015
~ Move `main_dlg_cur` `proe_win` 9 621 443 67108864 1026 1315 768 1920 1080 584018
~ Move `main_dlg_cur` `proe_win` 9 622 443 67108864 514 1315 768 1920 1080 584021
~ Move `main_dlg_cur` `proe_win` 9 623 442 67108864 1538 1315 768 1920 1080 584025
~ Move `main_dlg_cur` `proe_win` 9 623 441 67108864 1026 1315 768 1920 1080 584029
~ Move `main_dlg_cur` `proe_win` 9 624 441 67108864 514 1315 768 1920 1080 584032
~ Move `main_dlg_cur` `proe_win` 9 624 440 67108864 1026 1315 768 1920 1080 584034
~ Move `main_dlg_cur` `proe_win` 9 625 440 67108864 514 1315 768 1920 1080 584076
~ Move `main_dlg_cur` `proe_win` 9 625 441 67108864 1026 1315 768 1920 1080 584081
~ Move `main_dlg_cur` `proe_win` 9 626 442 67108864 1538 1315 768 1920 1080 584084
~ Move `main_dlg_cur` `proe_win` 9 626 443 67108864 1026 1315 768 1920 1080 584088
~ Move `main_dlg_cur` `proe_win` 9 626 444 67108864 1026 1315 768 1920 1080 584091
~ Move `main_dlg_cur` `proe_win` 9 627 445 67108864 1538 1315 768 1920 1080 584095
~ Move `main_dlg_cur` `proe_win` 9 628 446 67108864 1538 1315 768 1920 1080 584098
~ Move `main_dlg_cur` `proe_win` 9 629 449 67108864 1538 1315 768 1920 1080 584105
~ Move `main_dlg_cur` `proe_win` 9 629 450 67108864 1026 1315 768 1920 1080 584108
~ Move `main_dlg_cur` `proe_win` 9 629 451 67108864 1026 1315 768 1920 1080 584111
~ Move `main_dlg_cur` `proe_win` 9 629 452 67108864 1026 1315 768 1920 1080 584115
~ Move `main_dlg_cur` `proe_win` 9 630 453 67108864 1538 1315 768 1920 1080 584118
~ Move `main_dlg_cur` `proe_win` 9 630 456 67108864 1026 1315 768 1920 1080 584124
~ Move `main_dlg_cur` `proe_win` 9 630 457 67108864 1026 1315 768 1920 1080 584127
~ Move `main_dlg_cur` `proe_win` 9 631 458 67108864 1538 1315 768 1920 1080 584130
~ Move `main_dlg_cur` `proe_win` 9 631 460 67108864 1026 1315 768 1920 1080 584136
~ Move `main_dlg_cur` `proe_win` 9 631 461 67108864 1026 1315 768 1920 1080 584139
~ Move `main_dlg_cur` `proe_win` 9 631 463 67108864 1026 1315 768 1920 1080 584144
~ Move `main_dlg_cur` `proe_win` 9 631 464 67108864 1026 1315 768 1920 1080 584147
~ Move `main_dlg_cur` `proe_win` 9 631 465 67108864 1026 1315 768 1920 1080 584150
~ Move `main_dlg_cur` `proe_win` 9 631 466 67108864 1026 1315 768 1920 1080 584154
~ Move `main_dlg_cur` `proe_win` 9 631 467 67108864 1026 1315 768 1920 1080 584157
~ Move `main_dlg_cur` `proe_win` 9 631 468 67108864 1026 1315 768 1920 1080 584161
~ Move `main_dlg_cur` `proe_win` 9 631 469 67108864 1026 1315 768 1920 1080 584165
~ Move `main_dlg_cur` `proe_win` 9 631 470 67108864 1026 1315 768 1920 1080 584170
~ Move `main_dlg_cur` `proe_win` 9 630 470 67108864 514 1315 768 1920 1080 584174
~ Move `main_dlg_cur` `proe_win` 9 629 472 67108864 1538 1315 768 1920 1080 584187
~ Move `main_dlg_cur` `proe_win` 9 628 472 67108864 514 1315 768 1920 1080 584192
~ Move `main_dlg_cur` `proe_win` 9 627 473 67108864 1538 1315 768 1920 1080 584198
~ Move `main_dlg_cur` `proe_win` 9 626 473 67108864 514 1315 768 1920 1080 584205
~ Move `main_dlg_cur` `proe_win` 9 625 473 67108864 514 1315 768 1920 1080 584209
~ Move `main_dlg_cur` `proe_win` 9 624 473 67108864 514 1315 768 1920 1080 584214
~ Move `main_dlg_cur` `proe_win` 9 622 473 67108864 514 1315 768 1920 1080 584217
~ Move `main_dlg_cur` `proe_win` 9 621 473 67108864 514 1315 768 1920 1080 584220
~ Move `main_dlg_cur` `proe_win` 9 620 473 67108864 514 1315 768 1920 1080 584223
~ Move `main_dlg_cur` `proe_win` 9 619 473 67108864 514 1315 768 1920 1080 584227
~ Move `main_dlg_cur` `proe_win` 9 616 473 67108864 514 1315 768 1920 1080 584231
~ Move `main_dlg_cur` `proe_win` 9 614 473 67108864 514 1315 768 1920 1080 584234
~ Move `main_dlg_cur` `proe_win` 9 611 473 67108864 514 1315 768 1920 1080 584238
~ Move `main_dlg_cur` `proe_win` 9 609 472 67108864 1538 1315 768 1920 1080 584242
~ Move `main_dlg_cur` `proe_win` 9 607 472 67108864 514 1315 768 1920 1080 584245
~ Move `main_dlg_cur` `proe_win` 9 604 471 67108864 1538 1315 768 1920 1080 584249
~ Move `main_dlg_cur` `proe_win` 9 602 470 67108864 1538 1315 768 1920 1080 584252
~ Move `main_dlg_cur` `proe_win` 9 600 469 67108864 1538 1315 768 1920 1080 584256
~ Move `main_dlg_cur` `proe_win` 9 596 467 67108864 1538 1315 768 1920 1080 584260
~ Move `main_dlg_cur` `proe_win` 9 594 466 67108864 1538 1315 768 1920 1080 584264
~ Move `main_dlg_cur` `proe_win` 9 593 465 67108864 1538 1315 768 1920 1080 584267
~ Move `main_dlg_cur` `proe_win` 9 591 464 67108864 1538 1315 768 1920 1080 584270
~ Move `main_dlg_cur` `proe_win` 9 590 462 67108864 1538 1315 768 1920 1080 584274
~ Move `main_dlg_cur` `proe_win` 9 589 460 67108864 1538 1315 768 1920 1080 584277
~ Move `main_dlg_cur` `proe_win` 9 588 458 67108864 1538 1315 768 1920 1080 584282
~ Move `main_dlg_cur` `proe_win` 9 587 456 67108864 1538 1315 768 1920 1080 584286
~ Move `main_dlg_cur` `proe_win` 9 587 451 67108864 1026 1315 768 1920 1080 584295
~ Move `main_dlg_cur` `proe_win` 9 587 450 67108864 1026 1315 768 1920 1080 584298
~ Move `main_dlg_cur` `proe_win` 9 587 448 67108864 1026 1315 768 1920 1080 584303
~ Move `main_dlg_cur` `proe_win` 9 587 444 67108864 1026 1315 768 1920 1080 584307
~ Move `main_dlg_cur` `proe_win` 9 587 442 67108864 1026 1315 768 1920 1080 584311
~ Move `main_dlg_cur` `proe_win` 9 588 440 67108864 1538 1315 768 1920 1080 584314
~ Move `main_dlg_cur` `proe_win` 9 590 438 67108864 1538 1315 768 1920 1080 584319
~ Move `main_dlg_cur` `proe_win` 9 592 436 67108864 1538 1315 768 1920 1080 584322
~ Move `main_dlg_cur` `proe_win` 9 593 435 67108864 1538 1315 768 1920 1080 584326
~ Move `main_dlg_cur` `proe_win` 9 594 433 67108864 1538 1315 768 1920 1080 584329
~ Move `main_dlg_cur` `proe_win` 9 596 433 67108864 514 1315 768 1920 1080 584333
~ Move `main_dlg_cur` `proe_win` 9 599 430 67108864 1538 1315 768 1920 1080 584337
~ Move `main_dlg_cur` `proe_win` 9 602 430 67108864 514 1315 768 1920 1080 584340
~ Move `main_dlg_cur` `proe_win` 9 604 429 67108864 1538 1315 768 1920 1080 584343
~ Move `main_dlg_cur` `proe_win` 9 606 429 67108864 514 1315 768 1920 1080 584346
~ Move `main_dlg_cur` `proe_win` 9 609 428 67108864 1538 1315 768 1920 1080 584351
~ Move `main_dlg_cur` `proe_win` 9 612 428 67108864 514 1315 768 1920 1080 584354
~ Move `main_dlg_cur` `proe_win` 9 614 428 67108864 514 1315 768 1920 1080 584358
~ Move `main_dlg_cur` `proe_win` 9 618 428 67108864 514 1315 768 1920 1080 584361
~ Move `main_dlg_cur` `proe_win` 9 623 428 67108864 514 1315 768 1920 1080 584367
~ Move `main_dlg_cur` `proe_win` 9 626 428 67108864 514 1315 768 1920 1080 584370
~ Move `main_dlg_cur` `proe_win` 9 628 428 67108864 514 1315 768 1920 1080 584374
~ Move `main_dlg_cur` `proe_win` 9 633 429 67108864 1538 1315 768 1920 1080 584378
~ Move `main_dlg_cur` `proe_win` 9 635 430 67108864 1538 1315 768 1920 1080 584384
~ Move `main_dlg_cur` `proe_win` 9 635 430 0 2 1315 768 1920 1080 584387
~ Move `main_dlg_cur` `proe_win` 9 638 432 0 1538 1315 768 1920 1080 584392
~ Move `main_dlg_cur` `proe_win` 9 643 436 0 1538 1315 768 1920 1080 584396
~ Move `main_dlg_cur` `proe_win` 9 643 437 0 1026 1315 768 1920 1080 584399
~ Move `main_dlg_cur` `proe_win` 9 644 439 0 1538 1315 768 1920 1080 584402
~ Move `main_dlg_cur` `proe_win` 9 645 440 0 1538 1315 768 1920 1080 584405
~ Move `main_dlg_cur` `proe_win` 9 645 442 0 1026 1315 768 1920 1080 584409
~ Move `main_dlg_cur` `proe_win` 9 646 443 0 1538 1315 768 1920 1080 584412
~ Move `main_dlg_cur` `proe_win` 9 646 446 0 1026 1315 768 1920 1080 584416
~ Move `main_dlg_cur` `proe_win` 9 646 447 0 1026 1315 768 1920 1080 584419
~ Move `main_dlg_cur` `proe_win` 9 646 449 0 1026 1315 768 1920 1080 584421
~ Move `main_dlg_cur` `proe_win` 9 646 451 0 1026 1315 768 1920 1080 584425
~ Move `main_dlg_cur` `proe_win` 9 646 453 0 1026 1315 768 1920 1080 584429
~ Move `main_dlg_cur` `proe_win` 9 646 454 0 1026 1315 768 1920 1080 584432
~ Move `main_dlg_cur` `proe_win` 9 645 456 0 1538 1315 768 1920 1080 584436
~ Move `main_dlg_cur` `proe_win` 9 644 457 0 1538 1315 768 1920 1080 584439
~ Move `main_dlg_cur` `proe_win` 9 643 459 0 1538 1315 768 1920 1080 584443
~ Move `main_dlg_cur` `proe_win` 9 641 460 0 1538 1315 768 1920 1080 584446
~ Move `main_dlg_cur` `proe_win` 9 639 462 0 1538 1315 768 1920 1080 584451
~ Move `main_dlg_cur` `proe_win` 9 636 464 0 1538 1315 768 1920 1080 584454
~ Move `main_dlg_cur` `proe_win` 9 634 465 0 1538 1315 768 1920 1080 584458
~ Move `main_dlg_cur` `proe_win` 9 632 466 0 1538 1315 768 1920 1080 584461
~ Move `main_dlg_cur` `proe_win` 9 629 467 0 1538 1315 768 1920 1080 584464
~ Move `main_dlg_cur` `proe_win` 9 627 468 0 1538 1315 768 1920 1080 584468
~ Move `main_dlg_cur` `proe_win` 9 625 469 0 1538 1315 768 1920 1080 584471
~ Move `main_dlg_cur` `proe_win` 9 622 469 0 514 1315 768 1920 1080 584475
~ Move `main_dlg_cur` `proe_win` 9 619 469 0 514 1315 768 1920 1080 584478
~ Move `main_dlg_cur` `proe_win` 9 616 470 0 1538 1315 768 1920 1080 584482
~ Move `main_dlg_cur` `proe_win` 9 614 470 0 514 1315 768 1920 1080 584485
~ Move `main_dlg_cur` `proe_win` 9 611 470 0 514 1315 768 1920 1080 584488
~ Move `main_dlg_cur` `proe_win` 9 610 470 0 514 1315 768 1920 1080 584492
~ Move `main_dlg_cur` `proe_win` 9 608 470 0 514 1315 768 1920 1080 584495
~ Move `main_dlg_cur` `proe_win` 9 606 470 0 514 1315 768 1920 1080 584498
~ Move `main_dlg_cur` `proe_win` 9 603 470 0 514 1315 768 1920 1080 584502
~ Move `main_dlg_cur` `proe_win` 9 602 470 0 514 1315 768 1920 1080 584505
~ Move `main_dlg_cur` `proe_win` 9 601 469 0 1538 1315 768 1920 1080 584509
~ Move `main_dlg_cur` `proe_win` 9 599 467 0 1538 1315 768 1920 1080 584512
~ Move `main_dlg_cur` `proe_win` 9 599 465 0 1026 1315 768 1920 1080 584517
~ Move `main_dlg_cur` `proe_win` 9 598 465 0 514 1315 768 1920 1080 584520
~ Move `main_dlg_cur` `proe_win` 9 597 461 0 1538 1315 768 1920 1080 584527
~ Move `main_dlg_cur` `proe_win` 9 596 460 0 1538 1315 768 1920 1080 584530
~ Move `main_dlg_cur` `proe_win` 9 596 457 0 1026 1315 768 1920 1080 584533
~ Move `main_dlg_cur` `proe_win` 9 596 455 0 1026 1315 768 1920 1080 584536
~ Move `main_dlg_cur` `proe_win` 9 596 453 0 1026 1315 768 1920 1080 584539
~ Move `main_dlg_cur` `proe_win` 9 596 450 0 1026 1315 768 1920 1080 584543
~ Move `main_dlg_cur` `proe_win` 9 596 448 0 1026 1315 768 1920 1080 584546
~ Move `main_dlg_cur` `proe_win` 9 596 445 0 1026 1315 768 1920 1080 584549
~ Move `main_dlg_cur` `proe_win` 9 598 442 0 1538 1315 768 1920 1080 584553
~ Move `main_dlg_cur` `proe_win` 9 598 440 0 1026 1315 768 1920 1080 584556
~ Move `main_dlg_cur` `proe_win` 9 600 436 0 1538 1315 768 1920 1080 584561
~ Move `main_dlg_cur` `proe_win` 9 602 432 0 1538 1315 768 1920 1080 584565
~ Move `main_dlg_cur` `proe_win` 9 603 430 0 1538 1315 768 1920 1080 584568
~ Move `main_dlg_cur` `proe_win` 9 605 428 0 1538 1315 768 1920 1080 584571
~ Move `main_dlg_cur` `proe_win` 9 608 425 0 1538 1315 768 1920 1080 584574
~ Move `main_dlg_cur` `proe_win` 9 609 424 0 1538 1315 768 1920 1080 584577
~ Move `main_dlg_cur` `proe_win` 9 611 422 0 1538 1315 768 1920 1080 584580
~ Move `main_dlg_cur` `proe_win` 9 614 421 0 1538 1315 768 1920 1080 584583
~ Move `main_dlg_cur` `proe_win` 9 618 418 0 1538 1315 768 1920 1080 584589
~ Move `main_dlg_cur` `proe_win` 9 621 416 0 1538 1315 768 1920 1080 584592
~ Move `main_dlg_cur` `proe_win` 9 624 416 0 514 1315 768 1920 1080 584595
~ Move `main_dlg_cur` `proe_win` 9 627 414 0 1538 1315 768 1920 1080 584598
~ Move `main_dlg_cur` `proe_win` 9 629 413 0 1538 1315 768 1920 1080 584601
~ Move `main_dlg_cur` `proe_win` 9 633 413 0 514 1315 768 1920 1080 584604
~ Move `main_dlg_cur` `proe_win` 9 636 413 0 514 1315 768 1920 1080 584608
~ Move `main_dlg_cur` `proe_win` 9 640 412 0 1538 1315 768 1920 1080 584611
~ Move `main_dlg_cur` `proe_win` 9 643 412 0 514 1315 768 1920 1080 584614
~ Move `main_dlg_cur` `proe_win` 9 646 412 0 514 1315 768 1920 1080 584617
~ Move `main_dlg_cur` `proe_win` 9 649 412 0 514 1315 768 1920 1080 584620
~ Move `main_dlg_cur` `proe_win` 9 653 412 0 514 1315 768 1920 1080 584625
~ Move `main_dlg_cur` `proe_win` 9 656 414 0 1538 1315 768 1920 1080 584629
~ Move `main_dlg_cur` `proe_win` 9 660 415 0 1538 1315 768 1920 1080 584633
~ Move `main_dlg_cur` `proe_win` 9 663 418 0 1538 1315 768 1920 1080 584637
~ Move `main_dlg_cur` `proe_win` 9 663 419 0 1026 1315 768 1920 1080 584640
~ Move `main_dlg_cur` `proe_win` 9 665 420 0 1538 1315 768 1920 1080 584644
~ Move `main_dlg_cur` `proe_win` 9 666 423 0 1538 1315 768 1920 1080 584647
~ Move `main_dlg_cur` `proe_win` 9 666 424 0 1026 1315 768 1920 1080 584650
~ Move `main_dlg_cur` `proe_win` 9 667 428 0 1538 1315 768 1920 1080 584656
~ Move `main_dlg_cur` `proe_win` 9 667 430 0 1026 1315 768 1920 1080 584661
~ Move `main_dlg_cur` `proe_win` 9 667 433 0 1026 1315 768 1920 1080 584664
~ Move `main_dlg_cur` `proe_win` 9 667 435 0 1026 1315 768 1920 1080 584667
~ Move `main_dlg_cur` `proe_win` 9 667 437 0 1026 1315 768 1920 1080 584670
~ Move `main_dlg_cur` `proe_win` 9 667 439 0 1026 1315 768 1920 1080 584673
~ Move `main_dlg_cur` `proe_win` 9 666 442 0 1538 1315 768 1920 1080 584676
~ Move `main_dlg_cur` `proe_win` 9 665 445 0 1538 1315 768 1920 1080 584680
~ Move `main_dlg_cur` `proe_win` 9 663 447 0 1538 1315 768 1920 1080 584683
~ Move `main_dlg_cur` `proe_win` 9 661 449 0 1538 1315 768 1920 1080 584687
~ Move `main_dlg_cur` `proe_win` 9 659 453 0 1538 1315 768 1920 1080 584690
~ Move `main_dlg_cur` `proe_win` 9 656 455 0 1538 1315 768 1920 1080 584694
~ Move `main_dlg_cur` `proe_win` 9 653 458 0 1538 1315 768 1920 1080 584698
~ Move `main_dlg_cur` `proe_win` 9 648 462 0 1538 1315 768 1920 1080 584701
~ Move `main_dlg_cur` `proe_win` 9 645 464 0 1538 1315 768 1920 1080 584704
~ Move `main_dlg_cur` `proe_win` 9 639 467 0 1538 1315 768 1920 1080 584708
~ Move `main_dlg_cur` `proe_win` 9 635 469 0 1538 1315 768 1920 1080 584711
~ Move `main_dlg_cur` `proe_win` 9 631 471 0 1538 1315 768 1920 1080 584714
~ Move `main_dlg_cur` `proe_win` 9 626 473 0 1538 1315 768 1920 1080 584718
~ Move `main_dlg_cur` `proe_win` 9 622 474 0 1538 1315 768 1920 1080 584721
~ Move `main_dlg_cur` `proe_win` 9 616 476 0 1538 1315 768 1920 1080 584724
~ Move `main_dlg_cur` `proe_win` 9 611 477 0 1538 1315 768 1920 1080 584728
~ Move `main_dlg_cur` `proe_win` 9 607 478 0 1538 1315 768 1920 1080 584730
~ Move `main_dlg_cur` `proe_win` 9 603 479 0 1538 1315 768 1920 1080 584734
~ Move `main_dlg_cur` `proe_win` 9 598 479 0 514 1315 768 1920 1080 584737
~ Move `main_dlg_cur` `proe_win` 9 594 479 0 514 1315 768 1920 1080 584740
~ Move `main_dlg_cur` `proe_win` 9 590 479 0 514 1315 768 1920 1080 584744
~ Move `main_dlg_cur` `proe_win` 9 587 479 0 514 1315 768 1920 1080 584747
~ Move `main_dlg_cur` `proe_win` 9 586 479 0 514 1315 768 1920 1080 584751
~ Move `main_dlg_cur` `proe_win` 9 583 479 0 514 1315 768 1920 1080 584754
~ Move `main_dlg_cur` `proe_win` 9 582 478 0 1538 1315 768 1920 1080 584759
~ Move `main_dlg_cur` `proe_win` 9 581 478 0 514 1315 768 1920 1080 584763
~ Move `main_dlg_cur` `proe_win` 9 580 476 0 1538 1315 768 1920 1080 584767
~ Move `main_dlg_cur` `proe_win` 9 580 474 0 1026 1315 768 1920 1080 584771
~ Move `main_dlg_cur` `proe_win` 9 579 473 0 1538 1315 768 1920 1080 584775
~ Move `main_dlg_cur` `proe_win` 9 579 470 0 1026 1315 768 1920 1080 584778
~ Move `main_dlg_cur` `proe_win` 9 579 468 0 1026 1315 768 1920 1080 584782
~ Move `main_dlg_cur` `proe_win` 9 579 464 0 1026 1315 768 1920 1080 584785
~ Move `main_dlg_cur` `proe_win` 9 580 459 0 1538 1315 768 1920 1080 584791
~ Move `main_dlg_cur` `proe_win` 9 581 455 0 1538 1315 768 1920 1080 584793
~ Move `main_dlg_cur` `proe_win` 9 582 452 0 1538 1315 768 1920 1080 584797
~ Move `main_dlg_cur` `proe_win` 9 585 448 0 1538 1315 768 1920 1080 584801
~ Move `main_dlg_cur` `proe_win` 9 586 444 0 1538 1315 768 1920 1080 584804
~ Move `main_dlg_cur` `proe_win` 9 588 440 0 1538 1315 768 1920 1080 584808
~ Move `main_dlg_cur` `proe_win` 9 590 437 0 1538 1315 768 1920 1080 584810
~ Move `main_dlg_cur` `proe_win` 9 593 433 0 1538 1315 768 1920 1080 584814
~ Move `main_dlg_cur` `proe_win` 9 595 430 0 1538 1315 768 1920 1080 584818
~ Move `main_dlg_cur` `proe_win` 9 598 426 0 1538 1315 768 1920 1080 584821
~ Move `main_dlg_cur` `proe_win` 9 602 422 0 1538 1315 768 1920 1080 584825
~ Move `main_dlg_cur` `proe_win` 9 604 420 0 1538 1315 768 1920 1080 584829
~ Move `main_dlg_cur` `proe_win` 9 607 417 0 1538 1315 768 1920 1080 584832
~ Move `main_dlg_cur` `proe_win` 9 610 415 0 1538 1315 768 1920 1080 584836
~ Move `main_dlg_cur` `proe_win` 9 613 413 0 1538 1315 768 1920 1080 584839
~ Move `main_dlg_cur` `proe_win` 9 616 411 0 1538 1315 768 1920 1080 584843
~ Move `main_dlg_cur` `proe_win` 9 619 409 0 1538 1315 768 1920 1080 584847
~ Move `main_dlg_cur` `proe_win` 9 623 408 0 1538 1315 768 1920 1080 584852
~ Move `main_dlg_cur` `proe_win` 9 625 407 0 1538 1315 768 1920 1080 584855
~ Move `main_dlg_cur` `proe_win` 9 628 406 0 1538 1315 768 1920 1080 584858
~ Move `main_dlg_cur` `proe_win` 9 630 405 0 1538 1315 768 1920 1080 584862
~ Move `main_dlg_cur` `proe_win` 9 632 405 0 514 1315 768 1920 1080 584865
~ Move `main_dlg_cur` `proe_win` 9 634 405 0 514 1315 768 1920 1080 584868
~ Move `main_dlg_cur` `proe_win` 9 636 405 0 514 1315 768 1920 1080 584872
~ Move `main_dlg_cur` `proe_win` 9 637 405 0 514 1315 768 1920 1080 584875
~ Move `main_dlg_cur` `proe_win` 9 639 405 0 514 1315 768 1920 1080 584879
~ Move `main_dlg_cur` `proe_win` 9 640 406 0 1538 1315 768 1920 1080 584882
~ Move `main_dlg_cur` `proe_win` 9 641 407 0 1538 1315 768 1920 1080 584885
~ Move `main_dlg_cur` `proe_win` 9 642 408 0 1538 1315 768 1920 1080 584888
~ Move `main_dlg_cur` `proe_win` 9 643 409 0 1538 1315 768 1920 1080 584891
~ Move `main_dlg_cur` `proe_win` 9 644 412 0 1538 1315 768 1920 1080 584895
~ Move `main_dlg_cur` `proe_win` 9 644 413 0 1026 1315 768 1920 1080 584898
~ Move `main_dlg_cur` `proe_win` 9 645 414 0 1538 1315 768 1920 1080 584901
~ Move `main_dlg_cur` `proe_win` 9 645 417 0 1026 1315 768 1920 1080 584904
~ Move `main_dlg_cur` `proe_win` 9 645 418 0 1026 1315 768 1920 1080 584907
~ Move `main_dlg_cur` `proe_win` 9 646 421 0 1538 1315 768 1920 1080 584911
~ Move `main_dlg_cur` `proe_win` 9 646 423 0 1026 1315 768 1920 1080 584914
~ Move `main_dlg_cur` `proe_win` 9 646 425 0 1026 1315 768 1920 1080 584917
~ Move `main_dlg_cur` `proe_win` 9 646 427 0 1026 1315 768 1920 1080 584920
~ Move `main_dlg_cur` `proe_win` 9 646 429 0 1026 1315 768 1920 1080 584923
~ Move `main_dlg_cur` `proe_win` 9 645 433 0 1538 1315 768 1920 1080 584927
~ Move `main_dlg_cur` `proe_win` 9 645 436 0 1026 1315 768 1920 1080 584931
~ Move `main_dlg_cur` `proe_win` 9 644 438 0 1538 1315 768 1920 1080 584934
~ Move `main_dlg_cur` `proe_win` 9 642 442 0 1538 1315 768 1920 1080 584938
~ Move `main_dlg_cur` `proe_win` 9 641 445 0 1538 1315 768 1920 1080 584941
~ Move `main_dlg_cur` `proe_win` 9 639 449 0 1538 1315 768 1920 1080 584946
~ Move `main_dlg_cur` `proe_win` 9 637 451 0 1538 1315 768 1920 1080 584949
~ Move `main_dlg_cur` `proe_win` 9 636 455 0 1538 1315 768 1920 1080 584952
~ Move `main_dlg_cur` `proe_win` 9 634 458 0 1538 1315 768 1920 1080 584956
~ Move `main_dlg_cur` `proe_win` 9 632 460 0 1538 1315 768 1920 1080 584959
~ Move `main_dlg_cur` `proe_win` 9 630 463 0 1538 1315 768 1920 1080 584962
~ Move `main_dlg_cur` `proe_win` 9 628 465 0 1538 1315 768 1920 1080 584966
~ Move `main_dlg_cur` `proe_win` 9 626 467 0 1538 1315 768 1920 1080 584969
~ Move `main_dlg_cur` `proe_win` 9 623 469 0 1538 1315 768 1920 1080 584972
~ Move `main_dlg_cur` `proe_win` 9 620 471 0 1538 1315 768 1920 1080 584976
~ Move `main_dlg_cur` `proe_win` 9 616 474 0 1538 1315 768 1920 1080 584981
~ Move `main_dlg_cur` `proe_win` 9 613 475 0 1538 1315 768 1920 1080 584985
~ Move `main_dlg_cur` `proe_win` 9 609 476 0 1538 1315 768 1920 1080 584990
~ Move `main_dlg_cur` `proe_win` 9 606 476 0 514 1315 768 1920 1080 584994
~ Move `main_dlg_cur` `proe_win` 9 605 477 0 1538 1315 768 1920 1080 584997
~ Move `main_dlg_cur` `proe_win` 9 601 477 0 514 1315 768 1920 1080 585002
~ Move `main_dlg_cur` `proe_win` 9 600 477 0 514 1315 768 1920 1080 585006
~ Move `main_dlg_cur` `proe_win` 9 598 477 0 514 1315 768 1920 1080 585010
~ Move `main_dlg_cur` `proe_win` 9 597 477 0 514 1315 768 1920 1080 585014
~ Move `main_dlg_cur` `proe_win` 9 596 477 0 514 1315 768 1920 1080 585018
~ Move `main_dlg_cur` `proe_win` 9 596 476 0 1026 1315 768 1920 1080 585021
~ Move `main_dlg_cur` `proe_win` 9 596 475 0 1026 1315 768 1920 1080 585025
~ Move `main_dlg_cur` `proe_win` 9 596 474 0 1026 1315 768 1920 1080 585028
~ Move `main_dlg_cur` `proe_win` 9 596 472 0 1026 1315 768 1920 1080 585031
~ Move `main_dlg_cur` `proe_win` 9 596 470 0 1026 1315 768 1920 1080 585034
~ Move `main_dlg_cur` `proe_win` 9 596 468 0 1026 1315 768 1920 1080 585037
~ Move `main_dlg_cur` `proe_win` 9 596 465 0 1026 1315 768 1920 1080 585041
~ Move `main_dlg_cur` `proe_win` 9 596 463 0 1026 1315 768 1920 1080 585045
~ Move `main_dlg_cur` `proe_win` 9 596 460 0 1026 1315 768 1920 1080 585048
~ Move `main_dlg_cur` `proe_win` 9 597 457 0 1538 1315 768 1920 1080 585052
~ Move `main_dlg_cur` `proe_win` 9 599 452 0 1538 1315 768 1920 1080 585055
~ Move `main_dlg_cur` `proe_win` 9 600 449 0 1538 1315 768 1920 1080 585058
~ Move `main_dlg_cur` `proe_win` 9 602 445 0 1538 1315 768 1920 1080 585061
~ Move `main_dlg_cur` `proe_win` 9 604 442 0 1538 1315 768 1920 1080 585065
~ Move `main_dlg_cur` `proe_win` 9 607 438 0 1538 1315 768 1920 1080 585068
~ Move `main_dlg_cur` `proe_win` 9 610 432 0 1538 1315 768 1920 1080 585074
~ Move `main_dlg_cur` `proe_win` 9 613 429 0 1538 1315 768 1920 1080 585078
~ Move `main_dlg_cur` `proe_win` 9 617 424 0 1538 1315 768 1920 1080 585082
~ Move `main_dlg_cur` `proe_win` 9 621 420 0 1538 1315 768 1920 1080 585085
~ Move `main_dlg_cur` `proe_win` 9 626 416 0 1538 1315 768 1920 1080 585091
~ Move `main_dlg_cur` `proe_win` 9 629 414 0 1538 1315 768 1920 1080 585094
~ Move `main_dlg_cur` `proe_win` 9 633 412 0 1538 1315 768 1920 1080 585098
~ Move `main_dlg_cur` `proe_win` 9 635 409 0 1538 1315 768 1920 1080 585101
~ Move `main_dlg_cur` `proe_win` 9 638 409 0 514 1315 768 1920 1080 585104
~ Move `main_dlg_cur` `proe_win` 9 641 407 0 1538 1315 768 1920 1080 585108
~ Move `main_dlg_cur` `proe_win` 9 643 407 0 514 1315 768 1920 1080 585112
~ Move `main_dlg_cur` `proe_win` 9 646 406 0 1538 1315 768 1920 1080 585115
~ Move `main_dlg_cur` `proe_win` 9 647 405 0 1538 1315 768 1920 1080 585118
~ Move `main_dlg_cur` `proe_win` 9 649 405 0 514 1315 768 1920 1080 585121
~ Move `main_dlg_cur` `proe_win` 9 650 405 0 514 1315 768 1920 1080 585125
~ Move `main_dlg_cur` `proe_win` 9 652 405 0 514 1315 768 1920 1080 585128
~ Move `main_dlg_cur` `proe_win` 9 653 405 0 514 1315 768 1920 1080 585133
~ Move `main_dlg_cur` `proe_win` 9 654 405 0 514 1315 768 1920 1080 585138
~ Move `main_dlg_cur` `proe_win` 9 654 406 0 1026 1315 768 1920 1080 585142
~ Move `main_dlg_cur` `proe_win` 9 655 407 0 1538 1315 768 1920 1080 585145
~ Move `main_dlg_cur` `proe_win` 9 655 408 0 1026 1315 768 1920 1080 585148
~ Move `main_dlg_cur` `proe_win` 9 656 409 0 1538 1315 768 1920 1080 585151
~ Move `main_dlg_cur` `proe_win` 9 656 411 0 1026 1315 768 1920 1080 585154
~ Move `main_dlg_cur` `proe_win` 9 656 413 0 1026 1315 768 1920 1080 585159
~ Move `main_dlg_cur` `proe_win` 9 656 415 0 1026 1315 768 1920 1080 585162
~ Move `main_dlg_cur` `proe_win` 9 656 417 0 1026 1315 768 1920 1080 585165
~ Move `main_dlg_cur` `proe_win` 9 656 418 0 1026 1315 768 1920 1080 585167
~ Move `main_dlg_cur` `proe_win` 9 656 420 0 1026 1315 768 1920 1080 585170
~ Move `main_dlg_cur` `proe_win` 9 655 423 0 1538 1315 768 1920 1080 585173
~ Move `main_dlg_cur` `proe_win` 9 654 426 0 1538 1315 768 1920 1080 585177
~ Move `main_dlg_cur` `proe_win` 9 653 427 0 1538 1315 768 1920 1080 585180
~ Move `main_dlg_cur` `proe_win` 9 651 429 0 1538 1315 768 1920 1080 585183
~ Move `main_dlg_cur` `proe_win` 9 651 431 0 1026 1315 768 1920 1080 585187
~ Move `main_dlg_cur` `proe_win` 9 647 436 0 1538 1315 768 1920 1080 585193
~ Move `main_dlg_cur` `proe_win` 9 646 437 0 1538 1315 768 1920 1080 585196
~ Move `main_dlg_cur` `proe_win` 9 644 439 0 1538 1315 768 1920 1080 585199
~ Move `main_dlg_cur` `proe_win` 9 643 441 0 1538 1315 768 1920 1080 585201
~ Move `main_dlg_cur` `proe_win` 9 640 443 0 1538 1315 768 1920 1080 585207
~ Move `main_dlg_cur` `proe_win` 9 639 445 0 1538 1315 768 1920 1080 585210
~ Move `main_dlg_cur` `proe_win` 9 637 446 0 1538 1315 768 1920 1080 585213
~ Move `main_dlg_cur` `proe_win` 9 636 448 0 1538 1315 768 1920 1080 585216
~ Move `main_dlg_cur` `proe_win` 9 634 449 0 1538 1315 768 1920 1080 585219
~ Move `main_dlg_cur` `proe_win` 9 633 450 0 1538 1315 768 1920 1080 585222
~ Move `main_dlg_cur` `proe_win` 9 632 451 0 1538 1315 768 1920 1080 585226
~ Move `main_dlg_cur` `proe_win` 9 631 451 0 514 1315 768 1920 1080 585230
~ Move `main_dlg_cur` `proe_win` 9 630 452 0 1538 1315 768 1920 1080 585233
~ Move `main_dlg_cur` `proe_win` 9 629 452 0 514 1315 768 1920 1080 585241
~ Move `main_dlg_cur` `proe_win` 9 629 453 0 1026 1315 768 1920 1080 585246
~ Move `main_dlg_cur` `proe_win` 9 629 452 0 1026 1315 768 1920 1080 585269
~ Move `main_dlg_cur` `proe_win` 9 630 452 0 514 1315 768 1920 1080 585272
~ Move `main_dlg_cur` `proe_win` 9 630 450 0 1026 1315 768 1920 1080 585276
~ MButtonDisarm `main_dlg_cur` `proe_win` 9 630 450 0 0 1315 768 1920 1080 585279
~ MButtonArm `main_dlg_cur` `proe_win` 9 667 457 0 1538 1315 768 1920 1080 585457
~ Move `main_dlg_cur` `proe_win` 9 667 458 0 1026 1315 768 1920 1080 585458
~ Move `main_dlg_cur` `proe_win` 9 666 459 0 1538 1315 768 1920 1080 585460
~ Move `main_dlg_cur` `proe_win` 9 666 461 0 1026 1315 768 1920 1080 585462
~ Move `main_dlg_cur` `proe_win` 9 665 461 0 514 1315 768 1920 1080 585464
~ Move `main_dlg_cur` `proe_win` 9 664 462 0 1538 1315 768 1920 1080 585466
~ Move `main_dlg_cur` `proe_win` 9 663 464 0 1538 1315 768 1920 1080 585468
~ Move `main_dlg_cur` `proe_win` 9 661 466 0 1538 1315 768 1920 1080 585472
~ Move `main_dlg_cur` `proe_win` 9 659 467 0 1538 1315 768 1920 1080 585476
~ Move `main_dlg_cur` `proe_win` 9 657 468 0 1538 1315 768 1920 1080 585480
~ Move `main_dlg_cur` `proe_win` 9 656 469 0 1538 1315 768 1920 1080 585483
~ Move `main_dlg_cur` `proe_win` 9 654 470 0 1538 1315 768 1920 1080 585487
~ Move `main_dlg_cur` `proe_win` 9 651 471 0 1538 1315 768 1920 1080 585490
~ Move `main_dlg_cur` `proe_win` 9 650 471 0 514 1315 768 1920 1080 585494
~ Move `main_dlg_cur` `proe_win` 9 648 471 0 514 1315 768 1920 1080 585499
~ Move `main_dlg_cur` `proe_win` 9 646 471 0 514 1315 768 1920 1080 585504
~ Move `main_dlg_cur` `proe_win` 9 645 471 0 514 1315 768 1920 1080 585507
~ Move `main_dlg_cur` `proe_win` 9 643 471 0 514 1315 768 1920 1080 585512
~ Move `main_dlg_cur` `proe_win` 9 642 471 0 514 1315 768 1920 1080 585515
~ Move `main_dlg_cur` `proe_win` 9 640 471 0 514 1315 768 1920 1080 585520
~ Move `main_dlg_cur` `proe_win` 9 639 470 0 1538 1315 768 1920 1080 585523
~ Move `main_dlg_cur` `proe_win` 9 638 470 0 514 1315 768 1920 1080 585526
~ Move `main_dlg_cur` `proe_win` 9 637 468 0 1538 1315 768 1920 1080 585531
~ Move `main_dlg_cur` `proe_win` 9 635 467 0 1538 1315 768 1920 1080 585534
~ Move `main_dlg_cur` `proe_win` 9 634 465 0 1538 1315 768 1920 1080 585538
~ Move `main_dlg_cur` `proe_win` 9 633 463 0 1538 1315 768 1920 1080 585541
~ Move `main_dlg_cur` `proe_win` 9 632 460 0 1538 1315 768 1920 1080 585544
~ Move `main_dlg_cur` `proe_win` 9 631 458 0 1538 1315 768 1920 1080 585547
~ Move `main_dlg_cur` `proe_win` 9 630 457 0 1538 1315 768 1920 1080 585550
~ Move `main_dlg_cur` `proe_win` 9 629 455 0 1538 1315 768 1920 1080 585553
~ Move `main_dlg_cur` `proe_win` 9 629 453 0 1026 1315 768 1920 1080 585557
~ Move `main_dlg_cur` `proe_win` 9 628 449 0 1538 1315 768 1920 1080 585561
~ Move `main_dlg_cur` `proe_win` 9 627 446 0 1538 1315 768 1920 1080 585564
~ Move `main_dlg_cur` `proe_win` 9 627 444 0 1026 1315 768 1920 1080 585568
~ Move `main_dlg_cur` `proe_win` 9 627 441 0 1026 1315 768 1920 1080 585571
~ Move `main_dlg_cur` `proe_win` 9 627 437 0 1026 1315 768 1920 1080 585576
~ Move `main_dlg_cur` `proe_win` 9 627 434 0 1026 1315 768 1920 1080 585579
~ Move `main_dlg_cur` `proe_win` 9 627 432 0 1026 1315 768 1920 1080 585583
~ Move `main_dlg_cur` `proe_win` 9 627 429 0 1026 1315 768 1920 1080 585587
~ Move `main_dlg_cur` `proe_win` 9 627 425 0 1026 1315 768 1920 1080 585591
~ Move `main_dlg_cur` `proe_win` 9 628 423 0 1538 1315 768 1920 1080 585594
~ Move `main_dlg_cur` `proe_win` 9 628 420 0 1026 1315 768 1920 1080 585597
~ Move `main_dlg_cur` `proe_win` 9 630 419 0 1538 1315 768 1920 1080 585600
~ Move `main_dlg_cur` `proe_win` 9 630 416 0 1026 1315 768 1920 1080 585603
~ Move `main_dlg_cur` `proe_win` 9 632 415 0 1538 1315 768 1920 1080 585607
~ Move `main_dlg_cur` `proe_win` 9 635 412 0 1538 1315 768 1920 1080 585612
~ Move `main_dlg_cur` `proe_win` 9 636 411 0 1538 1315 768 1920 1080 585615
~ Move `main_dlg_cur` `proe_win` 9 638 409 0 1538 1315 768 1920 1080 585618
~ Move `main_dlg_cur` `proe_win` 9 642 408 0 1538 1315 768 1920 1080 585623
~ Move `main_dlg_cur` `proe_win` 9 645 407 0 1538 1315 768 1920 1080 585626
~ Move `main_dlg_cur` `proe_win` 9 648 407 0 514 1315 768 1920 1080 585629
~ Move `main_dlg_cur` `proe_win` 9 650 406 0 1538 1315 768 1920 1080 585633
~ Move `main_dlg_cur` `proe_win` 9 653 406 0 514 1315 768 1920 1080 585636
~ Move `main_dlg_cur` `proe_win` 9 657 405 0 1538 1315 768 1920 1080 585641
~ Move `main_dlg_cur` `proe_win` 9 661 405 0 514 1315 768 1920 1080 585644
~ Move `main_dlg_cur` `proe_win` 9 664 405 0 514 1315 768 1920 1080 585647
~ Move `main_dlg_cur` `proe_win` 9 668 405 0 514 1315 768 1920 1080 585652
~ Move `main_dlg_cur` `proe_win` 9 670 405 0 514 1315 768 1920 1080 585654
~ Move `main_dlg_cur` `proe_win` 9 673 405 0 514 1315 768 1920 1080 585658
~ Move `main_dlg_cur` `proe_win` 9 675 406 0 1538 1315 768 1920 1080 585661
~ Move `main_dlg_cur` `proe_win` 9 678 407 0 1538 1315 768 1920 1080 585665
~ Move `main_dlg_cur` `proe_win` 9 681 410 0 1538 1315 768 1920 1080 585671
~ Move `main_dlg_cur` `proe_win` 9 682 411 0 1538 1315 768 1920 1080 585675
~ Move `main_dlg_cur` `proe_win` 9 683 412 0 1538 1315 768 1920 1080 585678
~ Move `main_dlg_cur` `proe_win` 9 684 414 0 1538 1315 768 1920 1080 585682
~ Move `main_dlg_cur` `proe_win` 9 685 416 0 1538 1315 768 1920 1080 585685
~ Move `main_dlg_cur` `proe_win` 9 685 417 0 1026 1315 768 1920 1080 585688
~ Move `main_dlg_cur` `proe_win` 9 685 418 0 1026 1315 768 1920 1080 585691
~ Move `main_dlg_cur` `proe_win` 9 685 421 0 1026 1315 768 1920 1080 585695
~ Move `main_dlg_cur` `proe_win` 9 685 423 0 1026 1315 768 1920 1080 585698
~ Move `main_dlg_cur` `proe_win` 9 685 425 0 1026 1315 768 1920 1080 585701
~ Move `main_dlg_cur` `proe_win` 9 685 426 0 1026 1315 768 1920 1080 585704
~ Move `main_dlg_cur` `proe_win` 9 684 428 0 1538 1315 768 1920 1080 585708
~ Move `main_dlg_cur` `proe_win` 9 683 431 0 1538 1315 768 1920 1080 585711
~ Move `main_dlg_cur` `proe_win` 9 682 433 0 1538 1315 768 1920 1080 585714
~ Move `main_dlg_cur` `proe_win` 9 680 435 0 1538 1315 768 1920 1080 585718
~ Move `main_dlg_cur` `proe_win` 9 678 437 0 1538 1315 768 1920 1080 585721
~ Move `main_dlg_cur` `proe_win` 9 675 440 0 1538 1315 768 1920 1080 585726
~ Move `main_dlg_cur` `proe_win` 9 674 442 0 1538 1315 768 1920 1080 585729
~ Move `main_dlg_cur` `proe_win` 9 671 444 0 1538 1315 768 1920 1080 585732
~ Move `main_dlg_cur` `proe_win` 9 668 446 0 1538 1315 768 1920 1080 585737
~ Move `main_dlg_cur` `proe_win` 9 664 448 0 1538 1315 768 1920 1080 585740
~ Move `main_dlg_cur` `proe_win` 9 661 450 0 1538 1315 768 1920 1080 585743
~ Move `main_dlg_cur` `proe_win` 9 658 451 0 1538 1315 768 1920 1080 585747
~ Move `main_dlg_cur` `proe_win` 9 654 452 0 1538 1315 768 1920 1080 585750
~ Move `main_dlg_cur` `proe_win` 9 651 453 0 1538 1315 768 1920 1080 585754
~ Move `main_dlg_cur` `proe_win` 9 647 454 0 1538 1315 768 1920 1080 585759
~ Move `main_dlg_cur` `proe_win` 9 644 454 0 514 1315 768 1920 1080 585762
~ Move `main_dlg_cur` `proe_win` 9 642 454 0 514 1315 768 1920 1080 585765
~ Move `main_dlg_cur` `proe_win` 9 640 454 0 514 1315 768 1920 1080 585769
~ Move `main_dlg_cur` `proe_win` 9 638 454 0 514 1315 768 1920 1080 585773
~ Move `main_dlg_cur` `proe_win` 9 637 454 0 514 1315 768 1920 1080 585778
~ Move `main_dlg_cur` `proe_win` 9 637 453 0 1026 1315 768 1920 1080 585793
~ Move `main_dlg_cur` `proe_win` 9 637 452 0 1026 1315 768 1920 1080 585796
~ Move `main_dlg_cur` `proe_win` 9 637 451 0 1026 1315 768 1920 1080 585798
~ Move `main_dlg_cur` `proe_win` 9 637 448 0 1026 1315 768 1920 1080 585803
~ Move `main_dlg_cur` `proe_win` 9 637 446 0 1026 1315 768 1920 1080 585806
~ Move `main_dlg_cur` `proe_win` 9 638 443 0 1538 1315 768 1920 1080 585810
~ Move `main_dlg_cur` `proe_win` 9 639 440 0 1538 1315 768 1920 1080 585813
~ Move `main_dlg_cur` `proe_win` 9 640 437 0 1538 1315 768 1920 1080 585817
~ Move `main_dlg_cur` `proe_win` 9 642 435 0 1538 1315 768 1920 1080 585820
~ Move `main_dlg_cur` `proe_win` 9 643 432 0 1538 1315 768 1920 1080 585823
~ Move `main_dlg_cur` `proe_win` 9 645 429 0 1538 1315 768 1920 1080 585826
~ Move `main_dlg_cur` `proe_win` 9 647 426 0 1538 1315 768 1920 1080 585830
~ Move `main_dlg_cur` `proe_win` 9 650 421 0 1538 1315 768 1920 1080 585836
~ Move `main_dlg_cur` `proe_win` 9 653 418 0 1538 1315 768 1920 1080 585840
~ Move `main_dlg_cur` `proe_win` 9 656 416 0 1538 1315 768 1920 1080 585844
~ Move `main_dlg_cur` `proe_win` 9 661 413 0 1538 1315 768 1920 1080 585848
~ Move `main_dlg_cur` `proe_win` 9 663 410 0 1538 1315 768 1920 1080 585852
~ Move `main_dlg_cur` `proe_win` 9 667 408 0 1538 1315 768 1920 1080 585856
~ Move `main_dlg_cur` `proe_win` 9 671 406 0 1538 1315 768 1920 1080 585860
~ Move `main_dlg_cur` `proe_win` 9 674 405 0 1538 1315 768 1920 1080 585865
~ Move `main_dlg_cur` `proe_win` 9 677 403 0 1538 1315 768 1920 1080 585869
~ Move `main_dlg_cur` `proe_win` 9 681 403 0 514 1315 768 1920 1080 585873
~ Move `main_dlg_cur` `proe_win` 9 685 402 0 1538 1315 768 1920 1080 585878
~ Move `main_dlg_cur` `proe_win` 9 688 401 0 1538 1315 768 1920 1080 585882
~ Move `main_dlg_cur` `proe_win` 9 690 401 0 514 1315 768 1920 1080 585886
~ Move `main_dlg_cur` `proe_win` 9 692 401 0 514 1315 768 1920 1080 585891
~ Move `main_dlg_cur` `proe_win` 9 694 401 0 514 1315 768 1920 1080 585895
~ Move `main_dlg_cur` `proe_win` 9 695 402 0 1538 1315 768 1920 1080 585902
~ Move `main_dlg_cur` `proe_win` 9 696 402 0 514 1315 768 1920 1080 585906
~ Move `main_dlg_cur` `proe_win` 9 697 404 0 1538 1315 768 1920 1080 585911
~ Move `main_dlg_cur` `proe_win` 9 697 406 0 1026 1315 768 1920 1080 585914
~ Move `main_dlg_cur` `proe_win` 9 697 407 0 1026 1315 768 1920 1080 585917
~ Move `main_dlg_cur` `proe_win` 9 697 409 0 1026 1315 768 1920 1080 585922
~ Move `main_dlg_cur` `proe_win` 9 697 414 0 1026 1315 768 1920 1080 585927
~ Move `main_dlg_cur` `proe_win` 9 697 417 0 1026 1315 768 1920 1080 585932
~ Move `main_dlg_cur` `proe_win` 9 696 420 0 1538 1315 768 1920 1080 585937
~ Move `main_dlg_cur` `proe_win` 9 694 424 0 1538 1315 768 1920 1080 585942
~ Move `main_dlg_cur` `proe_win` 9 692 429 0 1538 1315 768 1920 1080 585947
~ Move `main_dlg_cur` `proe_win` 9 689 432 0 1538 1315 768 1920 1080 585952
~ Move `main_dlg_cur` `proe_win` 9 685 438 0 1538 1315 768 1920 1080 585957
~ Move `main_dlg_cur` `proe_win` 9 682 440 0 1538 1315 768 1920 1080 585962
~ Move `main_dlg_cur` `proe_win` 9 677 446 0 1538 1315 768 1920 1080 585968
~ Move `main_dlg_cur` `proe_win` 9 673 449 0 1538 1315 768 1920 1080 585972
~ Move `main_dlg_cur` `proe_win` 9 668 454 0 1538 1315 768 1920 1080 585978
~ Move `main_dlg_cur` `proe_win` 9 662 458 0 1538 1315 768 1920 1080 585983
~ Move `main_dlg_cur` `proe_win` 9 657 461 0 1538 1315 768 1920 1080 585988
~ Move `main_dlg_cur` `proe_win` 9 653 463 0 1538 1315 768 1920 1080 585992
~ Move `main_dlg_cur` `proe_win` 9 649 464 0 1538 1315 768 1920 1080 585996
~ Move `main_dlg_cur` `proe_win` 9 642 467 0 1538 1315 768 1920 1080 586004
~ Move `main_dlg_cur` `proe_win` 9 639 467 0 514 1315 768 1920 1080 586009
~ Move `main_dlg_cur` `proe_win` 9 636 467 0 514 1315 768 1920 1080 586013
~ Move `main_dlg_cur` `proe_win` 9 635 467 0 514 1315 768 1920 1080 586018
~ Move `main_dlg_cur` `proe_win` 9 634 467 0 514 1315 768 1920 1080 586021
~ Move `main_dlg_cur` `proe_win` 9 634 466 0 1026 1315 768 1920 1080 586032
~ Move `main_dlg_cur` `proe_win` 9 633 465 0 1538 1315 768 1920 1080 586037
~ Move `main_dlg_cur` `proe_win` 9 633 463 0 1026 1315 768 1920 1080 586042
~ Move `main_dlg_cur` `proe_win` 9 633 459 0 1026 1315 768 1920 1080 586047
~ Move `main_dlg_cur` `proe_win` 9 633 455 0 1026 1315 768 1920 1080 586052
~ Move `main_dlg_cur` `proe_win` 9 633 450 0 1026 1315 768 1920 1080 586057
~ Move `main_dlg_cur` `proe_win` 9 633 447 0 1026 1315 768 1920 1080 586061
~ Move `main_dlg_cur` `proe_win` 9 633 441 0 1026 1315 768 1920 1080 586066
~ Move `main_dlg_cur` `proe_win` 9 635 435 0 1538 1315 768 1920 1080 586071
~ Move `main_dlg_cur` `proe_win` 9 636 430 0 1538 1315 768 1920 1080 586076
~ Move `main_dlg_cur` `proe_win` 9 638 426 0 1538 1315 768 1920 1080 586081
~ Move `main_dlg_cur` `proe_win` 9 639 421 0 1538 1315 768 1920 1080 586084
~ Move `main_dlg_cur` `proe_win` 9 642 415 0 1538 1315 768 1920 1080 586089
~ Move `main_dlg_cur` `proe_win` 9 645 410 0 1538 1315 768 1920 1080 586094
~ Move `main_dlg_cur` `proe_win` 9 648 404 0 1538 1315 768 1920 1080 586100
~ Move `main_dlg_cur` `proe_win` 9 650 400 0 1538 1315 768 1920 1080 586104
~ Move `main_dlg_cur` `proe_win` 9 653 397 0 1538 1315 768 1920 1080 586109
~ Move `main_dlg_cur` `proe_win` 9 656 394 0 1538 1315 768 1920 1080 586113
~ Move `main_dlg_cur` `proe_win` 9 658 391 0 1538 1315 768 1920 1080 586116
~ Move `main_dlg_cur` `proe_win` 9 661 390 0 1538 1315 768 1920 1080 586119
~ Move `main_dlg_cur` `proe_win` 9 664 388 0 1538 1315 768 1920 1080 586122
~ Move `main_dlg_cur` `proe_win` 9 667 386 0 1538 1315 768 1920 1080 586126
~ Move `main_dlg_cur` `proe_win` 9 669 386 0 514 1315 768 1920 1080 586130
~ Move `main_dlg_cur` `proe_win` 9 673 384 0 1538 1315 768 1920 1080 586133
~ Move `main_dlg_cur` `proe_win` 9 678 383 0 1538 1315 768 1920 1080 586138
~ Move `main_dlg_cur` `proe_win` 9 682 383 0 514 1315 768 1920 1080 586142
~ Move `main_dlg_cur` `proe_win` 9 685 383 0 514 1315 768 1920 1080 586145
~ Move `main_dlg_cur` `proe_win` 9 688 383 0 514 1315 768 1920 1080 586149
~ Move `main_dlg_cur` `proe_win` 9 692 383 0 514 1315 768 1920 1080 586152
~ Move `main_dlg_cur` `proe_win` 9 695 383 0 514 1315 768 1920 1080 586155
~ Move `main_dlg_cur` `proe_win` 9 700 384 0 1538 1315 768 1920 1080 586160
~ Move `main_dlg_cur` `proe_win` 9 702 385 0 1538 1315 768 1920 1080 586163
~ Move `main_dlg_cur` `proe_win` 9 706 387 0 1538 1315 768 1920 1080 586167
~ Move `main_dlg_cur` `proe_win` 9 709 388 0 1538 1315 768 1920 1080 586170
~ Move `main_dlg_cur` `proe_win` 9 711 390 0 1538 1315 768 1920 1080 586174
~ Move `main_dlg_cur` `proe_win` 9 715 394 0 1538 1315 768 1920 1080 586179
~ Move `main_dlg_cur` `proe_win` 9 716 396 0 1538 1315 768 1920 1080 586184
~ Move `main_dlg_cur` `proe_win` 9 718 399 0 1538 1315 768 1920 1080 586187
~ Move `main_dlg_cur` `proe_win` 9 719 402 0 1538 1315 768 1920 1080 586190
~ Move `main_dlg_cur` `proe_win` 9 720 404 0 1538 1315 768 1920 1080 586194
~ Move `main_dlg_cur` `proe_win` 9 720 410 0 1026 1315 768 1920 1080 586199
~ Move `main_dlg_cur` `proe_win` 9 721 413 0 1538 1315 768 1920 1080 586202
~ Move `main_dlg_cur` `proe_win` 9 721 416 0 1026 1315 768 1920 1080 586205
~ Move `main_dlg_cur` `proe_win` 9 721 419 0 1026 1315 768 1920 1080 586209
~ Move `main_dlg_cur` `proe_win` 9 721 423 0 1026 1315 768 1920 1080 586212
~ Move `main_dlg_cur` `proe_win` 9 721 425 0 1026 1315 768 1920 1080 586215
~ Move `main_dlg_cur` `proe_win` 9 721 428 0 1026 1315 768 1920 1080 586218
~ Move `main_dlg_cur` `proe_win` 9 720 433 0 1538 1315 768 1920 1080 586221
~ Move `main_dlg_cur` `proe_win` 9 719 437 0 1538 1315 768 1920 1080 586225
~ Move `main_dlg_cur` `proe_win` 9 717 441 0 1538 1315 768 1920 1080 586228
~ Move `main_dlg_cur` `proe_win` 9 715 445 0 1538 1315 768 1920 1080 586232
~ Move `main_dlg_cur` `proe_win` 9 712 449 0 1538 1315 768 1920 1080 586235
~ Move `main_dlg_cur` `proe_win` 9 710 453 0 1538 1315 768 1920 1080 586238
~ Move `main_dlg_cur` `proe_win` 9 708 456 0 1538 1315 768 1920 1080 586242
~ Move `main_dlg_cur` `proe_win` 9 704 461 0 1538 1315 768 1920 1080 586245
~ Move `main_dlg_cur` `proe_win` 9 701 464 0 1538 1315 768 1920 1080 586248
~ Move `main_dlg_cur` `proe_win` 9 698 466 0 1538 1315 768 1920 1080 586251
~ Move `main_dlg_cur` `proe_win` 9 693 470 0 1538 1315 768 1920 1080 586254
~ Move `main_dlg_cur` `proe_win` 9 689 473 0 1538 1315 768 1920 1080 586258
~ Move `main_dlg_cur` `proe_win` 9 685 474 0 1538 1315 768 1920 1080 586261
~ Move `main_dlg_cur` `proe_win` 9 681 477 0 1538 1315 768 1920 1080 586264
~ Move `main_dlg_cur` `proe_win` 9 679 477 0 514 1315 768 1920 1080 586267
~ Move `main_dlg_cur` `proe_win` 9 674 479 0 1538 1315 768 1920 1080 586270
~ Move `main_dlg_cur` `proe_win` 9 670 480 0 1538 1315 768 1920 1080 586274
~ Move `main_dlg_cur` `proe_win` 9 664 480 0 514 1315 768 1920 1080 586280
~ Move `main_dlg_cur` `proe_win` 9 661 480 0 514 1315 768 1920 1080 586282
~ Move `main_dlg_cur` `proe_win` 9 659 480 0 514 1315 768 1920 1080 586285
~ Move `main_dlg_cur` `proe_win` 9 657 480 0 514 1315 768 1920 1080 586287
~ Move `main_dlg_cur` `proe_win` 9 656 480 0 514 1315 768 1920 1080 586291
~ Move `main_dlg_cur` `proe_win` 9 655 480 0 514 1315 768 1920 1080 586293
~ Move `main_dlg_cur` `proe_win` 9 654 479 0 1538 1315 768 1920 1080 586297
~ Move `main_dlg_cur` `proe_win` 9 653 478 0 1538 1315 768 1920 1080 586303
~ Move `main_dlg_cur` `proe_win` 9 653 476 0 1026 1315 768 1920 1080 586308
~ Move `main_dlg_cur` `proe_win` 9 653 473 0 1026 1315 768 1920 1080 586311
~ Move `main_dlg_cur` `proe_win` 9 653 470 0 1026 1315 768 1920 1080 586314
~ Move `main_dlg_cur` `proe_win` 9 653 465 0 1026 1315 768 1920 1080 586320
~ Move `main_dlg_cur` `proe_win` 9 653 460 0 1026 1315 768 1920 1080 586324
~ Move `main_dlg_cur` `proe_win` 9 655 456 0 1538 1315 768 1920 1080 586327
~ Move `main_dlg_cur` `proe_win` 9 656 453 0 1538 1315 768 1920 1080 586330
~ Move `main_dlg_cur` `proe_win` 9 657 449 0 1538 1315 768 1920 1080 586334
~ Move `main_dlg_cur` `proe_win` 9 660 445 0 1538 1315 768 1920 1080 586336
~ Move `main_dlg_cur` `proe_win` 9 661 441 0 1538 1315 768 1920 1080 586340
~ Move `main_dlg_cur` `proe_win` 9 666 432 0 1538 1315 768 1920 1080 586345
~ Move `main_dlg_cur` `proe_win` 9 669 427 0 1538 1315 768 1920 1080 586348
~ Move `main_dlg_cur` `proe_win` 9 672 423 0 1538 1315 768 1920 1080 586352
~ Move `main_dlg_cur` `proe_win` 9 675 418 0 1538 1315 768 1920 1080 586355
~ Move `main_dlg_cur` `proe_win` 9 678 414 0 1538 1315 768 1920 1080 586358
~ Move `main_dlg_cur` `proe_win` 9 682 410 0 1538 1315 768 1920 1080 586361
~ Move `main_dlg_cur` `proe_win` 9 686 406 0 1538 1315 768 1920 1080 586364
~ Move `main_dlg_cur` `proe_win` 9 689 402 0 1538 1315 768 1920 1080 586367
~ Move `main_dlg_cur` `proe_win` 9 693 399 0 1538 1315 768 1920 1080 586370
~ Move `main_dlg_cur` `proe_win` 9 697 396 0 1538 1315 768 1920 1080 586373
~ Move `main_dlg_cur` `proe_win` 9 700 393 0 1538 1315 768 1920 1080 586377
~ Move `main_dlg_cur` `proe_win` 9 705 390 0 1538 1315 768 1920 1080 586380
~ Move `main_dlg_cur` `proe_win` 9 708 388 0 1538 1315 768 1920 1080 586383
~ Move `main_dlg_cur` `proe_win` 9 712 386 0 1538 1315 768 1920 1080 586386
~ Move `main_dlg_cur` `proe_win` 9 715 384 0 1538 1315 768 1920 1080 586390
~ Move `main_dlg_cur` `proe_win` 9 719 383 0 1538 1315 768 1920 1080 586393
~ Move `main_dlg_cur` `proe_win` 9 724 382 0 1538 1315 768 1920 1080 586397
~ Move `main_dlg_cur` `proe_win` 9 727 382 0 514 1315 768 1920 1080 586399
~ Move `main_dlg_cur` `proe_win` 9 730 381 0 1538 1315 768 1920 1080 586403
~ Move `main_dlg_cur` `proe_win` 9 733 381 0 514 1315 768 1920 1080 586406
~ Move `main_dlg_cur` `proe_win` 9 737 381 0 514 1315 768 1920 1080 586411
~ Move `main_dlg_cur` `proe_win` 9 740 381 0 514 1315 768 1920 1080 586414
~ Move `main_dlg_cur` `proe_win` 9 742 381 0 514 1315 768 1920 1080 586417
~ Move `main_dlg_cur` `proe_win` 9 746 383 0 1538 1315 768 1920 1080 586422
~ Move `main_dlg_cur` `proe_win` 9 748 384 0 1538 1315 768 1920 1080 586426
~ Move `main_dlg_cur` `proe_win` 9 749 386 0 1538 1315 768 1920 1080 586430
~ Move `main_dlg_cur` `proe_win` 9 751 388 0 1538 1315 768 1920 1080 586433
~ Move `main_dlg_cur` `proe_win` 9 751 390 0 1026 1315 768 1920 1080 586436
~ Move `main_dlg_cur` `proe_win` 9 752 393 0 1538 1315 768 1920 1080 586440
~ Move `main_dlg_cur` `proe_win` 9 752 395 0 1026 1315 768 1920 1080 586443
~ Move `main_dlg_cur` `proe_win` 9 752 398 0 1026 1315 768 1920 1080 586446
~ Move `main_dlg_cur` `proe_win` 9 752 401 0 1026 1315 768 1920 1080 586450
~ Move `main_dlg_cur` `proe_win` 9 752 403 0 1026 1315 768 1920 1080 586453
~ Move `main_dlg_cur` `proe_win` 9 752 409 0 1026 1315 768 1920 1080 586459
~ Move `main_dlg_cur` `proe_win` 9 751 412 0 1538 1315 768 1920 1080 586462
~ Move `main_dlg_cur` `proe_win` 9 749 417 0 1538 1315 768 1920 1080 586466
~ Move `main_dlg_cur` `proe_win` 9 748 420 0 1538 1315 768 1920 1080 586469
~ Move `main_dlg_cur` `proe_win` 9 746 423 0 1538 1315 768 1920 1080 586472
~ Move `main_dlg_cur` `proe_win` 9 743 428 0 1538 1315 768 1920 1080 586477
~ Move `main_dlg_cur` `proe_win` 9 741 431 0 1538 1315 768 1920 1080 586480
~ Move `main_dlg_cur` `proe_win` 9 738 434 0 1538 1315 768 1920 1080 586483
~ Move `main_dlg_cur` `proe_win` 9 732 439 0 1538 1315 768 1920 1080 586489
~ Move `main_dlg_cur` `proe_win` 9 729 441 0 1538 1315 768 1920 1080 586492
~ Move `main_dlg_cur` `proe_win` 9 725 444 0 1538 1315 768 1920 1080 586495
~ Move `main_dlg_cur` `proe_win` 9 722 446 0 1538 1315 768 1920 1080 586499
~ Move `main_dlg_cur` `proe_win` 9 718 448 0 1538 1315 768 1920 1080 586502
~ Move `main_dlg_cur` `proe_win` 9 714 451 0 1538 1315 768 1920 1080 586505
~ Move `main_dlg_cur` `proe_win` 9 709 452 0 1538 1315 768 1920 1080 586509
~ Move `main_dlg_cur` `proe_win` 9 707 453 0 1538 1315 768 1920 1080 586512
~ Move `main_dlg_cur` `proe_win` 9 703 454 0 1538 1315 768 1920 1080 586515
~ Move `main_dlg_cur` `proe_win` 9 700 454 0 514 1315 768 1920 1080 586518
~ Move `main_dlg_cur` `proe_win` 9 696 455 0 1538 1315 768 1920 1080 586521
~ Move `main_dlg_cur` `proe_win` 9 693 455 0 514 1315 768 1920 1080 586524
~ Move `main_dlg_cur` `proe_win` 9 690 455 0 514 1315 768 1920 1080 586527
~ Move `main_dlg_cur` `proe_win` 9 686 455 0 514 1315 768 1920 1080 586530
~ Move `main_dlg_cur` `proe_win` 9 683 455 0 514 1315 768 1920 1080 586534
~ Move `main_dlg_cur` `proe_win` 9 678 455 0 514 1315 768 1920 1080 586539
~ Move `main_dlg_cur` `proe_win` 9 675 454 0 1538 1315 768 1920 1080 586542
~ Move `main_dlg_cur` `proe_win` 9 672 454 0 514 1315 768 1920 1080 586545
~ MButtonDisarm `main_dlg_cur` `proe_win` 9 672 454 0 0 1315 768 1920 1080 586548
~ Close `main_dlg_cur` `appl_casc`
~ Command `ProCmdModelSave` 
~ Input `file_saveas` `Inputname` `M`
~ Input `file_saveas` `Inputname` `MO`
~ Input `file_saveas` `Inputname` `MOT`
~ Input `file_saveas` `Inputname` `MOTO`
~ Input `file_saveas` `Inputname` `MOTOR`
~ Input `file_saveas` `Inputname` `MOTOR `
~ Input `file_saveas` `Inputname` `MOTOR`
~ Update `file_saveas` `Inputname` `MOTOR`
~ Input `file_saveas` `Inputname` `MOTO`
~ Input `file_saveas` `Inputname` `MOT`
~ Input `file_saveas` `Inputname` `MO`
~ Input `file_saveas` `Inputname` `M`
~ Input `file_saveas` `Inputname` ``
~ Input `file_saveas` `Inputname` `m`
~ Input `file_saveas` `Inputname` `mO`
~ Input `file_saveas` `Inputname` `mOT`
~ Input `file_saveas` `Inputname` `mOTO`
~ Input `file_saveas` `Inputname` `mOTOR`
~ Input `file_saveas` `Inputname` `mOTO`
~ Input `file_saveas` `Inputname` `mOT`
~ Input `file_saveas` `Inputname` `mO`
~ Input `file_saveas` `Inputname` `m`
~ Input `file_saveas` `Inputname` ``
~ Input `file_saveas` `Inputname` ``
~ Input `file_saveas` `Inputname` ``
~ Input `file_saveas` `Inputname` ``
~ Input `file_saveas` `Inputname` ``
~ Input `file_saveas` `Inputname` ``
~ Input `file_saveas` `Inputname` ``
~ Input `file_saveas` `Inputname` ``
~ Input `file_saveas` `Inputname` `M`
~ Input `file_saveas` `Inputname` `Mo`
~ Input `file_saveas` `Inputname` `Mot`
~ Input `file_saveas` `Inputname` `Moto`
~ Input `file_saveas` `Inputname` `Motor`
~ Update `file_saveas` `Inputname` `Motor`
~ Activate `file_saveas` `OK`
!%CEInvalid Directory
~ Activate `file_saveas` `SAB_..|`
~ Select `file_saveas` `ph_list.Filelist` 1 `Montagens`
~ Select `file_saveas` `ph_list.Filelist` 1 `Motor`
~ Activate `file_saveas` `Cancel`
!%CENo object was copied.
~ Select `main_dlg_cur` `appl_casc`
~ Close `main_dlg_cur` `appl_casc`
~ Command `ProCmdModelSaveAs` 
~ Select `file_saveas` `ph_list.Filelist` 1 `Motor`
~ Update `file_saveas` `Inputname` `Motor`
~ Select `file_saveas` `ph_list.Filelist` 1 `Montagens`
~ Select `file_saveas` `ph_list.Filelist` 1 `Motor`
~ Activate `file_saveas` `ph_list.Filelist` 1 `Motor`
~ Select `file_saveas` `ph_list.Filelist` 0
~ Activate `file_saveas` `OK`
!%CEAn object with that name exists in session.  Choose a different name.
~ Activate `file_saveas` `rb_EMBED_BROWSER_TB_SAB_LAYOUT`
~ Activate `file_saveas` `rb_EMBED_BROWSER_TB_SAB_LAYOUT`
~ Activate `file_saveas` `rb_EMBED_BROWSER_TB_SAB_LAYOUT`
~ Activate `file_saveas` `OK`
!%CEAn object with that name exists in session.  Choose a different name.
~ Activate `file_saveas` `OK`
!%CEAn object with that name exists in session.  Choose a different name.
~ Activate `file_saveas` `OK`
!%CEAn object with that name exists in session.  Choose a different name.
~ Activate `file_saveas` `OK`
!%CEAn object with that name exists in session.  Choose a different name.
~ Activate `file_saveas` `OK`
!%CEAn object with that name exists in session.  Choose a different name.
~ Activate `file_saveas` `OK`
!%CEAn object with that name exists in session.  Choose a different name.
~ Activate `file_saveas` `OK`
!%CEAn object with that name exists in session.  Choose a different name.
~ Activate `file_saveas` `Cancel`
!%CENo object was copied.
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
!089330W_ASM.ASM
~ Trail `UI Desktop` `UI Desktop` `PREVIEW_POPUP_TIMER` \
 `main_dlg_w2:PHTLeft.AssyTree:<NULL>`
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
~ Trail `MiniToolbar` `MiniToolbar` `UIT_TRANSLUCENT` \
 `NEED_TO_CLOSE`
~ Wheel `main_dlg_cur` `proe_win` 9 489 270 458752 0 1315 768 1920 1080 748198
~ Wheel `main_dlg_cur` `proe_win` 9 489 270 458752 0 1315 768 1920 1080 748226
~ Wheel `main_dlg_cur` `proe_win` 9 489 270 458752 0 1315 768 1920 1080 748241
~ Wheel `main_dlg_cur` `proe_win` 9 489 270 458752 0 1315 768 1920 1080 748256
~ Wheel `main_dlg_cur` `proe_win` 9 489 270 458752 0 1315 768 1920 1080 748270
~ Wheel `main_dlg_cur` `proe_win` 9 489 270 458752 0 1315 768 1920 1080 748295
~ Wheel `main_dlg_cur` `proe_win` 9 489 270 458752 0 1315 768 1920 1080 748316
~ Wheel `main_dlg_cur` `proe_win` 9 491 269 458752 512 1315 768 1920 1080 748639
~ Wheel `main_dlg_cur` `proe_win` 9 491 269 458752 0 1315 768 1920 1080 748680
~ Wheel `main_dlg_cur` `proe_win` 9 491 269 458752 0 1315 768 1920 1080 748695
~ Wheel `main_dlg_cur` `proe_win` 9 491 269 458752 0 1315 768 1920 1080 748712
~ Wheel `main_dlg_cur` `proe_win` 9 491 269 458752 0 1315 768 1920 1080 748731
~ Wheel `main_dlg_cur` `proe_win` 9 491 269 458752 0 1315 768 1920 1080 748778
~ Wheel `main_dlg_cur` `proe_win` 9 492 269 393216 0 1315 768 1920 1080 749125
~ Wheel `main_dlg_cur` `proe_win` 9 511 269 393216 512 1315 768 1920 1080 749156
~ Wheel `main_dlg_cur` `proe_win` 9 544 271 458752 1536 1315 768 1920 1080 749172
~ Wheel `main_dlg_cur` `proe_win` 9 566 272 393216 1536 1315 768 1920 1080 749188
~ Wheel `main_dlg_cur` `proe_win` 9 690 256 393216 1536 1315 768 1920 1080 749209
< 2 0.922074 1417 0 0 778 1920 0 0 1080 13
~ Resize `main_dlg_cur` `main_dlg_cur` 0
~ Wheel `main_dlg_cur` `proe_win` 9 336 232 458752 0 1417 778 1920 1080 750620
~ Wheel `main_dlg_cur` `proe_win` 9 336 232 458752 0 1417 778 1920 1080 750660
~ Wheel `main_dlg_cur` `proe_win` 9 336 233 458752 0 1417 778 1920 1080 750675
~ Wheel `main_dlg_cur` `proe_win` 9 336 233 458752 0 1417 778 1920 1080 750690
~ Wheel `main_dlg_cur` `proe_win` 9 336 233 458752 0 1417 778 1920 1080 750705
~ Wheel `main_dlg_cur` `proe_win` 9 336 233 458752 0 1417 778 1920 1080 750720
~ Wheel `main_dlg_cur` `proe_win` 9 336 233 458752 0 1417 778 1920 1080 750735
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
!KTM_250SX-F_2023.ASM
~ Activate `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
!Collapsed KTM_250SX-F_2023.ASM
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
~ Activate `main_dlg_cur` `PHTLeft.AssyTree` 1 `node0`
!Expanded KTM_250SX-F_2023.ASM
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
!089330W_ASM.ASM
~ RButtonArm `main_dlg_cur` `PHTLeft.AssyTree` `node2`
~ PopupOver `main_dlg_cur` `PM_PHTLeft.AssyTree` 1 `PHTLeft.AssyTree`
~ Open `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Close `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Trail `MiniToolbar` `MiniToolbar` `UIT_TRANSLUCENT` \
 `NEED_TO_CLOSE`
~ Minimize `main_dlg_cur` `main_dlg_cur`
~ Trail `UI Desktop` `UI Desktop` `ActivateOnFocus` \
 `main_dlg_w1`
!Command ProCmdInfoNmgrLightDlg was pushed from the software.
< 0 0.922074 1417 0 0 778 1920 0 0 1080 13
!MT_CUST - Applied settings for mode # 6 : MT Asm Design
!Command ProCmdInfoNmgrLightDlg was pushed from the software.
~ Trail `UI Desktop` `UI Desktop` `PREVIEW_POPUP_TIMER` \
 `main_dlg_w1:PHTLeft.AssyTree:<NULL>`
~ Expand `main_dlg_cur` `PHTLeft.AssyTree` `node2`
!Expanded 089330W_ASM.ASM
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node3`
!Import Feature id 4
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node2`
!089330W_ASM.ASM
~ RButtonArm `main_dlg_cur` `PHTLeft.AssyTree` `node2`
~ PopupOver `main_dlg_cur` `PM_PHTLeft.AssyTree` 1 `PHTLeft.AssyTree`
~ Open `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Close `main_dlg_cur` `PM_PHTLeft.AssyTree`
~ Trail `MiniToolbar` `MiniToolbar` `UIT_TRANSLUCENT` \
 `NEED_TO_CLOSE`
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node7`
!A460_MOTOR_ZSB_SX_23_ASM.ASM
~ Select `main_dlg_cur` `PHTLeft.AssyTree` 1 `node8`
!Import Feature id 4
~ Trail `MiniToolbar` `MiniToolbar` `UIT_TRANSLUCENT` \
 `NEED_TO_CLOSE`
~ Select `main_dlg_cur` `appl_casc`
~ Close `main_dlg_cur` `appl_casc`
~ Command `ProCmdModelSave` 
~ Close `storage_conflicts` `storage_conflicts`
~ Close `main_dlg_cur` `appl_casc`
~ Command `ProCmdModelSaveAs` 
~ Close `file_saveas` `file_saveas`
!%CENo object was copied.
~ Select `main_dlg_cur` `appl_casc`
~ Close `main_dlg_cur` `appl_casc`
~ Command `ProCmdModelSave` 
~ Activate `storage_conflicts` `OK_PushButton`
!%CIMOTOR has been saved.
!Command ProCmdInfoNmgrLightDlg was pushed from the software.
~ Close `nmgr_light_dlg` `nmgr_light_dlg`
!mem_use INCREASE Blocks 5856967, AppSize 212176851, SysSize 297327592
~ Minimize `main_dlg_cur` `main_dlg_cur`
~ Restore `main_dlg_cur` `main_dlg_cur`
