$comment
	File created using the following command:
		vcd file lab5_3.msim.vcd -direction
$end
$date
	Wed Oct 09 12:10:13 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab5_3_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 4 " swa [3:0] $end
$var reg 4 # swb [3:0] $end
$var wire 1 $ q [7] $end
$var wire 1 % q [6] $end
$var wire 1 & q [5] $end
$var wire 1 ' q [4] $end
$var wire 1 ( q [3] $end
$var wire 1 ) q [2] $end
$var wire 1 * q [1] $end
$var wire 1 + q [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 q[0]~output_o $end
$var wire 1 3 q[1]~output_o $end
$var wire 1 4 q[2]~output_o $end
$var wire 1 5 q[3]~output_o $end
$var wire 1 6 q[4]~output_o $end
$var wire 1 7 q[5]~output_o $end
$var wire 1 8 q[6]~output_o $end
$var wire 1 9 q[7]~output_o $end
$var wire 1 : clk~input_o $end
$var wire 1 ; clk~inputclkctrl_outclk $end
$var wire 1 < swb[0]~input_o $end
$var wire 1 = lab5_2|tb[0]~feeder_combout $end
$var wire 1 > swb[1]~input_o $end
$var wire 1 ? lab5_2|tb[1]~feeder_combout $end
$var wire 1 @ swb[2]~input_o $end
$var wire 1 A lab5_2|tb[2]~feeder_combout $end
$var wire 1 B swb[3]~input_o $end
$var wire 1 C swa[0]~input_o $end
$var wire 1 D lab5_2|ta[0]~feeder_combout $end
$var wire 1 E swa[1]~input_o $end
$var wire 1 F lab5_2|ta[1]~feeder_combout $end
$var wire 1 G swa[2]~input_o $end
$var wire 1 H lab5_2|ta[2]~feeder_combout $end
$var wire 1 I swa[3]~input_o $end
$var wire 1 J lab5_2|ta[3]~feeder_combout $end
$var wire 1 K lab5_2|rom_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 L lab5_2|rom_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 M lab5_2|rom_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 N lab5_2|rom_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 O lab5_2|rom_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 P lab5_2|rom_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 Q lab5_2|rom_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 R lab5_2|rom_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 S lab5_2|tb [3] $end
$var wire 1 T lab5_2|tb [2] $end
$var wire 1 U lab5_2|tb [1] $end
$var wire 1 V lab5_2|tb [0] $end
$var wire 1 W lab5_2|ta [3] $end
$var wire 1 X lab5_2|ta [2] $end
$var wire 1 Y lab5_2|ta [1] $end
$var wire 1 Z lab5_2|ta [0] $end
$var wire 1 [ lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 \ lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 ] lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 ^ lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 _ lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 ` lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 a lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 b lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 c lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 d lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 e lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 f lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 g lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 h lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 i lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 j lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 k lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 l lab5_2|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b10 #
1+
1*
1)
1(
1'
1&
1%
1$
0,
1-
x.
1/
10
11
12
13
14
15
16
17
18
19
0:
0;
0<
0=
1>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0V
0U
0T
0S
0Z
0Y
0X
0W
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
$end
#10000
1!
1:
1;
1U
#20000
0!
0:
0;
#30000
1!
1:
1;
#40000
b1 "
b110 #
0!
1@
1C
0:
0;
1A
1D
#50000
1!
1:
1;
1Z
1T
#60000
0!
0:
0;
#70000
1!
1:
1;
#70001
1k
1j
1M
1L
03
04
0)
0*
#80000
b11 "
b111 #
b10 "
0!
1<
0C
1E
0:
0;
1=
0D
1F
#90000
1!
1:
1;
1Y
0Z
1V
#100000
0!
0:
0;
#110000
1!
1:
1;
#110001
1i
1N
05
0(
#120000
b101 #
b11 "
0!
1C
0>
0:
0;
1D
0?
#130000
1!
1:
1;
1Z
0U
#140000
0!
0:
0;
#150000
1!
1:
1;
#150001
1l
1K
02
0+
#160000
b111 "
b101 "
b100 #
b100 "
0!
0<
0C
0E
1G
0:
0;
0=
0D
0F
1H
#170000
1!
1:
1;
1X
0Y
0Z
0V
#180000
0!
0:
0;
#190000
1!
1:
1;
#190001
0l
0k
0j
0i
1h
1O
0N
0M
0L
0K
12
13
14
15
06
0'
1(
1)
1*
1+
#200000
b1100 #
b101 "
0!
1C
1B
0:
0;
1D
#210000
1!
1:
1;
1Z
1S
#220000
0!
0:
0;
#230000
1!
1:
1;
#230001
1j
1i
1g
1P
1N
1M
04
05
07
0&
0(
0)
#240000
b111 "
b1101 #
b110 "
0!
1<
0C
1E
0:
0;
1=
0D
1F
#250000
1!
1:
1;
1Y
0Z
1V
#260000
0!
0:
0;
#270000
1!
1:
1;
#270001
1k
0h
0g
1f
1Q
0P
0O
1L
03
16
17
08
0%
1&
1'
0*
#280000
b1111 #
b111 "
0!
1C
1>
0:
0;
1D
1?
#290000
1!
1:
1;
1Z
1U
#300000
0!
0:
0;
#310000
1!
1:
1;
#310001
1l
0k
0j
1g
1P
0M
0L
1K
02
13
14
07
0&
1)
1*
0+
#320000
b1111 "
b1011 "
b1001 "
b1110 #
b1000 "
0!
0<
0C
0E
0G
1I
0:
0;
0=
0D
0F
0H
1J
#330000
1!
1:
1;
1W
0X
0Y
0Z
0V
#340000
0!
0:
0;
#350000
1!
1:
1;
#350001
0l
0i
1h
1O
0N
0K
12
15
06
0'
1(
1+
#360000
b1010 #
b1001 "
0!
1C
0@
0:
0;
1D
0A
#370000
1!
1:
1;
1Z
0T
#380000
0!
0:
0;
#390000
1!
1:
1;
#390001
1k
1i
0g
0P
1N
1L
03
05
17
1&
0(
0*
#400000
b1011 "
b1011 #
b1010 "
0!
1<
0C
1E
0:
0;
1=
0D
1F
#410000
1!
1:
1;
1Y
0Z
1V
#420000
0!
0:
0;
#430000
1!
1:
1;
#430001
1j
0h
1g
1P
0O
1M
04
16
07
0&
1'
0)
#440000
b1001 #
b1011 "
0!
1C
0>
0:
0;
1D
0?
#450000
1!
1:
1;
1Z
0U
#460000
0!
0:
0;
#470000
1!
1:
1;
#470001
1l
0j
0i
0N
0M
1K
02
14
15
1(
1)
0+
#480000
b1111 "
b1101 "
b1000 #
b1100 "
0!
0<
0C
0E
1G
0:
0;
0=
0D
0F
1H
#490000
1!
1:
1;
1X
0Y
0Z
0V
#500000
0!
0:
0;
#510000
1!
1:
1;
#510001
0l
0k
0L
0K
12
13
1*
1+
#520000
b0 #
b1101 "
0!
1C
0B
0:
0;
1D
#530000
1!
1:
1;
1Z
0S
#540000
0!
0:
0;
#550000
1!
1:
1;
#550001
0g
0f
0Q
0P
17
18
1%
1&
#560000
b1111 "
b1 #
b1110 "
0!
1<
0C
1E
0:
0;
1=
0D
1F
#570000
1!
1:
1;
1Y
0Z
1V
#580000
0!
0:
0;
#590000
1!
1:
1;
#590001
1k
1j
1i
1N
1M
1L
03
04
05
0(
0)
0*
#600000
b11 #
b1111 "
0!
1C
1>
0:
0;
1D
1?
#610000
1!
1:
1;
1Z
1U
#620000
0!
0:
0;
#630000
1!
1:
1;
#630001
1l
0k
1g
1P
0L
1K
02
13
07
0&
1*
0+
#640000
b111 "
b11 "
b1 "
b10 #
b0 "
0!
0<
0C
0E
0G
0I
0:
0;
0=
0D
0F
0H
0J
#650000
1!
1:
1;
0W
0X
0Y
0Z
0V
#660000
0!
0:
0;
#670000
1!
1:
1;
#670001
0l
0j
0i
0g
0P
0N
0M
0K
12
14
15
17
1&
1(
1)
1+
#680000
b110 #
b1 "
0!
1C
1@
0:
0;
1D
1A
#690000
1!
1:
1;
1Z
1T
#700000
0!
0:
0;
#710000
1!
1:
1;
#710001
1k
1j
1M
1L
03
04
0)
0*
#720000
b11 "
b111 #
b10 "
0!
1<
0C
1E
0:
0;
1=
0D
1F
#730000
1!
1:
1;
1Y
0Z
1V
#740000
0!
0:
0;
#750000
1!
1:
1;
#750001
1i
1N
05
0(
#760000
b101 #
b11 "
0!
1C
0>
0:
0;
1D
0?
#770000
1!
1:
1;
1Z
0U
#780000
0!
0:
0;
#790000
1!
1:
1;
#790001
1l
1K
02
0+
#800000
b111 "
b101 "
b100 #
b100 "
0!
0<
0C
0E
1G
0:
0;
0=
0D
0F
1H
#810000
1!
1:
1;
1X
0Y
0Z
0V
#820000
0!
0:
0;
#830000
1!
1:
1;
#830001
0l
0k
0j
0i
1h
1O
0N
0M
0L
0K
12
13
14
15
06
0'
1(
1)
1*
1+
#840000
b1100 #
b101 "
0!
1C
1B
0:
0;
1D
#850000
1!
1:
1;
1Z
1S
#860000
0!
0:
0;
#870000
1!
1:
1;
#870001
1j
1i
1g
1P
1N
1M
04
05
07
0&
0(
0)
#880000
b111 "
b1101 #
b110 "
0!
1<
0C
1E
0:
0;
1=
0D
1F
#890000
1!
1:
1;
1Y
0Z
1V
#900000
0!
0:
0;
#910000
1!
1:
1;
#910001
1k
0h
0g
1f
1Q
0P
0O
1L
03
16
17
08
0%
1&
1'
0*
#920000
b1111 #
b111 "
0!
1C
1>
0:
0;
1D
1?
#930000
1!
1:
1;
1Z
1U
#940000
0!
0:
0;
#950000
1!
1:
1;
#950001
1l
0k
0j
1g
1P
0M
0L
1K
02
13
14
07
0&
1)
1*
0+
#960000
b1111 "
b1011 "
b1001 "
b1110 #
b1000 "
0!
0<
0C
0E
0G
1I
0:
0;
0=
0D
0F
0H
1J
#970000
1!
1:
1;
1W
0X
0Y
0Z
0V
#980000
0!
0:
0;
#990000
1!
1:
1;
#990001
0l
0i
1h
1O
0N
0K
12
15
06
0'
1(
1+
#1000000
