# Program 1: 
### Statement: Write a SV program for Control Units

### Name of file:
main_control.sv

### RTL Snapshot
![Screenshot 2024-11-17 102753](https://github.com/user-attachments/assets/cd900aa2-23ac-4b02-8c14-5d8f3128788d)
![Screenshot 2024-11-17 102812](https://github.com/user-attachments/assets/140284f9-e69c-411c-a69a-db95bfc45770)


# Program 2: 
### Statement: Write a SV program for Single Cycle RISC-V Processor

### Name of file:
risc5.sv

### RTL Snapshot
![Screenshot 2024-11-17 111956](https://github.com/user-attachments/assets/361417b2-566c-4016-8d94-9e7f7cfd322e)
![Screenshot 2024-11-17 112009](https://github.com/user-attachments/assets/6e6974dc-dc5d-4fbd-ad47-de2a5517e9ba)
![Screenshot 2024-11-17 111801](https://github.com/user-attachments/assets/71ca7cd7-64f9-4f48-8aeb-816123ee6938)
