

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s'
================================================================
* Date:           Mon Jul  3 04:18:53 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.614 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68| 0.340 us | 0.340 us |   68|   68|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       66|       66|         4|          1|          1|    64|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    504|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    174|    -|
|Register         |        0|      -|     219|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     219|    710|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_1_fu_525_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln415_2_fu_623_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln415_3_fu_721_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln415_4_fu_819_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln415_5_fu_917_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln415_fu_427_p2               |     +    |      0|  0|  13|           4|           4|
    |i_fu_155_p2                       |     +    |      0|  0|  15|           7|           1|
    |and_ln415_1_fu_515_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_613_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_3_fu_711_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_4_fu_809_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_5_fu_907_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_417_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln416_1_fu_545_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_643_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_3_fu_741_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_4_fu_839_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_5_fu_937_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_447_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op155         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op25          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_475_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_573_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_671_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_4_fu_769_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_5_fu_867_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_377_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln41_fu_149_p2               |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln718_1_fu_221_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln718_2_fu_253_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln718_3_fu_285_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln718_4_fu_317_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln718_5_fu_349_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln718_fu_189_p2              |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_1_fu_243_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_2_fu_275_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_3_fu_307_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_4_fu_339_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_5_fu_371_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_fu_211_p2              |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln879_1_fu_237_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_2_fu_269_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_3_fu_301_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_4_fu_333_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_5_fu_365_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_fu_205_p2              |   icmp   |      0|  0|  11|           6|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_503_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_2_fu_601_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_3_fu_699_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_4_fu_797_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_5_fu_895_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_405_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_557_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln340_2_fu_655_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln340_3_fu_753_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln340_4_fu_851_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln340_5_fu_949_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln340_fu_459_p3            |  select  |      0|  0|   4|           1|           4|
    |select_ln777_1_fu_551_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_649_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_3_fu_747_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_4_fu_845_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_5_fu_943_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_453_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_fu_467_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_data_1_V_fu_565_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_data_2_V_fu_663_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_data_3_V_fu_761_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_data_4_V_fu_859_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_data_5_V_fu_957_p3            |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_1_fu_539_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_637_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_735_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_833_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_5_fu_931_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_441_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 504|         287|         156|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_138              |   9|          2|    7|         14|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 174|         38|   24|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_reg_138              |   7|   0|    7|          0|
    |icmp_ln41_reg_965        |   1|   0|    1|          0|
    |icmp_ln718_1_reg_1043    |   1|   0|    1|          0|
    |icmp_ln718_2_reg_1058    |   1|   0|    1|          0|
    |icmp_ln718_3_reg_1073    |   1|   0|    1|          0|
    |icmp_ln718_4_reg_1088    |   1|   0|    1|          0|
    |icmp_ln718_5_reg_1103    |   1|   0|    1|          0|
    |icmp_ln718_reg_1028      |   1|   0|    1|          0|
    |icmp_ln768_1_reg_1053    |   1|   0|    1|          0|
    |icmp_ln768_2_reg_1068    |   1|   0|    1|          0|
    |icmp_ln768_3_reg_1083    |   1|   0|    1|          0|
    |icmp_ln768_4_reg_1098    |   1|   0|    1|          0|
    |icmp_ln768_5_reg_1113    |   1|   0|    1|          0|
    |icmp_ln768_reg_1038      |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1048    |   1|   0|    1|          0|
    |icmp_ln879_2_reg_1063    |   1|   0|    1|          0|
    |icmp_ln879_3_reg_1078    |   1|   0|    1|          0|
    |icmp_ln879_4_reg_1093    |   1|   0|    1|          0|
    |icmp_ln879_5_reg_1108    |   1|   0|    1|          0|
    |icmp_ln879_reg_1033      |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_reg_1118    |   4|   0|    4|          0|
    |tmp_data_1_V_reg_1123    |   4|   0|    4|          0|
    |tmp_data_2_V_reg_1128    |   4|   0|    4|          0|
    |tmp_data_3_V_reg_1133    |   4|   0|    4|          0|
    |tmp_data_4_V_reg_1138    |   4|   0|    4|          0|
    |tmp_data_5_V_reg_1143    |   4|   0|    4|          0|
    |tmp_data_V_0_reg_974     |  16|   0|   16|          0|
    |tmp_data_V_1_reg_983     |  16|   0|   16|          0|
    |tmp_data_V_212_reg_992   |  16|   0|   16|          0|
    |tmp_data_V_3_reg_1001    |  16|   0|   16|          0|
    |tmp_data_V_4_reg_1010    |  16|   0|   16|          0|
    |tmp_data_V_5_reg_1019    |  16|   0|   16|          0|
    |icmp_ln41_reg_965        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 219|  32|  156|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|res_V_data_0_V_din       | out |    4|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    4|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    4|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    4|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |    4|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |    4|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 20 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln41 = icmp eq i7 %i_0, -64" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 21 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 25 [1/1] (2.18ns)   --->   "%empty_36 = call { i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V)" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 25 'read' 'empty_36' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_36, 0" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 26 'extractvalue' 'tmp_data_V_0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_36, 1" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 27 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_212 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_36, 2" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 28 'extractvalue' 'tmp_data_V_212' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_36, 3" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 29 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_36, 4" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 30 'extractvalue' 'tmp_data_V_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_36, 5" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 31 'extractvalue' 'tmp_data_V_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i16 %tmp_data_V_0 to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln718 = icmp ne i5 %trunc_ln718, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'icmp' 'icmp_ln718' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_V_0, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'partselect' 'p_Result_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln879 = icmp eq i6 %p_Result_s, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.42ns)   --->   "%icmp_ln768 = icmp eq i6 %p_Result_s, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i16 %tmp_data_V_1 to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'trunc' 'trunc_ln718_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.36ns)   --->   "%icmp_ln718_1 = icmp ne i5 %trunc_ln718_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'icmp' 'icmp_ln718_1' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_10_1 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_V_1, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 39 'partselect' 'p_Result_10_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.42ns)   --->   "%icmp_ln879_1 = icmp eq i6 %p_Result_10_1, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 40 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.42ns)   --->   "%icmp_ln768_1 = icmp eq i6 %p_Result_10_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 41 'icmp' 'icmp_ln768_1' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i16 %tmp_data_V_212 to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 42 'trunc' 'trunc_ln718_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.36ns)   --->   "%icmp_ln718_2 = icmp ne i5 %trunc_ln718_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 43 'icmp' 'icmp_ln718_2' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_10_2 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_V_212, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 44 'partselect' 'p_Result_10_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.42ns)   --->   "%icmp_ln879_2 = icmp eq i6 %p_Result_10_2, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 45 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.42ns)   --->   "%icmp_ln768_2 = icmp eq i6 %p_Result_10_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 46 'icmp' 'icmp_ln768_2' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln718_3 = trunc i16 %tmp_data_V_3 to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'trunc' 'trunc_ln718_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.36ns)   --->   "%icmp_ln718_3 = icmp ne i5 %trunc_ln718_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 48 'icmp' 'icmp_ln718_3' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_10_3 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_V_3, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'partselect' 'p_Result_10_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.42ns)   --->   "%icmp_ln879_3 = icmp eq i6 %p_Result_10_3, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'icmp' 'icmp_ln879_3' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.42ns)   --->   "%icmp_ln768_3 = icmp eq i6 %p_Result_10_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'icmp' 'icmp_ln768_3' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln718_4 = trunc i16 %tmp_data_V_4 to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 52 'trunc' 'trunc_ln718_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.36ns)   --->   "%icmp_ln718_4 = icmp ne i5 %trunc_ln718_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'icmp' 'icmp_ln718_4' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_10_4 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_V_4, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 54 'partselect' 'p_Result_10_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.42ns)   --->   "%icmp_ln879_4 = icmp eq i6 %p_Result_10_4, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 55 'icmp' 'icmp_ln879_4' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.42ns)   --->   "%icmp_ln768_4 = icmp eq i6 %p_Result_10_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'icmp' 'icmp_ln768_4' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln718_5 = trunc i16 %tmp_data_V_5 to i5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 57 'trunc' 'trunc_ln718_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln718_5 = icmp ne i5 %trunc_ln718_5, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 58 'icmp' 'icmp_ln718_5' <Predicate = (!icmp_ln41)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_10_5 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %tmp_data_V_5, i32 10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 59 'partselect' 'p_Result_10_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.42ns)   --->   "%icmp_ln879_5 = icmp eq i6 %p_Result_10_5, -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 60 'icmp' 'icmp_ln879_5' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.42ns)   --->   "%icmp_ln768_5 = icmp eq i6 %p_Result_10_5, 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 61 'icmp' 'icmp_ln768_5' <Predicate = (!icmp_ln41)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 62 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp sgt i16 %tmp_data_V_0, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 62 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_V_0, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_0, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 64 'bitselect' 'tmp_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_0, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 65 'bitselect' 'tmp_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %icmp_ln718, %tmp_46" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 66 'or' 'or_ln412' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_0, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 67 'bitselect' 'tmp_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln415 = and i1 %or_ln412, %tmp_48" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 68 'and' 'and_ln415' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln415 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 69 'zext' 'zext_ln415' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415 = add i4 %zext_ln415, %trunc_ln" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 70 'add' 'add_ln415' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 71 'bitselect' 'tmp_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%xor_ln416 = xor i1 %tmp_49, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 72 'xor' 'xor_ln416' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%and_ln416 = and i1 %tmp_47, %xor_ln416" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 73 'and' 'and_ln416' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 74 'select' 'select_ln777' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%select_ln340 = select i1 %select_ln777, i4 %add_ln415, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 75 'select' 'select_ln340' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_0_V = select i1 %icmp_ln1494, i4 %select_ln340, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 76 'select' 'tmp_data_0_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %tmp_data_V_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 77 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%trunc_ln708_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_V_1, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 78 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_1, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 79 'bitselect' 'tmp_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_1, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 80 'bitselect' 'tmp_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%or_ln412_1 = or i1 %icmp_ln718_1, %tmp_50" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 81 'or' 'or_ln412_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_1, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 82 'bitselect' 'tmp_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln415_1 = and i1 %or_ln412_1, %tmp_52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 83 'and' 'and_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln415_1 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 84 'zext' 'zext_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415_1 = add i4 %zext_ln415_1, %trunc_ln708_s" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 85 'add' 'add_ln415_1' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415_1, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 86 'bitselect' 'tmp_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%xor_ln416_1 = xor i1 %tmp_53, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 87 'xor' 'xor_ln416_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%and_ln416_1 = and i1 %tmp_51, %xor_ln416_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 88 'and' 'and_ln416_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_1, i1 %icmp_ln768_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 89 'select' 'select_ln777_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1_V)   --->   "%select_ln340_1 = select i1 %select_ln777_1, i4 %add_ln415_1, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 90 'select' 'select_ln340_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_1_V = select i1 %icmp_ln1494_1, i4 %select_ln340_1, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 91 'select' 'tmp_data_1_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (2.42ns)   --->   "%icmp_ln1494_2 = icmp sgt i16 %tmp_data_V_212, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 92 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%trunc_ln708_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_V_212, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 93 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_212, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 94 'bitselect' 'tmp_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_212, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 95 'bitselect' 'tmp_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%or_ln412_2 = or i1 %icmp_ln718_2, %tmp_54" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 96 'or' 'or_ln412_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_212, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 97 'bitselect' 'tmp_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln415_2 = and i1 %or_ln412_2, %tmp_56" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 98 'and' 'and_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %and_ln415_2 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 99 'zext' 'zext_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415_2 = add i4 %zext_ln415_2, %trunc_ln708_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 100 'add' 'add_ln415_2' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415_2, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 101 'bitselect' 'tmp_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%xor_ln416_2 = xor i1 %tmp_57, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 102 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%and_ln416_2 = and i1 %tmp_55, %xor_ln416_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 103 'and' 'and_ln416_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_2, i1 %icmp_ln768_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 104 'select' 'select_ln777_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_2_V)   --->   "%select_ln340_2 = select i1 %select_ln777_2, i4 %add_ln415_2, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 105 'select' 'select_ln340_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_2_V = select i1 %icmp_ln1494_2, i4 %select_ln340_2, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 106 'select' 'tmp_data_2_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (2.42ns)   --->   "%icmp_ln1494_3 = icmp sgt i16 %tmp_data_V_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 107 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%trunc_ln708_2 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_V_3, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 108 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_3, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 109 'bitselect' 'tmp_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_3, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 110 'bitselect' 'tmp_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%or_ln412_3 = or i1 %icmp_ln718_3, %tmp_58" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 111 'or' 'or_ln412_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_3, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 112 'bitselect' 'tmp_60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%and_ln415_3 = and i1 %or_ln412_3, %tmp_60" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 113 'and' 'and_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_3 = zext i1 %and_ln415_3 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 114 'zext' 'zext_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415_3 = add i4 %zext_ln415_3, %trunc_ln708_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 115 'add' 'add_ln415_3' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415_3, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 116 'bitselect' 'tmp_61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%xor_ln416_3 = xor i1 %tmp_61, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 117 'xor' 'xor_ln416_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%and_ln416_3 = and i1 %tmp_59, %xor_ln416_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 118 'and' 'and_ln416_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_3, i1 %icmp_ln768_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 119 'select' 'select_ln777_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_3_V)   --->   "%select_ln340_3 = select i1 %select_ln777_3, i4 %add_ln415_3, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 120 'select' 'select_ln340_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_3_V = select i1 %icmp_ln1494_3, i4 %select_ln340_3, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 121 'select' 'tmp_data_3_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (2.42ns)   --->   "%icmp_ln1494_4 = icmp sgt i16 %tmp_data_V_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 122 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%trunc_ln708_3 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_V_4, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 123 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_4, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 124 'bitselect' 'tmp_62' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_4, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 125 'bitselect' 'tmp_63' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%or_ln412_4 = or i1 %icmp_ln718_4, %tmp_62" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 126 'or' 'or_ln412_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_4, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 127 'bitselect' 'tmp_64' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%and_ln415_4 = and i1 %or_ln412_4, %tmp_64" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 128 'and' 'and_ln415_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%zext_ln415_4 = zext i1 %and_ln415_4 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 129 'zext' 'zext_ln415_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415_4 = add i4 %zext_ln415_4, %trunc_ln708_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 130 'add' 'add_ln415_4' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415_4, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 131 'bitselect' 'tmp_65' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%xor_ln416_4 = xor i1 %tmp_65, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 132 'xor' 'xor_ln416_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%and_ln416_4 = and i1 %tmp_63, %xor_ln416_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 133 'and' 'and_ln416_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_4, i1 %icmp_ln768_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 134 'select' 'select_ln777_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_4_V)   --->   "%select_ln340_4 = select i1 %select_ln777_4, i4 %add_ln415_4, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 135 'select' 'select_ln340_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_4_V = select i1 %icmp_ln1494_4, i4 %select_ln340_4, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 136 'select' 'tmp_data_4_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (2.42ns)   --->   "%icmp_ln1494_5 = icmp sgt i16 %tmp_data_V_5, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 137 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln41)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%trunc_ln708_4 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_data_V_5, i32 6, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 138 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_5, i32 6)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 139 'bitselect' 'tmp_66' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_5, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 140 'bitselect' 'tmp_67' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%or_ln412_5 = or i1 %icmp_ln718_5, %tmp_66" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 141 'or' 'or_ln412_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_data_V_5, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 142 'bitselect' 'tmp_68' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%and_ln415_5 = and i1 %or_ln412_5, %tmp_68" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 143 'and' 'and_ln415_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%zext_ln415_5 = zext i1 %and_ln415_5 to i4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 144 'zext' 'zext_ln415_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln415_5 = add i4 %zext_ln415_5, %trunc_ln708_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 145 'add' 'add_ln415_5' <Predicate = (!icmp_ln41)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %add_ln415_5, i32 3)" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 146 'bitselect' 'tmp_69' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%xor_ln416_5 = xor i1 %tmp_69, true" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 147 'xor' 'xor_ln416_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%and_ln416_5 = and i1 %tmp_67, %xor_ln416_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 148 'and' 'and_ln416_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_5, i1 %icmp_ln768_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 149 'select' 'select_ln777_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_5_V)   --->   "%select_ln340_5 = select i1 %select_ln777_5, i4 %add_ln415_5, i4 -1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 150 'select' 'select_ln340_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_data_5_V = select i1 %icmp_ln1494_5, i4 %select_ln340_5, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 151 'select' 'tmp_data_5_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str53) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 152 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str53)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 153 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 154 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4* %res_V_data_4_V, i4* %res_V_data_5_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V, i4 %tmp_data_4_V, i4 %tmp_data_5_V)" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 155 'write' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str53, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:58]   --->   Operation 156 'specregionend' 'empty_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 157 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 158 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
i_0               (phi              ) [ 0010000]
icmp_ln41         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln41           (br               ) [ 0000000]
empty_36          (read             ) [ 0000000]
tmp_data_V_0      (extractvalue     ) [ 0010100]
tmp_data_V_1      (extractvalue     ) [ 0010100]
tmp_data_V_212    (extractvalue     ) [ 0010100]
tmp_data_V_3      (extractvalue     ) [ 0010100]
tmp_data_V_4      (extractvalue     ) [ 0010100]
tmp_data_V_5      (extractvalue     ) [ 0010100]
trunc_ln718       (trunc            ) [ 0000000]
icmp_ln718        (icmp             ) [ 0010100]
p_Result_s        (partselect       ) [ 0000000]
icmp_ln879        (icmp             ) [ 0010100]
icmp_ln768        (icmp             ) [ 0010100]
trunc_ln718_1     (trunc            ) [ 0000000]
icmp_ln718_1      (icmp             ) [ 0010100]
p_Result_10_1     (partselect       ) [ 0000000]
icmp_ln879_1      (icmp             ) [ 0010100]
icmp_ln768_1      (icmp             ) [ 0010100]
trunc_ln718_2     (trunc            ) [ 0000000]
icmp_ln718_2      (icmp             ) [ 0010100]
p_Result_10_2     (partselect       ) [ 0000000]
icmp_ln879_2      (icmp             ) [ 0010100]
icmp_ln768_2      (icmp             ) [ 0010100]
trunc_ln718_3     (trunc            ) [ 0000000]
icmp_ln718_3      (icmp             ) [ 0010100]
p_Result_10_3     (partselect       ) [ 0000000]
icmp_ln879_3      (icmp             ) [ 0010100]
icmp_ln768_3      (icmp             ) [ 0010100]
trunc_ln718_4     (trunc            ) [ 0000000]
icmp_ln718_4      (icmp             ) [ 0010100]
p_Result_10_4     (partselect       ) [ 0000000]
icmp_ln879_4      (icmp             ) [ 0010100]
icmp_ln768_4      (icmp             ) [ 0010100]
trunc_ln718_5     (trunc            ) [ 0000000]
icmp_ln718_5      (icmp             ) [ 0010100]
p_Result_10_5     (partselect       ) [ 0000000]
icmp_ln879_5      (icmp             ) [ 0010100]
icmp_ln768_5      (icmp             ) [ 0010100]
icmp_ln1494       (icmp             ) [ 0000000]
trunc_ln          (partselect       ) [ 0000000]
tmp_46            (bitselect        ) [ 0000000]
tmp_47            (bitselect        ) [ 0000000]
or_ln412          (or               ) [ 0000000]
tmp_48            (bitselect        ) [ 0000000]
and_ln415         (and              ) [ 0000000]
zext_ln415        (zext             ) [ 0000000]
add_ln415         (add              ) [ 0000000]
tmp_49            (bitselect        ) [ 0000000]
xor_ln416         (xor              ) [ 0000000]
and_ln416         (and              ) [ 0000000]
select_ln777      (select           ) [ 0000000]
select_ln340      (select           ) [ 0000000]
tmp_data_0_V      (select           ) [ 0010010]
icmp_ln1494_1     (icmp             ) [ 0000000]
trunc_ln708_s     (partselect       ) [ 0000000]
tmp_50            (bitselect        ) [ 0000000]
tmp_51            (bitselect        ) [ 0000000]
or_ln412_1        (or               ) [ 0000000]
tmp_52            (bitselect        ) [ 0000000]
and_ln415_1       (and              ) [ 0000000]
zext_ln415_1      (zext             ) [ 0000000]
add_ln415_1       (add              ) [ 0000000]
tmp_53            (bitselect        ) [ 0000000]
xor_ln416_1       (xor              ) [ 0000000]
and_ln416_1       (and              ) [ 0000000]
select_ln777_1    (select           ) [ 0000000]
select_ln340_1    (select           ) [ 0000000]
tmp_data_1_V      (select           ) [ 0010010]
icmp_ln1494_2     (icmp             ) [ 0000000]
trunc_ln708_1     (partselect       ) [ 0000000]
tmp_54            (bitselect        ) [ 0000000]
tmp_55            (bitselect        ) [ 0000000]
or_ln412_2        (or               ) [ 0000000]
tmp_56            (bitselect        ) [ 0000000]
and_ln415_2       (and              ) [ 0000000]
zext_ln415_2      (zext             ) [ 0000000]
add_ln415_2       (add              ) [ 0000000]
tmp_57            (bitselect        ) [ 0000000]
xor_ln416_2       (xor              ) [ 0000000]
and_ln416_2       (and              ) [ 0000000]
select_ln777_2    (select           ) [ 0000000]
select_ln340_2    (select           ) [ 0000000]
tmp_data_2_V      (select           ) [ 0010010]
icmp_ln1494_3     (icmp             ) [ 0000000]
trunc_ln708_2     (partselect       ) [ 0000000]
tmp_58            (bitselect        ) [ 0000000]
tmp_59            (bitselect        ) [ 0000000]
or_ln412_3        (or               ) [ 0000000]
tmp_60            (bitselect        ) [ 0000000]
and_ln415_3       (and              ) [ 0000000]
zext_ln415_3      (zext             ) [ 0000000]
add_ln415_3       (add              ) [ 0000000]
tmp_61            (bitselect        ) [ 0000000]
xor_ln416_3       (xor              ) [ 0000000]
and_ln416_3       (and              ) [ 0000000]
select_ln777_3    (select           ) [ 0000000]
select_ln340_3    (select           ) [ 0000000]
tmp_data_3_V      (select           ) [ 0010010]
icmp_ln1494_4     (icmp             ) [ 0000000]
trunc_ln708_3     (partselect       ) [ 0000000]
tmp_62            (bitselect        ) [ 0000000]
tmp_63            (bitselect        ) [ 0000000]
or_ln412_4        (or               ) [ 0000000]
tmp_64            (bitselect        ) [ 0000000]
and_ln415_4       (and              ) [ 0000000]
zext_ln415_4      (zext             ) [ 0000000]
add_ln415_4       (add              ) [ 0000000]
tmp_65            (bitselect        ) [ 0000000]
xor_ln416_4       (xor              ) [ 0000000]
and_ln416_4       (and              ) [ 0000000]
select_ln777_4    (select           ) [ 0000000]
select_ln340_4    (select           ) [ 0000000]
tmp_data_4_V      (select           ) [ 0010010]
icmp_ln1494_5     (icmp             ) [ 0000000]
trunc_ln708_4     (partselect       ) [ 0000000]
tmp_66            (bitselect        ) [ 0000000]
tmp_67            (bitselect        ) [ 0000000]
or_ln412_5        (or               ) [ 0000000]
tmp_68            (bitselect        ) [ 0000000]
and_ln415_5       (and              ) [ 0000000]
zext_ln415_5      (zext             ) [ 0000000]
add_ln415_5       (add              ) [ 0000000]
tmp_69            (bitselect        ) [ 0000000]
xor_ln416_5       (xor              ) [ 0000000]
and_ln416_5       (and              ) [ 0000000]
select_ln777_5    (select           ) [ 0000000]
select_ln340_5    (select           ) [ 0000000]
tmp_data_5_V      (select           ) [ 0010010]
specloopname_ln41 (specloopname     ) [ 0000000]
tmp               (specregionbegin  ) [ 0000000]
specpipeline_ln42 (specpipeline     ) [ 0000000]
write_ln57        (write            ) [ 0000000]
empty_37          (specregionend    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
ret_ln59          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="empty_36_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="96" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="0" index="3" bw="16" slack="0"/>
<pin id="105" dir="0" index="4" bw="16" slack="0"/>
<pin id="106" dir="0" index="5" bw="16" slack="0"/>
<pin id="107" dir="0" index="6" bw="16" slack="0"/>
<pin id="108" dir="1" index="7" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_36/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln57_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="4" slack="0"/>
<pin id="121" dir="0" index="4" bw="4" slack="0"/>
<pin id="122" dir="0" index="5" bw="4" slack="0"/>
<pin id="123" dir="0" index="6" bw="4" slack="0"/>
<pin id="124" dir="0" index="7" bw="4" slack="1"/>
<pin id="125" dir="0" index="8" bw="4" slack="1"/>
<pin id="126" dir="0" index="9" bw="4" slack="1"/>
<pin id="127" dir="0" index="10" bw="4" slack="1"/>
<pin id="128" dir="0" index="11" bw="4" slack="1"/>
<pin id="129" dir="0" index="12" bw="4" slack="1"/>
<pin id="130" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/5 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="1"/>
<pin id="140" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln41_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="7" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_data_V_0_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="96" slack="0"/>
<pin id="163" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_0/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_data_V_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="96" slack="0"/>
<pin id="167" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_data_V_212_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="96" slack="0"/>
<pin id="171" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_212/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_data_V_3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="96" slack="0"/>
<pin id="175" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_data_V_4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="96" slack="0"/>
<pin id="179" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_4/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_data_V_5_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="96" slack="0"/>
<pin id="183" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_5/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln718_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln718_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_Result_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="0" index="3" bw="5" slack="0"/>
<pin id="200" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln879_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="6" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln768_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln718_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln718_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Result_10_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="0" index="3" bw="5" slack="0"/>
<pin id="232" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln879_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="6" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln768_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln718_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_2/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln718_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718_2/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Result_10_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="0" index="3" bw="5" slack="0"/>
<pin id="264" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln879_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln768_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_2/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln718_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_3/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln718_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718_3/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_Result_10_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="0" index="3" bw="5" slack="0"/>
<pin id="296" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_3/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln879_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="6" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln768_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_3/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln718_4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_4/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln718_4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718_4/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Result_10_4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="0" index="3" bw="5" slack="0"/>
<pin id="328" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_4/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln879_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="0" index="1" bw="6" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln768_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_4/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln718_5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_5/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln718_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718_5/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_Result_10_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="0" index="3" bw="5" slack="0"/>
<pin id="360" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_5/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln879_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="0" index="1" bw="6" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_5/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln768_5_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="0" index="1" bw="6" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_5/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln1494_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="1"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="1"/>
<pin id="385" dir="0" index="2" bw="4" slack="0"/>
<pin id="386" dir="0" index="3" bw="5" slack="0"/>
<pin id="387" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_46_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="1"/>
<pin id="394" dir="0" index="2" bw="4" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_47_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="1"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="or_ln412_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_48_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="1"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="and_ln415_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln415_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln415_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_49_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="4" slack="0"/>
<pin id="436" dir="0" index="2" bw="3" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="xor_ln416_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="and_ln416_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln777_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="1"/>
<pin id="456" dir="0" index="2" bw="1" slack="1"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln340_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_data_0_V_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="0"/>
<pin id="470" dir="0" index="2" bw="4" slack="0"/>
<pin id="471" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln1494_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="1"/>
<pin id="477" dir="0" index="1" bw="16" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln708_s_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="1"/>
<pin id="483" dir="0" index="2" bw="4" slack="0"/>
<pin id="484" dir="0" index="3" bw="5" slack="0"/>
<pin id="485" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_50_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="1"/>
<pin id="492" dir="0" index="2" bw="4" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_51_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="1"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln412_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_1/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_52_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="16" slack="1"/>
<pin id="511" dir="0" index="2" bw="4" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="and_ln415_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_1/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln415_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln415_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="4" slack="0"/>
<pin id="528" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_1/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_53_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="4" slack="0"/>
<pin id="534" dir="0" index="2" bw="3" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="xor_ln416_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_1/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="and_ln416_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_1/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln777_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="1"/>
<pin id="554" dir="0" index="2" bw="1" slack="1"/>
<pin id="555" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_1/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln340_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="0"/>
<pin id="560" dir="0" index="2" bw="4" slack="0"/>
<pin id="561" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_data_1_V_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="4" slack="0"/>
<pin id="568" dir="0" index="2" bw="4" slack="0"/>
<pin id="569" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln1494_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="1"/>
<pin id="575" dir="0" index="1" bw="16" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="trunc_ln708_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="0" index="1" bw="16" slack="1"/>
<pin id="581" dir="0" index="2" bw="4" slack="0"/>
<pin id="582" dir="0" index="3" bw="5" slack="0"/>
<pin id="583" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_54_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="1"/>
<pin id="590" dir="0" index="2" bw="4" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_55_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="1"/>
<pin id="597" dir="0" index="2" bw="5" slack="0"/>
<pin id="598" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln412_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_2/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_56_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="16" slack="1"/>
<pin id="609" dir="0" index="2" bw="4" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="and_ln415_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_2/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln415_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln415_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="4" slack="0"/>
<pin id="626" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_2/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_57_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="4" slack="0"/>
<pin id="632" dir="0" index="2" bw="3" slack="0"/>
<pin id="633" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="xor_ln416_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="and_ln416_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_2/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln777_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="1"/>
<pin id="652" dir="0" index="2" bw="1" slack="1"/>
<pin id="653" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_2/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln340_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="4" slack="0"/>
<pin id="658" dir="0" index="2" bw="4" slack="0"/>
<pin id="659" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_data_2_V_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="4" slack="0"/>
<pin id="666" dir="0" index="2" bw="4" slack="0"/>
<pin id="667" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln1494_3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="1"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln708_2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="0" index="1" bw="16" slack="1"/>
<pin id="679" dir="0" index="2" bw="4" slack="0"/>
<pin id="680" dir="0" index="3" bw="5" slack="0"/>
<pin id="681" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_58_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="1"/>
<pin id="688" dir="0" index="2" bw="4" slack="0"/>
<pin id="689" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_59_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="16" slack="1"/>
<pin id="695" dir="0" index="2" bw="5" slack="0"/>
<pin id="696" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="or_ln412_3_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_3/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_60_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="16" slack="1"/>
<pin id="707" dir="0" index="2" bw="4" slack="0"/>
<pin id="708" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="and_ln415_3_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_3/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln415_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln415_3_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="4" slack="0"/>
<pin id="724" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_3/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_61_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="4" slack="0"/>
<pin id="730" dir="0" index="2" bw="3" slack="0"/>
<pin id="731" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="xor_ln416_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_3/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="and_ln416_3_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_3/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln777_3_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="1"/>
<pin id="750" dir="0" index="2" bw="1" slack="1"/>
<pin id="751" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_3/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln340_3_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="4" slack="0"/>
<pin id="756" dir="0" index="2" bw="4" slack="0"/>
<pin id="757" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_data_3_V_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="4" slack="0"/>
<pin id="764" dir="0" index="2" bw="4" slack="0"/>
<pin id="765" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="icmp_ln1494_4_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="1"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln708_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="0"/>
<pin id="776" dir="0" index="1" bw="16" slack="1"/>
<pin id="777" dir="0" index="2" bw="4" slack="0"/>
<pin id="778" dir="0" index="3" bw="5" slack="0"/>
<pin id="779" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_62_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="16" slack="1"/>
<pin id="786" dir="0" index="2" bw="4" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_63_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="1"/>
<pin id="793" dir="0" index="2" bw="5" slack="0"/>
<pin id="794" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="or_ln412_4_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_4/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_64_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="16" slack="1"/>
<pin id="805" dir="0" index="2" bw="4" slack="0"/>
<pin id="806" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="and_ln415_4_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_4/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln415_4_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_4/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln415_4_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="4" slack="0"/>
<pin id="822" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_4/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_65_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="4" slack="0"/>
<pin id="828" dir="0" index="2" bw="3" slack="0"/>
<pin id="829" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="833" class="1004" name="xor_ln416_4_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_4/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="and_ln416_4_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_4/4 "/>
</bind>
</comp>

<comp id="845" class="1004" name="select_ln777_4_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="1"/>
<pin id="848" dir="0" index="2" bw="1" slack="1"/>
<pin id="849" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_4/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="select_ln340_4_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="4" slack="0"/>
<pin id="854" dir="0" index="2" bw="4" slack="0"/>
<pin id="855" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_data_4_V_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="4" slack="0"/>
<pin id="862" dir="0" index="2" bw="4" slack="0"/>
<pin id="863" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="867" class="1004" name="icmp_ln1494_5_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="0" index="1" bw="16" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_5/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="trunc_ln708_4_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="4" slack="0"/>
<pin id="874" dir="0" index="1" bw="16" slack="1"/>
<pin id="875" dir="0" index="2" bw="4" slack="0"/>
<pin id="876" dir="0" index="3" bw="5" slack="0"/>
<pin id="877" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/4 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_66_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="16" slack="1"/>
<pin id="884" dir="0" index="2" bw="4" slack="0"/>
<pin id="885" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_67_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="16" slack="1"/>
<pin id="891" dir="0" index="2" bw="5" slack="0"/>
<pin id="892" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="895" class="1004" name="or_ln412_5_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_5/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_68_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="16" slack="1"/>
<pin id="903" dir="0" index="2" bw="4" slack="0"/>
<pin id="904" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="and_ln415_5_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_5/4 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln415_5_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_5/4 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln415_5_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="4" slack="0"/>
<pin id="920" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_5/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_69_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="4" slack="0"/>
<pin id="926" dir="0" index="2" bw="3" slack="0"/>
<pin id="927" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="xor_ln416_5_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_5/4 "/>
</bind>
</comp>

<comp id="937" class="1004" name="and_ln416_5_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_5/4 "/>
</bind>
</comp>

<comp id="943" class="1004" name="select_ln777_5_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="1"/>
<pin id="946" dir="0" index="2" bw="1" slack="1"/>
<pin id="947" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_5/4 "/>
</bind>
</comp>

<comp id="949" class="1004" name="select_ln340_5_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="4" slack="0"/>
<pin id="952" dir="0" index="2" bw="4" slack="0"/>
<pin id="953" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_5/4 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_data_5_V_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="4" slack="0"/>
<pin id="960" dir="0" index="2" bw="4" slack="0"/>
<pin id="961" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_5_V/4 "/>
</bind>
</comp>

<comp id="965" class="1005" name="icmp_ln41_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="969" class="1005" name="i_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="7" slack="0"/>
<pin id="971" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="974" class="1005" name="tmp_data_V_0_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="16" slack="1"/>
<pin id="976" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_0 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_data_V_1_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="1"/>
<pin id="985" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="tmp_data_V_212_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="16" slack="1"/>
<pin id="994" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_212 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="tmp_data_V_3_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="1"/>
<pin id="1003" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp_data_V_4_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="1"/>
<pin id="1012" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="tmp_data_V_5_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="16" slack="1"/>
<pin id="1021" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="icmp_ln718_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="1"/>
<pin id="1030" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln718 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="icmp_ln879_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="icmp_ln768_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="icmp_ln718_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="1"/>
<pin id="1045" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln718_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="icmp_ln879_1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1050" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="icmp_ln768_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="1"/>
<pin id="1055" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="icmp_ln718_2_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="1"/>
<pin id="1060" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln718_2 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="icmp_ln879_2_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="1"/>
<pin id="1065" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_2 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="icmp_ln768_2_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="1"/>
<pin id="1070" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768_2 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="icmp_ln718_3_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="1"/>
<pin id="1075" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln718_3 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="icmp_ln879_3_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="1"/>
<pin id="1080" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_3 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="icmp_ln768_3_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="1"/>
<pin id="1085" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768_3 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="icmp_ln718_4_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="1"/>
<pin id="1090" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln718_4 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="icmp_ln879_4_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="1"/>
<pin id="1095" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_4 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="icmp_ln768_4_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768_4 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="icmp_ln718_5_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln718_5 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="icmp_ln879_5_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="1"/>
<pin id="1110" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_5 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="icmp_ln768_5_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="1"/>
<pin id="1115" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768_5 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="tmp_data_0_V_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="4" slack="1"/>
<pin id="1120" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="1123" class="1005" name="tmp_data_1_V_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="4" slack="1"/>
<pin id="1125" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_data_2_V_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="4" slack="1"/>
<pin id="1130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp_data_3_V_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="4" slack="1"/>
<pin id="1135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="1138" class="1005" name="tmp_data_4_V_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="4" slack="1"/>
<pin id="1140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="1143" class="1005" name="tmp_data_5_V_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="4" slack="1"/>
<pin id="1145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="131"><net_src comp="96" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="142" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="142" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="100" pin="7"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="100" pin="7"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="100" pin="7"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="100" pin="7"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="100" pin="7"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="100" pin="7"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="161" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="161" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="52" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="209"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="195" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="165" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="165" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="227" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="169" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="169" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="259" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="259" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="173" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="173" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="305"><net_src comp="291" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="56" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="291" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="58" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="177" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="177" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="337"><net_src comp="323" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="323" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="58" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="181" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="50" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="181" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="54" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="369"><net_src comp="355" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="355" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="62" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="64" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="396"><net_src comp="68" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="68" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="66" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="391" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="405" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="410" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="382" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="74" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="76" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="398" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="427" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="377" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="459" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="80" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="60" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="62" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="64" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="66" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="494"><net_src comp="68" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="64" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="68" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="66" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="489" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="68" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="70" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="503" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="508" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="480" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="72" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="74" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="76" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="496" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="562"><net_src comp="551" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="525" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="78" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="475" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="557" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="80" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="60" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="62" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="64" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="586"><net_src comp="66" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="592"><net_src comp="68" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="64" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="68" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="66" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="605"><net_src comp="587" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="68" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="70" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="601" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="606" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="578" pin="4"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="72" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="74" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="76" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="594" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="637" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="660"><net_src comp="649" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="623" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="78" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="668"><net_src comp="573" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="655" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="80" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="60" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="682"><net_src comp="62" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="64" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="684"><net_src comp="66" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="690"><net_src comp="68" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="64" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="68" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="66" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="685" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="68" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="70" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="699" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="704" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="676" pin="4"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="72" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="721" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="74" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="727" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="76" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="692" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="758"><net_src comp="747" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="721" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="78" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="766"><net_src comp="671" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="753" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="80" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="60" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="62" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="64" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="782"><net_src comp="66" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="788"><net_src comp="68" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="64" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="68" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="66" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="801"><net_src comp="783" pin="3"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="68" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="70" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="813"><net_src comp="797" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="802" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="815" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="774" pin="4"/><net_sink comp="819" pin=1"/></net>

<net id="830"><net_src comp="72" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="819" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="74" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="837"><net_src comp="825" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="76" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="790" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="856"><net_src comp="845" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="819" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="78" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="864"><net_src comp="769" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="851" pin="3"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="80" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="871"><net_src comp="60" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="878"><net_src comp="62" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="64" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="880"><net_src comp="66" pin="0"/><net_sink comp="872" pin=3"/></net>

<net id="886"><net_src comp="68" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="64" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="893"><net_src comp="68" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="66" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="899"><net_src comp="881" pin="3"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="68" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="70" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="911"><net_src comp="895" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="900" pin="3"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="907" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="913" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="872" pin="4"/><net_sink comp="917" pin=1"/></net>

<net id="928"><net_src comp="72" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="917" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="74" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="935"><net_src comp="923" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="76" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="888" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="931" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="948"><net_src comp="937" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="954"><net_src comp="943" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="917" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="78" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="962"><net_src comp="867" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="949" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="80" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="968"><net_src comp="149" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="155" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="977"><net_src comp="161" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="980"><net_src comp="974" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="981"><net_src comp="974" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="982"><net_src comp="974" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="986"><net_src comp="165" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="990"><net_src comp="983" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="995"><net_src comp="169" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="998"><net_src comp="992" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="999"><net_src comp="992" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1000"><net_src comp="992" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1004"><net_src comp="173" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1007"><net_src comp="1001" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1008"><net_src comp="1001" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1009"><net_src comp="1001" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1013"><net_src comp="177" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1017"><net_src comp="1010" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1022"><net_src comp="181" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1025"><net_src comp="1019" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1026"><net_src comp="1019" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1027"><net_src comp="1019" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1031"><net_src comp="189" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1036"><net_src comp="205" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1041"><net_src comp="211" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1046"><net_src comp="221" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1051"><net_src comp="237" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1056"><net_src comp="243" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1061"><net_src comp="253" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1066"><net_src comp="269" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1071"><net_src comp="275" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="1076"><net_src comp="285" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1081"><net_src comp="301" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1086"><net_src comp="307" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="1091"><net_src comp="317" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1096"><net_src comp="333" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1101"><net_src comp="339" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="1106"><net_src comp="349" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1111"><net_src comp="365" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1116"><net_src comp="371" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="943" pin=2"/></net>

<net id="1121"><net_src comp="467" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="1126"><net_src comp="565" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="116" pin=8"/></net>

<net id="1131"><net_src comp="663" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="116" pin=9"/></net>

<net id="1136"><net_src comp="761" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="116" pin=10"/></net>

<net id="1141"><net_src comp="859" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="116" pin=11"/></net>

<net id="1146"><net_src comp="957" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="116" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
	Port: res_V_data_4_V | {5 }
	Port: res_V_data_5_V | {5 }
 - Input state : 
	Port: relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> : data_V_data_0_V | {3 }
	Port: relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> : data_V_data_1_V | {3 }
	Port: relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> : data_V_data_2_V | {3 }
	Port: relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> : data_V_data_3_V | {3 }
	Port: relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> : data_V_data_4_V | {3 }
	Port: relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> : data_V_data_5_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln41 : 1
		i : 1
		br_ln41 : 2
	State 3
		trunc_ln718 : 1
		icmp_ln718 : 2
		p_Result_s : 1
		icmp_ln879 : 2
		icmp_ln768 : 2
		trunc_ln718_1 : 1
		icmp_ln718_1 : 2
		p_Result_10_1 : 1
		icmp_ln879_1 : 2
		icmp_ln768_1 : 2
		trunc_ln718_2 : 1
		icmp_ln718_2 : 2
		p_Result_10_2 : 1
		icmp_ln879_2 : 2
		icmp_ln768_2 : 2
		trunc_ln718_3 : 1
		icmp_ln718_3 : 2
		p_Result_10_3 : 1
		icmp_ln879_3 : 2
		icmp_ln768_3 : 2
		trunc_ln718_4 : 1
		icmp_ln718_4 : 2
		p_Result_10_4 : 1
		icmp_ln879_4 : 2
		icmp_ln768_4 : 2
		trunc_ln718_5 : 1
		icmp_ln718_5 : 2
		p_Result_10_5 : 1
		icmp_ln879_5 : 2
		icmp_ln768_5 : 2
	State 4
		or_ln412 : 1
		and_ln415 : 1
		zext_ln415 : 1
		add_ln415 : 2
		tmp_49 : 3
		xor_ln416 : 4
		and_ln416 : 4
		select_ln777 : 4
		select_ln340 : 5
		tmp_data_0_V : 6
		or_ln412_1 : 1
		and_ln415_1 : 1
		zext_ln415_1 : 1
		add_ln415_1 : 2
		tmp_53 : 3
		xor_ln416_1 : 4
		and_ln416_1 : 4
		select_ln777_1 : 4
		select_ln340_1 : 5
		tmp_data_1_V : 6
		or_ln412_2 : 1
		and_ln415_2 : 1
		zext_ln415_2 : 1
		add_ln415_2 : 2
		tmp_57 : 3
		xor_ln416_2 : 4
		and_ln416_2 : 4
		select_ln777_2 : 4
		select_ln340_2 : 5
		tmp_data_2_V : 6
		or_ln412_3 : 1
		and_ln415_3 : 1
		zext_ln415_3 : 1
		add_ln415_3 : 2
		tmp_61 : 3
		xor_ln416_3 : 4
		and_ln416_3 : 4
		select_ln777_3 : 4
		select_ln340_3 : 5
		tmp_data_3_V : 6
		or_ln412_4 : 1
		and_ln415_4 : 1
		zext_ln415_4 : 1
		add_ln415_4 : 2
		tmp_65 : 3
		xor_ln416_4 : 4
		and_ln416_4 : 4
		select_ln777_4 : 4
		select_ln340_4 : 5
		tmp_data_4_V : 6
		or_ln412_5 : 1
		and_ln415_5 : 1
		zext_ln415_5 : 1
		add_ln415_5 : 2
		tmp_69 : 3
		xor_ln416_5 : 4
		and_ln416_5 : 4
		select_ln777_5 : 4
		select_ln340_5 : 5
		tmp_data_5_V : 6
	State 5
		empty_37 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln41_fu_149    |    0    |    11   |
|          |    icmp_ln718_fu_189    |    0    |    11   |
|          |    icmp_ln879_fu_205    |    0    |    11   |
|          |    icmp_ln768_fu_211    |    0    |    11   |
|          |   icmp_ln718_1_fu_221   |    0    |    11   |
|          |   icmp_ln879_1_fu_237   |    0    |    11   |
|          |   icmp_ln768_1_fu_243   |    0    |    11   |
|          |   icmp_ln718_2_fu_253   |    0    |    11   |
|          |   icmp_ln879_2_fu_269   |    0    |    11   |
|          |   icmp_ln768_2_fu_275   |    0    |    11   |
|          |   icmp_ln718_3_fu_285   |    0    |    11   |
|          |   icmp_ln879_3_fu_301   |    0    |    11   |
|   icmp   |   icmp_ln768_3_fu_307   |    0    |    11   |
|          |   icmp_ln718_4_fu_317   |    0    |    11   |
|          |   icmp_ln879_4_fu_333   |    0    |    11   |
|          |   icmp_ln768_4_fu_339   |    0    |    11   |
|          |   icmp_ln718_5_fu_349   |    0    |    11   |
|          |   icmp_ln879_5_fu_365   |    0    |    11   |
|          |   icmp_ln768_5_fu_371   |    0    |    11   |
|          |    icmp_ln1494_fu_377   |    0    |    13   |
|          |   icmp_ln1494_1_fu_475  |    0    |    13   |
|          |   icmp_ln1494_2_fu_573  |    0    |    13   |
|          |   icmp_ln1494_3_fu_671  |    0    |    13   |
|          |   icmp_ln1494_4_fu_769  |    0    |    13   |
|          |   icmp_ln1494_5_fu_867  |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |         i_fu_155        |    0    |    15   |
|          |     add_ln415_fu_427    |    0    |    13   |
|          |    add_ln415_1_fu_525   |    0    |    13   |
|    add   |    add_ln415_2_fu_623   |    0    |    13   |
|          |    add_ln415_3_fu_721   |    0    |    13   |
|          |    add_ln415_4_fu_819   |    0    |    13   |
|          |    add_ln415_5_fu_917   |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |   select_ln777_fu_453   |    0    |    2    |
|          |   select_ln340_fu_459   |    0    |    4    |
|          |   tmp_data_0_V_fu_467   |    0    |    4    |
|          |  select_ln777_1_fu_551  |    0    |    2    |
|          |  select_ln340_1_fu_557  |    0    |    4    |
|          |   tmp_data_1_V_fu_565   |    0    |    4    |
|          |  select_ln777_2_fu_649  |    0    |    2    |
|          |  select_ln340_2_fu_655  |    0    |    4    |
|  select  |   tmp_data_2_V_fu_663   |    0    |    4    |
|          |  select_ln777_3_fu_747  |    0    |    2    |
|          |  select_ln340_3_fu_753  |    0    |    4    |
|          |   tmp_data_3_V_fu_761   |    0    |    4    |
|          |  select_ln777_4_fu_845  |    0    |    2    |
|          |  select_ln340_4_fu_851  |    0    |    4    |
|          |   tmp_data_4_V_fu_859   |    0    |    4    |
|          |  select_ln777_5_fu_943  |    0    |    2    |
|          |  select_ln340_5_fu_949  |    0    |    4    |
|          |   tmp_data_5_V_fu_957   |    0    |    4    |
|----------|-------------------------|---------|---------|
|          |     and_ln415_fu_417    |    0    |    2    |
|          |     and_ln416_fu_447    |    0    |    2    |
|          |    and_ln415_1_fu_515   |    0    |    2    |
|          |    and_ln416_1_fu_545   |    0    |    2    |
|          |    and_ln415_2_fu_613   |    0    |    2    |
|    and   |    and_ln416_2_fu_643   |    0    |    2    |
|          |    and_ln415_3_fu_711   |    0    |    2    |
|          |    and_ln416_3_fu_741   |    0    |    2    |
|          |    and_ln415_4_fu_809   |    0    |    2    |
|          |    and_ln416_4_fu_839   |    0    |    2    |
|          |    and_ln415_5_fu_907   |    0    |    2    |
|          |    and_ln416_5_fu_937   |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     or_ln412_fu_405     |    0    |    2    |
|          |    or_ln412_1_fu_503    |    0    |    2    |
|    or    |    or_ln412_2_fu_601    |    0    |    2    |
|          |    or_ln412_3_fu_699    |    0    |    2    |
|          |    or_ln412_4_fu_797    |    0    |    2    |
|          |    or_ln412_5_fu_895    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     xor_ln416_fu_441    |    0    |    2    |
|          |    xor_ln416_1_fu_539   |    0    |    2    |
|    xor   |    xor_ln416_2_fu_637   |    0    |    2    |
|          |    xor_ln416_3_fu_735   |    0    |    2    |
|          |    xor_ln416_4_fu_833   |    0    |    2    |
|          |    xor_ln416_5_fu_931   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |   empty_36_read_fu_100  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln57_write_fu_116 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_V_0_fu_161   |    0    |    0    |
|          |   tmp_data_V_1_fu_165   |    0    |    0    |
|extractvalue|  tmp_data_V_212_fu_169  |    0    |    0    |
|          |   tmp_data_V_3_fu_173   |    0    |    0    |
|          |   tmp_data_V_4_fu_177   |    0    |    0    |
|          |   tmp_data_V_5_fu_181   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln718_fu_185   |    0    |    0    |
|          |   trunc_ln718_1_fu_217  |    0    |    0    |
|   trunc  |   trunc_ln718_2_fu_249  |    0    |    0    |
|          |   trunc_ln718_3_fu_281  |    0    |    0    |
|          |   trunc_ln718_4_fu_313  |    0    |    0    |
|          |   trunc_ln718_5_fu_345  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_Result_s_fu_195    |    0    |    0    |
|          |   p_Result_10_1_fu_227  |    0    |    0    |
|          |   p_Result_10_2_fu_259  |    0    |    0    |
|          |   p_Result_10_3_fu_291  |    0    |    0    |
|          |   p_Result_10_4_fu_323  |    0    |    0    |
|partselect|   p_Result_10_5_fu_355  |    0    |    0    |
|          |     trunc_ln_fu_382     |    0    |    0    |
|          |   trunc_ln708_s_fu_480  |    0    |    0    |
|          |   trunc_ln708_1_fu_578  |    0    |    0    |
|          |   trunc_ln708_2_fu_676  |    0    |    0    |
|          |   trunc_ln708_3_fu_774  |    0    |    0    |
|          |   trunc_ln708_4_fu_872  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      tmp_46_fu_391      |    0    |    0    |
|          |      tmp_47_fu_398      |    0    |    0    |
|          |      tmp_48_fu_410      |    0    |    0    |
|          |      tmp_49_fu_433      |    0    |    0    |
|          |      tmp_50_fu_489      |    0    |    0    |
|          |      tmp_51_fu_496      |    0    |    0    |
|          |      tmp_52_fu_508      |    0    |    0    |
|          |      tmp_53_fu_531      |    0    |    0    |
|          |      tmp_54_fu_587      |    0    |    0    |
|          |      tmp_55_fu_594      |    0    |    0    |
|          |      tmp_56_fu_606      |    0    |    0    |
| bitselect|      tmp_57_fu_629      |    0    |    0    |
|          |      tmp_58_fu_685      |    0    |    0    |
|          |      tmp_59_fu_692      |    0    |    0    |
|          |      tmp_60_fu_704      |    0    |    0    |
|          |      tmp_61_fu_727      |    0    |    0    |
|          |      tmp_62_fu_783      |    0    |    0    |
|          |      tmp_63_fu_790      |    0    |    0    |
|          |      tmp_64_fu_802      |    0    |    0    |
|          |      tmp_65_fu_825      |    0    |    0    |
|          |      tmp_66_fu_881      |    0    |    0    |
|          |      tmp_67_fu_888      |    0    |    0    |
|          |      tmp_68_fu_900      |    0    |    0    |
|          |      tmp_69_fu_923      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln415_fu_423    |    0    |    0    |
|          |   zext_ln415_1_fu_521   |    0    |    0    |
|   zext   |   zext_ln415_2_fu_619   |    0    |    0    |
|          |   zext_ln415_3_fu_717   |    0    |    0    |
|          |   zext_ln415_4_fu_815   |    0    |    0    |
|          |   zext_ln415_5_fu_913   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   488   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_0_reg_138     |    7   |
|       i_reg_969      |    7   |
|   icmp_ln41_reg_965  |    1   |
| icmp_ln718_1_reg_1043|    1   |
| icmp_ln718_2_reg_1058|    1   |
| icmp_ln718_3_reg_1073|    1   |
| icmp_ln718_4_reg_1088|    1   |
| icmp_ln718_5_reg_1103|    1   |
|  icmp_ln718_reg_1028 |    1   |
| icmp_ln768_1_reg_1053|    1   |
| icmp_ln768_2_reg_1068|    1   |
| icmp_ln768_3_reg_1083|    1   |
| icmp_ln768_4_reg_1098|    1   |
| icmp_ln768_5_reg_1113|    1   |
|  icmp_ln768_reg_1038 |    1   |
| icmp_ln879_1_reg_1048|    1   |
| icmp_ln879_2_reg_1063|    1   |
| icmp_ln879_3_reg_1078|    1   |
| icmp_ln879_4_reg_1093|    1   |
| icmp_ln879_5_reg_1108|    1   |
|  icmp_ln879_reg_1033 |    1   |
| tmp_data_0_V_reg_1118|    4   |
| tmp_data_1_V_reg_1123|    4   |
| tmp_data_2_V_reg_1128|    4   |
| tmp_data_3_V_reg_1133|    4   |
| tmp_data_4_V_reg_1138|    4   |
| tmp_data_5_V_reg_1143|    4   |
| tmp_data_V_0_reg_974 |   16   |
| tmp_data_V_1_reg_983 |   16   |
|tmp_data_V_212_reg_992|   16   |
| tmp_data_V_3_reg_1001|   16   |
| tmp_data_V_4_reg_1010|   16   |
| tmp_data_V_5_reg_1019|   16   |
+----------------------+--------+
|         Total        |   153  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   488  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   153  |    -   |
+-----------+--------+--------+
|   Total   |   153  |   488  |
+-----------+--------+--------+
