sim_seconds                                  0.159379                       # Number of seconds simulated
sim_ticks                                159378975000                       # Number of ticks simulated
final_tick                               4608176283500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4641894                       # Simulator instruction rate (inst/s)
host_op_rate                                  4872122                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              413642831                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567048                       # Number of bytes of host memory used
host_seconds                                   385.31                       # Real time elapsed on the host
sim_insts                                  1788548497                       # Number of instructions simulated
sim_ops                                    1877256679                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        19200                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data         7424                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data        11264                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data         5120                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       858624                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data      1673216                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data      1688832                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4299520                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        19200                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        54272                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       144896                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        144896                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           75                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data           29                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data           44                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         3354                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         6536                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         6597                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16795                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          566                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              566                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       120468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data        46581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        56218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data        70674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        53006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data        32125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        17669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      5387310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        46581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     10498348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        36943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     10596329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         9637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data         4819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            26976708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       120468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        56218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        53006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        17669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        46581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        36943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         9637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         340522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks        909129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total             909129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks        909129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       120468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data        46581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        56218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data        70674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        53006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data        32125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        17669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      5387310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        46581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     10498348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        36943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     10596329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         9637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data         4819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           27885836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16795                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      566                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  134360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4294176                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  5344                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                144384                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4299520                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             144896                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           18556                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           17936                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           16856                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           14944                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           14368                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           15236                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           16840                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           19457                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             624                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             560                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             440                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             449                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             560                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             608                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             656                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             615                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                159407216000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              134360                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4528                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16765                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16761                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16762                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16765                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16764                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16765                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16765                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16766                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                    14                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                    13                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                   12                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    9                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    9                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  189                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  188                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17693                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   250.865314                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   245.948625                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    30.226655                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          235      1.33%      1.33% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           65      0.37%      1.70% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           51      0.29%      1.98% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           12      0.07%      2.05% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           48      0.27%      2.32% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           65      0.37%      2.69% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          227      1.28%      3.97% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        16990     96.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17693                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          189                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   708.365079                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   371.723327                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   615.381441                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           29     15.34%     15.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           27     14.29%     29.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            5      2.65%     32.28% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            6      3.17%     35.45% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            4      2.12%     37.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            5      2.65%     40.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            4      2.12%     42.33% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            4      2.12%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            5      2.65%     47.09% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            5      2.65%     49.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            2      1.06%     50.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            9      4.76%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            5      2.65%     58.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895           10      5.29%     63.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            9      4.76%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            4      2.12%     70.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            4      2.12%     72.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            7      3.70%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            5      2.65%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            3      1.59%     80.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            6      3.17%     83.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            3      1.59%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            1      0.53%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            3      1.59%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            7      3.70%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            3      1.59%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            3      1.59%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            3      1.59%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            1      0.53%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            1      0.53%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            2      1.06%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2240-2303            1      0.53%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2367            1      0.53%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2495            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          189                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          189                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.873016                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.848312                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.964675                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              2      1.06%      1.06% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              1      0.53%      1.59% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              1      0.53%      2.12% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            185     97.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          189                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3917858806                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6192430156                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                429417600                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29195.70                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46145.70                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      26.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   26.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 117259                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3753                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              82.88                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  9181914.41                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 144000248459                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1374740496                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          16740259.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          15795561.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          14476492.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          17045683.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0              11293032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1              10655736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               9765888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3              11499072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         91881254.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         85054195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         76473446.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         91490380.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        11515944.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        11469911.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        11340103.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        11924029.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      8276537347.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      8272242483.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      8264226824.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      8287404903.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       90324004512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       90327771936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       90334803216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      90314471568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        126750845196.479996                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        126741862670.399994                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        126729958818.240005                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        126752708483.520020                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.933278                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.927755                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.920436                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.934423                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data         6144                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data         9728                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       889600                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data      1750784                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data      1753344                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4457984                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       166912                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        166912                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         3475                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         6839                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         6849                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             17414                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          652                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              652                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         3212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        17669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data        38550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         8031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        54612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data        61037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        27306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data        25700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        12850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        16062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      5581665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker        25700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        36943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     10985037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker        17669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        48187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     11001100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         9637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            27970967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        17669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        54612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        27306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        16062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        36943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        48187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         9637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         210417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1047265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1047265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1047265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         3212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        17669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data        38550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         8031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        54612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data        61037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        27306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data        25700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        12850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        16062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      5581665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker        25700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        36943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     10985037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker        17669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        48187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     11001100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         9637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           29018232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     17414                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      652                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  139312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4452864                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  5120                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                166912                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4457984                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             166912                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  160                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           16872                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           18658                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           14960                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           18553                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           16192                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           19929                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           16696                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           17292                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             744                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             680                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             600                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             616                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             704                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             609                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             751                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                159387307000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              139312                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5216                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 17369                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 17364                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 17364                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 17364                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 17365                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 17365                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 17365                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 17365                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    17                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    17                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   17                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   17                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  217                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        18432                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.638889                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   245.287925                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    31.178342                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          280      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           63      0.34%      1.86% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           42      0.23%      2.09% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            5      0.03%      2.12% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           42      0.23%      2.34% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           62      0.34%      2.68% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          270      1.46%      4.14% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17668     95.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        18432                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   641.761468                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   347.777488                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   622.219210                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           25     11.47%     11.47% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           32     14.68%     26.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           13      5.96%     32.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            6      2.75%     34.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319           13      5.96%     40.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383           11      5.05%     45.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            6      2.75%     48.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511           10      4.59%     53.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            6      2.75%     55.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            8      3.67%     59.63% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            8      3.67%     63.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            8      3.67%     66.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            7      3.21%     70.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            1      0.46%     70.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            3      1.38%     72.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            8      3.67%     75.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            6      2.75%     78.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            4      1.83%     80.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            5      2.29%     82.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            5      2.29%     84.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            2      0.92%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            3      1.38%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            4      1.83%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            6      2.75%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            3      1.38%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            3      1.38%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            3      1.38%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            1      0.46%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            1      0.46%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2111            1      0.46%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2240-2303            2      0.92%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2368-2431            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2432-2495            1      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2880-2943            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3648-3711            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.926606                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.917349                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.610302                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20              2      0.92%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.46%      1.83% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            214     98.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 4049187941                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6407814341                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                445286400                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29099.03                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46049.03                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      27.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   27.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.33                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 121596                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4340                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  8822501.22                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 143938679512                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1436309443                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          16109452.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          15553641.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          17004556.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          16171142.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0              10867488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1              10492536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2              11471328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3          10909104.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0             87494784                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1             84097728                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             92322048                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         86812377.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        11578982.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        11214028.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        11665658.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        11406873.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      8272870067.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      8270021782.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      8284203400.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      8278264967.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       90327221424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       90329719920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       90317279904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       90322489056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        126745015045.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        126739972483.200012                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        126752819742.720001                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        126744926367.360016                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.929693                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.926593                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.934492                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.929638                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            6                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            6                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            6                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        17664                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data        18688                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        19968                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data         9472                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       865536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data      1700864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data      1704448                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4387328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        70400                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       177664                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        177664                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data           69                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data           73                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data           37                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         3381                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         6644                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         6658                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             17138                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          694                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              694                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        85130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       110830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        69068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data       117255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       125286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data        59431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        33731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      5430679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        69068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     10671822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        53006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     10694309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         6425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data         1606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            27527646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        85130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        69068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       125286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        33731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        69068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        53006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         6425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         441714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1114727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1114727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1114727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        85130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       110830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        69068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data       117255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       125286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data        59431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        33731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      5430679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        69068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     10671822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        53006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     10694309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         6425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data         1606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           28642373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     17138                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      694                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  137104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4380608                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  6720                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                178176                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4387328                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             177664                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           17786                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           16456                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           15952                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           18473                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           15856                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           15192                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           18466                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           18713                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            1264                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             608                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             528                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             552                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             480                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             560                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            1017                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             559                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                159410755000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              137104                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5552                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 17084                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 17081                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 17082                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 17083                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 17084                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 17086                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 17089                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 17090                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                    31                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                    28                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                   27                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                   26                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                   25                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                   24                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   21                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   20                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  232                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  232                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  232                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  232                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  232                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  232                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  232                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  232                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        18201                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   250.468875                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   245.015496                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    31.557576                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          281      1.54%      1.54% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           59      0.32%      1.87% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           54      0.30%      2.16% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            1      0.01%      2.17% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           53      0.29%      2.46% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           58      0.32%      2.78% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          276      1.52%      4.30% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17419     95.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        18201                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          232                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   598.607759                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   347.561791                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   591.297419                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-127           53     22.84%     22.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-255           24     10.34%     33.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-383           21      9.05%     42.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-511           23      9.91%     52.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-639           24     10.34%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-767           13      5.60%     68.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-895           18      7.76%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-1023           17      7.33%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1151           11      4.74%     87.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1279            5      2.16%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1407            5      2.16%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1535            3      1.29%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1663            5      2.16%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1791            1      0.43%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1919            1      0.43%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-2047            3      1.29%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2175            2      0.86%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2303            1      0.43%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2944-3071            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4992-5119            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          232                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          232                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            232    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          232                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3981820594                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6302173894                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                438060800                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29086.89                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46036.89                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      27.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   27.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.39                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 119631                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4630                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  8939589.22                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 143956122395                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1418866560                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          16176585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          16065907.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          15236121.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3              17336592                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0              10912776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1              10838112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2              10278336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3              11695320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         87166809.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         87549196.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         81481420.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         92966515.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        12030197.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        11184168.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        11054776.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        12206453.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      8274544116.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      8272416767.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      8271242202.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      8290541180.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       90325752960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       90327619056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       90328649376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      90311720448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        126745456292.160004                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        126744546054.720001                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        126736815079.680008                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        126755339355.840027                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.929964                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.929405                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.924651                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.936041                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        10496                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data        18176                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst        18176                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data         6400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       870400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data      1723136                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data      1777920                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4462592                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        49664                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       196608                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        196608                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data           41                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data           71                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         3400                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         6731                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         6945                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17432                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          768                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              768                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst        19275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data        65856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        69068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data       114043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       114043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data        40156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker         4819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst         8031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      5461197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker        14456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        51400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     10811564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker        16062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        44975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     11155298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         4819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         4819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            27999879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        19275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        69068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       114043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst         8031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        51400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        44975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         4819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         311609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       1233588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            1233588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       1233588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        19275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data        65856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        69068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data       114043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       114043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data        40156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker         4819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst         8031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      5461197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker        14456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        51400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     10811564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker        16062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        44975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     11155298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         4819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         4819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           29233467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17432                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      768                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  139456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   6144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4454688                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                  7904                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                196608                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4462592                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             196608                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  247                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           37                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           17937                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           17112                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           16802                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           15913                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           18513                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           15479                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           19611                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           17842                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             897                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             648                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             584                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             896                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             856                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             712                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             967                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             584                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                159415047000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              139456                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               6144                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17343                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17332                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17332                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17338                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17340                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17340                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17341                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17341                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                    54                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                    52                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                   50                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                   45                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                   43                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                   43                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   42                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   43                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  253                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  255                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  257                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  256                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18613                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   249.895020                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   243.793566                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    33.295535                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          323      1.74%      1.74% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           81      0.44%      2.17% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           41      0.22%      2.39% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            4      0.02%      2.41% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           42      0.23%      2.64% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           80      0.43%      3.07% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          297      1.60%      4.66% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        17745     95.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18613                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   540.389105                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   302.216158                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   550.310690                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-127           68     26.46%     26.46% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-255           26     10.12%     36.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-383           19      7.39%     43.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-511           29     11.28%     55.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-639           25      9.73%     64.98% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-767           28     10.89%     75.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-895           14      5.45%     81.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-1023           13      5.06%     86.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1151            8      3.11%     89.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1279            6      2.33%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1407            6      2.33%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1535            1      0.39%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1663            5      1.95%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1791            2      0.78%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1919            2      0.78%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-2047            1      0.39%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2176-2303            2      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2432-2559            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4864-4991            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          257                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.906615                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.888017                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.837963                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              2      0.78%      0.78% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.39%      1.17% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.39%      1.56% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            252     98.05%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          257                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4116723920                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6476316470                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                445468800                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29572.25                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46522.25                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      27.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       1.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   28.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    1.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.90                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 121631                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5109                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  8759068.52                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 143916393008                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1458595947                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          16183238.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1              15491952                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          16563657.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          17761161.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0          10917264.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1              10450920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2              11173896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3              11981736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         87720422.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         82780339.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         88481702.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             94915392                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        11768509.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        11628748.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2            12192768                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        12843048.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      8273441289.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      8271880784.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      8283390206.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      8293182186.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       90326720352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       90328089216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       90317993232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       90309403776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        126745623922.560013                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        126739194807.360001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        126748668309.119995                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        126758960147.520004                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.930067                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.926114                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.931939                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.938267                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data         6400                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data        15360                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data         5120                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       892160                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data      1722624                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data      1669376                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4360704                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        48640                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       173056                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        173056                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data           60                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         3485                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         6729                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         6521                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17034                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          676                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              676                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst        25700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data        40156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        65856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data        96374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        64249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data        32125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        27306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      5597727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        53006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     10808352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.itb.walker         1606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        56218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     10474255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        12850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data         4819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            27360598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        25700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        65856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        64249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        27306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        53006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        56218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        12850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         305185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1085814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1085814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1085814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        25700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data        40156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        65856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data        96374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        64249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data        32125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        27306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      5597727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        53006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     10808352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.itb.walker         1606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        56218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     10474255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        12850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data         4819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           28446412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17034                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      676                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  136272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4352448                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  8256                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                172544                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4360704                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             173056                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        96723                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           18897                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           15929                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           16928                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           16352                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           16324                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           17321                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           16338                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           17925                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             896                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             503                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             752                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             528                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             616                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1009                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                159409150000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              136272                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5408                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 16978                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 16966                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 16968                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 16969                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 16969                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 16969                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 16969                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 16971                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    33                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    31                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   29                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   28                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   28                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   29                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   29                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   27                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18064                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   250.497786                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   244.952271                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    31.657082                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          290      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           53      0.29%      1.90% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           46      0.25%      2.15% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            3      0.02%      2.17% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           46      0.25%      2.42% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           52      0.29%      2.71% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          274      1.52%      4.23% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17300     95.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18064                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   600.093333                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   355.054192                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   527.617738                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           25     11.11%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           23     10.22%     21.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           16      7.11%     28.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255            9      4.00%     32.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           18      8.00%     40.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           11      4.89%     45.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           12      5.33%     50.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511            8      3.56%     54.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            5      2.22%     56.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            8      3.56%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            8      3.56%     63.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            7      3.11%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            7      3.11%     69.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            9      4.00%     73.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            7      3.11%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            3      1.33%     78.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            8      3.56%     81.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            6      2.67%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            5      2.22%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            6      2.67%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            3      1.33%     90.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            1      0.44%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            2      0.89%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            2      0.89%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            2      0.89%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            2      0.89%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            1      0.44%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            4      1.78%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            1      0.44%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            2      0.89%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            2      0.89%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2367            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2560-2623            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          225                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.964444                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.956789                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.533333                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            224     99.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          225                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3991939781                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6297377081                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                435244800                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29349.48                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46299.48                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      27.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   27.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.35                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 118851                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4491                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.04                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  9001081.31                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 143967728681                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1407260274                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          15489532.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1              16018128                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          15893539.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          16306012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0              10449288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1              10805880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2              10721832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3              11000088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         84348825.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         86794406.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         85588339.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         86577753.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        11101224.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        11396505.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        11323514.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        11991214.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      8266471493.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      8273579950.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      8274867566.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      8283222489.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      90332834208.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       90326598720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       90325469232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       90318140352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        126739567419.840012                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        126744066436.800003                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        126742736870.399994                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        126746110756.800003                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.926344                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.929110                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.928292                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.930367                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data         6400                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data         9728                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data         4864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       885504                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data      1737984                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data      1770240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4466688                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        47616                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       154624                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        154624                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data           19                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         3459                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         6789                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         6915                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17448                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          604                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              604                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         4819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        22487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data        40156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         9637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        44975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data        61037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        72281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data        30518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         3212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        27306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      5555965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker         6425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        62643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     10904726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         1606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        61037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     11107111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         1606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         8031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            28025579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        22487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        44975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        72281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        27306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        62643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        61037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         8031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         298760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks        970166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total             970166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks        970166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         4819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        22487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data        40156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         9637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        44975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data        61037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        72281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data        30518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         3212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        27306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      5555965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker         6425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        62643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     10904726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         1606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        61037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     11107111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         1606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         8031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           28995744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17448                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      604                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  139584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4461984                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  4704                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                154624                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4466688                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             154624                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           22                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           15929                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           19985                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           16848                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           18330                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           15136                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           17537                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           16544                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           19128                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             583                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             688                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             528                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             504                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             624                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             561                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             808                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                159378907000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              139584                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4832                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17425                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17422                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17422                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17422                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17422                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17424                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17425                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17425                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  201                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  201                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  202                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  201                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  201                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        18411                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.752702                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   245.680725                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    30.632327                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          252      1.37%      1.37% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           79      0.43%      1.80% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           45      0.24%      2.04% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            5      0.03%      2.07% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           46      0.25%      2.32% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           78      0.42%      2.74% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          242      1.31%      4.06% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17664     95.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        18411                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   690.717822                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   359.446473                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   668.902959                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           29     14.36%     14.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           21     10.40%     24.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191           15      7.43%     32.18% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            8      3.96%     36.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            7      3.47%     39.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383           11      5.45%     45.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            7      3.47%     48.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            7      3.47%     51.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            7      3.47%     55.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            5      2.48%     57.92% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            4      1.98%     59.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            4      1.98%     61.88% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            6      2.97%     64.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            4      1.98%     66.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            3      1.49%     68.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            6      2.97%     71.29% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            6      2.97%     74.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            7      3.47%     77.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            3      1.49%     79.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            4      1.98%     81.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            5      2.48%     83.66% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            4      1.98%     85.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            3      1.49%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            1      0.50%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            2      0.99%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            5      2.48%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            1      0.50%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            2      0.99%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            3      1.49%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            1      0.50%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            1      0.50%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            1      0.50%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2176-2239            1      0.50%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2240-2303            1      0.50%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            1      0.50%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2432-2495            1      0.50%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2496-2559            2      0.99%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2623            1      0.50%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2880-2943            2      0.99%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          202                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.920792                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.907487                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.714918                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.50%      0.99% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.50%      1.49% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            199     98.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          202                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 4065091266                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6428548416                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                446198400                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29153.61                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46103.61                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      28.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   28.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.63                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 121840                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4018                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  8828878.07                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 143945462897                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1429183103                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          16440278.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          16668892.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          15886281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          16815859.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0          11090664.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1              11244888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2              10716936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3              11344032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         89867481.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1             90916800                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         84958348.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         90465523.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        11358766.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        11436318.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        11864309.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        11718743.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      8276388563.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      8278888501.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      8275520047.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      8284897140.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       90324135024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       90321942096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       90324896880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       90316671360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        126748153624.320007                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        126749970343.680008                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        126742715650.559998                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        126750785504.639999                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.931623                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.932740                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.928279                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.933241                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data         8960                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data        12032                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        29952                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data         6912                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       849408                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data      1655552                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data      1679872                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4298752                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        85248                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       179200                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        179200                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data           47                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst          117                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         3318                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         6467                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         6562                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             16792                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          700                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              700                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        89949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data        56218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        86737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data        75493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       187929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data        43368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        40156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      5329486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        54612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     10387518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        61037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     10540110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        14456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         4819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            26971889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        89949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        86737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       187929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        40156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        54612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        61037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        14456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         534876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1124364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1124364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1124364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        89949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data        56218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        86737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data        75493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       187929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data        43368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        40156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      5329486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        54612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     10387518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        61037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     10540110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        14456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         4819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           28096253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     16792                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      700                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  134336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4292512                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  6240                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                178944                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4298752                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             179200                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           46                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           16313                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           17616                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           17673                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           18544                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           14729                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           15312                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           17361                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           16593                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            1048                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             600                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             656                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             464                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             513                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             560                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            1080                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             671                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                159389015000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              134336                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5600                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 16701                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 16697                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 16697                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 16699                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 16700                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 16700                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 16702                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 16702                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                    48                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                    48                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                   48                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                   46                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                   45                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   46                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   44                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   44                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  234                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  234                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  234                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  234                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  234                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  234                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  234                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  234                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  233                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        17851                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   250.487704                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   244.899080                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    31.727515                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          288      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           62      0.35%      1.96% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           34      0.19%      2.15% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            3      0.02%      2.17% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           35      0.20%      2.36% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           60      0.34%      2.70% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          280      1.57%      4.27% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17089     95.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        17851                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          233                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   575.643777                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   331.773489                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   520.463021                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           30     12.88%     12.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           30     12.88%     25.75% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           14      6.01%     31.76% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255            6      2.58%     34.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           10      4.29%     38.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           10      4.29%     42.92% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447           12      5.15%     48.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           11      4.72%     52.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           10      4.29%     57.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           11      4.72%     61.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703           14      6.01%     67.81% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767           12      5.15%     72.96% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            8      3.43%     76.39% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            1      0.43%     76.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            5      2.15%     78.97% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            8      3.43%     82.40% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            3      1.29%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            3      1.29%     84.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            3      1.29%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            4      1.72%     87.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            5      2.15%     90.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            4      1.72%     91.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            4      1.72%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            4      1.72%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            1      0.43%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            3      1.29%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            1      0.43%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            1      0.43%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            1      0.43%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            1      0.43%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            1      0.43%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2240-2303            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2944-3007            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          233                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          233                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            233    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          233                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3955301394                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6228991344                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                429251200                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29486.15                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46436.15                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      26.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   26.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 117222                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4660                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  9112109.25                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 143984371214                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1390617741                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          15624403.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          17176924.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          14588380.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3              15924384                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0              10540272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1              11587608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               9841368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3              10742640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         84683289.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         93770726.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2             77707968                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3             84492096                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        11486085.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        11728281.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        10882667.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        11801272.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      8267772790.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      8282406395.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      8266275267.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      8279618520.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       90331692720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       90318856224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       90333006336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      90321301728.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        126740672406.720001                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        126754399007.040009                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        126731174834.880005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        126742753488.000031                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.927023                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.935463                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.921183                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.928302                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data         9472                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data        10240                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       830464                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data      1669888                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data      1656064                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4232704                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        51200                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       165120                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        165120                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data           37                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data           40                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         3244                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         6523                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         6469                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             16534                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          645                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              645                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        16062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data        59431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        89949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data        64249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        64249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data        32125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        16062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      5210625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        62643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     10477467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        59431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     10390731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        12850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         1606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            26557480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        16062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        89949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        64249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        16062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        62643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        59431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        12850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         321247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1036021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1036021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1036021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        16062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data        59431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        89949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data        64249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        64249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data        32125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        16062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      5210625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        62643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     10477467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        59431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     10390731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        12850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         1606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           27593502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     16534                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      645                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  132272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4227744                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  4960                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                164864                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4232704                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             165120                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           18704                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           15568                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           17506                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           15753                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           17080                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           15616                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           15457                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           16433                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             672                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             624                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             583                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             561                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             488                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             952                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             728                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                159401296000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              132272                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5160                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 16497                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 16494                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 16495                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 16496                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 16496                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 16497                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 16498                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 16499                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    18                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    17                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   16                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   15                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   15                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  214                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  214                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  214                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17524                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   250.662406                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   245.276060                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    31.180929                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          273      1.56%      1.56% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           52      0.30%      1.85% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           37      0.21%      2.07% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            8      0.05%      2.11% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           39      0.22%      2.33% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           53      0.30%      2.64% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          260      1.48%      4.12% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        16802     95.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17524                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          215                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   612.413953                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   346.855840                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   517.663948                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           35     16.28%     16.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           23     10.70%     26.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            6      2.79%     29.77% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            4      1.86%     31.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319           11      5.12%     36.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            6      2.79%     39.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447           11      5.12%     44.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            6      2.79%     47.44% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575           11      5.12%     52.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639           10      4.65%     57.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703           11      5.12%     62.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            5      2.33%     64.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            9      4.19%     68.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            8      3.72%     72.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            9      4.19%     76.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            4      1.86%     78.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            3      1.40%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            8      3.72%     83.72% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            5      2.33%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            4      1.86%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            4      1.86%     89.77% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            3      1.40%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            6      2.79%     93.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            2      0.93%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            2      0.93%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            2      0.93%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            1      0.47%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            1      0.47%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            3      1.40%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          215                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          215                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.962791                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.959051                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.396847                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.47%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            213     99.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          215                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3850516330                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6089899480                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                422774400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29144.75                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46094.75                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      26.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   26.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.26                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 115468                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4277                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              82.89                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  9278846.03                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 144003804568                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1371264340                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          15704841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          15498604.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          15673996.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3              15531264                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0              10594536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1              10455408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2              10573728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3              10477440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         85085644.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         83789721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         84153638.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3             81826368                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        11436318.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        11134817.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        11243888.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        11874263.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      8268879392.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      8269403719.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      8275263739.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3        8276739264                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       90330722016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       90330262080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       90325121712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       90323827392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        126741295596.479996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        126739417198.079987                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        126740903549.759995                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        126739148837.760010                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.927406                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.926251                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.927165                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.926086                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data         5888                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data        12288                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data         7680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       851456                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data      1736192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data      1722880                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4390912                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        46848                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       169472                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        169472                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data           48                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data           30                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         3326                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         6782                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         6730                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             17152                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          662                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              662                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         4819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        14456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data        36943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        14456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        44975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data        77099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        12850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data        48187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker         3212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        43368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      5342336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker        11244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        89949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     10893482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker         9637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        73887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     10809958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        14456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         4819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            27550133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        14456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        44975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        12850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        43368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        89949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        73887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        14456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         293941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1063327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1063327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1063327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         4819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        14456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data        36943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        14456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        44975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data        77099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        12850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data        48187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker         3212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        43368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      5342336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker        11244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        89949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     10893482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker         9637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        73887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     10809958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        14456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         4819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           28613460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     17152                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      662                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  137216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4383936                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  6976                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                168960                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4390912                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             169472                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  218                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           17201                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           17417                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           17273                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           18729                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           14993                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           16928                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           16161                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           18296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            1071                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             512                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             601                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             600                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             576                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             584                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             544                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             792                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                159404767000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              137216                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5296                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 17120                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 17114                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 17114                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 17115                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 17115                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 17117                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 17118                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 17118                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  221                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        18170                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.572152                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   245.234129                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    31.262551                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          271      1.49%      1.49% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           67      0.37%      1.86% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           43      0.24%      2.10% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           13      0.07%      2.17% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           40      0.22%      2.39% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           67      0.37%      2.76% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          262      1.44%      4.20% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17407     95.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        18170                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          221                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   615.194570                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   339.249015                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   559.850981                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           36     16.29%     16.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           23     10.41%     26.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191            7      3.17%     29.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            9      4.07%     33.94% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            8      3.62%     37.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            7      3.17%     40.72% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            7      3.17%     43.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511           10      4.52%     48.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575           10      4.52%     52.94% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            8      3.62%     56.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703           11      4.98%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            8      3.62%     65.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            7      3.17%     68.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895           12      5.43%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            6      2.71%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            6      2.71%     79.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            9      4.07%     83.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            5      2.26%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            2      0.90%     86.43% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            6      2.71%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            3      1.36%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            2      0.90%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            2      0.90%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            2      0.90%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            1      0.45%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            4      1.81%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            1      0.45%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            1      0.45%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            1      0.45%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            2      0.90%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            2      0.90%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2239            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3904-3967            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          221                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          221                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.891403                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.868266                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.927836                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              3      1.36%      1.36% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            218     98.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          221                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3982549313                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6304665413                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                438393600                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29070.13                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46020.13                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      27.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   27.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.29                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.44                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 119718                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4390                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              82.89                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  8948286.01                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 143951695462                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1423293493                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          16070745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          16775337.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          15488323.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          16482009.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0              10841376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1              11316696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2              10448472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3              11118816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         87036019.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1             91495872                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         83019955.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         87829747.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        11705057.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        11476546.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        11343421.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        11953889.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      8272449982.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1        8279781696                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      8271593285.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      8283992892.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       90327589920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       90321158592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      90328341408.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       90317464560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        126744565946.880005                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        126750877586.880005                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        126739107712.320007                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        126747714761.279999                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.929417                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.933298                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.926061                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.931353                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data         7680                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst        15616                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data         9216                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data         5120                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       809728                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data      1670656                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data      1632000                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4195328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        60672                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       150016                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        150016                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data           30                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         3163                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         6526                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         6375                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             16388                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          586                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              586                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        17669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data        48187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        97980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data        57824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        91555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data        32125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        35337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      5080520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        59431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     10482286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        64249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     10239745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        14456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data         1606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            26322970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        17669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        97980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        91555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        35337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        59431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        64249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        14456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         380678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks        941253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total             941253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks        941253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        17669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data        48187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        97980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data        57824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        91555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data        32125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        35337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      5080520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        59431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     10482286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        64249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     10239745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        14456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data         1606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           27264224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     16388                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      586                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  131104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4688                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4188160                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  7168                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                150272                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4195328                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             150016                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           17144                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           15784                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           16274                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           15314                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           17489                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           15888                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           17697                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           15290                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             504                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             560                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             503                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             617                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             592                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             768                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             600                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             552                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                159387497000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              131104                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4688                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16361                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16353                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16353                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16354                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16354                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16354                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16355                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16356                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  197                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  196                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17304                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   250.718447                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   245.512012                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    30.877734                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          250      1.44%      1.44% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           66      0.38%      1.83% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           41      0.24%      2.06% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            4      0.02%      2.09% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           42      0.24%      2.33% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           63      0.36%      2.69% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          237      1.37%      4.06% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        16601     95.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17304                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          197                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   662.700508                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   354.380561                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   579.169053                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           29     14.72%     14.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           26     13.20%     27.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            6      3.05%     30.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            8      4.06%     35.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            7      3.55%     38.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            6      3.05%     41.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            8      4.06%     45.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            6      3.05%     48.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            8      4.06%     52.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            5      2.54%     55.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            3      1.52%     56.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            5      2.54%     59.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            7      3.55%     62.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            7      3.55%     66.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            6      3.05%     69.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            4      2.03%     71.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            6      3.05%     74.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            8      4.06%     78.68% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            4      2.03%     80.71% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            5      2.54%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            3      1.52%     84.77% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            3      1.52%     86.29% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            4      2.03%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            5      2.54%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            1      0.51%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            4      2.03%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            4      2.03%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            1      0.51%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            2      1.02%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            2      1.02%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            1      0.51%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            1      0.51%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2239            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2432-2495            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          197                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          197                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.837563                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.806942                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.075711                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              3      1.52%      1.52% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              1      0.51%      2.03% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              1      0.51%      2.54% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            192     97.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          197                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3821770740                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6040186740                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                418816000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29200.57                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46150.57                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      26.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   26.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.65                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 114368                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3904                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  9390096.44                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 144030548438                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1344440517                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0              15531264                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1              15364944                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          15990307.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          15719961.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0              10477440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1              10365240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2              10787112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3              10604736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         84526041.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         82683494.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             86259264                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         83724326.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        11051458.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        11214443.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        11386552.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        11462860.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      8268396926.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      8269883449.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      8274921137.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      8276408809.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       90331145232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       90329841264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       90325422240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       90324117264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        126740001209.279999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        126738225682.559998                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        126743639459.520004                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        126740910805.440002                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.926610                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.925519                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.928847                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.927169                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data         9728                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data         8704                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data         3840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       830976                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data      1569280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data      1638144                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4122368                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        60160                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       161024                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        161024                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         3246                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         6130                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         6399                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16103                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          629                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              629                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst        67462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data        61037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        54612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data        54612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        32125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data        24094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        36943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      5213837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        86737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      9846217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        78705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     10278294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        20881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         9637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            25865193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        67462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        54612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        32125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        36943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        86737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        78705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        20881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         377465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1010321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1010321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1010321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        67462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data        61037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        54612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data        54612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        32125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data        24094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        36943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      5213837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        86737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      9846217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        78705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     10278294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        20881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         9637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           26875515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16103                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      629                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  128824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4115744                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  6624                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                160768                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4122368                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             161024                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs       165749                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           12928                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           16537                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           15760                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           16800                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           17410                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           16082                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           17193                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           15907                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             432                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             496                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             528                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             432                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             568                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            1024                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            1000                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                159413331000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              128824                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5032                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16044                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16038                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16039                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16039                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16040                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16041                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16042                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16043                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                    31                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    30                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   29                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   29                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   28                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   27                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   27                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   28                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  209                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  209                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  209                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  209                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  209                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  210                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  209                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  209                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17101                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   250.073797                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   244.313813                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    32.568049                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          273      1.60%      1.60% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           73      0.43%      2.02% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           47      0.27%      2.30% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            9      0.05%      2.35% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           46      0.27%      2.62% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           76      0.44%      3.06% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          257      1.50%      4.57% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        16320     95.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17101                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          210                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   608.880952                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   347.614571                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   537.785598                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           29     13.81%     13.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           26     12.38%     26.19% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191            6      2.86%     29.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           11      5.24%     34.29% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319            7      3.33%     37.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383            7      3.33%     40.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           10      4.76%     45.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511            7      3.33%     49.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575           11      5.24%     54.29% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639           10      4.76%     59.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            9      4.29%     63.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            7      3.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831           11      5.24%     71.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            9      4.29%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            6      2.86%     79.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            2      0.95%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            6      2.86%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            4      1.90%     84.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            2      0.95%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            5      2.38%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            2      0.95%     89.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            2      0.95%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            6      2.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            2      0.95%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            2      0.95%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            1      0.48%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            4      1.90%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.48%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            2      0.95%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2176-2239            1      0.48%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2432-2495            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2496-2559            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          210                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          210                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.923810                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.910807                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.708057                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              1      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.48%      0.95% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.48%      1.43% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.48%      1.90% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            205     97.62%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              1      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          210                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3779288661                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            5959346811                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                411574400                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29384.05                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46334.05                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      25.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   25.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.33                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 112363                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4177                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.01                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  9527452.25                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 144041297814                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1333691141                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          14550883.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1              15637104                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          15934060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          16531603.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               9816072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1              10548840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2              10749168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3              11152272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         78518668.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         84320870.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         85608307.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         87173798.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        10832486.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        11287019.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2            11446272                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        12594631.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      8259436581.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      8271683190.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      8275113915.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      8284505235.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       90339005184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       90328262544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       90325253136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       90317015136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        126731032722.239990                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        126740612415.360001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        126742977706.559998                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        126747845523.839996                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.921096                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.926986                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.928440                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.931433                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data         7680                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data        12032                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data         7168                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       848384                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst        19200                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data      1648128                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst        16896                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data      1678592                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4281088                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst        19200                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        78592                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       169984                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        169984                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data           30                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data           47                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         3314                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           75                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         6438                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           66                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         6557                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             16723                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          664                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              664                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst        51400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data        48187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        78705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data        75493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        72281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data        44975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        51400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      5323061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       120468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     10340937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       106011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     10532079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        12850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         3212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            26861059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        51400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        78705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        72281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        51400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       120468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       106011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        12850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         493114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1066540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1066540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1066540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        51400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data        48187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        78705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data        75493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        72281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data        44975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        51400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      5323061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       120468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     10340937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       106011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     10532079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        12850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         3212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           27927598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     16723                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      664                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  133784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   5312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4274720                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  6368                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                169984                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4281088                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             169984                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  199                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           16220                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           16888                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           15689                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           15144                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           15723                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           18416                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           15968                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           19537                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             528                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             712                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             576                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             553                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             456                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             840                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             495                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1152                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                159391891000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              133784                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               5312                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16652                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16645                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16645                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16645                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16647                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16647                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16647                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16647                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                    35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                    35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                   35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   33                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   34                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   34                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   34                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   19                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  220                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  220                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  220                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  220                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  220                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  222                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  220                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  220                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  220                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        17745                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   250.476416                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   244.936367                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    31.668517                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          283      1.59%      1.59% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           57      0.32%      1.92% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           38      0.21%      2.13% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           12      0.07%      2.20% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           38      0.21%      2.41% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           58      0.33%      2.74% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          272      1.53%      4.27% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        16987     95.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        17745                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          222                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   605.306306                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   328.411632                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   582.845195                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           35     15.77%     15.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           30     13.51%     29.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191            9      4.05%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255            7      3.15%     36.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319            3      1.35%     37.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           11      4.95%     42.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447            7      3.15%     45.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           11      4.95%     50.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           11      4.95%     55.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639            7      3.15%     59.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703            7      3.15%     62.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            9      4.05%     66.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            9      4.05%     70.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            7      3.15%     73.42% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            7      3.15%     76.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            4      1.80%     78.38% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            9      4.05%     82.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151           11      4.95%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            4      1.80%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            1      0.45%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            4      1.80%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            2      0.90%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            2      0.90%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            3      1.35%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            3      1.35%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            1      0.45%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            1      0.45%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2112-2175            1      0.45%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            1      0.45%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2240-2303            1      0.45%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2304-2367            1      0.45%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2432-2495            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2688-2751            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3904-3967            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          222                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          222                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.927928                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.920748                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.549977                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              2      0.90%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              2      0.90%      1.80% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            218     98.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          222                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3924858463                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6189124213                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                427472000                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29380.98                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46330.98                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      26.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   26.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 116736                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  4416                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.13                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  9167302.64                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 143994682975                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1380305980                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          15935270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          15279062.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          16195939.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3              17306352                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          10749984.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1          10307304.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2              10925832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3              11674920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         86809382.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         82955558.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2             86858304                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         92352499.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        11333468.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1            10958976                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        11678515.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        12554403.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      8270961981.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      8266505420.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      8277990053.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      8290976258.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       90328895184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      90332804448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      90322730208.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       90311338800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        126743558116.799988                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        126737683615.680023                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        126745251698.880005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        126755076080.640015                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.928797                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.925185                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.929839                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.935879                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst        21760                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data         7424                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data        15616                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data         5376                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       858880                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data      1677568                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data      1692160                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4324864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        21760                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        67328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       171776                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        171776                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           85                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data           29                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data           61                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         3355                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         6553                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         6610                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16894                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          671                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              671                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       136530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data        46581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        54612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data        97980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        62643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data        33731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        36943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      5388917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        49793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     10525654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        61037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     10617210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        20881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data         3212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            27135725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       136530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        54612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        62643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        36943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        49793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        61037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        20881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         422440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1077783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1077783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1077783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       136530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data        46581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        54612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data        97980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        62643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data        33731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        36943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      5388917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        49793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     10525654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        61037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     10617210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        20881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data         3212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           28213508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16894                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      671                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  135152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4318272                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  6592                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                171520                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4324864                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             171776                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  206                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           58                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           16377                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           19492                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           16960                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           15041                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           15809                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           15784                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           18578                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           16905                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             616                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             648                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             680                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             560                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             640                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            1169                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             527                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                159407625000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              135152                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5368                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16845                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16840                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16848                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16848                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 16849                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 16850                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 16852                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 16855                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                    26                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                    25                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                   18                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   18                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   13                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   11                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17910                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   250.686320                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   245.414742                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    30.982457                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          268      1.50%      1.50% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           57      0.32%      1.81% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           42      0.23%      2.05% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           11      0.06%      2.11% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           43      0.24%      2.35% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           56      0.31%      2.66% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          261      1.46%      4.12% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17172     95.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17910                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          224                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   601.683036                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   348.553533                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   519.838585                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           24     10.71%     10.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           33     14.73%     25.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191            9      4.02%     29.46% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            7      3.12%     32.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            7      3.12%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383           12      5.36%     41.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            7      3.12%     44.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511           12      5.36%     49.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575           13      5.80%     55.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           11      4.91%     60.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703           12      5.36%     65.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            9      4.02%     69.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            8      3.57%     73.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            7      3.12%     76.34% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            3      1.34%     77.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            6      2.68%     80.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            4      1.79%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            5      2.23%     84.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            3      1.34%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            4      1.79%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            2      0.89%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            4      1.79%     90.18% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            2      0.89%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            3      1.34%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            3      1.34%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            2      0.89%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            1      0.45%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            6      2.68%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            3      1.34%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2368-2431            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          224                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          224                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.928571                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.912164                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.875315                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.45%      0.45% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              2      0.89%      1.34% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              2      0.89%      2.23% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.45%      2.68% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            217     96.88%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              1      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          224                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3933562268                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6220896968                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                431827200                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29149.16                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46099.16                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      27.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   27.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.80                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 117940                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4456                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.01                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  9075298.89                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 143973889589                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1401099366                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          16304803.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          15121209.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          15436310.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3              16798320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0              10999272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1              10200816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2          10413384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3              11332200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         88945459.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         81463449.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2             82694976                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         89252467.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        11569029.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        11150991.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        11167580.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        12349117.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      8273001614.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      8266512916.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      8272785798.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      8288265320.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       90327106032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       90332797872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       90327295344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       90313716816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        126746799056.639999                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        126736120102.080002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        126738666240                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        126750587088                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.930790                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.924224                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.925789                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.933119                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data         4352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data         8448                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst        15616                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data         7168                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       836864                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data      1632512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data      1617408                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4144640                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       162304                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        162304                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data           33                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         3269                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         6377                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         6318                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16190                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          634                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              634                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         4819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        17669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data        27306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         9637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        46581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data        53006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        97980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data        44975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         3212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst         4819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      5250780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         6425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst         8031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     10242957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         1606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        12850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     10148189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         1606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        22487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            26004936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        17669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        46581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        97980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst         4819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst         8031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        12850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        22487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         210417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1018353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1018353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1018353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         4819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        17669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data        27306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         9637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        46581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data        53006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        97980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data        44975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         3212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst         4819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      5250780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         6425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst         8031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     10242957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         1606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        12850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     10148189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         1606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        22487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           27023288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16190                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      634                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  129520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4138176                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  6464                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                162304                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4144640                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             162304                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  202                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           22                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           14154                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           15712                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           17944                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           18472                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           15160                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           16619                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           16062                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           15195                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             600                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             608                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             537                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             704                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             520                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             592                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             904                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             607                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                159378469000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              129520                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5072                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16143                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16135                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16135                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16135                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16136                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16136                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16136                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16138                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                    22                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    21                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   21                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   21                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   20                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   20                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   20                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  210                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  210                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  210                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  210                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  210                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  211                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  211                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  211                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  211                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  210                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17176                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   250.377271                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   244.881161                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    31.776295                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          264      1.54%      1.54% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           61      0.36%      1.89% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           49      0.29%      2.18% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           12      0.07%      2.25% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           47      0.27%      2.52% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           62      0.36%      2.88% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          246      1.43%      4.31% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16435     95.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17176                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   614.179245                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   356.637011                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   560.395879                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           25     11.79%     11.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           26     12.26%     24.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           11      5.19%     29.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255           11      5.19%     34.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319           10      4.72%     39.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            8      3.77%     42.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            4      1.89%     44.81% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511           10      4.72%     49.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575           13      6.13%     55.66% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            8      3.77%     59.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703           11      5.19%     64.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767           10      4.72%     69.34% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            6      2.83%     72.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            7      3.30%     75.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            7      3.30%     78.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            1      0.47%     79.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            9      4.25%     83.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            2      0.94%     84.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            1      0.47%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            3      1.42%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            7      3.30%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            2      0.94%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            4      1.89%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            1      0.47%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            1      0.47%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            2      0.94%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            3      1.42%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            1      0.47%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            1      0.47%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            1      0.47%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2111            2      0.94%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            1      0.47%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2367            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2496-2559            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3136-3199            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          212                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.924528                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.914731                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.626403                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.47%      0.94% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.47%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.47%      1.89% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            208     98.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          212                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3787933780                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            5979873880                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                413817600                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29291.62                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46241.62                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      25.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   26.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 112993                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4221                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  9473280.37                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 144034190145                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1340407902                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          14520038.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          16939238.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          15008716.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3              15643152                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               9795264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1          11427264.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2              10124928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3              10552920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         77951577.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         92518233.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2             79889472                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3             82340544                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        10998374.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        11509724.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2            11280384                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        12016926.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      8261604095.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      8280231658.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      8268482125.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      8276653955.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       90337103856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      90320763888.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       90331070496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       90323902224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        126730846052.160004                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        126752262853.440018                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        126734728968.960007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        126739982568.960007                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.920981                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.934149                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.923369                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.926599                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data         7424                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data        11776                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data         6144                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       833280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data      1658368                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data      1644032                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4207872                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        46592                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       172288                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        172288                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data           29                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data           46                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         3255                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         6478                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         6422                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16437                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          673                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              673                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        53006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data        46581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        51400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data        73887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        49793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data        38550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        20881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      5228293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        54612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     10405187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        53006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     10315238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst         9637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         1606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            26401676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        53006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        51400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        49793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        20881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        54612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        53006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst         9637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         292335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1080996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1080996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1080996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        53006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data        46581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        51400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data        73887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        49793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data        38550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        20881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      5228293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        54612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     10405187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        53006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     10315238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst         9637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         1606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           27482671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16437                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      673                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  131496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4202368                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  5504                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                172288                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4207872                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             172288                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  172                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           15376                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           15018                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           18298                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           15376                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           15594                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           17549                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           16224                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           17889                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             575                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             688                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             960                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             632                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             496                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             721                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             552                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             760                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                159407628000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              131496                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5384                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16385                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16376                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16377                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16377                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16379                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16379                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16379                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16380                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    26                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    26                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   24                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   24                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   22                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   23                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   23                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   22                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  223                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  223                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  223                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  223                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  223                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  224                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  224                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  224                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  225                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  224                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  224                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  224                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17479                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   250.280680                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   244.594959                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    32.165860                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          284      1.62%      1.62% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           58      0.33%      1.96% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           48      0.27%      2.23% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            6      0.03%      2.27% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           46      0.26%      2.53% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           59      0.34%      2.87% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          268      1.53%      4.40% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        16710     95.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17479                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   587.324444                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   326.310442                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   554.445240                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           29     12.89%     12.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           32     14.22%     27.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           13      5.78%     32.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           10      4.44%     37.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            7      3.11%     40.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           10      4.44%     44.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447            8      3.56%     48.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           14      6.22%     54.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            5      2.22%     56.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           11      4.89%     61.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703            5      2.22%     64.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           11      4.89%     68.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831           11      4.89%     73.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            6      2.67%     76.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            6      2.67%     79.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            9      4.00%     83.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            2      0.89%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            3      1.33%     85.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            4      1.78%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            3      1.33%     88.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            2      0.89%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            5      2.22%     91.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            2      0.89%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            4      1.78%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            2      0.89%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            2      0.89%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            1      0.44%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            1      0.44%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2112-2175            2      0.89%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2176-2239            1      0.44%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2304-2367            1      0.44%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2432-2495            2      0.89%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2688-2751            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          225                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.928889                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.917729                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.657587                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.44%      0.89% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.44%      1.33% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            222     98.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          225                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3860707352                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6086649152                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                420236800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29398.34                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46348.34                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      26.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   26.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.53                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 114754                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4475                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.12                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  9316635.18                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 144013880254                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1361108701                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0              14805504                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          16158441.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          15647385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          16091308.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               9987840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1              10900536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2              10555776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3              10855248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         79893465.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         86811878.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         83881075.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         86457446.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        11005009.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        11887534.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        11347153.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        11376599.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      8263425067.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      8274738810.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      8273241506.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      8279095233.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       90335506512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       90325582176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       90326895600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       90321760752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        126733496245.440002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        126744952223.040009                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        126740441344.320007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        126744509434.560013                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.922611                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.929654                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.926881                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.929382                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data         7168                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data         8704                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data         4352                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       881664                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst        20736                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data      1687552                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst        17408                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data      1714176                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4375296                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst        20736                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        71168                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       162816                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        162816                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         3444                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         6592                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         6696                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             17091                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          636                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              636                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        32125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data        44975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        61037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data        54612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        54612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data        27306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        49793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      5531871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       130105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     10588297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       109224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     10755346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         9637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         3212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            27452153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        32125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        61037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        54612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        49793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       130105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       109224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         9637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         446533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1021565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1021565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1021565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        32125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data        44975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        61037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data        54612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        54612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data        27306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        49793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      5531871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       130105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     10588297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       109224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     10755346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         9637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         3212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           28473718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     17091                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      636                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  136728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4368480                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  6816                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                162816                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4375296                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             162816                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  213                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          371                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           22336                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           17568                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           14939                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           14984                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           16234                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           17946                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           16682                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           15826                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             656                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             584                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             656                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             632                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             528                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             720                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             792                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             520                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                159383396000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              136728                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5088                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 17055                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 17046                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 17046                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 17047                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 17047                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 17048                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 17048                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 17049                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    18                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    16                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   16                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   15                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   15                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   15                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   15                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   14                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  212                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        18066                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   250.818997                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   245.570642                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    30.770443                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          272      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           59      0.33%      1.83% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           34      0.19%      2.02% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            4      0.02%      2.04% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           35      0.19%      2.24% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           60      0.33%      2.57% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          256      1.42%      3.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17346     96.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        18066                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   643.561321                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   373.358583                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   593.554871                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           26     12.26%     12.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           22     10.38%     22.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            7      3.30%     25.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255           12      5.66%     31.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319           12      5.66%     37.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            6      2.83%     40.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            6      2.83%     42.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511           13      6.13%     49.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            9      4.25%     53.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639           12      5.66%     58.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            5      2.36%     61.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            8      3.77%     65.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831           10      4.72%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            7      3.30%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            9      4.25%     77.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            6      2.83%     80.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            7      3.30%     83.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            5      2.36%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            3      1.42%     87.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            1      0.47%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            4      1.89%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            4      1.89%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            2      0.94%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            2      0.94%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            3      1.42%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            2      0.94%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.47%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            1      0.47%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2239            1      0.47%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2240-2303            1      0.47%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2368-2431            1      0.47%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2688-2751            1      0.47%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2752-2815            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3008-3071            2      0.94%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          212                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            212    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          212                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3967190366                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6281119616                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                436848000                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29060.47                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46010.47                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      27.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   27.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.77                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 119299                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4238                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  8990996.56                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 143967696078                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   14004261000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1407292877                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          17452713.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          15107299.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          16120339.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          15673996.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0              11773656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1              10191432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2              10874832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3              10573728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         96692044.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         80630284.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         86962636.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         83040422.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        11287019.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        11420144.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        11549122.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        11685150.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      28018872846.720001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      8281977609.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      8268645847.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      8275776629.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      8276538003.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       90319232352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       90330926880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      90324671808.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       90324003936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        126757288242.240005                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        126735794735.039993                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        126744828215.040009                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        126740388084.479996                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.937239                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.924024                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.929578                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.926848                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              268867                       # Transaction distribution
system.membus.trans_dist::ReadResp             268867                       # Transaction distribution
system.membus.trans_dist::WriteReq                102                       # Transaction distribution
system.membus.trans_dist::WriteResp               102                       # Transaction distribution
system.membus.trans_dist::Writeback             10460                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           304643                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21983                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          263081                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17261                       # Transaction distribution
system.membus.trans_dist::ReadExResp              938                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1155622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1156304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1156304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     71686401                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71687765                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71687765                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    134433500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4432585500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       102000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        51000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    172590000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    152322997                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     10991999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    131540500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      8630500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     15477000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          204                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          891                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           27                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp           14                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           59                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            2                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp          278                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           46                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           59                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       134498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      7585476                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        91497                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        13500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq        15999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp      2852500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq         5500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       540500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                           341                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         1242                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime              169497                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           11069973                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            79868                       # Total snoops (count)
system.membus.snoop_fanout::samples            622974                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  622974    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              622974                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              221000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 341                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           438914000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              543107                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4579654000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.respLayer3.succeeded             532988                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             268627                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            268627                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10460                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          249176                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         13905                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         263081                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq              938                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp             938                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         8786                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8775                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8782                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8399                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8904                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8481                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8555                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8468                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8394                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        91598                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        56613                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         8788                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         8750                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         8441                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         8358                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8878                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       268971                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         8828                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8523                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8406                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8461                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8898                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8368                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8820                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8483                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8453                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        90965                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        57258                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         8630                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         8880                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         8668                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         8451                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8848                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       268941                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         9119                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8299                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8680                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8600                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8815                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8230                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         9015                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8652                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8122                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        90936                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        56878                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         8761                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         8954                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8525                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         8360                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8957                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       268903                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         8973                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8573                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8707                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8269                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8943                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8299                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8598                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8773                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8089                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        90834                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        57441                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         8815                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         8960                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         8484                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         8380                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8801                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       268939                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1075754                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1146112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1140992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1138432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1094144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1135360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1105920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1114624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1103360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1091072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1085952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1105152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1142528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1140480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1101824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1089536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1159936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     17895425                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1151488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1108480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1096192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1102080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1137152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1086464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1150720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1106176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1102080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1061120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1145088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1125632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1154816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1131264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1104384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1151232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     17914368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1189376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1078016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1129216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1122560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1125888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1072896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1178368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1125632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1061376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1057792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1136896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1141248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1164288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1111552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1091840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1168896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     17955840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1172224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1116928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1132800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1079040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1139712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1080064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1121280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1142784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1052416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1078528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1146624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1150976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1161728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1106432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1094400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1144832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17920768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               71686401                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    376018200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2648062780                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     98324000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    348840000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     19467000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    368059121                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1283200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp      9202771                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          149                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           16                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           75                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       111600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        25400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq         7400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        13798                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        62000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp        22040                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          240                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           9                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             181000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             61238                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           31665400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              18237                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           28843200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17368                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           30040200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              17623                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           29219400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              17187                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           30423600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              18098                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           28462800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              16982                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           30527000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17841                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           30138800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              17538                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           28649600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              16846                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy          260492200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded             182481                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy         165606600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded            114433                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          30252800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             17828                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          30135200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             18074                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          29641800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             17391                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          29329000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             17111                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          30504800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             18068                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         755757288                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            133194                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         756195556                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            133165                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         757082267                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            133126                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         756291061                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            133162                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       268627                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       268627                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10460                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       249176                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        13905                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       263081                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq          938                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp          938                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       268971                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       268941                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       268903                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       268939                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1075754                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     17895425                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     17914368                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     17955840                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17920768                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     71686401                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    214901600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1074508000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     41840000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    199340800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     11124000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    210464800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       750400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      3752000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          269                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          158                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           18                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       877700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       244200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        73300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   445                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      1195200                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    116884100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       135777                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    116979200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       135776                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    117104800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       135777                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    116989600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       135777                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1288725600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.8                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       532647                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3360713                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3350861                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         9851                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               102                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              102                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            57411                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          303008                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22083                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         325091                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          584                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27176                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       227262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         1060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       210845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         3206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       218278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side           56                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       601438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       642842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         5295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       948138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1261730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         4812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       953979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side      1273437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6368242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       428800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       274380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side         2120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       457216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       453828                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         6408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       327424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       146632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side          112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       636928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     41050624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1285652                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       677632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     79973612                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      2517772                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       615936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     80349176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side      2546792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       101376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        54553                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           44                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              211907201                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1685386410                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  25679062532                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       102000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        53494                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1865960988                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    155084664                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     11043995                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    130783976                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       292499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     13612451                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    140932475                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       199852                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         3592                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           52                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback           87                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         2821                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq          842                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           49                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq           68                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          337                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           40                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    270813303                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     47907425                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      2099494                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      2161495                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     53250446                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      4007500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       732500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      2673500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      7277494                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       134500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       204138                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        3681                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          342283232                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          48774425                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         1116500                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3770735                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3770735    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3770735                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3731518507                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3771077                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          54533712                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              1675                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        6505101782                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            215776                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy            530996                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded               530                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          58203078                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1786                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        6595107867                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            208527                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           1607986                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              1604                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         41664235                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1279                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       6494755992                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            4.1                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           207940                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy            28000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded               28                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         80975157                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             2488                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      10484923623                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            6.6                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           387357                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        321461905                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           321429                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         86085315                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2647                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      14149913608                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            8.9                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           543027                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        632326887                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           632287                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         78269245                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             2406                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      14115024983                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            8.9                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           545422                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        636784365                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           636739                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         12873493                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              396                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          6950993                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              262                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy            11000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded               11                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        15937    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        15937                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        15937    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        15937                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        15937                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        15937    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        15937                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        15937                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        15937    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        15937                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        15937                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            15937    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        15937                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        15937                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           15937    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        15937                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    269992                       # number of replacements
system.l2.tags.tagsinuse                  8186.622112                       # Cycle average of tags in use
system.l2.tags.total_refs                      563635                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    269992                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.087599                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      308.689042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.271561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    13.490992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data    51.784234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     0.664245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    17.477190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data    26.629154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.012400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    14.857307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data    33.738310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     0.510708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.itb.walker     0.036183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     9.095012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1604.388863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.016143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    17.377522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  3005.849040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.787781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.000536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    15.465906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  3043.877220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     4.147158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     7.816342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data     8.639264                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.037682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.001647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.006321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.002133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.003251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.004118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.195848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.002121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.366925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.371567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.000954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.001055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999344                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          657                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          978                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001465                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.990967                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21514857                       # Number of tag accesses
system.l2.tags.data_accesses                 21514857                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker          518                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1021                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data          378                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         1571                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          861                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data          706                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker           28                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          384                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data          115                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       321336                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1992                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        94233                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       629352                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         1908                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data       183524                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       636611                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           22                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1659                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data       184000                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            9                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          268                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           92                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2060611                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57411                       # number of Writeback hits
system.l2.Writeback_hits::total                 57411                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  119                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                100                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          564                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1644                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker          518                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1021                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data           389                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         1571                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           861                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data           726                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker           28                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           384                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data           119                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       321336                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1992                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         94658                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       629352                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          1908                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data        184132                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       636611                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1659                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data        184564                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            9                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           268                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           104                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2062255                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker          518                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1021                       # number of overall hits
system.l2.overall_hits::system.cpu0.data          389                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         1571                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          861                       # number of overall hits
system.l2.overall_hits::system.cpu1.data          726                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker           28                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          384                       # number of overall hits
system.l2.overall_hits::system.cpu2.data          119                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       321336                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1992                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        94658                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       629352                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         1908                       # number of overall hits
system.l2.overall_hits::system.cpu4.data       184132                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       636611                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           22                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1659                       # number of overall hits
system.l2.overall_hits::system.cpu5.data       184564                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            9                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          268                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          104                       # number of overall hits
system.l2.overall_hits::total                 2062255                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          654                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data          505                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           31                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          925                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data          751                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          895                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data          359                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           77                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          496                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        53436                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           91                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          740                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data       104888                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           87                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          747                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data       105478                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          128                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           28                       # number of ReadReq misses
system.l2.ReadReq_misses::total                270331                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        10337                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data          468                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data         9703                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        50828                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        87072                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        89000                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             247422                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         2788                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         5509                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         5565                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            13905                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data           16                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         1065                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2692                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          654                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data          521                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           31                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          925                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data          774                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          895                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data          370                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           77                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          496                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        54086                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           91                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          740                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data       105953                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           87                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          747                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data       106401                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          128                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           32                       # number of demand (read+write) misses
system.l2.demand_misses::total                 273023                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           12                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          654                       # number of overall misses
system.l2.overall_misses::system.cpu0.data          521                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           31                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          925                       # number of overall misses
system.l2.overall_misses::system.cpu1.data          774                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          895                       # number of overall misses
system.l2.overall_misses::system.cpu2.data          370                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           77                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          496                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        54086                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           91                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          740                       # number of overall misses
system.l2.overall_misses::system.cpu4.data       105953                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           87                       # number of overall misses
system.l2.overall_misses::system.cpu5.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          747                       # number of overall misses
system.l2.overall_misses::system.cpu5.data       106401                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          128                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           32                       # number of overall misses
system.l2.overall_misses::total                273023                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1532500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     83194500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data     66544499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3978000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst    117847500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data     97244000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    117446000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data     46721999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      9832000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     59599500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   6919646998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker     11637000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     93248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data  13577940998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker     10839500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     94026500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data  13659952999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       298500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     17200000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      3695000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34992550493                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      1148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       392499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       186500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     82740500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data    150197000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data    178036955                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       196000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    412897954                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       784000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      1109000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      1438000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3526500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data      1972000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data      3198500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data      1616500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     60560000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     92932999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     82273000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       462500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     243015499                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1532500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     83194500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data     68516499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst    117847500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    100442500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    117446000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data     48338499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      9832000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     59599500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   6980206998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker     11637000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     93248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data  13670873997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker     10839500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     94026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data  13742225999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       298500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     17200000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      4157500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35235565992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1532500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     83194500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data     68516499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3978000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst    117847500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    100442500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    117446000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data     48338499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      9832000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     59599500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   6980206998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker     11637000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     93248500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data  13670873997                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker     10839500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     94026500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data  13742225999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       298500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     17200000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      4157500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35235565992                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker          530                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         1675                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data          883                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         1602                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1786                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         1457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1279                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data          474                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       321413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         2488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       147669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       629443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2648                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       288412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       636698                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         2406                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       289478                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          396                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          120                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2330942                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57411                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57411                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        10341                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data          476                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data         9710                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        50856                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        87112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        89031                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           247541                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         2808                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         5544                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         5601                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          14005                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data           27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         1075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         1673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data         1487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4336                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker          530                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         1675                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data          910                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         1602                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1786                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         1500                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1279                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data          489                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       321413                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         2488                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       148744                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       629443                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2648                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       290085                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       636698                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         2406                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       290965                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          396                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          136                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2335278                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker          530                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         1675                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data          910                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         1602                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1786                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         1500                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1279                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data          489                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       321413                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         2488                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       148744                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       629443                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2648                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       290085                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       636698                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         2406                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       290965                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          396                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          136                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2335278                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.022642                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.390448                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.571914                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.019351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.517917                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.515443                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.699765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.757384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000240                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.199357                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.361863                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000145                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.279456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.363674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000137                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.itb.walker     0.043478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.310474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.364373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.181818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.323232                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.233333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.115975                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.999613                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.983193                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.999279                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.999449                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.999541                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.999652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999519                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.913043                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.992877                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.993687                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.993573                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.992860                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.592593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.534884                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.733333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.604651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.636581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.620713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.620849                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.022642                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.390448                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.572527                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.019351                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.517917                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.516000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.699765                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.756646                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000240                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.199357                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.363618                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000145                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.279456                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.365248                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000137                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.itb.walker     0.043478                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.310474                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.365683                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.181818                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.323232                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.116912                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.022642                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.390448                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.572527                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.019351                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.517917                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.516000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.699765                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.756646                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000240                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.199357                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.363618                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000145                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.279456                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.365248                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000137                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.itb.walker     0.043478                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.310474                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.365683                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.181818                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.323232                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.116912                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 127708.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 127208.715596                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 131771.285149                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 128322.580645                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 127402.702703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129486.018642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 131224.581006                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 130144.844011                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 127688.311688                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 120160.282258                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 129494.105060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 127879.120879                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 126011.486486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 129451.805717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 124591.954023                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 125872.155288                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129505.233309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       149250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst       134375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 131964.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129443.350903                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   111.105737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   838.673077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data    19.220860                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data  1627.852758                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data  1724.974734                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  2000.415225                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data        14000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1668.800487                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  3611.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data        65250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   281.205165                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   201.306952                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   258.400719                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   253.613808                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data       123250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 139065.217391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 146954.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 93169.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 87261.031925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 89136.511376                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       115625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90273.216568                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 127708.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 127208.715596                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 131509.595010                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 128322.580645                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 127402.702703                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 129770.671835                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 131224.581006                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 130644.591892                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 127688.311688                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 120160.282258                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 129057.556447                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 127879.120879                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 126011.486486                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 129027.719810                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 124591.954023                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 125872.155288                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 129155.045526                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       149250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst       134375                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 129921.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129057.134351                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 127708.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 127208.715596                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 131509.595010                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 128322.580645                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 127402.702703                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 129770.671835                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 131224.581006                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 130644.591892                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 127688.311688                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 120160.282258                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 129057.556447                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 127879.120879                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 126011.486486                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 129027.719810                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 124591.954023                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 125872.155288                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 129155.045526                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       149250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst       134375                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 129921.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129057.134351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10460                       # number of writebacks
system.l2.writebacks::total                     10460                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          164                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          286                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          159                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           60                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          206                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          182                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           51                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst           95                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          101                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           58                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          137                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          161                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1703                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          164                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          182                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst           95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          137                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1703                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          164                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          182                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst           95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          137                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1703                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          490                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data          495                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          639                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data          728                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          736                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data          356                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          290                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        53254                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          645                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data       104787                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          610                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data       105317                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          127                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           268628                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        10337                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data          468                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data         9702                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        50828                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        87072                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        89000                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        247421                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         2788                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         5509                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         5565                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        13905                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data           16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data           23                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data           11                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         1065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2692                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data          511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data          751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data          367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        53904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data       105852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data       106240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            271320                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data          751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data          367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        53904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data       105852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data       106240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           271320                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1366000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     58941500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data     59862499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      3147500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     77044500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data     86835000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     90671000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data     42501499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2011500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     34352000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   6314636999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      4716000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     76403000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data  12414649000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      3429000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     72575000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data  12484646500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       276500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     15744000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      3387000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31847308997                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data    561181547                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data     25568290                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data    526936913                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   2766898894                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   4742943908                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   4847079617                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       773500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  13471382669                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data      1166000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data       984500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data       108500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    151479500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    299111998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    302336998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       109000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    755296496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data      1796000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data      2945500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data      1495500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     53410000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     81217999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     72120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       418500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    213403499                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1366000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     58941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data     61658499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      3147500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     77044500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data     89780500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     90671000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data     43996999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2011500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     34352000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   6368046999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      4716000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     76403000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data  12495866999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      3429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     72575000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data  12556766500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       276500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     15744000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      3805500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32060712496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1366000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     58941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data     61658499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      3147500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     77044500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data     89780500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     90671000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data     43996999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2011500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     34352000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   6368046999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      4716000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     76403000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data  12495866999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      3429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     72575000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data  12556766500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       276500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     15744000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      3805500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32060712496                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       714000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       672500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       709000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       957500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       856000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       953000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        97000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      4959000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       350500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       323500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       352500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       354500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       369500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       335000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        82500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2168000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      1064500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       996000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      1061500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      1312000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      1225500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      1288000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       179500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      7127000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.020755                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.292537                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.560589                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.016230                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.357783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.499657                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.575450                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.751055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.116559                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.360631                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000064                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.243580                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.363324                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.itb.walker     0.043478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.253533                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.363817                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.181818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.320707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.233333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.115244                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.999613                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.983193                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.999176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.999449                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.999541                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.999652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999515                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.913043                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.992877                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.993687                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.993573                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.992860                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.592593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.534884                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.733333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.604651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.636581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.620713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.620849                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.020755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.292537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.561538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.016230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.357783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.500667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.575450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.750511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.116559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.362394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.243580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.364900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.itb.walker     0.043478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.253533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.365130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.181818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.320707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.116183                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.020755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.292537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.561538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.016230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.357783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.500667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.575450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.750511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.116559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.362394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.243580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.364900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.itb.walker     0.043478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.253533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.365130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.181818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.320707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.116183                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 124181.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 120288.775510                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 120934.341414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 121057.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 120570.422535                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 119278.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 123194.293478                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 119386.233146                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 118323.529412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 118455.172414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118575.825271                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       117900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 118454.263566                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 118475.087559                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 118241.379310                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 118975.409836                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118543.506746                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       138250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 123968.503937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 120964.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118555.433525                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54288.627938                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54633.098291                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54312.194702                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54436.509286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54471.516768                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54461.568730                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data        55250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54447.208074                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 55523.809524                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54694.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54332.675753                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54295.153022                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54328.301527                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54318.338439                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data       112250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 128065.217391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 135954.545455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 82169.230769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 76261.031925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 78136.511376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       104625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79273.216568                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 124181.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 120288.775510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 120662.424658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 121057.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 120570.422535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 119547.936085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 123194.293478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 119882.831063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 118323.529412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 118455.172414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 118136.817286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       117900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 118454.263566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 118050.362761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 118241.379310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 118975.409836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 118192.455761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       138250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 123968.503937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 118921.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118165.680731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 124181.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 120288.775510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 120662.424658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 121057.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 120570.422535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 119547.936085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 123194.293478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 119882.831063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 118323.529412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 118455.172414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 118136.817286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       117900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 118454.263566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 118050.362761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 118241.379310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 118975.409836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 118192.455761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       138250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 123968.503937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 118921.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118165.680731                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                        341                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        67322                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67322    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67322                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2583                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.901278                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.451009                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     5.017391                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2582     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2583                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     108129760.933676                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    48913035.569199                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07         1708     10.72%     10.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08        11619     72.91%     83.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08         2425     15.22%     98.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08          119      0.75%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08           18      0.11%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08            9      0.06%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08            4      0.03%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            6      0.04%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08            5      0.03%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            2      0.01%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            2      0.01%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            5      0.03%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            4      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            5      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            2      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        108134915.537009      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17234432                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        15937                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    4147530.902930                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   12095780.751226                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-8.38861e+06        13829     86.77%     86.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     86.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     86.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-3.35544e+07         1784     11.19%     97.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     97.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     97.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.87203e+07          228      1.43%     99.40% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.40% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.40% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-8.38861e+07           59      0.37%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.09052e+08           22      0.14%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+08-1.34218e+08           13      0.08%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.59384e+08            2      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          15937                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       4147303.620192      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 660993                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67322                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99836.866106                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98560.543154                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      19402.856166                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           83      0.12%      0.12% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        60610     90.03%     90.15% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         2500      3.71%     93.87% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839         2323      3.45%     97.32% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607         1186      1.76%     99.08% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          589      0.87%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           18      0.03%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            4      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            3      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            6      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67322                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67322                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           2367403.850153                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          1721794.243300                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               5      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              4      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67299     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             37000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          19688000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67322                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2583                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         61755900.503291                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        81714423.083441                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2583    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          172000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       907811000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2583                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 69905                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             2279938.502253                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1670592.120622                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 4      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               69880     99.96%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               37000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            19688000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   69905                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        15937                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.041037                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.198381                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            15283     95.90%     95.90% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              654      4.10%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        15937                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        15937                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           15937    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        15937                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             15937                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             4.223819                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            1.909811                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                  5036     31.60%     31.60% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                 10722     67.28%     98.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                  121      0.76%     99.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                  20      0.13%     99.76% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                   6      0.04%     99.80% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                   8      0.05%     99.85% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                   4      0.03%     99.87% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                   5      0.03%     99.91% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                   3      0.02%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                   7      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                   3      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               15937                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            15937                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.162013                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.472491                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                  13829     86.77%     86.77% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1784     11.19%     97.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    228      1.43%     99.40% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     59      0.37%     99.77% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     22      0.14%     99.91% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     13      0.08%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              15937                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67366                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67366    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67366                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2612                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2612    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2612                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     108205258.204179                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    49628269.519520                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07         1761     11.05%     11.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08        11592     72.74%     83.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08         2386     14.97%     98.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08          132      0.83%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08           18      0.11%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08            8      0.05%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08            8      0.05%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            2      0.01%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08            6      0.04%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08            4      0.03%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            4      0.03%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            4      0.03%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            5      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            3      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            2      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        108205589.852739      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17245696                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        15937                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    4195720.650060                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   12305141.620496                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07        13819     86.71%     86.71% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1785     11.20%     97.91% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.91% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          232      1.46%     99.37% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           64      0.40%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           21      0.13%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           12      0.08%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          15937                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       4195484.379292      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 668672                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67366                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99697.785233                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98449.596613                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      19216.838364                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           77      0.11%      0.11% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        60870     90.36%     90.47% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         2403      3.57%     94.04% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839         2230      3.31%     97.35% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607         1181      1.75%     99.10% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          576      0.86%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           17      0.03%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            7      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            1      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67366                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67366                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           2366019.416323                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          1717407.016685                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               5      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               3      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               5      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67333     99.95%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          20965000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67366                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2612                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         61003712.863706                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        80290330.667205                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2612    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          284000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       760427000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2612                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 69978                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             2277551.201806                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1663712.232131                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 5      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 5      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               69945     99.95%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            20965000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   69978                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        15937                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.044362                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.205905                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            15230     95.56%     95.56% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              707      4.44%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        15937                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        15937                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           15937    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        15937                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             15937                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             4.226768                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            1.940998                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                  5027     31.54%     31.54% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                 10720     67.26%     98.81% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                  131      0.82%     99.63% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                  21      0.13%     99.76% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                   7      0.04%     99.81% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                   7      0.04%     99.85% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                   4      0.03%     99.87% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                   4      0.03%     99.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                   3      0.02%     99.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                   7      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                   3      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   3      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               15937                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            15937                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.163895                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.480670                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                  13819     86.71%     86.71% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1785     11.20%     97.91% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    232      1.46%     99.37% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     64      0.40%     99.77% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     21      0.13%     99.90% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     12      0.08%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              15937                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67489                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67489    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67489                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2651                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2651    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2651                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     108396410.867792                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    48969319.109264                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07         1684     10.57%     10.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08        11641     73.04%     83.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08         2410     15.12%     98.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08          136      0.85%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08           20      0.13%     99.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08            9      0.06%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08            4      0.03%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            3      0.02%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08            5      0.03%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08            5      0.03%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.01%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.02%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.02%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            2      0.01%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            7      0.04%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            3      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        108403156.689896      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17277184                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        15937                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    4258367.321328                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   12278578.219903                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-8.38861e+06        13771     86.41%     86.41% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     86.41% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     86.41% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+07-3.35544e+07         1847     11.59%     98.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     98.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     98.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-5.87203e+07          212      1.33%     99.33% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.33% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.33% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.54975e+07-8.38861e+07           65      0.41%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.09052e+08           26      0.16%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.25829e+08-1.34218e+08           15      0.09%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.59384e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          15937                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       4258127.522780      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 678656                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67489                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99973.062277                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98671.821729                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      19675.222184                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           57      0.08%      0.08% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        60694     89.93%     90.02% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         2528      3.75%     93.76% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839         2325      3.45%     97.21% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607         1230      1.82%     99.03% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          628      0.93%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           12      0.02%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            6      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            5      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            3      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67489                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67489                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           2361707.567159                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          1706675.601374                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               4      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               4      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               4      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              6      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67454     99.95%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              9000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          16672000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67489                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2651                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         60111059.600151                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        79799158.082821                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2651    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          297000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       674589000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2651                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70140                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             2272444.853151                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1649680.117320                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 4      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 3      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 4      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                7      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70102     99.95%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                9000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            16672000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70140                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        15937                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.044299                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.205766                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            15231     95.57%     95.57% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              706      4.43%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        15937                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        15937                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           15937    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        15937                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             15937                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             4.234235                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            1.916895                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                  5138     32.24%     32.24% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                 10593     66.47%     98.71% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                  149      0.93%     99.64% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                  20      0.13%     99.77% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                   5      0.03%     99.80% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                   7      0.04%     99.84% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                   5      0.03%     99.87% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                   4      0.03%     99.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                   3      0.02%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                   8      0.05%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                   5      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               15937                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            15937                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.166342                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.479632                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  13771     86.41%     86.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1847     11.59%     98.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    212      1.33%     99.33% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     65      0.41%     99.74% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     26      0.16%     99.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     15      0.09%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              15937                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67388                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67388    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67388                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2615                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2615    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2615                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     108234172.052457                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    48730938.806436                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07         1730     10.86%     10.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08        11592     72.74%     83.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08         2439     15.30%     98.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08          109      0.68%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08           19      0.12%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08            9      0.06%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08            5      0.03%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            2      0.01%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08            9      0.06%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            2      0.01%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            3      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.02%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            4      0.03%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.01%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            5      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            2      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        108240927.010605      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17251328                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        15937                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    4200539.624773                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   12391757.130815                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07        13835     86.81%     86.81% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1762     11.06%     97.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          228      1.43%     99.30% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           70      0.44%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           28      0.18%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           11      0.07%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          15937                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       4200303.082637      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 669440                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67388                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99864.291862                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98591.194083                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      19414.434552                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           63      0.09%      0.09% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        60704     90.08%     90.17% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         2457      3.65%     93.82% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         2298      3.41%     97.23% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         1247      1.85%     99.08% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          590      0.88%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           16      0.02%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            7      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67388                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67388                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           2365095.655013                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          1707782.050986                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               7      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               4      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               5      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               8      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67348     99.94%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             43000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          17554000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67388                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2615                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         60963692.925430                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        84789894.100644                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2615    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          305000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       811532000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2615                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70003                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             2276746.225162                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1652763.474438                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 3      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 7      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 6      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 8      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                4      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               69960     99.94%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               35000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            17300000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70003                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        15937                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.042103                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.200831                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            15266     95.79%     95.79% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              671      4.21%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        15937                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        15937                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           15937    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        15937                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             15937                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             4.227897                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            1.908063                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                  5126     32.16%     32.16% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                 10632     66.71%     98.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                  121      0.76%     99.64% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                  18      0.11%     99.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                   7      0.04%     99.79% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                  10      0.06%     99.86% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                   4      0.03%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                   3      0.02%     99.90% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                   5      0.03%     99.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                   5      0.03%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                   4      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               15937                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            15937                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.164084                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.484053                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                  13835     86.81%     86.81% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1762     11.06%     97.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    228      1.43%     99.30% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     70      0.44%     99.74% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     28      0.18%     99.91% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     11      0.07%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              15937                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       285888                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       285888    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         285888                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10461                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.975624                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.864335                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.493180                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10460     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10461                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      432965602.058104                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     410741693.335735                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     179441901.203623                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08         1353      8.49%      8.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08        11330     71.09%     79.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08         3173     19.91%     99.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09           13      0.08%     99.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09           19      0.12%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09           11      0.07%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09            4      0.03%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09            4      0.03%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09            6      0.04%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            4      0.03%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            1      0.01%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            3      0.02%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            3      0.02%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            3      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            5      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            2      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            15937                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         432984589.090249      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69008640                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         15937                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     16802158.499090                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    33839342.187429                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-3.35544e+07        14071     88.29%     88.29% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-6.71089e+07         1197      7.51%     95.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.00663e+08          255      1.60%     97.40% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.34218e+08          161      1.01%     98.41% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.67772e+08           53      0.33%     98.75% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-2.01327e+08           57      0.36%     99.10% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.34881e+08           62      0.39%     99.49% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.68435e+08           26      0.16%     99.65% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.0199e+08           23      0.14%     99.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.35544e+08           22      0.14%     99.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-3.69099e+08            5      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.69099e+08-4.02653e+08            3      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           15937                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        16801218.604901      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2677761                       # Number of bytes written
system.Hmon.readLatencyHist::samples           269565                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108580.244097                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107371.264086                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       19521.481683                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          279      0.10%      0.10% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          114      0.04%      0.15% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       249690     92.63%     92.77% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         9532      3.54%     96.31% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         7410      2.75%     99.06% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375           66      0.02%     99.08% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143         2409      0.89%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           28      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           19      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           10      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            5      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             269565                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               285888                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            557487.222269                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           798623.226688                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                   466      0.16%      0.16% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               175      0.06%      0.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              246      0.09%      0.31% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              193      0.07%      0.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000              170      0.06%      0.44% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              164      0.06%      0.49% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              151      0.05%      0.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              155      0.05%      0.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              149      0.05%      0.65% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              169      0.06%      0.71% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              126      0.04%      0.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              152      0.05%      0.81% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              157      0.05%      0.87% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              108      0.04%      0.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              109      0.04%      0.94% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              118      0.04%      0.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000               80      0.03%      1.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000               93      0.03%      1.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000               84      0.03%      1.07% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              97      0.03%      1.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             282726     98.89%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            9318500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 285888                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10461                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          15235539.145397                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         20302324.957628                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000              3      0.03%      0.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              0      0.00%      0.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              0      0.00%      0.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              1      0.01%      0.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              0      0.00%      0.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              0      0.00%      0.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              0      0.00%      0.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              0      0.00%      0.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              0      0.00%      0.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              0      0.00%      0.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              1      0.01%      0.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              0      0.00%      0.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              0      0.00%      0.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              0      0.00%      0.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              0      0.00%      0.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              0      0.00%      0.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             1      0.01%      0.06% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            10455     99.94%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        194182000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10461                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 296349                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              537808.377960                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             789168.775342                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     474      0.16%      0.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 175      0.06%      0.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                250      0.08%      0.30% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000                226      0.08%      0.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                179      0.06%      0.44% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                169      0.06%      0.50% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                159      0.05%      0.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                432      0.15%      0.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                407      0.14%      0.83% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                187      0.06%      0.90% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                205      0.07%      0.97% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                191      0.06%      1.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                176      0.06%      1.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                337      0.11%      1.20% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               3745      1.26%      2.47% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                142      0.05%      2.52% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                 90      0.03%      2.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                101      0.03%      2.58% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                 90      0.03%      2.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               150      0.05%      2.66% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               288464     97.34%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              9318500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   296349                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        15937                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.187614                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.395843                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             12970     81.38%     81.38% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2953     18.53%     99.91% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 7      0.04%     99.96% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 5      0.03%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 2      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         15937                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        15937                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            15937    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        15937                       # Outstanding write transactions
system.Hmon.readTransHist::samples              15937                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             17.936939                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            17.094766                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             7.036924                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                  5253     32.96%     32.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                10596     66.49%     99.45% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                   32      0.20%     99.65% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                   19      0.12%     99.77% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                    7      0.04%     99.81% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                    6      0.04%     99.85% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                   4      0.03%     99.87% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                  4      0.03%     99.90% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                  3      0.02%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                  8      0.05%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                  4      0.03%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                15937                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             15937                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.656334                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.321849                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0                    9652     60.56%     60.56% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::1                    4419     27.73%     88.29% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2                    1197      7.51%     95.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::3                     255      1.60%     97.40% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4                      96      0.60%     98.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::5                      65      0.41%     98.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6                      53      0.33%     98.75% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::7                      57      0.36%     99.10% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8                      32      0.20%     99.30% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::9                      30      0.19%     99.49% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10                     26      0.16%     99.65% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::11                     23      0.14%     99.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12                     16      0.10%     99.90% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::13                      6      0.04%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14                      5      0.03%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::15                      3      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16                      2      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               15937                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    30851010                       # DTB read hits
system.cpu0.dtb.read_misses                       273                       # DTB read misses
system.cpu0.dtb.write_hits                     204130                       # DTB write hits
system.cpu0.dtb.write_misses                        7                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                30851283                       # DTB read accesses
system.cpu0.dtb.write_accesses                 204137                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         31055140                       # DTB hits
system.cpu0.dtb.misses                            280                       # DTB misses
system.cpu0.dtb.accesses                     31055420                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   118290160                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               118290160                       # ITB inst accesses
system.cpu0.itb.hits                        118290160                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    118290160                       # DTB accesses
system.cpu0.numCycles                       318745793                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  118188835                       # Number of instructions committed
system.cpu0.committedOps                    118260037                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             87556458                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                      53193                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     20453853                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    87556458                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads          103669220                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          56705699                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           447359496                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           87060319                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     31056349                       # number of memory refs
system.cpu0.num_load_insts                   30851733                       # Number of load instructions
system.cpu0.num_store_insts                    204616                       # Number of store instructions
system.cpu0.num_idle_cycles              25684.068407                       # Number of idle cycles
system.cpu0.num_busy_cycles              318720108.931593                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999919                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000081                       # Percentage of idle cycles
system.cpu0.Branches                         25611236                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 87204759     73.74%     73.74% # Class of executed instruction
system.cpu0.op_class::IntMult                     452      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.74% # Class of executed instruction
system.cpu0.op_class::MemRead                30851733     26.09%     99.83% # Class of executed instruction
system.cpu0.op_class::MemWrite                 204616      0.17%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 118261562                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             1675                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          118469460                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1675                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         70728.035821                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        236581995                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       236581995                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    118288485                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      118288485                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    118288485                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       118288485                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    118288485                       # number of overall hits
system.cpu0.icache.overall_hits::total      118288485                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         1675                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1675                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         1675                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1675                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         1675                       # number of overall misses
system.cpu0.icache.overall_misses::total         1675                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    101113712                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    101113712                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    101113712                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    101113712                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    101113712                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    101113712                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    118290160                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    118290160                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    118290160                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    118290160                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    118290160                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    118290160                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000014                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000014                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 60366.395224                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60366.395224                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 60366.395224                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60366.395224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 60366.395224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60366.395224                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         1675                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1675                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         1675                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1675                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         1675                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1675                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     97571288                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     97571288                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     97571288                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     97571288                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     97571288                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     97571288                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 58251.515224                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58251.515224                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 58251.515224                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58251.515224                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 58251.515224                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58251.515224                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               149                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements              943                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          245.607895                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            7675378                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              943                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          8139.319194                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   245.607895                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.959406                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.959406                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         62294815                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        62294815                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     30638569                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30638569                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       179436                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        179436                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          211                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          211                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        14166                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        14166                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data          132                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     30818005                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        30818005                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     30818216                       # number of overall hits
system.cpu0.dcache.overall_hits::total       30818216                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       190942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       190942                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        17479                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17479                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           46                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           46                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         7042                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7042                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          258                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          258                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       208421                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        208421                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       208467                       # number of overall misses
system.cpu0.dcache.overall_misses::total       208467                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   8269062812                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8269062812                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    733184980                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    733184980                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     37926988                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     37926988                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      2556499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2556499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      1819500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1819500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   9002247792                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9002247792                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   9002247792                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9002247792                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     30829511                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30829511                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       196915                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       196915                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          257                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          257                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        21208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     31026426                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     31026426                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     31026683                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     31026683                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.006193                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006193                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.088764                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.088764                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.178988                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.178988                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.332045                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.332045                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.661538                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.661538                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.006718                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006718                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.006719                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006719                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 43306.673293                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43306.673293                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 41946.620516                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41946.620516                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  5385.826186                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5385.826186                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data  9908.910853                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9908.910853                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 43192.613950                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43192.613950                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 43183.083135                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43183.083135                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          161                       # number of writebacks
system.cpu0.dcache.writebacks::total              161                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       190942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       190942                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        17479                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17479                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           46                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         7001                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7001                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          257                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          257                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       208421                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       208421                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       208467                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       208467                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   7781001188                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7781001188                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    698211014                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    698211014                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      3372003                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      3372003                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     20557009                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     20557009                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      2417501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2417501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      1443500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1443500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   8479212202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8479212202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   8482584205                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8482584205                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1173500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      1173500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       706500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       706500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1880000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1880000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.006193                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006193                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.088764                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.088764                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.178988                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.178988                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.330111                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.330111                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.658974                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.658974                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.006718                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006718                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.006719                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006719                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 40750.600643                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40750.600643                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 39945.707077                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39945.707077                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 73304.413043                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 73304.413043                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  2936.296101                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2936.296101                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data  9406.618677                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9406.618677                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 40683.099121                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40683.099121                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 40690.297289                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40690.297289                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             53289                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    30933743                       # DTB read hits
system.cpu1.dtb.read_misses                       825                       # DTB read misses
system.cpu1.dtb.write_hits                     193491                       # DTB write hits
system.cpu1.dtb.write_misses                       14                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                30934568                       # DTB read accesses
system.cpu1.dtb.write_accesses                 193505                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         31127234                       # DTB hits
system.cpu1.dtb.misses                            839                       # DTB misses
system.cpu1.dtb.accesses                     31128073                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   118515458                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               118515458                       # ITB inst accesses
system.cpu1.itb.hits                        118515458                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    118515458                       # DTB accesses
system.cpu1.numCycles                       318745584                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  118450859                       # Number of instructions committed
system.cpu1.committedOps                    118522825                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             87771991                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                      53606                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     20495126                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    87771991                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads          103835634                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          56856864                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           448375316                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           87251731                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     31128469                       # number of memory refs
system.cpu1.num_load_insts                   30934487                       # Number of load instructions
system.cpu1.num_store_insts                    193982                       # Number of store instructions
system.cpu1.num_idle_cycles              18828.303540                       # Number of idle cycles
system.cpu1.num_busy_cycles              318726755.696460                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999941                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000059                       # Percentage of idle cycles
system.cpu1.Branches                         25663158                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 87395455     73.74%     73.74% # Class of executed instruction
system.cpu1.op_class::IntMult                     455      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                20      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.74% # Class of executed instruction
system.cpu1.op_class::MemRead                30934487     26.10%     99.84% # Class of executed instruction
system.cpu1.op_class::MemWrite                 193982      0.16%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 118524399                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1786                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          118651079                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1786                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         66433.974804                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        237032702                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       237032702                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    118513672                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      118513672                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    118513672                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       118513672                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    118513672                       # number of overall hits
system.cpu1.icache.overall_hits::total      118513672                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1786                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1786                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1786                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1786                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1786                       # number of overall misses
system.cpu1.icache.overall_misses::total         1786                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    134697578                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    134697578                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    134697578                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    134697578                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    134697578                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    134697578                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    118515458                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    118515458                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    118515458                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    118515458                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    118515458                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    118515458                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 75418.576708                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75418.576708                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 75418.576708                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75418.576708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 75418.576708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75418.576708                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1786                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1786                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1786                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1786                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1786                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1786                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    130809422                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    130809422                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    130809422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    130809422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    130809422                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    130809422                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 73241.557671                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73241.557671                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 73241.557671                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73241.557671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 73241.557671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73241.557671                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               160                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             1510                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          242.129784                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           41117935                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1510                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         27230.420530                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   242.129784                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.945819                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.945819                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         62455223                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        62455223                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     30732550                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       30732550                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       185576                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        185576                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          138                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          138                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data          209                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          209                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data          182                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          182                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     30918126                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30918126                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     30918264                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30918264                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       193692                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       193692                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data         7627                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7627                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           48                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           48                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         7073                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7073                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data           85                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           85                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       201319                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        201319                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       201367                       # number of overall misses
system.cpu1.dcache.overall_misses::total       201367                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   8481950003                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8481950003                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data     67193490                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     67193490                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     78849870                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     78849870                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      2745000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2745000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data        54500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        54500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   8549143493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8549143493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   8549143493                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8549143493                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     30926242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     30926242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       193203                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       193203                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          186                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          186                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         7282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     31119445                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     31119445                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     31119631                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     31119631                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.006263                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006263                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.039477                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.039477                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.258065                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.258065                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.971299                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.971299                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.318352                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.318352                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.006469                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006469                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.006471                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006471                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 43790.915490                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43790.915490                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data  8809.950177                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  8809.950177                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 11148.009331                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11148.009331                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 32294.117647                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 32294.117647                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 42465.656461                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42465.656461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 42455.533891                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42455.533891                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          272                       # number of writebacks
system.cpu1.dcache.writebacks::total              272                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           45                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           45                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       193692                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       193692                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data         7627                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         7627                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           48                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           48                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         7028                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7028                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data           83                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           83                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       201319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       201319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       201367                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       201367                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   7968511993                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7968511993                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data     51934500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     51934500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      3102000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3102000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     61338130                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     61338130                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      2587000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2587000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data        46500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        46500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   8020446493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8020446493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   8023548493                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8023548493                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1115001                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1115001                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       984002                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       984002                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      2099003                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2099003                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.006263                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006263                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.039477                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039477                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.258065                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.258065                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.965119                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.965119                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.310861                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.310861                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.006469                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006469                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.006471                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006471                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 41140.119329                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41140.119329                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data  6809.295922                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  6809.295922                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data        64625                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        64625                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  8727.679283                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8727.679283                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 31168.674699                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 31168.674699                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 39839.491022                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39839.491022                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 39845.399162                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39845.399162                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             55992                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    30929183                       # DTB read hits
system.cpu2.dtb.read_misses                        14                       # DTB read misses
system.cpu2.dtb.write_hits                     200963                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                30929197                       # DTB read accesses
system.cpu2.dtb.write_accesses                 200963                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         31130146                       # DTB hits
system.cpu2.dtb.misses                             14                       # DTB misses
system.cpu2.dtb.accesses                     31130160                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   118591565                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               118591565                       # ITB inst accesses
system.cpu2.itb.hits                        118591565                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                    118591565                       # DTB accesses
system.cpu2.numCycles                       318747669                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  118492708                       # Number of instructions committed
system.cpu2.committedOps                    118561994                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             87775548                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      52894                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     20508891                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    87775548                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads          103914242                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          56843653                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           448499693                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           87291696                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     31131400                       # number of memory refs
system.cpu2.num_load_insts                   30929775                       # Number of load instructions
system.cpu2.num_store_insts                    201625                       # Number of store instructions
system.cpu2.num_idle_cycles              36769.886011                       # Number of idle cycles
system.cpu2.num_busy_cycles              318710899.113989                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999885                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000115                       # Percentage of idle cycles
system.cpu2.Branches                         25679843                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 87431673     73.74%     73.74% # Class of executed instruction
system.cpu2.op_class::IntMult                     433      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     73.74% # Class of executed instruction
system.cpu2.op_class::MemRead                30929775     26.09%     99.83% # Class of executed instruction
system.cpu2.op_class::MemWrite                 201625      0.17%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 118563508                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      65                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1279                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          118728955                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1279                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         92829.519156                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        237184409                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       237184409                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    118590286                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      118590286                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    118590286                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       118590286                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    118590286                       # number of overall hits
system.cpu2.icache.overall_hits::total      118590286                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1279                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1279                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1279                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1279                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1279                       # number of overall misses
system.cpu2.icache.overall_misses::total         1279                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    127295235                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    127295235                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    127295235                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    127295235                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    127295235                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    127295235                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    118591565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    118591565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    118591565                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    118591565                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    118591565                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    118591565                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 99527.157936                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 99527.157936                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 99527.157936                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 99527.157936                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 99527.157936                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 99527.157936                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1279                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1279                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1279                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1279                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1279                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1279                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    124543765                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    124543765                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    124543765                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    124543765                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    124543765                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    124543765                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 97375.891321                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 97375.891321                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 97375.891321                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 97375.891321                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 97375.891321                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 97375.891321                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               113                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements              472                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          228.764562                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6793932                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              472                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         14393.923729                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   228.764562                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.893612                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.893612                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         62444674                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        62444674                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     30724016                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       30724016                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       176990                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        176990                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           88                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           88                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        14147                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        14147                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data          116                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          116                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     30901006                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        30901006                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     30901094                       # number of overall hits
system.cpu2.dcache.overall_hits::total       30901094                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       183809                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       183809                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        16804                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16804                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           41                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         7048                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7048                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          227                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          227                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       200613                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        200613                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       200654                       # number of overall misses
system.cpu2.dcache.overall_misses::total       200654                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   7746492916                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7746492916                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    742683095                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    742683095                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     37744485                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     37744485                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data       943500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       943500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      1712000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1712000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   8489176011                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8489176011                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   8489176011                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8489176011                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     30907825                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     30907825                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       193794                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       193794                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          129                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          129                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        21195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data          343                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          343                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     31101619                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31101619                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     31101748                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31101748                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.005947                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005947                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.086711                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.086711                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.317829                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.317829                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.332531                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.332531                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.661808                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.661808                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.006450                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006450                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.006452                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006452                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 42144.252545                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42144.252545                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 44196.804035                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 44196.804035                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data  5355.346907                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5355.346907                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data  4156.387665                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4156.387665                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 42316.180960                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42316.180960                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 42307.534417                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42307.534417                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu2.dcache.writebacks::total               83                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           38                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       183809                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       183809                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        16804                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16804                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           41                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           41                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         7010                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7010                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          226                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          226                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       200613                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       200613                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       200654                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       200654                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   7279565084                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7279565084                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    705384905                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    705384905                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      2940002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      2940002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     20784513                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     20784513                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data       865500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       865500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      1338000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1338000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   7984949989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7984949989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   7987889991                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7987889991                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1241002                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1241002                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       969002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       969002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      2210004                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2210004                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.005947                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005947                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.086711                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.086711                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.317829                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.317829                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.330738                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.330738                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.658892                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.658892                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.006450                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006450                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.006452                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006452                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 39603.964354                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39603.964354                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 41977.202154                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 41977.202154                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 71707.365854                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 71707.365854                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  2964.980456                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2964.980456                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data  3829.646018                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3829.646018                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 39802.754502                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39802.754502                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 39809.273630                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39809.273630                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             48814                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    27863238                       # DTB read hits
system.cpu3.dtb.read_misses                    160768                       # DTB read misses
system.cpu3.dtb.write_hits                    1155982                       # DTB write hits
system.cpu3.dtb.write_misses                       61                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                    10                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                28024006                       # DTB read accesses
system.cpu3.dtb.write_accesses                1156043                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         29019220                       # DTB hits
system.cpu3.dtb.misses                         160829                       # DTB misses
system.cpu3.dtb.accesses                     29180049                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   105835940                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               105835940                       # ITB inst accesses
system.cpu3.itb.hits                        105835940                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                    105835940                       # DTB accesses
system.cpu3.numCycles                       318757950                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  104000489                       # Number of instructions committed
system.cpu3.committedOps                    104113429                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             78818888                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                      64872                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     16982237                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    78818888                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           97904745                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          52588644                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           395952353                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           73436701                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     29023578                       # number of memory refs
system.cpu3.num_load_insts                   27864063                       # Number of load instructions
system.cpu3.num_store_insts                   1159515                       # Number of store instructions
system.cpu3.num_idle_cycles              44186.124000                       # Number of idle cycles
system.cpu3.num_busy_cycles              318713763.876000                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999861                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000139                       # Percentage of idle cycles
system.cpu3.Branches                         21267349                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 75094070     72.12%     72.12% # Class of executed instruction
system.cpu3.op_class::IntMult                     586      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 8      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     72.12% # Class of executed instruction
system.cpu3.op_class::MemRead                27864063     26.76%     98.89% # Class of executed instruction
system.cpu3.op_class::MemWrite                1159515      1.11%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 104118242                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     109                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2488                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          100550640                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2488                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         40414.244373                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        211674368                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       211674368                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    105833452                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      105833452                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    105833452                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       105833452                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    105833452                       # number of overall hits
system.cpu3.icache.overall_hits::total      105833452                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         2488                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2488                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         2488                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2488                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         2488                       # number of overall misses
system.cpu3.icache.overall_misses::total         2488                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     90816657                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     90816657                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     90816657                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     90816657                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     90816657                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     90816657                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    105835940                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    105835940                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    105835940                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    105835940                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    105835940                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    105835940                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000024                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000024                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 36501.871785                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 36501.871785                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 36501.871785                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 36501.871785                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 36501.871785                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 36501.871785                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         2488                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2488                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         2488                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2488                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         2488                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2488                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     85610343                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     85610343                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     85610343                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     85610343                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     85610343                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     85610343                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 34409.301849                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 34409.301849                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 34409.301849                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 34409.301849                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 34409.301849                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 34409.301849                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               175                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements           154163                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          254.489838                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           33851726                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           154163                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           219.583986                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   254.489838                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.994101                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.994101                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         58350711                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        58350711                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     27531604                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       27531604                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1079895                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1079895                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          116                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          116                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        15015                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        15015                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         1105                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1105                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     28611499                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        28611499                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     28611615                       # number of overall hits
system.cpu3.dcache.overall_hits::total       28611615                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       310396                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       310396                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        66298                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        66298                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           59                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           59                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         6001                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         6001                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         4600                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4600                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       376694                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        376694                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       376753                       # number of overall misses
system.cpu3.dcache.overall_misses::total       376753                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  15009471702                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15009471702                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   3616302466                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3616302466                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     63987408                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     63987408                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    200668499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    200668499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      1430500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1430500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  18625774168                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18625774168                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  18625774168                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18625774168                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     27842000                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     27842000                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1146193                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1146193                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          175                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          175                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        21016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        21016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         5705                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5705                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     28988193                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     28988193                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     28988368                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     28988368                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.011148                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011148                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.057842                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.057842                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.337143                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.337143                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.285544                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.285544                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.806310                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.806310                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.012995                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012995                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.012997                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012997                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 48355.879915                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 48355.879915                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 54546.177351                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54546.177351                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 10662.790868                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10662.790868                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 43623.586739                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 43623.586739                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 49445.369897                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 49445.369897                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 49437.626689                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49437.626689                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11609                       # number of writebacks
system.cpu3.dcache.writebacks::total            11609                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           56                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       310396                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       310396                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        66298                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        66298                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           59                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           59                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         5945                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         5945                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         4595                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4595                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       376694                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       376694                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       376753                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       376753                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  14321723252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14321723252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   3483698482                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3483698482                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      3657002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3657002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     47084590                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     47084590                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    191723501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    191723501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      1184500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1184500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  17805421734                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  17805421734                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  17809078736                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  17809078736                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1557481                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1557481                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1073501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1073501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      2630982                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2630982                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.011148                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011148                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.057842                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.057842                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.337143                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.337143                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.282880                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.282880                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.805434                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.805434                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.012995                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012995                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.012997                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012997                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 46140.166922                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 46140.166922                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 52546.056925                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 52546.056925                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 61983.084746                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 61983.084746                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  7920.031960                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7920.031960                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 41724.374538                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 41724.374538                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 47267.601114                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47267.601114                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 47269.905577                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47269.905577                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             16645                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    25186983                       # DTB read hits
system.cpu4.dtb.read_misses                    316200                       # DTB read misses
system.cpu4.dtb.write_hits                    2071507                       # DTB write hits
system.cpu4.dtb.write_misses                       80                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                    16                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                25503183                       # DTB read accesses
system.cpu4.dtb.write_accesses                2071587                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         27258490                       # DTB hits
system.cpu4.dtb.misses                         316280                       # DTB misses
system.cpu4.dtb.accesses                     27574770                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    94601194                       # ITB inst hits
system.cpu4.itb.inst_misses                        12                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                94601206                       # ITB inst accesses
system.cpu4.itb.hits                         94601194                       # DTB hits
system.cpu4.itb.misses                             12                       # DTB misses
system.cpu4.itb.accesses                     94601206                       # DTB accesses
system.cpu4.numCycles                       318757942                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   91092438                       # Number of instructions committed
system.cpu4.committedOps                     91242542                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             70962651                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      74977                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     13769551                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    70962651                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           93014932                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          48989552                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           349304926                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           60871499                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     27265066                       # number of memory refs
system.cpu4.num_load_insts                   25187926                       # Number of load instructions
system.cpu4.num_store_insts                   2077140                       # Number of store instructions
system.cpu4.num_idle_cycles              50291.132738                       # Number of idle cycles
system.cpu4.num_busy_cycles              318707650.867262                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999842                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000158                       # Percentage of idle cycles
system.cpu4.Branches                         17244538                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 63983948     70.12%     70.12% # Class of executed instruction
system.cpu4.op_class::IntMult                     675      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 6      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     70.12% # Class of executed instruction
system.cpu4.op_class::MemRead                25187926     27.60%     97.72% # Class of executed instruction
system.cpu4.op_class::MemWrite                2077140      2.28%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  91249695                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     119                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2647                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           72489459                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2647                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         27385.515300                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        189205035                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       189205035                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     94598546                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       94598546                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     94598546                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        94598546                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     94598546                       # number of overall hits
system.cpu4.icache.overall_hits::total       94598546                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2648                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2648                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2648                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2648                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2648                       # number of overall misses
system.cpu4.icache.overall_misses::total         2648                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    124099315                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    124099315                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    124099315                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    124099315                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    124099315                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    124099315                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     94601194                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     94601194                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     94601194                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     94601194                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     94601194                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     94601194                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000028                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000028                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 46865.300227                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 46865.300227                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 46865.300227                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 46865.300227                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 46865.300227                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 46865.300227                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2648                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2648                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2648                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2648                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2648                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2648                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    118689685                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    118689685                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    118689685                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    118689685                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    118689685                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    118689685                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 44822.388595                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 44822.388595                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 44822.388595                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 44822.388595                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 44822.388595                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 44822.388595                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               173                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements           302015                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          254.783919                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           25235719                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           302015                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            83.557833                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   254.783919                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.995250                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.995250                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         54946987                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        54946987                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     24747012                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       24747012                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1949426                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1949426                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          150                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          150                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        15508                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        15508                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         1867                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1867                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     26696438                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        26696438                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     26696588                       # number of overall hits
system.cpu4.dcache.overall_hits::total       26696588                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       419123                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       419123                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data       110025                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       110025                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           65                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           65                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         5083                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         5083                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         8735                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         8735                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       529148                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        529148                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       529213                       # number of overall misses
system.cpu4.dcache.overall_misses::total       529213                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  20918082863                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  20918082863                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   6168958024                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   6168958024                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data     56158674                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     56158674                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    394151500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    394151500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data       485000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       485000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  27087040887                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  27087040887                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  27087040887                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  27087040887                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     25166135                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     25166135                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      2059451                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      2059451                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          215                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          215                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        20591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        20591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        10602                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        10602                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     27225586                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     27225586                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     27225801                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     27225801                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.016654                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016654                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.053424                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.053424                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.302326                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.302326                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.246855                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.246855                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.823901                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.823901                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.019436                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.019436                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.019438                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.019438                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 49909.174307                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 49909.174307                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 56068.693697                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 56068.693697                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 11048.332481                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 11048.332481                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 45123.239840                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 45123.239840                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 51189.914517                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 51189.914517                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 51183.627173                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 51183.627173                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        22311                       # number of writebacks
system.cpu4.dcache.writebacks::total            22311                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           60                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           60                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       419123                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       419123                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data       110025                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       110025                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           65                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           65                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         5023                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         5023                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         8732                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         8732                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       529148                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       529148                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       529213                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       529213                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  20038565079                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  20038565079                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   5946457938                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   5946457938                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      4916002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      4916002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     40110324                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     40110324                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    376767500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    376767500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data       405000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       405000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  25985023017                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  25985023017                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  25989939019                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  25989939019                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1369983                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      1369983                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       976001                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       976001                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      2345984                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      2345984                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.016654                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.016654                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.053424                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.053424                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.302326                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.302326                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.243942                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.243942                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.823618                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.823618                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.019436                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.019436                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.019438                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.019438                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 47810.702536                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 47810.702536                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 54046.425249                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 54046.425249                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 75630.800000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 75630.800000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  7985.332272                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7985.332272                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 43147.904260                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 43147.904260                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 49107.287596                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 49107.287596                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 49110.545317                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 49110.545317                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry             10315                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    25105222                       # DTB read hits
system.cpu5.dtb.read_misses                    318419                       # DTB read misses
system.cpu5.dtb.write_hits                    2084230                       # DTB write hits
system.cpu5.dtb.write_misses                       73                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                25423641                       # DTB read accesses
system.cpu5.dtb.write_accesses                2084303                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         27189452                       # DTB hits
system.cpu5.dtb.misses                         318492                       # DTB misses
system.cpu5.dtb.accesses                     27507944                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    94266372                       # ITB inst hits
system.cpu5.itb.inst_misses                        12                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                94266384                       # ITB inst accesses
system.cpu5.itb.hits                         94266372                       # DTB hits
system.cpu5.itb.misses                             12                       # DTB misses
system.cpu5.itb.accesses                     94266384                       # DTB accesses
system.cpu5.numCycles                       318757950                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   90728831                       # Number of instructions committed
system.cpu5.committedOps                     90876110                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             70719235                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      74475                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     13688253                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    70719235                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           92795262                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          48860294                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           347958721                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           60549627                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     27195688                       # number of memory refs
system.cpu5.num_load_insts                   25106070                       # Number of load instructions
system.cpu5.num_store_insts                   2089618                       # Number of store instructions
system.cpu5.num_idle_cycles              58428.182000                       # Number of idle cycles
system.cpu5.num_busy_cycles              318699521.818000                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999817                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000183                       # Percentage of idle cycles
system.cpu5.Branches                         17143655                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 63686544     70.08%     70.08% # Class of executed instruction
system.cpu5.op_class::IntMult                     654      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     70.08% # Class of executed instruction
system.cpu5.op_class::MemRead                25106070     27.62%     97.70% # Class of executed instruction
system.cpu5.op_class::MemWrite                2089618      2.30%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  90882886                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     164                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             2406                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           70802806                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2406                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         29427.600166                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        188535150                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       188535150                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     94263966                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       94263966                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     94263966                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        94263966                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     94263966                       # number of overall hits
system.cpu5.icache.overall_hits::total       94263966                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         2406                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2406                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         2406                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2406                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         2406                       # number of overall misses
system.cpu5.icache.overall_misses::total         2406                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    120819745                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    120819745                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    120819745                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    120819745                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    120819745                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    120819745                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     94266372                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     94266372                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     94266372                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     94266372                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     94266372                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     94266372                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000026                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000026                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 50216.020366                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 50216.020366                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 50216.020366                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 50216.020366                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 50216.020366                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 50216.020366                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         2406                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2406                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         2406                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2406                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         2406                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2406                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    115859255                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    115859255                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    115859255                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    115859255                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    115859255                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    115859255                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 48154.303824                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 48154.303824                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 48154.303824                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 48154.303824                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 48154.303824                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 48154.303824                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               145                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements           301441                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          254.779076                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           23625039                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           301441                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            78.373675                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   254.779076                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.995231                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.995231                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         54807965                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        54807965                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     24664842                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       24664842                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1960364                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1960364                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          118                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          118                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        15456                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        15456                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         1825                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1825                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     26625206                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        26625206                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     26625324                       # number of overall hits
system.cpu5.dcache.overall_hits::total       26625324                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       419678                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       419678                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data       111898                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       111898                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           62                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           62                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         5020                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         5020                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         8762                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         8762                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       531576                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        531576                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       531638                       # number of overall misses
system.cpu5.dcache.overall_misses::total       531638                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  21220304601                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  21220304601                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   6270212978                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   6270212978                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data     44130866                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     44130866                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    396575500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    396575500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data       571000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       571000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  27490517579                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  27490517579                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  27490517579                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  27490517579                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     25084520                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     25084520                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      2072262                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      2072262                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          180                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          180                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        20476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        20476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        10587                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        10587                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     27156782                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     27156782                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     27156962                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     27156962                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.016731                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.016731                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.053998                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.053998                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.344444                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.344444                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.245165                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.245165                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.827619                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.827619                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.019574                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.019574                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.019576                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.019576                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 50563.299961                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 50563.299961                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 56035.076391                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 56035.076391                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data  8791.009163                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  8791.009163                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 45260.842273                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 45260.842273                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 51715.121787                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 51715.121787                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 51709.090733                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 51709.090733                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        22898                       # number of writebacks
system.cpu5.dcache.writebacks::total            22898                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           59                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           59                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       419678                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       419678                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data       111898                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       111898                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           62                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           62                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         4961                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         4961                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         8761                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         8761                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       531576                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       531576                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       531638                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       531638                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  20339622347                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  20339622347                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   6046406998                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   6046406998                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      5404501                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      5404501                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     28126633                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     28126633                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    379137500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    379137500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data       487000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       487000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  26386029345                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  26386029345                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  26391433846                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  26391433846                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1514470                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      1514470                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1030500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      1030500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      2544970                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      2544970                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.016731                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.016731                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.053998                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.053998                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.344444                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.344444                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.242284                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.242284                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.827524                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.827524                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.019574                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.019574                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.019576                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.019576                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 48464.828623                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 48464.828623                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 54034.987203                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 54034.987203                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 87169.370968                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 87169.370968                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  5669.549083                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5669.549083                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 43275.596393                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 43275.596393                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 49637.360123                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 49637.360123                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 49641.737133                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 49641.737133                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              9789                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                       319975392                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              319974472.501493                       # Number of idle cycles
system.cpu6.num_busy_cycles                919.498507                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000003                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999997                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          181.125140                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   181.125140                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.707520                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.707520                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           59                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             59                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          119                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             119                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          121                       # number of overall hits
system.cpu6.dcache.overall_hits::total            121                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            2                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            3                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            3                       # number of overall misses
system.cpu6.dcache.overall_misses::total            3                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        24500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        24500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data         4000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total         4000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        28500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        28500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        28500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        28500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data        12250                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total        12250                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data         4000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data         9500                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total         9500                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data         9500                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total         9500                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            3                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        20500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        20500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data         2000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total         2000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        22500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        22500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        22500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        22500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data        10250                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total        10250                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data         2000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data         7500                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total         7500                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data         7500                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total         7500                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 1                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4604                       # DTB read hits
system.cpu7.dtb.read_misses                         6                       # DTB read misses
system.cpu7.dtb.write_hits                       3455                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4610                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3455                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             8059                       # DTB hits
system.cpu7.dtb.misses                              6                       # DTB misses
system.cpu7.dtb.accesses                         8065                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       22300                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                 23                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   22300                       # ITB inst accesses
system.cpu7.itb.hits                            22300                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        22300                       # DTB accesses
system.cpu7.numCycles                       318758253                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      21766                       # Number of instructions committed
system.cpu7.committedOps                        25777                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                22871                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1195                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         3096                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       22871                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              39413                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             15831                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               92919                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              10658                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         8534                       # number of memory refs
system.cpu7.num_load_insts                       4750                       # Number of load instructions
system.cpu7.num_store_insts                      3784                       # Number of store instructions
system.cpu7.num_idle_cycles              318613018.299946                       # Number of idle cycles
system.cpu7.num_busy_cycles              145234.700054                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000456                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999544                       # Percentage of idle cycles
system.cpu7.Branches                             4368                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    17723     67.33%     67.33% # Class of executed instruction
system.cpu7.op_class::IntMult                      58      0.22%     67.55% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.55% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.02%     67.58% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.58% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.58% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.58% # Class of executed instruction
system.cpu7.op_class::MemRead                    4750     18.05%     85.62% # Class of executed instruction
system.cpu7.op_class::MemWrite                   3784     14.38%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     26321                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              396                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              26848                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              396                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            67.797980                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            44996                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           44996                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        21904                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          21904                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        21904                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           21904                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        21904                       # number of overall hits
system.cpu7.icache.overall_hits::total          21904                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          396                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          396                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          396                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           396                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          396                       # number of overall misses
system.cpu7.icache.overall_misses::total          396                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     22138493                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     22138493                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     22138493                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     22138493                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     22138493                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     22138493                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        22300                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        22300                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        22300                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        22300                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        22300                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        22300                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.017758                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.017758                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.017758                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.017758                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.017758                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.017758                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 55905.285354                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 55905.285354                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 55905.285354                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 55905.285354                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 55905.285354                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 55905.285354                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          396                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          396                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          396                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     21339507                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     21339507                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     21339507                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     21339507                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     21339507                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     21339507                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.017758                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.017758                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.017758                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.017758                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.017758                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.017758                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 53887.643939                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 53887.643939                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 53887.643939                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 53887.643939                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 53887.643939                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 53887.643939                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                40                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              143                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          214.752411                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               8953                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              143                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            62.608392                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   214.752411                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.838877                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.838877                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            16317                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           16317                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         4244                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4244                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3289                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3289                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           57                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          100                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          100                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           98                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         7533                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            7533                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         7590                       # number of overall hits
system.cpu7.dcache.overall_hits::total           7590                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          178                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          178                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           52                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            9                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           12                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           13                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          230                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           230                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          239                       # number of overall misses
system.cpu7.dcache.overall_misses::total          239                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      5867496                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      5867496                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1853998                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1853998                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       147499                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       147499                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       320500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       320500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      7721494                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      7721494                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      7721494                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      7721494                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         4422                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4422                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         3341                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3341                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           66                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           66                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         7763                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         7763                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         7829                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         7829                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.040253                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.040253                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.015564                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.015564                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.136364                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.136364                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.107143                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.107143                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.117117                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.117117                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.029628                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.029628                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.030528                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030528                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 32963.460674                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 32963.460674                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 35653.807692                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 35653.807692                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 12291.583333                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 12291.583333                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 24653.846154                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 24653.846154                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 33571.713043                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 33571.713043                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 32307.506276                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 32307.506276                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu7.dcache.writebacks::total               77                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          178                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           52                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           13                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          230                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          239                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          239                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      5509504                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5509504                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1749002                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1749002                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       126501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       126501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       294500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       294500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      7258506                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      7258506                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      7385007                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      7385007                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       145000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       145000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       117000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       117000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       262000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       262000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.040253                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.040253                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.015564                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.015564                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.136364                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.136364                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.026786                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.026786                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.117117                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.117117                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.029628                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.029628                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.030528                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.030528                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 30952.269663                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 30952.269663                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 33634.653846                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 33634.653846                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 14055.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 14055.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         5000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 22653.846154                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 22653.846154                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 31558.721739                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 31558.721739                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 30899.610879                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 30899.610879                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                34                       # Number of times sendTimingReq failed
sim_ticks.pim 159378975000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -849759724.800000
system.mem_ctrls.total_actEnergy                       1022575276.800000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -573250608.000000
system.mem_ctrls.total_preEnergy                       689832528.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -4429365158.400002
system.mem_ctrls.total_readEnergy                       5504312486.400001
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -704001715.200000
system.mem_ctrls.total_writeEnergy                       738682260.480000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1617482474618.879150
system.mem_ctrls.total_refreshEnergy                       1793207862190.078613
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -477302925533.760010
system.mem_ctrls.total_actBackEnergy                       529612182362.879944
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -5214680904240.000000
system.mem_ctrls.total_preBackEnergy                       5780811909696.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.159379
system.cpu.totalNumCycles                       2551246533.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       638821678.498135
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       483627984.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       256.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       132614205.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       170878872.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       5930346.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       640976207.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       595174022.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       320860785.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       256.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       375244.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       483627984.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       256.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       650123300.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       24.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       650123276.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       12678.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       170760716.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       5865220.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       177584609.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       796740.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1717820.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       330184.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       5400738
system.mem_ctrls.total_reads                       269565.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10460.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       285740.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1881669.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       69555.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       268627.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
