<div class="subpage" id="about">
    <div class="pageheader">
        <div class="main-text">
            <h1>개발사례</h1>
        </div>
    </div>

    <div class="container">
        <div class="row about">
            <aside class="subMenu col-sm-3"><span class="subside_title">개발사례</span>

                <ul class="nav nav-pills">
                    <li class="active"><a href="/page/about">개발사례</a></li>
                </ul>
            </aside>

            <div class="col-sm-9 all-wrap">
                <div class="name">
                    <h2>개발사례</h2>

                    <ol class="breadcrumb">
                        <li>Home</li>
                        <li class="active">개발사례</li>
                    </ol>
                </div>
                <div class="maintenance">
                    <span class="icon"><i class="fa fa-exclamation-circle"></i></span>
                    <span class="big-cont">페이지를 준비하고 있습니다.</span>
                    <span class="small-cont">불편을 드려서 죄송합니다.<br>빠른 시일 내에 찾아뵙겠습니다.</span>
                    <div class="clearfix"></div>
                    <a href="/" class="btn btn-default btn-sm">GO HOME</a>
                </div>








                <!-- <div class="row about-wrap">
                    <div class="col-sm-12 example">
                        <div class="ex01">
                            <h3>AI CHIP FOR DATACENTER</h3>

                            <ul class="title-list">
                                <li>TSMC 28nm / AI(1.3GHz) / CPU(1GHz) / Bus(666MHz)</li>
                                <li>RSIC-V core / PCle Gen3 x 16 / LPDDR4 Controller</li>
                                <li>High performance and high effcient inference dedicated accelerator
                                    <ul class="suv-list">
                                        <li>For datacenter, moblie edge and home</li>
                                        <li>PCle card formfactor</li>
                                        <li>Well-equipped software development enviroment (SDK)</li>
                                    </ul>
                                </li>
                            </ul>

                            <div class="ex-img"><img alt="" class="center-block img-responsive"
                                    src="/public/img/sub/example01.jpg" /></div>
                            <div class="list">
                                <div class="row">
                                    <div class="col-sm-6">
                                        <ul class="title-list">
                                            <li>Integration + Vertification
                                                <ul class="suv-list">
                                                    <li>S54 (RISC-V)</li>
                                                    <li>NoC Bus (O/E)</li>
                                                    <li>apb Peripherals</li>
                                                    <li>LPDDR4 (GUC)</li>
                                                    <li>PCle (PLDA + RAMBUS)</li>
                                                    <li>AI Engine (Customer)</li>
                                                </ul>
                                            </li>
                                            <li>Pre synthesis
                                                <ul class="suv-list">
                                                    <li>SDX Merge</li>
                                                    <li>Pre-STA</li>
                                                </ul>
                                            </li>
                                        </ul>
                                    </div>
                                    <div class="col-sm-6">
                                        <ul class="title-list">
                                            <li>PCle vertification with FPGA
                                                <ul class="suv-list">
                                                    <li>PCle (PLDA Ctrl + Xilinx FPGA)</li>
                                                </ul>
                                            </li>
                                            <li>3-stage boot sequence vertification
                                                <ul class="suv-list">
                                                    <li>First boot stage (ROM)</li>
                                                    <li>Second boot stage (SRAM)</li>
                                                    <li>Third boot stage(DRAM)</li>
                                                </ul>
                                            </li>
                                        </ul>
                                    </div>
                                </div>
                            </div>
                        </div>
                        ---------- 첫번째 ----------
                        <div class="ex02">
                            <h3>AI CHIP FOR HOME APPLIANCES</h3>

                            <ul class="title-list">
                                <li>SEC 14nm / AI(1GHz) / CPU(1GHz) / Bus(500mhZ)</li>
                                <li>ARM Cortex-A53 Quad / PCle Gen3 x 1 / LPDDR4 / USB3.1 + 2.0 combo / MSHC</li>
                                <li>High performance and high effcient inference dedicated accelerator
                                    <ul class="suv-list">
                                        <li>For home-appliances</li>
                                    </ul>
                                </li>
                            </ul>
                            <div class="ex-img"><img alt="" class="center-block img-responsive"
                                    src="/public/img/sub/example02.jpg" /></div>
                            <div class="list">
                                <div class="row">
                                    <div class="col-sm-6">
                                        <ul class="title-list">
                                            <li>IP configuration and generation
                                                <ul class="suv-list">
                                                    <li>USB / PCle / LPDDR Standalone verification</li>
                                                    <li>Test Case Migration for SoC Level</li>
                                                </ul>
                                            </li>
                                            <li>Bus topology implementation(NIC-400)</li>
                                            <li>Pre synthesis
                                                <ul class="suv-list">
                                                    <li>pre-synthesis</li>
                                                    <li>pre-STA(BUS slice for Timing closure)</li>
                                                </ul>
                                            </li>
                                            <li>verification support with VIP(UVM)
                                                <ul class="suv-list">
                                                    <li>LPDDR4 / PCle Gen3 / USB3.1 verification</li>
                                                    <li>APB Peripherals functional verification</li>
                                                </ul>
                                            </li>
                                        </ul>            
                                    </div>
                                    <div class="col-sm-6">
                                        <ul class="title-list">
                                            <li>Integration and Verification
                                                <ul class="suv-list">
                                                    <li>CA53 quad + CoreSight</li>
                                                    <li>APB Bridge design for Synopsys IPs</li>
                                                    <li>PCle / USB / LPDDR4(Synopsys)</li>
                                                    <li>APB Peripherals(Synopsys)</li>
                                                    <li>AI Engine(Customer)</li>
                                                    <li>MSHC(Customer)</li>
                                                    <li>DMA330(ARM)</li>
                                                </ul>
                                            </li>
                                        </ul>
                                    </div>
                                </div>
                            </div>
                        </div>
                        ----------- 두번째 ------------

                        <div class="ex03">
                            <h3>AI CHIP FOR VOICE RECOGNITION</h3>

                            <ul class="title-list">
                                <li>SMIC 55nm / ANDES N13 / D10 x 2(Triple core)</li>
                                <li>AHB Bus Matrix(ANDES IP) / SDRAM Controller / DMA / Timer / GPIO / UART / SPI /
                                    CODEC</li>
                                <li>LogPDF(HMN Engine) for Voice recognition, FTP(for voice pre-processing), FCNN(Foward
                                    calculation DNN)</li>
                            </ul>

                            <div class="ex-img"><img alt="" class="center-block img-responsive"
                                    src="/public/img/sub/example03.jpg" /></div>

                            <div class="list">
                                <div class="row">
                                    <div class="col-sm-6">
                                        <ul class="title-list">
                                            <li>Design Customer IP base on C-Model
                                                <ul class="suv-list">
                                                    <li>USB / PCle / LPDDR Standalone verification</li>
                                                    <li>Test Case Migration for SoC Level</li>
                                                </ul>
                                            </li>
                                            <li>Bus topology implementation (NIC-400)
                                                <ul class="suv-list">
                                                    <li>LogPDF,PCNN</li>
                                                </ul>
                                            </li>
                                            <li>Design Clock/Reset Gen, IO MUX, SMU</li>
                                            <li>Chip Top intefration
                                                <ul class="suv-list">
                                                    <li>CPU 1ea, DSP 2ea</li>
                                                    <li>AHB/APB Bus</li>
                                                    <li>Peripherals</li>
                                                    <li>SDRAM</li>
                                                    <li>CODEC</li>
                                                </ul>
                                            </li>
                                        </ul>            
                                    </div>
                                    <div class="col-sm-6">
                                        <ul class="title-list">
                                            <li>Chip Top synthesis
                                                <ul class="suv-list">
                                                    <li>pre/post STA</li>
                                                </ul>
                                            </li>
                                            <li>Chip Top verification
                                                <ul class="suv-list">
                                                    <li>Function verification</li>
                                                    <li>Timing verification</li>
                                                </ul>
                                            </li>
                                            <li>FPGA test
                                                <ul class="suv-list">
                                                    <li>Performance measurement</li>
                                                </ul>
                                            </li>
                                        </ul>            
                                    </div>
                                </div>
                            </div>
                        </div>
                        ------------ 세번째 ------------

                        <div class="ex04">
                            <h3>ZIGBEE IOT SOC</h3>

                            <ul class="title-list">
                                <li>TSMC 0.18nm / 32MHz / LDO / Always on</li>
                                <li>ARM Cortex-M0 / Customer MAC and Networking Engine / IEEE 802.15.4 RF Core</li>
                                <li>AHB Bus Matrix / AHB to APB Bridge / JTAG / Timer / GPIO / UART / PWM</li>
                                <li>IEEE 802.15.4 / ZigBee Full-Compliant SoC For Low-Power IoT Connectivity
                                    <ul class="suv-list">
                                        <li>Commercial large-scale low-power wireless sensor networks / ESL systems /
                                            Smart Home Networking</li>
                                    </ul>
                                </li>
                            </ul>

                            <div class="ex-img"><img alt="" class="center-block img-responsive"
                                    src="/public/img/sub/example04.jpg" /></div>

                            <div class="list">
                                <div class="row">
                                    <div class="col-sm-6">
                                        <ul class="title-list">
                                            <li>Design Power Domain/Analog I/F ADC / eFlash Controller</li>
                                            <li>Design Clock/Reset Gen, IO MUX, SMU</li>
                                            <li>Chip Top integration
                                                <ul class="suv-list">
                                                    <li>CMO</li>
                                                    <li>AHB/APB Bus</li>
                                                    <li>Peripherals</li>
                                                    <li>eFlash</li>
                                                    <li>RF / ADC / Analog</li>
                                                </ul>
                                            </li>
                                            <li>Chip Top synthesis
                                                <ul class="suv-list">
                                                    <li>pre-post STA</li>
                                                    <li>DFT insertion (SCAN, IP test)</li>
                                                </ul>
                                            </li>
                                        </ul>            
                                    </div>
                                    <div class="col-sm-6">
                                        <ul class="title-list">
                                            <li>Chip Top verification
                                                <ul class="suv-list">
                                                    <li>function verification</li>
                                                    <li>timing verification</li>
                                                    <li>dft vector generation</li>
                                                </ul>
                                            </li>
                                            <li>FPGA text</li>
                                            <li>Chip text
                                                <ul class="suv-list">
                                                    <li>Power mode test</li>
                                                    <li>Analog IP test</li>
                                                    <li>Digital IP test</li>
                                                </ul>
                                            </li>
                                        </ul>            
                                    </div>
                                </div>
                            </div>
                        </div>
                        ----------- 네번째 ------------

                        <div class="ex05">
                            <h3>CPU SUB SYSTEM FOR ISP CHIP</h3>

                            <ul class="title-list">
                                <li>TSMC 12nm / 800MHz(Core), 400MHz(Bus)</li>
                                <li>ARM Cortex-A5 / Cortex-A35 Quad / NIC-450 with Embedded system IP</li>
                                <li>GPIO / PWM / ADC / SPI / SDIO / AES-XTS / UART / I2C / 8-Nor Flash / Timer / WDT /
                                    Etc</li>
                                <li>CPU Subsystem for DSLT Camera ISP engine</li>
                            </ul>

                            <div class="ex-img"><img alt="" class="center-block img-responsive"
                                    src="/public/img/sub/example05.jpg" /></div>
                            <div class="list">
                                <div class="row">
                                    <div class="col-sm-6">
                                        <ul class="title-list">
                                            <li>Design AES-XTS wrapper IP</li>
                                            <li>IP configuration and generation</li>
                                            <li>Bus topology implementation</li>
                                            <li>CPUSS integration
                                                <ul class="suv-list">
                                                    <li>CA35 4 core / CA 5 1 core</li>
                                                    <li>NIC400</li>
                                                    <li>DMA330</li>
                                                    <li>OSPI CTRL (Cadence)</li>
                                                    <li>Bus Profiler</li>
                                                    <li>SPACC (Synopsys)</li>
                                                    <li>AES-XTS (Synopsys)</li>
                                                    <li>Decompressor</li>
                                                </ul>
                                            </li>
                                        </ul>            
                                    </div>
                                    <div class="col-sm-6">
                                        <ul class="title-list">
                                            <li>CPUSS synthesis
                                                <ul class="suv-list">
                                                    <li>CPUSS synthesis</li>
                                                    <li>Support chip-top synthesis</li>
                                                </ul>
                                            </li>
                                            <li>CPUSS verification
                                                <ul class="suv-list">
                                                    <li>IP function test</li>
                                                    <li>CPUSS verification</li>
                                                    <li>Chip TOP verification</li>
                                                    <li>AES-XTS verification</li>
                                                </ul>
                                            </li>
                                        </ul>            
                                    </div>
                                </div>
                            </div>
                        </div>
                        ----------- 다섯번째 ------------
                    </div> -->
            </div>
        </div>
    </div>
</div>
</div>