Info: Starting: Create simulation model
Info: qsys-generate /home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home/labarqcomp/SoC-Linux-Emb/Lab3_FPGA_IP/niosLab2/simulation --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Lab3_FPGA_IP/niosLab2.qsys
Progress: Reading input file
Progress: Adding PIO_SWITCHES [altera_avalon_pio 18.1]
Progress: Parameterizing module PIO_SWITCHES
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding peripheral_LED [peripheral_LED 1.0]
Progress: Parameterizing module peripheral_LED
Progress: Adding pio_motor [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_motor
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosLab2.PIO_SWITCHES: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosLab2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: niosLab2.peripheral_LED: This module has no ports or interfaces
Error: niosLab2.: invalid command name "peripheral_LED.vhd"     while executing "peripheral_LED.vhd VHDL PATH peripheral_LED.vhd TOP_LEVEL_FILE"
Error: niosLab2.nios2_gen2_0.data_master/peripheral_LED.avalon_slave_0: Missing connection end (try "Remove Dangling Connections")
Error: niosLab2.nios2_gen2_0.instruction_master/peripheral_LED.avalon_slave_0: Missing connection end (try "Remove Dangling Connections")
Error: niosLab2.clk_0.clk/peripheral_LED.clock: Missing connection end (try "Remove Dangling Connections")
Error: niosLab2.clk_0.clk_reset/peripheral_LED.reset: Missing connection end (try "Remove Dangling Connections")
Info: niosLab2: Generating niosLab2 "niosLab2" for SIM_VHDL
Error: null
