
---------- Begin Simulation Statistics ----------
final_tick                                62808683000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 947384                       # Number of bytes of host memory used
host_seconds                                  1614.17                       # Real time elapsed on the host
host_tick_rate                               38910890                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.062809                       # Number of seconds simulated
sim_ticks                                 62808683000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 138336020                       # number of cc regfile reads
system.cpu.cc_regfile_writes                149184197                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 72401878                       # Number of Instructions Simulated
system.cpu.committedInsts::total            172401878                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  138654149                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              301744965                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.256174                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.735002                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.728631                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   4034601                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3437481                       # number of floating regfile writes
system.cpu.idleCycles                           42176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1161008                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10133448                       # Number of branches executed
system.cpu.iew.exec_branches::1              15699945                       # Number of branches executed
system.cpu.iew.exec_branches::total          25833393                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.478791                       # Inst execution rate
system.cpu.iew.exec_refs::0                  26113967                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  37348639                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              63462606                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                10006820                       # Number of stores executed
system.cpu.iew.exec_stores::1                13906343                       # Number of stores executed
system.cpu.iew.exec_stores::total            23913163                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                33728186                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42987626                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                823                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             26741077                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           344994084                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           16107147                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           23442296                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       39549443                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            675575                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             311379212                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2588                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4402                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1142575                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10136                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          26164                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       508539                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         652469                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              246637092                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              183966003                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          430603095                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165704376                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  145367134                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              311071510                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.559477                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.575385                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.566274                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              137987860                       # num instructions producing a value
system.cpu.iew.wb_producers::1              105851356                       # num instructions producing a value
system.cpu.iew.wb_producers::total          243839216                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.319120                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.157222                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.476342                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165739599                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   145458788                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               311198387                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                503239254                       # number of integer regfile reads
system.cpu.int_regfile_writes               262841046                       # number of integer regfile writes
system.cpu.ipc::0                            0.796068                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.576368                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.372437                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3682765      2.22%      2.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             130025102     78.29%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5572126      3.36%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184199      0.11%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               95529      0.06%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   92      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  858      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  487      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178135      0.11%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                123      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               3      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               9      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16252268      9.79%     93.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9739411      5.86%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28439      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         312815      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              166072375                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1670882      1.14%      1.14% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             105287464     71.96%     73.10% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               330291      0.23%     73.32% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  9135      0.01%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              313772      0.21%     73.54% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  973      0.00%     73.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     73.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                52585      0.04%     73.58% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     73.58% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  360      0.00%     73.58% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc              328952      0.22%     73.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  6      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           51585      0.04%     73.84% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          254963      0.17%     74.02% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv            4839      0.00%     74.02% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     74.02% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult          33388      0.02%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt            306      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     74.04% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             21403192     14.63%     88.67% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            11809793      8.07%     96.74% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         2571259      1.76%     98.50% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        2197051      1.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              146320796                       # Type of FU issued
system.cpu.iq.FU_type::total                312393171      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                43242701                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            49893390                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6370036                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            8922329                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 86093598                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                101062670                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            187156268                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.275594                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.323511                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.599105                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               117901330     63.00%     63.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult               12218598      6.53%     69.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   23304      0.01%     69.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               8035919      4.29%     73.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   2191      0.00%     73.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 153099      0.08%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      8      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1395      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                621448      0.33%     74.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  107      0.00%     74.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     74.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            144874      0.08%     74.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt            904346      0.48%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv             42878      0.02%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           138165      0.07%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt             3648      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     74.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11724247      6.26%     81.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              26974709     14.41%     95.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           2442066      1.30%     96.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          5823936      3.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              638107397                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1084020113                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    304701474                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         379346848                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  344991510                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 312393171                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2574                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        43249011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           9241401                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1182                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     87597318                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     125575191                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.487698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.740393                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2090136      1.66%      1.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2010795      1.60%      3.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            63981549     50.95%     54.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            48039812     38.26%     92.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8979363      7.15%     99.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              463201      0.37%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                7936      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 423      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1976      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       125575191                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.486863                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            314158                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1088042                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17137756                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10668789                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           3622593                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          2984470                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             25849870                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            16072288                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               106155226                       # number of misc regfile reads
system.cpu.numCycles                        125617367                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41683                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          675                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       667721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1337022                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   172401878                       # Number of instructions simulated
sim_ops                                     301744965                       # Number of ops (including micro ops) simulated
host_inst_rate                                 106805                       # Simulator instruction rate (inst/s)
host_op_rate                                   186935                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                32003828                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23291944                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1379634                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             21433677                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20699127                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.572917                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2443719                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3054                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1017241                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             918023                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            99218                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       206117                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        41293375                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1114837                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    125530214                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.403764                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.280167                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        28230333     22.49%     22.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        25626469     20.41%     42.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        24556610     19.56%     62.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        14492545     11.55%     74.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        13334920     10.62%     84.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5190635      4.13%     88.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3285146      2.62%     91.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1984538      1.58%     92.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8829018      7.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    125530214                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          72401878                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     172401878                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           138654149                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       301744965                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 35452996                       # Number of memory references committed
system.cpu.commit.memRefs::total             60964175                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   21801163                       # Number of loads committed
system.cpu.commit.loads::total               37369473                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      900                       # Number of memory barriers committed
system.cpu.commit.membars::total                  918                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                15290786                       # Number of branches committed
system.cpu.commit.branches::total            25336438                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 5593949                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             6172856                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                136395621                       # Number of committed integer instructions.
system.cpu.commit.integer::total            295830067                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1885291                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1992958                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1507394      1.09%      1.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    100365901     72.39%     73.47% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       311745      0.22%     73.70% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         7417      0.01%     73.70% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       291776      0.21%     73.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     73.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     73.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     73.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     73.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     73.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     73.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     73.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          962      0.00%     73.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     73.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        51768      0.04%     73.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     73.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     73.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc       327108      0.24%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            6      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        51388      0.04%     74.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     74.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     74.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt       247093      0.18%     74.40% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv         4835      0.00%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult        33282      0.02%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt          306      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     19437723     14.02%     88.45% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     11496773      8.29%     96.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      2363440      1.70%     98.45% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      2155060      1.55%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    138654149                       # Class of committed instruction
system.cpu.commit.committedInstType::total    301744965      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8829018                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     61035145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         61035145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     61040958                       # number of overall hits
system.cpu.dcache.overall_hits::total        61040958                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       130763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         130763                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       130997                       # number of overall misses
system.cpu.dcache.overall_misses::total        130997                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1382734497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1382734497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1382734497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1382734497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61165908                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61165908                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61171955                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61171955                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002138                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002138                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002141                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002141                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10574.355873                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10574.355873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10555.466896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10555.466896                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         8037                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1402                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.732525                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        95237                       # number of writebacks
system.cpu.dcache.writebacks::total             95237                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        34587                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        34587                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        34587                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        34587                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        96176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        96176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        96315                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        96315                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1003907998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1003907998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1007936498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1007936498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001574                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10438.238209                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10438.238209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10465.000239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10465.000239                       # average overall mshr miss latency
system.cpu.dcache.replacements                  95237                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37491073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37491073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        77646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         77646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    704778000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    704778000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37568719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37568719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9076.810138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9076.810138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43092                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43092                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    380181000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    380181000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8822.542467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8822.542467                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     23544072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       23544072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        53117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        53117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    677956497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    677956497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23597189                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23597189                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12763.456088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12763.456088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        53084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        53084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    623726998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    623726998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11749.811582                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11749.811582                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5813                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5813                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6047                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6047                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.038697                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.038697                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          139                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          139                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4028500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4028500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.022987                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.022987                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28982.014388                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28982.014388                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.843222                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            61137284                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             96261                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            635.119976                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.843222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998870                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998870                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          776                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         122440171                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        122440171                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 61611400                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              96853979                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  60615031                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              30927397                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1142575                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             19617599                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                267390                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              351571928                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               5822615                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    39621851                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23921889                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        303061                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         35820                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1162421                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      213693863                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    32003828                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           24060869                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     123571419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1407442                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      33380                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                22068                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  63869639                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 96693                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    50398                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          125575191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.985890                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.962799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 21876017     17.42%     17.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 15784363     12.57%     29.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 14627667     11.65%     41.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 12790430     10.19%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10940809      8.71%     60.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 49555905     39.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            125575191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.254772                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.701149                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     63284481                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         63284481                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     63284481                       # number of overall hits
system.cpu.icache.overall_hits::total        63284481                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       584367                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         584367                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       584367                       # number of overall misses
system.cpu.icache.overall_misses::total        584367                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4927587309                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4927587309                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4927587309                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4927587309                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     63868848                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     63868848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     63868848                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     63868848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009149                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009149                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009149                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009149                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8432.350405                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8432.350405                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8432.350405                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8432.350405                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       330610                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          359                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             30383                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.881414                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    39.888889                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       572458                       # number of writebacks
system.cpu.icache.writebacks::total            572458                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        11355                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11355                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        11355                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11355                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       573012                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       573012                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       573012                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       573012                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4563323924                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4563323924                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4563323924                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4563323924                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008972                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008972                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008972                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008972                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  7963.749318                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  7963.749318                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  7963.749318                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  7963.749318                       # average overall mshr miss latency
system.cpu.icache.replacements                 572458                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     63284481                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        63284481                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       584367                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        584367                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4927587309                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4927587309                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     63868848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     63868848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009149                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009149                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8432.350405                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8432.350405                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        11355                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11355                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       573012                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       573012                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4563323924                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4563323924                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008972                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008972                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  7963.749318                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  7963.749318                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.120509                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            63857493                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            573012                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            111.441808                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.120509                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         128310708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        128310708                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    63920176                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        262951                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       48882                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1569440                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   56                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                2105                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 725920                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1230                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1024                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1899706                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 4048701                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 3109                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               24059                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                2420442                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                21005                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    307                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  62808683000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1142575                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 82965843                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                49765234                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            109                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  72824196                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              44452425                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              346880708                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1993615                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                193557                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               35651346                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                2237923                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         2189575                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           462299788                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   842425740                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                561193686                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4880431                       # Number of floating rename lookups
system.cpu.rename.committedMaps             404222027                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 58077589                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  75048700                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1172088447                       # The number of ROB reads
system.cpu.rob.writes                       691793533                       # The number of ROB writes
system.cpu.thread0.numInsts                  72401878                       # Number of Instructions committed
system.cpu.thread0.numOps                   138654149                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               569457                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                93221                       # number of demand (read+write) hits
system.l2.demand_hits::total                   662678                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              569457                       # number of overall hits
system.l2.overall_hits::.cpu.data               93221                       # number of overall hits
system.l2.overall_hits::total                  662678                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3463                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3040                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6503                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3463                       # number of overall misses
system.l2.overall_misses::.cpu.data              3040                       # number of overall misses
system.l2.overall_misses::total                  6503                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    246805500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    253457000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        500262500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    246805500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    253457000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       500262500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           572920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            96261                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               669181                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          572920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           96261                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              669181                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.031581                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009718                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.031581                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009718                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71269.275195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83374.013158                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76927.956328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71269.275195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83374.013158                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76927.956328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  73                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 73                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        35253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41683                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    226027500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    223784000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    449811500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    226027500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    223784000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2115691133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2565502633                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.030822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009609                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.030822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.062290                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65269.275195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75424.334344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69955.132193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65269.275195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75424.334344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60014.498993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61547.936401                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        92668                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            92668                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        92668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        92668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       574743                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           574743                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       574743                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       574743                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        35253                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          35253                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2115691133                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2115691133                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60014.498993                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60014.498993                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   54                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               54                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             50496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50496                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2539                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2539                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    214126000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     214126000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         53035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.047874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.047874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84334.777471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84334.777471                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           71                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               71                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    187540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    187540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.046535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.046535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75988.654781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75988.654781                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         569457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             569457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    246805500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    246805500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       572920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         572920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71269.275195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71269.275195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    226027500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    226027500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65269.275195                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65269.275195                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         42725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             42725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     39331000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39331000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        43226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.011590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78504.990020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78504.990020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36244000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36244000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.011544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72633.266533                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72633.266533                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  289559                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              289560                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 25176                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 40808.944719                       # Cycle average of tags in use
system.l2.tags.total_refs                     1371826                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41683                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.910923                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3337.293197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2734.659922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 34736.991600                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.050923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.041728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.530044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.622695                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         35253                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6430                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        35252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6383                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.537918                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.098114                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21428019                       # Number of tag accesses
system.l2.tags.data_accesses                 21428019                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     35253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000767498                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               96524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41683                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41683                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41683                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2667712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     42.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   62494878000                       # Total gap between requests
system.mem_ctrls.avgGap                    1499289.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       221632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       189888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2256192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3528684.083377452567                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3023276.256246289704                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 35921657.519868709147                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3463                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2967                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        35253                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     97543998                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    112984540                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1017853651                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28167.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38080.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28872.82                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       221632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       189888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2256192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2667712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       221632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       221632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3463                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2967                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        35253                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          41683                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3528684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3023276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     35921658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         42473618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3528684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3528684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3528684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3023276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     35921658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        42473618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                41683                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               446825939                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             208415000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1228382189                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10719.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29469.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               37507                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.98                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4176                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   638.819923                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   407.748478                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   425.969407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          827     19.80%     19.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          499     11.95%     31.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          245      5.87%     37.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          160      3.83%     41.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          116      2.78%     44.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           71      1.70%     45.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           55      1.32%     47.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           62      1.48%     48.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2141     51.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4176                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2667712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               42.473618                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13530300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7191525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      143314080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4957686240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1845067770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22564793280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29531583195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   470.183130                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  58638217144                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2097160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2073305856                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16286340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8656395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      154302540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4957686240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2116042920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22336603680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29589578115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   471.106489                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  58043776605                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2097160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2667746395                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39215                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2468                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2468                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39215                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83366                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        83366                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83366                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2667712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2667712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2667712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41683                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            66561647                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          218026107                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            616238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        92668                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       575027                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            40236                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              54                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53035                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        573012                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1718390                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       287867                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2006257                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     73304192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12255872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               85560064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           40328                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           709563                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000971                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031146                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 708874     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    689      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             709563                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62808683000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1336206000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         859526982                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         144434468                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
