.include "macros.inc"

.section .text, "ax"  # 0x800032A0 - 0x80104920

.global GetVolumeI
GetVolumeI:
/* 8007A7C4 000777C4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8007A7C8 000777C8  3D 20 80 12 */	lis r9, lbl_80119294@ha
/* 8007A7CC 000777CC  C0 09 92 94 */	lfs f0, lbl_80119294@l(r9)
/* 8007A7D0 000777D0  EC 21 00 32 */	fmuls f1, f1, f0
/* 8007A7D4 000777D4  FD A0 08 1E */	fctiwz f13, f1
/* 8007A7D8 000777D8  D9 A1 00 08 */	stfd f13, 8(r1)
/* 8007A7DC 000777DC  80 61 00 0C */	lwz r3, 0xc(r1)
/* 8007A7E0 000777E0  2C 03 7F FF */	cmpwi r3, 0x7fff
/* 8007A7E4 000777E4  40 81 00 08 */	ble lbl_8007A7EC
/* 8007A7E8 000777E8  38 60 7F FF */	li r3, 0x7fff
lbl_8007A7EC:
/* 8007A7EC 000777EC  7C 63 07 34 */	extsh r3, r3
/* 8007A7F0 000777F0  38 21 00 10 */	addi r1, r1, 0x10
/* 8007A7F4 000777F4  4E 80 00 20 */	blr 

.global MyGameSfx
MyGameSfx:
/* 8007A7F8 000777F8  94 21 FF F8 */	stwu r1, -8(r1)
/* 8007A7FC 000777FC  7C 08 02 A6 */	mflr r0
/* 8007A800 00077800  90 01 00 0C */	stw r0, 0xc(r1)
/* 8007A804 00077804  80 0D 82 A8 */	lwz r0, Level-_SDA_BASE_(r13)
/* 8007A808 00077808  2C 00 00 15 */	cmpwi r0, 0x15
/* 8007A80C 0007780C  40 82 00 14 */	bne lbl_8007A820
/* 8007A810 00077810  2C 04 00 00 */	cmpwi r4, 0
/* 8007A814 00077814  41 82 00 0C */	beq lbl_8007A820
/* 8007A818 00077818  54 A0 10 3A */	slwi r0, r5, 2
/* 8007A81C 0007781C  7C A0 2A 14 */	add r5, r0, r5
lbl_8007A820:
/* 8007A820 00077820  90 AD 88 E8 */	stw r5, gamesfx_effect_volume-_SDA_BASE_(r13)
/* 8007A824 00077824  4B FE 6D 41 */	bl GameSfx
/* 8007A828 00077828  80 01 00 0C */	lwz r0, 0xc(r1)
/* 8007A82C 0007782C  7C 08 03 A6 */	mtlr r0
/* 8007A830 00077830  38 21 00 08 */	addi r1, r1, 8
/* 8007A834 00077834  4E 80 00 20 */	blr 

.global MyGameSfxLoop
MyGameSfxLoop:
/* 8007A838 00077838  94 21 FF F8 */	stwu r1, -8(r1)
/* 8007A83C 0007783C  7C 08 02 A6 */	mflr r0
/* 8007A840 00077840  90 01 00 0C */	stw r0, 0xc(r1)
/* 8007A844 00077844  80 0D 82 A8 */	lwz r0, Level-_SDA_BASE_(r13)
/* 8007A848 00077848  2C 00 00 15 */	cmpwi r0, 0x15
/* 8007A84C 0007784C  40 82 00 14 */	bne lbl_8007A860
/* 8007A850 00077850  2C 04 00 00 */	cmpwi r4, 0
/* 8007A854 00077854  41 82 00 0C */	beq lbl_8007A860
/* 8007A858 00077858  54 A0 10 3A */	slwi r0, r5, 2
/* 8007A85C 0007785C  7C A0 2A 14 */	add r5, r0, r5
lbl_8007A860:
/* 8007A860 00077860  90 AD 88 E8 */	stw r5, gamesfx_effect_volume-_SDA_BASE_(r13)
/* 8007A864 00077864  4B FE 6F C5 */	bl GameSfxLoop
/* 8007A868 00077868  80 01 00 0C */	lwz r0, 0xc(r1)
/* 8007A86C 0007786C  7C 08 03 A6 */	mtlr r0
/* 8007A870 00077870  38 21 00 08 */	addi r1, r1, 8
/* 8007A874 00077874  4E 80 00 20 */	blr 

.global MyGameSfxLoopVolPitch
MyGameSfxLoopVolPitch:
/* 8007A878 00077878  94 21 FF F8 */	stwu r1, -8(r1)
/* 8007A87C 0007787C  7C 08 02 A6 */	mflr r0
/* 8007A880 00077880  90 01 00 0C */	stw r0, 0xc(r1)
/* 8007A884 00077884  80 0D 82 A8 */	lwz r0, Level-_SDA_BASE_(r13)
/* 8007A888 00077888  2C 00 00 15 */	cmpwi r0, 0x15
/* 8007A88C 0007788C  40 82 00 14 */	bne lbl_8007A8A0
/* 8007A890 00077890  2C 04 00 00 */	cmpwi r4, 0
/* 8007A894 00077894  41 82 00 0C */	beq lbl_8007A8A0
/* 8007A898 00077898  54 A0 10 3A */	slwi r0, r5, 2
/* 8007A89C 0007789C  7C A0 2A 14 */	add r5, r0, r5
lbl_8007A8A0:
/* 8007A8A0 000778A0  90 AD 88 E8 */	stw r5, gamesfx_effect_volume-_SDA_BASE_(r13)
/* 8007A8A4 000778A4  90 CD 88 F0 */	stw r6, gamesfx_pitch-_SDA_BASE_(r13)
/* 8007A8A8 000778A8  4B FE 6F 81 */	bl GameSfxLoop
/* 8007A8AC 000778AC  80 01 00 0C */	lwz r0, 0xc(r1)
/* 8007A8B0 000778B0  7C 08 03 A6 */	mtlr r0
/* 8007A8B4 000778B4  38 21 00 08 */	addi r1, r1, 8
/* 8007A8B8 000778B8  4E 80 00 20 */	blr 

.global SetNuVec
SetNuVec:
/* 8007A8BC 000778BC  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8007A8C0 000778C0  D0 21 00 08 */	stfs f1, 8(r1)
/* 8007A8C4 000778C4  39 01 00 08 */	addi r8, r1, 8
/* 8007A8C8 000778C8  D0 41 00 0C */	stfs f2, 0xc(r1)
/* 8007A8CC 000778CC  7C 69 1B 78 */	mr r9, r3
/* 8007A8D0 000778D0  D0 61 00 10 */	stfs f3, 0x10(r1)
/* 8007A8D4 000778D4  81 61 00 08 */	lwz r11, 8(r1)
/* 8007A8D8 000778D8  81 48 00 08 */	lwz r10, 8(r8)
/* 8007A8DC 000778DC  80 08 00 04 */	lwz r0, 4(r8)
/* 8007A8E0 000778E0  91 69 00 00 */	stw r11, 0(r9)
/* 8007A8E4 000778E4  90 09 00 04 */	stw r0, 4(r9)
/* 8007A8E8 000778E8  91 49 00 08 */	stw r10, 8(r9)
/* 8007A8EC 000778EC  38 21 00 18 */	addi r1, r1, 0x18
/* 8007A8F0 000778F0  4E 80 00 20 */	blr 

.global SetNuVecPntr
SetNuVecPntr:
/* 8007A8F4 000778F4  3D 60 80 17 */	lis r11, Ret_168@ha
/* 8007A8F8 000778F8  39 2B CA A0 */	addi r9, r11, Ret_168@l
/* 8007A8FC 000778FC  D0 2B CA A0 */	stfs f1, -0x3560(r11)
/* 8007A900 00077900  D0 49 00 04 */	stfs f2, 4(r9)
/* 8007A904 00077904  7D 23 4B 78 */	mr r3, r9
/* 8007A908 00077908  D0 69 00 08 */	stfs f3, 8(r9)
/* 8007A90C 0007790C  4E 80 00 20 */	blr 

.global SetNuVecPntrA
SetNuVecPntrA:
/* 8007A910 00077910  3D 60 80 17 */	lis r11, RetA_172@ha
/* 8007A914 00077914  39 2B CA AC */	addi r9, r11, RetA_172@l
/* 8007A918 00077918  D0 2B CA AC */	stfs f1, -0x3554(r11)
/* 8007A91C 0007791C  D0 49 00 04 */	stfs f2, 4(r9)
/* 8007A920 00077920  7D 23 4B 78 */	mr r3, r9
/* 8007A924 00077924  D0 69 00 08 */	stfs f3, 8(r9)
/* 8007A928 00077928  4E 80 00 20 */	blr 

.global SetNuQuat
SetNuQuat:
/* 8007A92C 0007792C  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8007A930 00077930  D0 21 00 08 */	stfs f1, 8(r1)
/* 8007A934 00077934  39 61 00 08 */	addi r11, r1, 8
/* 8007A938 00077938  D0 41 00 0C */	stfs f2, 0xc(r1)
/* 8007A93C 0007793C  7C 69 1B 78 */	mr r9, r3
/* 8007A940 00077940  D0 61 00 10 */	stfs f3, 0x10(r1)
/* 8007A944 00077944  D0 81 00 14 */	stfs f4, 0x14(r1)
/* 8007A948 00077948  81 01 00 08 */	lwz r8, 8(r1)
/* 8007A94C 0007794C  80 EB 00 0C */	lwz r7, 0xc(r11)
/* 8007A950 00077950  80 0B 00 04 */	lwz r0, 4(r11)
/* 8007A954 00077954  81 4B 00 08 */	lwz r10, 8(r11)
/* 8007A958 00077958  91 09 00 00 */	stw r8, 0(r9)
/* 8007A95C 0007795C  90 09 00 04 */	stw r0, 4(r9)
/* 8007A960 00077960  91 49 00 08 */	stw r10, 8(r9)
/* 8007A964 00077964  90 E9 00 0C */	stw r7, 0xc(r9)
/* 8007A968 00077968  38 21 00 18 */	addi r1, r1, 0x18
/* 8007A96C 0007796C  4E 80 00 20 */	blr 

.global GetLocatorMtx
GetLocatorMtx:
/* 8007A970 00077970  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 8007A974 00077974  7C 08 02 A6 */	mflr r0
/* 8007A978 00077978  BF 41 00 10 */	stmw r26, 0x10(r1)
/* 8007A97C 0007797C  90 01 00 2C */	stw r0, 0x2c(r1)
/* 8007A980 00077980  7C 9F 23 78 */	mr r31, r4
/* 8007A984 00077984  7C 7C 1B 79 */	or. r28, r3, r3
/* 8007A988 00077988  41 82 00 8C */	beq lbl_8007AA14
/* 8007A98C 0007798C  3D 20 80 12 */	lis r9, lbl_80119298@ha
/* 8007A990 00077990  C0 09 92 98 */	lfs f0, lbl_80119298@l(r9)
/* 8007A994 00077994  3C 60 80 17 */	lis r3, BaseMat_179@ha
/* 8007A998 00077998  38 63 CA B8 */	addi r3, r3, BaseMat_179@l
/* 8007A99C 0007799C  7F FD FB 78 */	mr r29, r31
/* 8007A9A0 000779A0  EC 01 00 32 */	fmuls f0, f1, f0
/* 8007A9A4 000779A4  3B C0 00 00 */	li r30, 0
/* 8007A9A8 000779A8  3F 40 80 17 */	lis r26, 0x8017
/* 8007A9AC 000779AC  FD A0 00 1E */	fctiwz f13, f0
/* 8007A9B0 000779B0  3F 60 80 30 */	lis r27, 0x8030
/* 8007A9B4 000779B4  D9 A1 00 08 */	stfd f13, 8(r1)
/* 8007A9B8 000779B8  3B FC 07 6C */	addi r31, r28, 0x76c
/* 8007A9BC 000779BC  80 81 00 0C */	lwz r4, 0xc(r1)
/* 8007A9C0 000779C0  48 04 40 C1 */	bl NuMtxSetRotationY
/* 8007A9C4 000779C4  3C C0 80 30 */	lis r6, tmtx@ha
/* 8007A9C8 000779C8  80 7C 00 00 */	lwz r3, 0(r28)
/* 8007A9CC 000779CC  38 C6 2A 9C */	addi r6, r6, tmtx@l
/* 8007A9D0 000779D0  38 80 00 00 */	li r4, 0
/* 8007A9D4 000779D4  38 A0 00 00 */	li r5, 0
/* 8007A9D8 000779D8  48 03 C1 D1 */	bl NuHGobjEval
lbl_8007A9DC:
/* 8007A9DC 000779DC  80 1F 00 00 */	lwz r0, 0(r31)
/* 8007A9E0 000779E0  3B FF 00 04 */	addi r31, r31, 4
/* 8007A9E4 000779E4  2C 00 00 00 */	cmpwi r0, 0
/* 8007A9E8 000779E8  41 82 00 1C */	beq lbl_8007AA04
/* 8007A9EC 000779EC  80 7C 00 00 */	lwz r3, 0(r28)
/* 8007A9F0 000779F0  57 C4 06 3E */	clrlwi r4, r30, 0x18
/* 8007A9F4 000779F4  38 BA CA B8 */	addi r5, r26, -13640
/* 8007A9F8 000779F8  38 DB 2A 9C */	addi r6, r27, 0x2a9c
/* 8007A9FC 000779FC  7F A7 EB 78 */	mr r7, r29
/* 8007AA00 00077A00  48 03 6A 41 */	bl NuHGobjPOIMtx
lbl_8007AA04:
/* 8007AA04 00077A04  3B DE 00 01 */	addi r30, r30, 1
/* 8007AA08 00077A08  3B BD 00 40 */	addi r29, r29, 0x40
/* 8007AA0C 00077A0C  2C 1E 00 0F */	cmpwi r30, 0xf
/* 8007AA10 00077A10  40 81 FF CC */	ble lbl_8007A9DC
lbl_8007AA14:
/* 8007AA14 00077A14  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 8007AA18 00077A18  7C 08 03 A6 */	mtlr r0
/* 8007AA1C 00077A1C  BB 41 00 10 */	lmw r26, 0x10(r1)
/* 8007AA20 00077A20  38 21 00 28 */	addi r1, r1, 0x28
/* 8007AA24 00077A24  4E 80 00 20 */	blr 

.global GetLocatorMtxMyDraw
GetLocatorMtxMyDraw:
/* 8007AA28 00077A28  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8007AA2C 00077A2C  7C 08 02 A6 */	mflr r0
/* 8007AA30 00077A30  BF 41 00 08 */	stmw r26, 8(r1)
/* 8007AA34 00077A34  90 01 00 24 */	stw r0, 0x24(r1)
/* 8007AA38 00077A38  7C 7C 1B 78 */	mr r28, r3
/* 8007AA3C 00077A3C  7C 9F 23 78 */	mr r31, r4
/* 8007AA40 00077A40  80 7C 00 1C */	lwz r3, 0x1c(r28)
/* 8007AA44 00077A44  7C BB 2B 78 */	mr r27, r5
/* 8007AA48 00077A48  2C 03 00 00 */	cmpwi r3, 0
/* 8007AA4C 00077A4C  41 82 00 80 */	beq lbl_8007AACC
/* 8007AA50 00077A50  A8 1C 00 0C */	lha r0, 0xc(r28)
/* 8007AA54 00077A54  39 23 00 04 */	addi r9, r3, 4
/* 8007AA58 00077A58  80 63 00 00 */	lwz r3, 0(r3)
/* 8007AA5C 00077A5C  3C E0 80 30 */	lis r7, tmtx@ha
/* 8007AA60 00077A60  54 00 10 3A */	slwi r0, r0, 2
/* 8007AA64 00077A64  C0 3C 00 00 */	lfs f1, 0(r28)
/* 8007AA68 00077A68  7C 89 00 2E */	lwzx r4, r9, r0
/* 8007AA6C 00077A6C  38 E7 2A 9C */	addi r7, r7, tmtx@l
/* 8007AA70 00077A70  38 A0 00 00 */	li r5, 0
/* 8007AA74 00077A74  38 C0 00 00 */	li r6, 0
/* 8007AA78 00077A78  7F FE FB 78 */	mr r30, r31
/* 8007AA7C 00077A7C  48 03 AF 89 */	bl NuHGobjEvalAnim
/* 8007AA80 00077A80  3B E0 00 00 */	li r31, 0
/* 8007AA84 00077A84  3F 40 80 30 */	lis r26, 0x8030
/* 8007AA88 00077A88  3B A0 00 00 */	li r29, 0
lbl_8007AA8C:
/* 8007AA8C 00077A8C  80 7C 00 1C */	lwz r3, 0x1c(r28)
/* 8007AA90 00077A90  39 23 07 6C */	addi r9, r3, 0x76c
/* 8007AA94 00077A94  7C 09 E8 2E */	lwzx r0, r9, r29
/* 8007AA98 00077A98  2C 00 00 00 */	cmpwi r0, 0
/* 8007AA9C 00077A9C  41 82 00 1C */	beq lbl_8007AAB8
/* 8007AAA0 00077AA0  80 63 00 00 */	lwz r3, 0(r3)
/* 8007AAA4 00077AA4  57 E4 06 3E */	clrlwi r4, r31, 0x18
/* 8007AAA8 00077AA8  7F 65 DB 78 */	mr r5, r27
/* 8007AAAC 00077AAC  38 DA 2A 9C */	addi r6, r26, 0x2a9c
/* 8007AAB0 00077AB0  7F C7 F3 78 */	mr r7, r30
/* 8007AAB4 00077AB4  48 03 69 8D */	bl NuHGobjPOIMtx
lbl_8007AAB8:
/* 8007AAB8 00077AB8  3B FF 00 01 */	addi r31, r31, 1
/* 8007AABC 00077ABC  3B DE 00 40 */	addi r30, r30, 0x40
/* 8007AAC0 00077AC0  3B BD 00 04 */	addi r29, r29, 4
/* 8007AAC4 00077AC4  2C 1F 00 0F */	cmpwi r31, 0xf
/* 8007AAC8 00077AC8  40 81 FF C4 */	ble lbl_8007AA8C
lbl_8007AACC:
/* 8007AACC 00077ACC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8007AAD0 00077AD0  7C 08 03 A6 */	mtlr r0
/* 8007AAD4 00077AD4  BB 41 00 08 */	lmw r26, 8(r1)
/* 8007AAD8 00077AD8  38 21 00 20 */	addi r1, r1, 0x20
/* 8007AADC 00077ADC  4E 80 00 20 */	blr 

.global ApplyFriction
ApplyFriction:
/* 8007AAE0 00077AE0  3D 20 80 12 */	lis r9, lbl_8011929C@ha
/* 8007AAE4 00077AE4  C1 A3 00 00 */	lfs f13, 0(r3)
/* 8007AAE8 00077AE8  C1 89 92 9C */	lfs f12, lbl_8011929C@l(r9)
/* 8007AAEC 00077AEC  EC 21 00 B2 */	fmuls f1, f1, f2
/* 8007AAF0 00077AF0  FC 0D 60 00 */	fcmpu cr0, f13, f12
/* 8007AAF4 00077AF4  40 81 00 20 */	ble lbl_8007AB14
/* 8007AAF8 00077AF8  FC 01 68 00 */	fcmpu cr0, f1, f13
/* 8007AAFC 00077AFC  40 81 00 0C */	ble lbl_8007AB08
lbl_8007AB00:
/* 8007AB00 00077B00  D1 83 00 00 */	stfs f12, 0(r3)
/* 8007AB04 00077B04  4E 80 00 20 */	blr 
lbl_8007AB08:
/* 8007AB08 00077B08  EC 0D 08 28 */	fsubs f0, f13, f1
/* 8007AB0C 00077B0C  D0 03 00 00 */	stfs f0, 0(r3)
/* 8007AB10 00077B10  4E 80 00 20 */	blr 
lbl_8007AB14:
/* 8007AB14 00077B14  FC 00 68 50 */	fneg f0, f13
/* 8007AB18 00077B18  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8007AB1C 00077B1C  41 81 FF E4 */	bgt lbl_8007AB00
/* 8007AB20 00077B20  EC 0D 08 2A */	fadds f0, f13, f1
/* 8007AB24 00077B24  D0 03 00 00 */	stfs f0, 0(r3)
/* 8007AB28 00077B28  4E 80 00 20 */	blr 

.global SeekHalfLife
SeekHalfLife:
/* 8007AB2C 00077B2C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8007AB30 00077B30  7C 08 02 A6 */	mflr r0
/* 8007AB34 00077B34  DB E1 00 18 */	stfd f31, 0x18(r1)
/* 8007AB38 00077B38  93 E1 00 14 */	stw r31, 0x14(r1)
/* 8007AB3C 00077B3C  90 01 00 24 */	stw r0, 0x24(r1)
/* 8007AB40 00077B40  3D 20 80 12 */	lis r9, lbl_801192A0@ha
/* 8007AB44 00077B44  7C 7F 1B 78 */	mr r31, r3
/* 8007AB48 00077B48  C0 09 92 A0 */	lfs f0, lbl_801192A0@l(r9)
/* 8007AB4C 00077B4C  FF E0 08 90 */	fmr f31, f1
/* 8007AB50 00077B50  FC 02 00 00 */	fcmpu cr0, f2, f0
/* 8007AB54 00077B54  40 82 00 10 */	bne lbl_8007AB64
/* 8007AB58 00077B58  3D 20 80 12 */	lis r9, lbl_801192A4@ha
/* 8007AB5C 00077B5C  C0 29 92 A4 */	lfs f1, lbl_801192A4@l(r9)
/* 8007AB60 00077B60  48 00 00 28 */	b lbl_8007AB88
lbl_8007AB64:
/* 8007AB64 00077B64  EC 43 10 24 */	fdivs f2, f3, f2
/* 8007AB68 00077B68  3D 20 80 12 */	lis r9, lbl_801192A8@ha
/* 8007AB6C 00077B6C  C8 29 92 A8 */	lfd f1, lbl_801192A8@l(r9)
/* 8007AB70 00077B70  48 05 C1 71 */	bl gcc2_compiled__N103
/* 8007AB74 00077B74  3D 20 80 12 */	lis r9, lbl_801192A4@ha
/* 8007AB78 00077B78  FC 20 08 18 */	frsp f1, f1
/* 8007AB7C 00077B7C  C0 09 92 A4 */	lfs f0, lbl_801192A4@l(r9)
/* 8007AB80 00077B80  EC 20 08 24 */	fdivs f1, f0, f1
/* 8007AB84 00077B84  EC 20 08 28 */	fsubs f1, f0, f1
lbl_8007AB88:
/* 8007AB88 00077B88  C1 BF 00 00 */	lfs f13, 0(r31)
/* 8007AB8C 00077B8C  EC 1F 68 28 */	fsubs f0, f31, f13
/* 8007AB90 00077B90  EC 00 68 7A */	fmadds f0, f0, f1, f13
/* 8007AB94 00077B94  D0 1F 00 00 */	stfs f0, 0(r31)
/* 8007AB98 00077B98  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8007AB9C 00077B9C  7C 08 03 A6 */	mtlr r0
/* 8007ABA0 00077BA0  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 8007ABA4 00077BA4  CB E1 00 18 */	lfd f31, 0x18(r1)
/* 8007ABA8 00077BA8  38 21 00 20 */	addi r1, r1, 0x20
/* 8007ABAC 00077BAC  4E 80 00 20 */	blr 

.global SeekHalfLifeLim
SeekHalfLifeLim:
/* 8007ABB0 00077BB0  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 8007ABB4 00077BB4  7C 08 02 A6 */	mflr r0
/* 8007ABB8 00077BB8  DB A1 00 28 */	stfd f29, 0x28(r1)
/* 8007ABBC 00077BBC  DB C1 00 30 */	stfd f30, 0x30(r1)
/* 8007ABC0 00077BC0  DB E1 00 38 */	stfd f31, 0x38(r1)
/* 8007ABC4 00077BC4  93 E1 00 24 */	stw r31, 0x24(r1)
/* 8007ABC8 00077BC8  90 01 00 44 */	stw r0, 0x44(r1)
/* 8007ABCC 00077BCC  3D 20 80 12 */	lis r9, lbl_801192B0@ha
/* 8007ABD0 00077BD0  7C 7F 1B 78 */	mr r31, r3
/* 8007ABD4 00077BD4  C0 09 92 B0 */	lfs f0, lbl_801192B0@l(r9)
/* 8007ABD8 00077BD8  FF A0 08 90 */	fmr f29, f1
/* 8007ABDC 00077BDC  FF E0 10 90 */	fmr f31, f2
/* 8007ABE0 00077BE0  FF C0 20 90 */	fmr f30, f4
/* 8007ABE4 00077BE4  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 8007ABE8 00077BE8  40 82 00 10 */	bne lbl_8007ABF8
/* 8007ABEC 00077BEC  3D 20 80 12 */	lis r9, lbl_801192B4@ha
/* 8007ABF0 00077BF0  C0 29 92 B4 */	lfs f1, lbl_801192B4@l(r9)
/* 8007ABF4 00077BF4  48 00 00 28 */	b lbl_8007AC1C
lbl_8007ABF8:
/* 8007ABF8 00077BF8  EC 5E 18 24 */	fdivs f2, f30, f3
/* 8007ABFC 00077BFC  3D 20 80 12 */	lis r9, lbl_801192B8@ha
/* 8007AC00 00077C00  C8 29 92 B8 */	lfd f1, lbl_801192B8@l(r9)
/* 8007AC04 00077C04  48 05 C0 DD */	bl gcc2_compiled__N103
/* 8007AC08 00077C08  3D 20 80 12 */	lis r9, lbl_801192B4@ha
/* 8007AC0C 00077C0C  FC 20 08 18 */	frsp f1, f1
/* 8007AC10 00077C10  C0 09 92 B4 */	lfs f0, lbl_801192B4@l(r9)
/* 8007AC14 00077C14  EC 20 08 24 */	fdivs f1, f0, f1
/* 8007AC18 00077C18  EC 20 08 28 */	fsubs f1, f0, f1
lbl_8007AC1C:
/* 8007AC1C 00077C1C  C0 1F 00 00 */	lfs f0, 0(r31)
/* 8007AC20 00077C20  EF FF 07 B2 */	fmuls f31, f31, f30
/* 8007AC24 00077C24  FD A0 00 90 */	fmr f13, f0
/* 8007AC28 00077C28  EC 1D 00 28 */	fsubs f0, f29, f0
/* 8007AC2C 00077C2C  EC 00 00 72 */	fmuls f0, f0, f1
/* 8007AC30 00077C30  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 8007AC34 00077C34  40 81 00 0C */	ble lbl_8007AC40
/* 8007AC38 00077C38  FC 00 F8 90 */	fmr f0, f31
/* 8007AC3C 00077C3C  48 00 00 14 */	b lbl_8007AC50
lbl_8007AC40:
/* 8007AC40 00077C40  FC 40 F8 50 */	fneg f2, f31
/* 8007AC44 00077C44  FC 00 10 00 */	fcmpu cr0, f0, f2
/* 8007AC48 00077C48  40 80 00 08 */	bge lbl_8007AC50
/* 8007AC4C 00077C4C  FC 00 10 90 */	fmr f0, f2
lbl_8007AC50:
/* 8007AC50 00077C50  EC 0D 00 2A */	fadds f0, f13, f0
/* 8007AC54 00077C54  D0 1F 00 00 */	stfs f0, 0(r31)
/* 8007AC58 00077C58  80 01 00 44 */	lwz r0, 0x44(r1)
/* 8007AC5C 00077C5C  7C 08 03 A6 */	mtlr r0
/* 8007AC60 00077C60  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 8007AC64 00077C64  CB A1 00 28 */	lfd f29, 0x28(r1)
/* 8007AC68 00077C68  CB C1 00 30 */	lfd f30, 0x30(r1)
/* 8007AC6C 00077C6C  CB E1 00 38 */	lfd f31, 0x38(r1)
/* 8007AC70 00077C70  38 21 00 40 */	addi r1, r1, 0x40
/* 8007AC74 00077C74  4E 80 00 20 */	blr 

.global SeekHalfLifeNUVEC
SeekHalfLifeNUVEC:
/* 8007AC78 00077C78  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8007AC7C 00077C7C  7C 08 02 A6 */	mflr r0
/* 8007AC80 00077C80  BF C1 00 18 */	stmw r30, 0x18(r1)
/* 8007AC84 00077C84  90 01 00 24 */	stw r0, 0x24(r1)
/* 8007AC88 00077C88  3D 20 80 12 */	lis r9, lbl_801192C0@ha
/* 8007AC8C 00077C8C  7C 7E 1B 78 */	mr r30, r3
/* 8007AC90 00077C90  C0 09 92 C0 */	lfs f0, lbl_801192C0@l(r9)
/* 8007AC94 00077C94  7C 9F 23 78 */	mr r31, r4
/* 8007AC98 00077C98  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8007AC9C 00077C9C  40 82 00 10 */	bne lbl_8007ACAC
/* 8007ACA0 00077CA0  3D 20 80 12 */	lis r9, lbl_801192C4@ha
/* 8007ACA4 00077CA4  C1 09 92 C4 */	lfs f8, lbl_801192C4@l(r9)
/* 8007ACA8 00077CA8  48 00 00 28 */	b lbl_8007ACD0
lbl_8007ACAC:
/* 8007ACAC 00077CAC  EC 42 08 24 */	fdivs f2, f2, f1
/* 8007ACB0 00077CB0  3D 20 80 12 */	lis r9, lbl_801192C8@ha
/* 8007ACB4 00077CB4  C8 29 92 C8 */	lfd f1, lbl_801192C8@l(r9)
/* 8007ACB8 00077CB8  48 05 C0 29 */	bl gcc2_compiled__N103
/* 8007ACBC 00077CBC  3D 20 80 12 */	lis r9, lbl_801192C4@ha
/* 8007ACC0 00077CC0  FC 20 08 18 */	frsp f1, f1
/* 8007ACC4 00077CC4  C0 09 92 C4 */	lfs f0, lbl_801192C4@l(r9)
/* 8007ACC8 00077CC8  EC 20 08 24 */	fdivs f1, f0, f1
/* 8007ACCC 00077CCC  ED 00 08 28 */	fsubs f8, f0, f1
lbl_8007ACD0:
/* 8007ACD0 00077CD0  C1 BF 00 00 */	lfs f13, 0(r31)
/* 8007ACD4 00077CD4  C1 9F 00 04 */	lfs f12, 4(r31)
/* 8007ACD8 00077CD8  C1 3E 00 04 */	lfs f9, 4(r30)
/* 8007ACDC 00077CDC  C1 5E 00 00 */	lfs f10, 0(r30)
/* 8007ACE0 00077CE0  C1 7F 00 08 */	lfs f11, 8(r31)
/* 8007ACE4 00077CE4  ED 8C 48 28 */	fsubs f12, f12, f9
/* 8007ACE8 00077CE8  C0 1E 00 08 */	lfs f0, 8(r30)
/* 8007ACEC 00077CEC  ED AD 50 28 */	fsubs f13, f13, f10
/* 8007ACF0 00077CF0  D1 A1 00 08 */	stfs f13, 8(r1)
/* 8007ACF4 00077CF4  D1 81 00 0C */	stfs f12, 0xc(r1)
/* 8007ACF8 00077CF8  ED 6B 00 28 */	fsubs f11, f11, f0
/* 8007ACFC 00077CFC  D1 61 00 10 */	stfs f11, 0x10(r1)
/* 8007AD00 00077D00  EC 0B 02 3A */	fmadds f0, f11, f8, f0
/* 8007AD04 00077D04  ED AD 52 3A */	fmadds f13, f13, f8, f10
/* 8007AD08 00077D08  D0 1E 00 08 */	stfs f0, 8(r30)
/* 8007AD0C 00077D0C  ED 8C 4A 3A */	fmadds f12, f12, f8, f9
/* 8007AD10 00077D10  D1 BE 00 00 */	stfs f13, 0(r30)
/* 8007AD14 00077D14  D1 9E 00 04 */	stfs f12, 4(r30)
/* 8007AD18 00077D18  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8007AD1C 00077D1C  7C 08 03 A6 */	mtlr r0
/* 8007AD20 00077D20  BB C1 00 18 */	lmw r30, 0x18(r1)
/* 8007AD24 00077D24  38 21 00 20 */	addi r1, r1, 0x20
/* 8007AD28 00077D28  4E 80 00 20 */	blr 

.global SeekAngHalfLife360f
SeekAngHalfLife360f:
/* 8007AD2C 00077D2C  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8007AD30 00077D30  7C 08 02 A6 */	mflr r0
/* 8007AD34 00077D34  DB C1 00 20 */	stfd f30, 0x20(r1)
/* 8007AD38 00077D38  DB E1 00 28 */	stfd f31, 0x28(r1)
/* 8007AD3C 00077D3C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8007AD40 00077D40  90 01 00 34 */	stw r0, 0x34(r1)
/* 8007AD44 00077D44  3D 20 80 12 */	lis r9, lbl_801192D0@ha
/* 8007AD48 00077D48  7C 7F 1B 78 */	mr r31, r3
/* 8007AD4C 00077D4C  C0 09 92 D0 */	lfs f0, lbl_801192D0@l(r9)
/* 8007AD50 00077D50  FF C0 08 90 */	fmr f30, f1
/* 8007AD54 00077D54  FC 02 00 00 */	fcmpu cr0, f2, f0
/* 8007AD58 00077D58  40 82 00 10 */	bne lbl_8007AD68
/* 8007AD5C 00077D5C  3D 20 80 12 */	lis r9, lbl_801192D4@ha
/* 8007AD60 00077D60  C3 E9 92 D4 */	lfs f31, lbl_801192D4@l(r9)
/* 8007AD64 00077D64  48 00 00 28 */	b lbl_8007AD8C
lbl_8007AD68:
/* 8007AD68 00077D68  EC 43 10 24 */	fdivs f2, f3, f2
/* 8007AD6C 00077D6C  3D 20 80 12 */	lis r9, lbl_801192D8@ha
/* 8007AD70 00077D70  C8 29 92 D8 */	lfd f1, lbl_801192D8@l(r9)
/* 8007AD74 00077D74  48 05 BF 6D */	bl gcc2_compiled__N103
/* 8007AD78 00077D78  3D 20 80 12 */	lis r9, lbl_801192D4@ha
/* 8007AD7C 00077D7C  FC 20 08 18 */	frsp f1, f1
/* 8007AD80 00077D80  C0 09 92 D4 */	lfs f0, lbl_801192D4@l(r9)
/* 8007AD84 00077D84  EC 20 08 24 */	fdivs f1, f0, f1
/* 8007AD88 00077D88  EF E0 08 28 */	fsubs f31, f0, f1
lbl_8007AD8C:
/* 8007AD8C 00077D8C  C0 3F 00 00 */	lfs f1, 0(r31)
/* 8007AD90 00077D90  EC 3E 08 28 */	fsubs f1, f30, f1
/* 8007AD94 00077D94  48 00 02 C9 */	bl Rationalise360f
/* 8007AD98 00077D98  C0 1F 00 00 */	lfs f0, 0(r31)
/* 8007AD9C 00077D9C  EC 3F 00 7A */	fmadds f1, f31, f1, f0
/* 8007ADA0 00077DA0  D0 3F 00 00 */	stfs f1, 0(r31)
/* 8007ADA4 00077DA4  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8007ADA8 00077DA8  7C 08 03 A6 */	mtlr r0
/* 8007ADAC 00077DAC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 8007ADB0 00077DB0  CB C1 00 20 */	lfd f30, 0x20(r1)
/* 8007ADB4 00077DB4  CB E1 00 28 */	lfd f31, 0x28(r1)
/* 8007ADB8 00077DB8  38 21 00 30 */	addi r1, r1, 0x30
/* 8007ADBC 00077DBC  4E 80 00 20 */	blr 

.global SeekAngLimHalfLife360f
SeekAngLimHalfLife360f:
/* 8007ADC0 00077DC0  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 8007ADC4 00077DC4  7C 08 02 A6 */	mflr r0
/* 8007ADC8 00077DC8  DB A1 00 28 */	stfd f29, 0x28(r1)
/* 8007ADCC 00077DCC  DB C1 00 30 */	stfd f30, 0x30(r1)
/* 8007ADD0 00077DD0  DB E1 00 38 */	stfd f31, 0x38(r1)
/* 8007ADD4 00077DD4  93 E1 00 24 */	stw r31, 0x24(r1)
/* 8007ADD8 00077DD8  90 01 00 44 */	stw r0, 0x44(r1)
/* 8007ADDC 00077DDC  3D 20 80 12 */	lis r9, lbl_801192E0@ha
/* 8007ADE0 00077DE0  EF C2 01 32 */	fmuls f30, f2, f4
/* 8007ADE4 00077DE4  C0 09 92 E0 */	lfs f0, lbl_801192E0@l(r9)
/* 8007ADE8 00077DE8  7C 7F 1B 78 */	mr r31, r3
/* 8007ADEC 00077DEC  FF A0 08 90 */	fmr f29, f1
/* 8007ADF0 00077DF0  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 8007ADF4 00077DF4  40 82 00 10 */	bne lbl_8007AE04
/* 8007ADF8 00077DF8  3D 20 80 12 */	lis r9, lbl_801192E4@ha
/* 8007ADFC 00077DFC  C3 E9 92 E4 */	lfs f31, lbl_801192E4@l(r9)
/* 8007AE00 00077E00  48 00 00 28 */	b lbl_8007AE28
lbl_8007AE04:
/* 8007AE04 00077E04  EC 44 18 24 */	fdivs f2, f4, f3
/* 8007AE08 00077E08  3D 20 80 12 */	lis r9, lbl_801192E8@ha
/* 8007AE0C 00077E0C  C8 29 92 E8 */	lfd f1, lbl_801192E8@l(r9)
/* 8007AE10 00077E10  48 05 BE D1 */	bl gcc2_compiled__N103
/* 8007AE14 00077E14  3D 20 80 12 */	lis r9, lbl_801192E4@ha
/* 8007AE18 00077E18  FC 20 08 18 */	frsp f1, f1
/* 8007AE1C 00077E1C  C0 09 92 E4 */	lfs f0, lbl_801192E4@l(r9)
/* 8007AE20 00077E20  EC 20 08 24 */	fdivs f1, f0, f1
/* 8007AE24 00077E24  EF E0 08 28 */	fsubs f31, f0, f1
lbl_8007AE28:
/* 8007AE28 00077E28  C0 3F 00 00 */	lfs f1, 0(r31)
/* 8007AE2C 00077E2C  EC 3D 08 28 */	fsubs f1, f29, f1
/* 8007AE30 00077E30  48 00 02 2D */	bl Rationalise360f
/* 8007AE34 00077E34  EF FF 00 72 */	fmuls f31, f31, f1
/* 8007AE38 00077E38  FC 1F F0 00 */	fcmpu cr0, f31, f30
/* 8007AE3C 00077E3C  40 81 00 08 */	ble lbl_8007AE44
/* 8007AE40 00077E40  FF E0 F0 90 */	fmr f31, f30
lbl_8007AE44:
/* 8007AE44 00077E44  FC 40 F0 50 */	fneg f2, f30
/* 8007AE48 00077E48  FC 1F 10 00 */	fcmpu cr0, f31, f2
/* 8007AE4C 00077E4C  40 80 00 08 */	bge lbl_8007AE54
/* 8007AE50 00077E50  FF E0 10 90 */	fmr f31, f2
lbl_8007AE54:
/* 8007AE54 00077E54  C0 1F 00 00 */	lfs f0, 0(r31)
/* 8007AE58 00077E58  EC 00 F8 2A */	fadds f0, f0, f31
/* 8007AE5C 00077E5C  D0 1F 00 00 */	stfs f0, 0(r31)
/* 8007AE60 00077E60  80 01 00 44 */	lwz r0, 0x44(r1)
/* 8007AE64 00077E64  7C 08 03 A6 */	mtlr r0
/* 8007AE68 00077E68  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 8007AE6C 00077E6C  CB A1 00 28 */	lfd f29, 0x28(r1)
/* 8007AE70 00077E70  CB C1 00 30 */	lfd f30, 0x30(r1)
/* 8007AE74 00077E74  CB E1 00 38 */	lfd f31, 0x38(r1)
/* 8007AE78 00077E78  38 21 00 40 */	addi r1, r1, 0x40
/* 8007AE7C 00077E7C  4E 80 00 20 */	blr 

.global SeekAngHalfLife
SeekAngHalfLife:
/* 8007AE80 00077E80  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8007AE84 00077E84  7C 08 02 A6 */	mflr r0
/* 8007AE88 00077E88  BF C1 00 10 */	stmw r30, 0x10(r1)
/* 8007AE8C 00077E8C  90 01 00 1C */	stw r0, 0x1c(r1)
/* 8007AE90 00077E90  3D 20 80 12 */	lis r9, lbl_801192F0@ha
/* 8007AE94 00077E94  7C 7E 1B 78 */	mr r30, r3
/* 8007AE98 00077E98  C0 09 92 F0 */	lfs f0, lbl_801192F0@l(r9)
/* 8007AE9C 00077E9C  7C 9F 23 78 */	mr r31, r4
/* 8007AEA0 00077EA0  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8007AEA4 00077EA4  40 82 00 10 */	bne lbl_8007AEB4
/* 8007AEA8 00077EA8  3D 20 80 12 */	lis r9, lbl_801192F4@ha
/* 8007AEAC 00077EAC  C1 49 92 F4 */	lfs f10, lbl_801192F4@l(r9)
/* 8007AEB0 00077EB0  48 00 00 28 */	b lbl_8007AED8
lbl_8007AEB4:
/* 8007AEB4 00077EB4  EC 42 08 24 */	fdivs f2, f2, f1
/* 8007AEB8 00077EB8  3D 20 80 12 */	lis r9, lbl_801192F8@ha
/* 8007AEBC 00077EBC  C8 29 92 F8 */	lfd f1, lbl_801192F8@l(r9)
/* 8007AEC0 00077EC0  48 05 BE 21 */	bl gcc2_compiled__N103
/* 8007AEC4 00077EC4  3D 20 80 12 */	lis r9, lbl_801192F4@ha
/* 8007AEC8 00077EC8  FC 20 08 18 */	frsp f1, f1
/* 8007AECC 00077ECC  C0 09 92 F4 */	lfs f0, lbl_801192F4@l(r9)
/* 8007AED0 00077ED0  EC 20 08 24 */	fdivs f1, f0, f1
/* 8007AED4 00077ED4  ED 40 08 28 */	fsubs f10, f0, f1
lbl_8007AED8:
/* 8007AED8 00077ED8  A1 3E 00 00 */	lhz r9, 0(r30)
/* 8007AEDC 00077EDC  3C C0 43 30 */	lis r6, 0x4330
/* 8007AEE0 00077EE0  7D 07 43 78 */	mr r7, r8
/* 8007AEE4 00077EE4  7C 09 F8 50 */	subf r0, r9, r31
/* 8007AEE8 00077EE8  3D 60 80 12 */	lis r11, lbl_80119300@ha
/* 8007AEEC 00077EEC  7C 00 07 34 */	extsh r0, r0
/* 8007AEF0 00077EF0  7D 29 07 34 */	extsh r9, r9
/* 8007AEF4 00077EF4  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 8007AEF8 00077EF8  6D 29 80 00 */	xoris r9, r9, 0x8000
/* 8007AEFC 00077EFC  90 01 00 0C */	stw r0, 0xc(r1)
/* 8007AF00 00077F00  7D 0A 43 78 */	mr r10, r8
/* 8007AF04 00077F04  C9 AB 93 00 */	lfd f13, lbl_80119300@l(r11)
/* 8007AF08 00077F08  90 C1 00 08 */	stw r6, 8(r1)
/* 8007AF0C 00077F0C  C9 81 00 08 */	lfd f12, 8(r1)
/* 8007AF10 00077F10  91 21 00 0C */	stw r9, 0xc(r1)
/* 8007AF14 00077F14  FD 8C 68 28 */	fsub f12, f12, f13
/* 8007AF18 00077F18  90 C1 00 08 */	stw r6, 8(r1)
/* 8007AF1C 00077F1C  FD 80 60 18 */	frsp f12, f12
/* 8007AF20 00077F20  C8 01 00 08 */	lfd f0, 8(r1)
/* 8007AF24 00077F24  FC 00 68 28 */	fsub f0, f0, f13
/* 8007AF28 00077F28  FC 00 00 18 */	frsp f0, f0
/* 8007AF2C 00077F2C  ED 4A 03 3A */	fmadds f10, f10, f12, f0
/* 8007AF30 00077F30  FD A0 50 90 */	fmr f13, f10
/* 8007AF34 00077F34  FD 60 68 1E */	fctiwz f11, f13
/* 8007AF38 00077F38  D9 61 00 08 */	stfd f11, 8(r1)
/* 8007AF3C 00077F3C  81 41 00 0C */	lwz r10, 0xc(r1)
/* 8007AF40 00077F40  B1 5E 00 00 */	sth r10, 0(r30)
/* 8007AF44 00077F44  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 8007AF48 00077F48  7C 08 03 A6 */	mtlr r0
/* 8007AF4C 00077F4C  BB C1 00 10 */	lmw r30, 0x10(r1)
/* 8007AF50 00077F50  38 21 00 18 */	addi r1, r1, 0x18
/* 8007AF54 00077F54  4E 80 00 20 */	blr 

.global frand
frand:
/* 8007AF58 00077F58  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8007AF5C 00077F5C  7C 08 02 A6 */	mflr r0
/* 8007AF60 00077F60  90 01 00 14 */	stw r0, 0x14(r1)
/* 8007AF64 00077F64  48 05 E1 7D */	bl rand
/* 8007AF68 00077F68  7C 60 1B 78 */	mr r0, r3
/* 8007AF6C 00077F6C  2C 03 00 00 */	cmpwi r3, 0
/* 8007AF70 00077F70  40 80 00 08 */	bge lbl_8007AF78
/* 8007AF74 00077F74  38 03 3F FF */	addi r0, r3, 0x3fff
lbl_8007AF78:
/* 8007AF78 00077F78  54 00 00 22 */	rlwinm r0, r0, 0, 0, 0x11
/* 8007AF7C 00077F7C  7C 00 18 50 */	subf r0, r0, r3
/* 8007AF80 00077F80  3D 00 43 30 */	lis r8, 0x4330
/* 8007AF84 00077F84  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 8007AF88 00077F88  3D 60 80 12 */	lis r11, lbl_80119308@ha
/* 8007AF8C 00077F8C  90 01 00 0C */	stw r0, 0xc(r1)
/* 8007AF90 00077F90  3D 40 80 12 */	lis r10, lbl_80119310@ha
/* 8007AF94 00077F94  C8 0B 93 08 */	lfd f0, lbl_80119308@l(r11)
/* 8007AF98 00077F98  91 01 00 08 */	stw r8, 8(r1)
/* 8007AF9C 00077F9C  C1 AA 93 10 */	lfs f13, lbl_80119310@l(r10)
/* 8007AFA0 00077FA0  C8 21 00 08 */	lfd f1, 8(r1)
/* 8007AFA4 00077FA4  FC 21 00 28 */	fsub f1, f1, f0
/* 8007AFA8 00077FA8  FC 20 08 18 */	frsp f1, f1
/* 8007AFAC 00077FAC  EC 21 03 72 */	fmuls f1, f1, f13
/* 8007AFB0 00077FB0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8007AFB4 00077FB4  7C 08 03 A6 */	mtlr r0
/* 8007AFB8 00077FB8  38 21 00 10 */	addi r1, r1, 0x10
/* 8007AFBC 00077FBC  4E 80 00 20 */	blr 

.global frandPN
frandPN:
/* 8007AFC0 00077FC0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8007AFC4 00077FC4  7C 08 02 A6 */	mflr r0
/* 8007AFC8 00077FC8  90 01 00 14 */	stw r0, 0x14(r1)
/* 8007AFCC 00077FCC  48 05 E1 15 */	bl rand
/* 8007AFD0 00077FD0  7C 60 1B 78 */	mr r0, r3
/* 8007AFD4 00077FD4  2C 03 00 00 */	cmpwi r3, 0
/* 8007AFD8 00077FD8  40 80 00 08 */	bge lbl_8007AFE0
/* 8007AFDC 00077FDC  38 03 3F FF */	addi r0, r3, 0x3fff
lbl_8007AFE0:
/* 8007AFE0 00077FE0  54 00 00 22 */	rlwinm r0, r0, 0, 0, 0x11
/* 8007AFE4 00077FE4  7C 00 18 50 */	subf r0, r0, r3
/* 8007AFE8 00077FE8  3C E0 43 30 */	lis r7, 0x4330
/* 8007AFEC 00077FEC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 8007AFF0 00077FF0  3D 60 80 12 */	lis r11, lbl_80119318@ha
/* 8007AFF4 00077FF4  90 01 00 0C */	stw r0, 0xc(r1)
/* 8007AFF8 00077FF8  3D 40 80 12 */	lis r10, lbl_80119320@ha
/* 8007AFFC 00077FFC  C8 0B 93 18 */	lfd f0, lbl_80119318@l(r11)
/* 8007B000 00078000  3D 00 80 12 */	lis r8, lbl_80119324@ha
/* 8007B004 00078004  90 E1 00 08 */	stw r7, 8(r1)
/* 8007B008 00078008  C1 8A 93 20 */	lfs f12, lbl_80119320@l(r10)
/* 8007B00C 0007800C  C8 21 00 08 */	lfd f1, 8(r1)
/* 8007B010 00078010  C1 A8 93 24 */	lfs f13, lbl_80119324@l(r8)
/* 8007B014 00078014  FC 21 00 28 */	fsub f1, f1, f0
/* 8007B018 00078018  FC 20 08 18 */	frsp f1, f1
/* 8007B01C 0007801C  EC 21 6B 38 */	fmsubs f1, f1, f12, f13
/* 8007B020 00078020  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8007B024 00078024  7C 08 03 A6 */	mtlr r0
/* 8007B028 00078028  38 21 00 10 */	addi r1, r1, 0x10
/* 8007B02C 0007802C  4E 80 00 20 */	blr 

.global fsign
fsign:
/* 8007B030 00078030  3D 20 80 12 */	lis r9, lbl_80119328@ha
/* 8007B034 00078034  C0 09 93 28 */	lfs f0, lbl_80119328@l(r9)
/* 8007B038 00078038  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8007B03C 0007803C  4C 62 0B 82 */	cror 3, 2, 1
/* 8007B040 00078040  41 83 00 10 */	bso lbl_8007B050
/* 8007B044 00078044  3D 20 80 12 */	lis r9, lbl_80119330@ha
/* 8007B048 00078048  C0 29 93 30 */	lfs f1, lbl_80119330@l(r9)
/* 8007B04C 0007804C  4E 80 00 20 */	blr 
lbl_8007B050:
/* 8007B050 00078050  3D 20 80 12 */	lis r9, lbl_8011932C@ha
/* 8007B054 00078054  C0 29 93 2C */	lfs f1, lbl_8011932C@l(r9)
/* 8007B058 00078058  4E 80 00 20 */	blr 

.global Rationalise360f
Rationalise360f:
/* 8007B05C 0007805C  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8007B060 00078060  7C 08 02 A6 */	mflr r0
/* 8007B064 00078064  DB E1 00 10 */	stfd f31, 0x10(r1)
/* 8007B068 00078068  90 01 00 1C */	stw r0, 0x1c(r1)
/* 8007B06C 0007806C  3D 20 80 12 */	lis r9, lbl_80119334@ha
/* 8007B070 00078070  3D 60 80 12 */	lis r11, lbl_80119338@ha
/* 8007B074 00078074  C3 E9 93 34 */	lfs f31, lbl_80119334@l(r9)
/* 8007B078 00078078  C8 4B 93 38 */	lfd f2, lbl_80119338@l(r11)
/* 8007B07C 0007807C  EC 21 F8 2A */	fadds f1, f1, f31
/* 8007B080 00078080  48 05 B8 D5 */	bl gcc2_compiled__N102
/* 8007B084 00078084  3D 20 80 12 */	lis r9, lbl_80119340@ha
/* 8007B088 00078088  FC 20 08 18 */	frsp f1, f1
/* 8007B08C 0007808C  C0 09 93 40 */	lfs f0, lbl_80119340@l(r9)
/* 8007B090 00078090  EC 21 F8 28 */	fsubs f1, f1, f31
/* 8007B094 00078094  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8007B098 00078098  40 80 00 10 */	bge lbl_8007B0A8
/* 8007B09C 0007809C  3D 20 80 12 */	lis r9, lbl_80119344@ha
/* 8007B0A0 000780A0  C0 09 93 44 */	lfs f0, lbl_80119344@l(r9)
/* 8007B0A4 000780A4  EC 21 00 2A */	fadds f1, f1, f0
lbl_8007B0A8:
/* 8007B0A8 000780A8  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 8007B0AC 000780AC  7C 08 03 A6 */	mtlr r0
/* 8007B0B0 000780B0  CB E1 00 10 */	lfd f31, 0x10(r1)
/* 8007B0B4 000780B4  38 21 00 18 */	addi r1, r1, 0x18
/* 8007B0B8 000780B8  4E 80 00 20 */	blr 

.global LimitAng360f
LimitAng360f:
/* 8007B0BC 000780BC  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 8007B0C0 000780C0  7C 08 02 A6 */	mflr r0
/* 8007B0C4 000780C4  DB A1 00 28 */	stfd f29, 0x28(r1)
/* 8007B0C8 000780C8  DB C1 00 30 */	stfd f30, 0x30(r1)
/* 8007B0CC 000780CC  DB E1 00 38 */	stfd f31, 0x38(r1)
/* 8007B0D0 000780D0  BF C1 00 20 */	stmw r30, 0x20(r1)
/* 8007B0D4 000780D4  90 01 00 44 */	stw r0, 0x44(r1)
/* 8007B0D8 000780D8  7C 7F 1B 78 */	mr r31, r3
/* 8007B0DC 000780DC  3D 20 80 12 */	lis r9, lbl_80119348@ha
/* 8007B0E0 000780E0  C3 E9 93 48 */	lfs f31, lbl_80119348@l(r9)
/* 8007B0E4 000780E4  FF A0 10 90 */	fmr f29, f2
/* 8007B0E8 000780E8  C0 1F 00 00 */	lfs f0, 0(r31)
/* 8007B0EC 000780EC  3D 20 80 12 */	lis r9, lbl_80119350@ha
/* 8007B0F0 000780F0  C8 49 93 50 */	lfd f2, lbl_80119350@l(r9)
/* 8007B0F4 000780F4  FF C0 08 90 */	fmr f30, f1
/* 8007B0F8 000780F8  EC 00 F8 2A */	fadds f0, f0, f31
/* 8007B0FC 000780FC  3B C0 00 00 */	li r30, 0
/* 8007B100 00078100  FC 20 00 90 */	fmr f1, f0
/* 8007B104 00078104  48 05 B8 51 */	bl gcc2_compiled__N102
/* 8007B108 00078108  3D 20 80 12 */	lis r9, lbl_80119358@ha
/* 8007B10C 0007810C  FC 20 08 18 */	frsp f1, f1
/* 8007B110 00078110  C0 09 93 58 */	lfs f0, lbl_80119358@l(r9)
/* 8007B114 00078114  EC 21 F8 28 */	fsubs f1, f1, f31
/* 8007B118 00078118  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8007B11C 0007811C  40 80 00 10 */	bge lbl_8007B12C
/* 8007B120 00078120  3D 20 80 12 */	lis r9, lbl_8011935C@ha
/* 8007B124 00078124  C0 09 93 5C */	lfs f0, lbl_8011935C@l(r9)
/* 8007B128 00078128  EC 21 00 2A */	fadds f1, f1, f0
lbl_8007B12C:
/* 8007B12C 0007812C  FC 01 F0 00 */	fcmpu cr0, f1, f30
/* 8007B130 00078130  40 80 00 0C */	bge lbl_8007B13C
/* 8007B134 00078134  FC 20 F0 90 */	fmr f1, f30
/* 8007B138 00078138  48 00 00 18 */	b lbl_8007B150
lbl_8007B13C:
/* 8007B13C 0007813C  FC 01 E8 00 */	fcmpu cr0, f1, f29
/* 8007B140 00078140  40 81 00 0C */	ble lbl_8007B14C
/* 8007B144 00078144  FC 20 E8 90 */	fmr f1, f29
/* 8007B148 00078148  48 00 00 08 */	b lbl_8007B150
lbl_8007B14C:
/* 8007B14C 0007814C  3B C0 00 01 */	li r30, 1
lbl_8007B150:
/* 8007B150 00078150  D0 3F 00 00 */	stfs f1, 0(r31)
/* 8007B154 00078154  7F C3 F3 78 */	mr r3, r30
/* 8007B158 00078158  80 01 00 44 */	lwz r0, 0x44(r1)
/* 8007B15C 0007815C  7C 08 03 A6 */	mtlr r0
/* 8007B160 00078160  BB C1 00 20 */	lmw r30, 0x20(r1)
/* 8007B164 00078164  CB A1 00 28 */	lfd f29, 0x28(r1)
/* 8007B168 00078168  CB C1 00 30 */	lfd f30, 0x30(r1)
/* 8007B16C 0007816C  CB E1 00 38 */	lfd f31, 0x38(r1)
/* 8007B170 00078170  38 21 00 40 */	addi r1, r1, 0x40
/* 8007B174 00078174  4E 80 00 20 */	blr 

.global DotProduct
DotProduct:
/* 8007B178 00078178  C1 A4 00 04 */	lfs f13, 4(r4)
/* 8007B17C 0007817C  C0 03 00 04 */	lfs f0, 4(r3)
/* 8007B180 00078180  C0 23 00 00 */	lfs f1, 0(r3)
/* 8007B184 00078184  EC 00 03 72 */	fmuls f0, f0, f13
/* 8007B188 00078188  C1 64 00 00 */	lfs f11, 0(r4)
/* 8007B18C 0007818C  C1 83 00 08 */	lfs f12, 8(r3)
/* 8007B190 00078190  C1 A4 00 08 */	lfs f13, 8(r4)
/* 8007B194 00078194  EC 21 02 FA */	fmadds f1, f1, f11, f0
/* 8007B198 00078198  EC 2C 0B 7A */	fmadds f1, f12, f13, f1
/* 8007B19C 0007819C  4E 80 00 20 */	blr 

.global CrossProduct
CrossProduct:
/* 8007B1A0 000781A0  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8007B1A4 000781A4  C1 64 00 04 */	lfs f11, 4(r4)
/* 8007B1A8 000781A8  39 01 00 08 */	addi r8, r1, 8
/* 8007B1AC 000781AC  C1 05 00 08 */	lfs f8, 8(r5)
/* 8007B1B0 000781B0  7C 6B 1B 78 */	mr r11, r3
/* 8007B1B4 000781B4  C1 85 00 00 */	lfs f12, 0(r5)
/* 8007B1B8 000781B8  C1 44 00 00 */	lfs f10, 0(r4)
/* 8007B1BC 000781BC  C1 A4 00 08 */	lfs f13, 8(r4)
/* 8007B1C0 000781C0  EC EB 03 32 */	fmuls f7, f11, f12
/* 8007B1C4 000781C4  C1 25 00 04 */	lfs f9, 4(r5)
/* 8007B1C8 000781C8  EC 0A 02 32 */	fmuls f0, f10, f8
/* 8007B1CC 000781CC  ED 8D 03 38 */	fmsubs f12, f13, f12, f0
/* 8007B1D0 000781D0  ED AD 02 72 */	fmuls f13, f13, f9
/* 8007B1D4 000781D4  D1 81 00 0C */	stfs f12, 0xc(r1)
/* 8007B1D8 000781D8  ED 4A 3A 78 */	fmsubs f10, f10, f9, f7
/* 8007B1DC 000781DC  ED 6B 6A 38 */	fmsubs f11, f11, f8, f13
/* 8007B1E0 000781E0  D1 41 00 10 */	stfs f10, 0x10(r1)
/* 8007B1E4 000781E4  D1 61 00 08 */	stfs f11, 8(r1)
/* 8007B1E8 000781E8  81 48 00 08 */	lwz r10, 8(r8)
/* 8007B1EC 000781EC  80 01 00 08 */	lwz r0, 8(r1)
/* 8007B1F0 000781F0  81 28 00 04 */	lwz r9, 4(r8)
/* 8007B1F4 000781F4  90 0B 00 00 */	stw r0, 0(r11)
/* 8007B1F8 000781F8  91 2B 00 04 */	stw r9, 4(r11)
/* 8007B1FC 000781FC  91 4B 00 08 */	stw r10, 8(r11)
/* 8007B200 00078200  38 21 00 18 */	addi r1, r1, 0x18
/* 8007B204 00078204  4E 80 00 20 */	blr 

.global ProcessTimer
ProcessTimer:
/* 8007B208 00078208  80 0D 82 20 */	lwz r0, Paused-_SDA_BASE_(r13)
/* 8007B20C 0007820C  2C 00 00 00 */	cmpwi r0, 0
/* 8007B210 00078210  40 82 00 18 */	bne lbl_8007B228
/* 8007B214 00078214  3D 20 80 12 */	lis r9, lbl_80119360@ha
/* 8007B218 00078218  C0 03 00 00 */	lfs f0, 0(r3)
/* 8007B21C 0007821C  C1 A9 93 60 */	lfs f13, lbl_80119360@l(r9)
/* 8007B220 00078220  EC 00 68 28 */	fsubs f0, f0, f13
/* 8007B224 00078224  D0 03 00 00 */	stfs f0, 0(r3)
lbl_8007B228:
/* 8007B228 00078228  3D 20 80 12 */	lis r9, lbl_80119364@ha
/* 8007B22C 0007822C  C0 03 00 00 */	lfs f0, 0(r3)
/* 8007B230 00078230  C1 A9 93 64 */	lfs f13, lbl_80119364@l(r9)
/* 8007B234 00078234  FC 00 68 00 */	fcmpu cr0, f0, f13
/* 8007B238 00078238  4C 62 03 82 */	cror 3, 2, 0
/* 8007B23C 0007823C  41 83 00 0C */	bso lbl_8007B248
/* 8007B240 00078240  38 60 00 00 */	li r3, 0
/* 8007B244 00078244  4E 80 00 20 */	blr 
lbl_8007B248:
/* 8007B248 00078248  D1 A3 00 00 */	stfs f13, 0(r3)
/* 8007B24C 0007824C  38 60 00 01 */	li r3, 1
/* 8007B250 00078250  4E 80 00 20 */	blr 

.global MyInitModelNew
MyInitModelNew:
/* 8007B254 00078254  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8007B258 00078258  7C 08 02 A6 */	mflr r0
/* 8007B25C 0007825C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8007B260 00078260  90 01 00 14 */	stw r0, 0x14(r1)
/* 8007B264 00078264  3D 20 80 25 */	lis r9, CRemap@ha
/* 8007B268 00078268  7C 7F 1B 78 */	mr r31, r3
/* 8007B26C 0007826C  39 29 C8 B4 */	addi r9, r9, CRemap@l
/* 8007B270 00078270  7C 09 20 AE */	lbzx r0, r9, r4
/* 8007B274 00078274  7C 00 07 74 */	extsb r0, r0
/* 8007B278 00078278  2C 00 FF FF */	cmpwi r0, -1
/* 8007B27C 0007827C  41 82 00 40 */	beq lbl_8007B2BC
/* 8007B280 00078280  1C 00 07 AC */	mulli r0, r0, 0x7ac
/* 8007B284 00078284  3D 20 80 25 */	lis r9, CModel@ha
/* 8007B288 00078288  39 29 3E DC */	addi r9, r9, CModel@l
/* 8007B28C 0007828C  90 9F 00 20 */	stw r4, 0x20(r31)
/* 8007B290 00078290  7C A4 2B 78 */	mr r4, r5
/* 8007B294 00078294  90 DF 00 24 */	stw r6, 0x24(r31)
/* 8007B298 00078298  90 FF 00 28 */	stw r7, 0x28(r31)
/* 8007B29C 0007829C  7C 00 4A 14 */	add r0, r0, r9
/* 8007B2A0 000782A0  91 1F 00 2C */	stw r8, 0x2c(r31)
/* 8007B2A4 000782A4  90 1F 00 1C */	stw r0, 0x1c(r31)
/* 8007B2A8 000782A8  4B FA 47 19 */	bl ResetAnimPacket
/* 8007B2AC 000782AC  38 7F 00 30 */	addi r3, r31, 0x30
/* 8007B2B0 000782B0  4B FD 15 BD */	bl ResetLights
/* 8007B2B4 000782B4  38 60 00 01 */	li r3, 1
/* 8007B2B8 000782B8  48 00 00 08 */	b lbl_8007B2C0
lbl_8007B2BC:
/* 8007B2BC 000782BC  38 60 00 00 */	li r3, 0
lbl_8007B2C0:
/* 8007B2C0 000782C0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8007B2C4 000782C4  7C 08 03 A6 */	mtlr r0
/* 8007B2C8 000782C8  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8007B2CC 000782CC  38 21 00 10 */	addi r1, r1, 0x10
/* 8007B2D0 000782D0  4E 80 00 20 */	blr 

.global MyDrawModelNew
MyDrawModelNew:
/* 8007B2D4 000782D4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8007B2D8 000782D8  7C 08 02 A6 */	mflr r0
/* 8007B2DC 000782DC  BF 81 00 10 */	stmw r28, 0x10(r1)
/* 8007B2E0 000782E0  90 01 00 24 */	stw r0, 0x24(r1)
/* 8007B2E4 000782E4  7C 7F 1B 78 */	mr r31, r3
/* 8007B2E8 000782E8  7C 9C 23 78 */	mr r28, r4
/* 8007B2EC 000782EC  80 1F 00 1C */	lwz r0, 0x1c(r31)
/* 8007B2F0 000782F0  7C BD 2B 78 */	mr r29, r5
/* 8007B2F4 000782F4  2C 00 00 00 */	cmpwi r0, 0
/* 8007B2F8 000782F8  40 82 00 0C */	bne lbl_8007B304
/* 8007B2FC 000782FC  38 60 00 00 */	li r3, 0
/* 8007B300 00078300  48 00 00 5C */	b lbl_8007B35C
lbl_8007B304:
/* 8007B304 00078304  81 7F 00 24 */	lwz r11, 0x24(r31)
/* 8007B308 00078308  2C 0B 00 00 */	cmpwi r11, 0
/* 8007B30C 0007830C  41 82 00 18 */	beq lbl_8007B324
/* 8007B310 00078310  81 3F 00 28 */	lwz r9, 0x28(r31)
/* 8007B314 00078314  38 00 00 01 */	li r0, 1
/* 8007B318 00078318  90 0D A2 70 */	stw r0, ChrisJointOveride-_SDA_BASE_(r13)
/* 8007B31C 0007831C  91 6D A2 78 */	stw r11, ChrisNumJoints-_SDA_BASE_(r13)
/* 8007B320 00078320  91 2D A2 74 */	stw r9, ChrisJointList-_SDA_BASE_(r13)
lbl_8007B324:
/* 8007B324 00078324  38 7F 00 30 */	addi r3, r31, 0x30
/* 8007B328 00078328  3B C0 00 00 */	li r30, 0
/* 8007B32C 0007832C  4B FD 35 61 */	bl SetNearestLights
/* 8007B330 00078330  80 7F 00 1C */	lwz r3, 0x1c(r31)
/* 8007B334 00078334  7F E4 FB 78 */	mr r4, r31
/* 8007B338 00078338  7F 85 E3 78 */	mr r5, r28
/* 8007B33C 0007833C  7F A9 EB 78 */	mr r9, r29
/* 8007B340 00078340  93 C1 00 08 */	stw r30, 8(r1)
/* 8007B344 00078344  38 C0 00 00 */	li r6, 0
/* 8007B348 00078348  38 E0 00 01 */	li r7, 1
/* 8007B34C 0007834C  39 00 00 00 */	li r8, 0
/* 8007B350 00078350  39 40 00 00 */	li r10, 0
/* 8007B354 00078354  4B FA 24 61 */	bl DrawCharacterModel
/* 8007B358 00078358  93 CD A2 70 */	stw r30, ChrisJointOveride-_SDA_BASE_(r13)
lbl_8007B35C:
/* 8007B35C 0007835C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8007B360 00078360  7C 08 03 A6 */	mtlr r0
/* 8007B364 00078364  BB 81 00 10 */	lmw r28, 0x10(r1)
/* 8007B368 00078368  38 21 00 20 */	addi r1, r1, 0x20
/* 8007B36C 0007836C  4E 80 00 20 */	blr 

.global MyAnimateModelNew
MyAnimateModelNew:
/* 8007B370 00078370  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8007B374 00078374  7C 08 02 A6 */	mflr r0
/* 8007B378 00078378  BF C1 00 08 */	stmw r30, 8(r1)
/* 8007B37C 0007837C  90 01 00 14 */	stw r0, 0x14(r1)
/* 8007B380 00078380  7C 7E 1B 78 */	mr r30, r3
/* 8007B384 00078384  3D 20 80 12 */	lis r9, lbl_80119368@ha
/* 8007B388 00078388  A0 1E 00 0C */	lhz r0, 0xc(r30)
/* 8007B38C 0007838C  7F C4 F3 78 */	mr r4, r30
/* 8007B390 00078390  80 7E 00 1C */	lwz r3, 0x1c(r30)
/* 8007B394 00078394  C0 49 93 68 */	lfs f2, lbl_80119368@l(r9)
/* 8007B398 00078398  B0 1E 00 0E */	sth r0, 0xe(r30)
/* 8007B39C 0007839C  4B FA 46 55 */	bl UpdateAnimPacket
/* 8007B3A0 000783A0  80 7E 00 2C */	lwz r3, 0x2c(r30)
/* 8007B3A4 000783A4  38 9E 00 30 */	addi r4, r30, 0x30
/* 8007B3A8 000783A8  38 A0 00 01 */	li r5, 1
/* 8007B3AC 000783AC  4B FD 2C 41 */	bl GetLights
/* 8007B3B0 000783B0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8007B3B4 000783B4  7C 08 03 A6 */	mtlr r0
/* 8007B3B8 000783B8  BB C1 00 08 */	lmw r30, 8(r1)
/* 8007B3BC 000783BC  38 21 00 10 */	addi r1, r1, 0x10
/* 8007B3C0 000783C0  4E 80 00 20 */	blr 

.global MyResetAnimPacket
MyResetAnimPacket:
/* 8007B3C4 000783C4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8007B3C8 000783C8  7C 08 02 A6 */	mflr r0
/* 8007B3CC 000783CC  BF C1 00 08 */	stmw r30, 8(r1)
/* 8007B3D0 000783D0  90 01 00 14 */	stw r0, 0x14(r1)
/* 8007B3D4 000783D4  7C 7E 1B 78 */	mr r30, r3
/* 8007B3D8 000783D8  4B FA 45 E9 */	bl ResetAnimPacket
/* 8007B3DC 000783DC  38 00 00 00 */	li r0, 0
/* 8007B3E0 000783E0  98 1E 00 1B */	stb r0, 0x1b(r30)
/* 8007B3E4 000783E4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8007B3E8 000783E8  7C 08 03 A6 */	mtlr r0
/* 8007B3EC 000783EC  BB C1 00 08 */	lmw r30, 8(r1)
/* 8007B3F0 000783F0  38 21 00 10 */	addi r1, r1, 0x10
/* 8007B3F4 000783F4  4E 80 00 20 */	blr 

.global MyChangeAnim
MyChangeAnim:
/* 8007B3F8 000783F8  A1 23 00 0C */	lhz r9, 0xc(r3)
/* 8007B3FC 000783FC  38 00 00 00 */	li r0, 0
/* 8007B400 00078400  98 03 00 1B */	stb r0, 0x1b(r3)
/* 8007B404 00078404  B1 23 00 0E */	sth r9, 0xe(r3)
/* 8007B408 00078408  B0 83 00 10 */	sth r4, 0x10(r3)
/* 8007B40C 0007840C  4E 80 00 20 */	blr 

.global ControlledDist
ControlledDist:
/* 8007B410 00078410  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8007B414 00078414  7C 08 02 A6 */	mflr r0
/* 8007B418 00078418  DB E1 00 28 */	stfd f31, 0x28(r1)
/* 8007B41C 0007841C  BF C1 00 20 */	stmw r30, 0x20(r1)
/* 8007B420 00078420  90 01 00 34 */	stw r0, 0x34(r1)
/* 8007B424 00078424  7C 80 23 78 */	mr r0, r4
/* 8007B428 00078428  3B C1 00 08 */	addi r30, r1, 8
/* 8007B42C 0007842C  3D 20 80 12 */	lis r9, lbl_8011936C@ha
/* 8007B430 00078430  7C 64 1B 78 */	mr r4, r3
/* 8007B434 00078434  7C BF 2B 78 */	mr r31, r5
/* 8007B438 00078438  C3 E9 93 6C */	lfs f31, lbl_8011936C@l(r9)
/* 8007B43C 0007843C  7C 05 03 78 */	mr r5, r0
/* 8007B440 00078440  7F C3 F3 78 */	mr r3, r30
/* 8007B444 00078444  48 04 63 2D */	bl NuVecSub
/* 8007B448 00078448  38 00 00 03 */	li r0, 3
/* 8007B44C 0007844C  FD 80 F8 90 */	fmr f12, f31
/* 8007B450 00078450  7C 09 03 A6 */	mtctr r0
lbl_8007B454:
/* 8007B454 00078454  C0 1E 00 00 */	lfs f0, 0(r30)
/* 8007B458 00078458  FD A0 00 90 */	fmr f13, f0
/* 8007B45C 0007845C  FF 80 60 00 */	fcmpu cr7, f0, f12
/* 8007B460 00078460  40 9D 00 0C */	ble cr7, lbl_8007B46C
/* 8007B464 00078464  73 E0 00 01 */	andi. r0, r31, 1
/* 8007B468 00078468  40 82 00 10 */	bne lbl_8007B478
lbl_8007B46C:
/* 8007B46C 0007846C  40 9C 00 10 */	bge cr7, lbl_8007B47C
/* 8007B470 00078470  73 E0 00 02 */	andi. r0, r31, 2
/* 8007B474 00078474  41 82 00 08 */	beq lbl_8007B47C
lbl_8007B478:
/* 8007B478 00078478  EF ED FB 7A */	fmadds f31, f13, f13, f31
lbl_8007B47C:
/* 8007B47C 0007847C  3B DE 00 04 */	addi r30, r30, 4
/* 8007B480 00078480  7F FF 26 70 */	srawi r31, r31, 4
/* 8007B484 00078484  42 00 FF D0 */	bdnz lbl_8007B454
/* 8007B488 00078488  FC 20 F8 90 */	fmr f1, f31
/* 8007B48C 0007848C  48 04 32 E9 */	bl NuFsqrt
/* 8007B490 00078490  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8007B494 00078494  7C 08 03 A6 */	mtlr r0
/* 8007B498 00078498  BB C1 00 20 */	lmw r30, 0x20(r1)
/* 8007B49C 0007849C  CB E1 00 28 */	lfd f31, 0x28(r1)
/* 8007B4A0 000784A0  38 21 00 30 */	addi r1, r1, 0x30
/* 8007B4A4 000784A4  4E 80 00 20 */	blr 

.global FindSplineTargetPoint
FindSplineTargetPoint:
/* 8007B4A8 000784A8  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 8007B4AC 000784AC  7C 08 02 A6 */	mflr r0
/* 8007B4B0 000784B0  7D 80 00 26 */	mfcr r12
/* 8007B4B4 000784B4  DB C1 00 50 */	stfd f30, 0x50(r1)
/* 8007B4B8 000784B8  DB E1 00 58 */	stfd f31, 0x58(r1)
/* 8007B4BC 000784BC  BF 01 00 30 */	stmw r24, 0x30(r1)
/* 8007B4C0 000784C0  90 01 00 64 */	stw r0, 0x64(r1)
/* 8007B4C4 000784C4  91 81 00 2C */	stw r12, 0x2c(r1)
/* 8007B4C8 000784C8  7C 7F 1B 78 */	mr r31, r3
/* 8007B4CC 000784CC  7C 99 23 78 */	mr r25, r4
/* 8007B4D0 000784D0  7C BA 2B 78 */	mr r26, r5
/* 8007B4D4 000784D4  7C DB 33 78 */	mr r27, r6
/* 8007B4D8 000784D8  7D 18 43 78 */	mr r24, r8
/* 8007B4DC 000784DC  7C FC 3B 79 */	or. r28, r7, r7
/* 8007B4E0 000784E0  40 82 00 A0 */	bne lbl_8007B580
/* 8007B4E4 000784E4  3D 20 80 12 */	lis r9, lbl_80119370@ha
/* 8007B4E8 000784E8  C1 BF 00 10 */	lfs f13, 0x10(r31)
/* 8007B4EC 000784EC  C0 09 93 70 */	lfs f0, lbl_80119370@l(r9)
/* 8007B4F0 000784F0  FF 8D 00 00 */	fcmpu cr7, f13, f0
/* 8007B4F4 000784F4  40 9D 00 1C */	ble cr7, lbl_8007B510
/* 8007B4F8 000784F8  C1 BF 00 04 */	lfs f13, 4(r31)
/* 8007B4FC 000784FC  C0 1F 00 08 */	lfs f0, 8(r31)
/* 8007B500 00078500  FD 60 68 90 */	fmr f11, f13
/* 8007B504 00078504  FD 80 00 90 */	fmr f12, f0
/* 8007B508 00078508  FC 0D 00 00 */	fcmpu cr0, f13, f0
/* 8007B50C 0007850C  41 81 00 20 */	bgt lbl_8007B52C
lbl_8007B510:
/* 8007B510 00078510  40 9C 00 70 */	bge cr7, lbl_8007B580
/* 8007B514 00078514  C1 BF 00 04 */	lfs f13, 4(r31)
/* 8007B518 00078518  C0 1F 00 08 */	lfs f0, 8(r31)
/* 8007B51C 0007851C  FD 60 68 90 */	fmr f11, f13
/* 8007B520 00078520  FD 80 00 90 */	fmr f12, f0
/* 8007B524 00078524  FC 0D 00 00 */	fcmpu cr0, f13, f0
/* 8007B528 00078528  40 80 00 58 */	bge lbl_8007B580
lbl_8007B52C:
/* 8007B52C 0007852C  D1 9F 00 04 */	stfs f12, 4(r31)
/* 8007B530 00078530  39 5F 00 14 */	addi r10, r31, 0x14
/* 8007B534 00078534  D1 7F 00 08 */	stfs f11, 8(r31)
/* 8007B538 00078538  39 61 00 08 */	addi r11, r1, 8
/* 8007B53C 0007853C  80 1F 00 14 */	lwz r0, 0x14(r31)
/* 8007B540 00078540  39 3F 00 20 */	addi r9, r31, 0x20
/* 8007B544 00078544  80 AA 00 04 */	lwz r5, 4(r10)
/* 8007B548 00078548  80 CA 00 08 */	lwz r6, 8(r10)
/* 8007B54C 0007854C  90 01 00 08 */	stw r0, 8(r1)
/* 8007B550 00078550  90 CB 00 08 */	stw r6, 8(r11)
/* 8007B554 00078554  81 1F 00 20 */	lwz r8, 0x20(r31)
/* 8007B558 00078558  90 AB 00 04 */	stw r5, 4(r11)
/* 8007B55C 0007855C  80 E9 00 04 */	lwz r7, 4(r9)
/* 8007B560 00078560  80 09 00 08 */	lwz r0, 8(r9)
/* 8007B564 00078564  91 1F 00 14 */	stw r8, 0x14(r31)
/* 8007B568 00078568  81 61 00 08 */	lwz r11, 8(r1)
/* 8007B56C 0007856C  90 0A 00 08 */	stw r0, 8(r10)
/* 8007B570 00078570  90 EA 00 04 */	stw r7, 4(r10)
/* 8007B574 00078574  91 7F 00 20 */	stw r11, 0x20(r31)
/* 8007B578 00078578  90 C9 00 08 */	stw r6, 8(r9)
/* 8007B57C 0007857C  90 A9 00 04 */	stw r5, 4(r9)
lbl_8007B580:
/* 8007B580 00078580  3B BF 00 14 */	addi r29, r31, 0x14
/* 8007B584 00078584  7F 44 D3 78 */	mr r4, r26
/* 8007B588 00078588  7F A3 EB 78 */	mr r3, r29
/* 8007B58C 0007858C  7F 25 CB 78 */	mr r5, r25
/* 8007B590 00078590  4B FF FE 81 */	bl ControlledDist
/* 8007B594 00078594  3B DF 00 20 */	addi r30, r31, 0x20
/* 8007B598 00078598  FF C0 08 90 */	fmr f30, f1
/* 8007B59C 0007859C  7F C3 F3 78 */	mr r3, r30
/* 8007B5A0 000785A0  7F 44 D3 78 */	mr r4, r26
/* 8007B5A4 000785A4  7F 25 CB 78 */	mr r5, r25
/* 8007B5A8 000785A8  4B FF FE 69 */	bl ControlledDist
/* 8007B5AC 000785AC  FF E0 08 90 */	fmr f31, f1
/* 8007B5B0 000785B0  2E 1B 00 00 */	cmpwi cr4, r27, 0
/* 8007B5B4 000785B4  48 00 00 B4 */	b lbl_8007B668
lbl_8007B5B8:
/* 8007B5B8 000785B8  81 7F 00 20 */	lwz r11, 0x20(r31)
/* 8007B5BC 000785BC  3D 40 80 12 */	lis r10, lbl_80119374@ha
/* 8007B5C0 000785C0  81 3E 00 04 */	lwz r9, 4(r30)
/* 8007B5C4 000785C4  FF C0 F8 90 */	fmr f30, f31
/* 8007B5C8 000785C8  80 1E 00 08 */	lwz r0, 8(r30)
/* 8007B5CC 000785CC  91 7F 00 14 */	stw r11, 0x14(r31)
/* 8007B5D0 000785D0  91 3D 00 04 */	stw r9, 4(r29)
/* 8007B5D4 000785D4  90 1D 00 08 */	stw r0, 8(r29)
/* 8007B5D8 000785D8  C1 8A 93 74 */	lfs f12, lbl_80119374@l(r10)
/* 8007B5DC 000785DC  C0 1F 00 08 */	lfs f0, 8(r31)
/* 8007B5E0 000785E0  C1 BF 00 10 */	lfs f13, 0x10(r31)
/* 8007B5E4 000785E4  D0 1F 00 04 */	stfs f0, 4(r31)
/* 8007B5E8 000785E8  EC 00 68 2A */	fadds f0, f0, f13
/* 8007B5EC 000785EC  D0 1F 00 08 */	stfs f0, 8(r31)
/* 8007B5F0 000785F0  FC 00 60 00 */	fcmpu cr0, f0, f12
/* 8007B5F4 000785F4  40 81 00 20 */	ble lbl_8007B614
/* 8007B5F8 000785F8  2C 1C 00 00 */	cmpwi r28, 0
/* 8007B5FC 000785FC  41 82 00 10 */	beq lbl_8007B60C
/* 8007B600 00078600  EC 00 60 28 */	fsubs f0, f0, f12
/* 8007B604 00078604  D0 1F 00 08 */	stfs f0, 8(r31)
/* 8007B608 00078608  48 00 00 34 */	b lbl_8007B63C
lbl_8007B60C:
/* 8007B60C 0007860C  D1 9F 00 08 */	stfs f12, 8(r31)
/* 8007B610 00078610  48 00 00 2C */	b lbl_8007B63C
lbl_8007B614:
/* 8007B614 00078614  3D 20 80 12 */	lis r9, lbl_80119370@ha
/* 8007B618 00078618  C1 A9 93 70 */	lfs f13, lbl_80119370@l(r9)
/* 8007B61C 0007861C  FC 00 68 00 */	fcmpu cr0, f0, f13
/* 8007B620 00078620  40 80 00 1C */	bge lbl_8007B63C
/* 8007B624 00078624  2C 1C 00 00 */	cmpwi r28, 0
/* 8007B628 00078628  41 82 00 10 */	beq lbl_8007B638
/* 8007B62C 0007862C  EC 00 60 2A */	fadds f0, f0, f12
/* 8007B630 00078630  D0 1F 00 08 */	stfs f0, 8(r31)
/* 8007B634 00078634  48 00 00 08 */	b lbl_8007B63C
lbl_8007B638:
/* 8007B638 00078638  D1 BF 00 08 */	stfs f13, 8(r31)
lbl_8007B63C:
/* 8007B63C 0007863C  80 7F 00 00 */	lwz r3, 0(r31)
/* 8007B640 00078640  7F C4 F3 78 */	mr r4, r30
/* 8007B644 00078644  C0 3F 00 08 */	lfs f1, 8(r31)
/* 8007B648 00078648  38 A0 00 00 */	li r5, 0
/* 8007B64C 0007864C  38 C0 00 00 */	li r6, 0
/* 8007B650 00078650  4B FB FF A9 */	bl PointAlongSpline
/* 8007B654 00078654  7F C3 F3 78 */	mr r3, r30
/* 8007B658 00078658  7F 44 D3 78 */	mr r4, r26
/* 8007B65C 0007865C  7F 25 CB 78 */	mr r5, r25
/* 8007B660 00078660  4B FF FD B1 */	bl ControlledDist
/* 8007B664 00078664  FF E0 08 90 */	fmr f31, f1
lbl_8007B668:
/* 8007B668 00078668  FC 1F F0 00 */	fcmpu cr0, f31, f30
/* 8007B66C 0007866C  41 80 FF 4C */	blt lbl_8007B5B8
/* 8007B670 00078670  C0 1F 00 2C */	lfs f0, 0x2c(r31)
/* 8007B674 00078674  FC 1F 00 00 */	fcmpu cr0, f31, f0
/* 8007B678 00078678  41 80 00 14 */	blt lbl_8007B68C
/* 8007B67C 0007867C  FC 1E 00 00 */	fcmpu cr0, f30, f0
/* 8007B680 00078680  40 81 00 28 */	ble lbl_8007B6A8
/* 8007B684 00078684  2C 18 00 00 */	cmpwi r24, 0
/* 8007B688 00078688  41 82 00 20 */	beq lbl_8007B6A8
lbl_8007B68C:
/* 8007B68C 0007868C  3D 20 80 12 */	lis r9, lbl_80119374@ha
/* 8007B690 00078690  C1 BF 00 08 */	lfs f13, 8(r31)
/* 8007B694 00078694  C0 09 93 74 */	lfs f0, lbl_80119374@l(r9)
/* 8007B698 00078698  FC 0D 00 00 */	fcmpu cr0, f13, f0
/* 8007B69C 0007869C  40 82 FF 1C */	bne lbl_8007B5B8
/* 8007B6A0 000786A0  2C 1C 00 00 */	cmpwi r28, 0
/* 8007B6A4 000786A4  40 82 FF 14 */	bne lbl_8007B5B8
lbl_8007B6A8:
/* 8007B6A8 000786A8  7F C4 F3 78 */	mr r4, r30
/* 8007B6AC 000786AC  38 61 00 08 */	addi r3, r1, 8
/* 8007B6B0 000786B0  7F A5 EB 78 */	mr r5, r29
/* 8007B6B4 000786B4  48 04 60 BD */	bl NuVecSub
/* 8007B6B8 000786B8  C0 1F 00 2C */	lfs f0, 0x2c(r31)
/* 8007B6BC 000786BC  FC 1F 00 00 */	fcmpu cr0, f31, f0
/* 8007B6C0 000786C0  4C 62 03 82 */	cror 3, 2, 0
/* 8007B6C4 000786C4  41 83 00 10 */	bso lbl_8007B6D4
/* 8007B6C8 000786C8  FC 1F F0 00 */	fcmpu cr0, f31, f30
/* 8007B6CC 000786CC  4C 62 03 82 */	cror 3, 2, 0
/* 8007B6D0 000786D0  40 83 00 10 */	bns lbl_8007B6E0
lbl_8007B6D4:
/* 8007B6D4 000786D4  3D 20 80 12 */	lis r9, lbl_80119374@ha
/* 8007B6D8 000786D8  C0 29 93 74 */	lfs f1, lbl_80119374@l(r9)
/* 8007B6DC 000786DC  48 00 00 28 */	b lbl_8007B704
lbl_8007B6E0:
/* 8007B6E0 000786E0  FC 1E 00 00 */	fcmpu cr0, f30, f0
/* 8007B6E4 000786E4  4C 62 0B 82 */	cror 3, 2, 1
/* 8007B6E8 000786E8  40 83 00 10 */	bns lbl_8007B6F8
/* 8007B6EC 000786EC  3D 20 80 12 */	lis r9, lbl_80119370@ha
/* 8007B6F0 000786F0  C0 29 93 70 */	lfs f1, lbl_80119370@l(r9)
/* 8007B6F4 000786F4  48 00 00 10 */	b lbl_8007B704
lbl_8007B6F8:
/* 8007B6F8 000786F8  ED BF F0 28 */	fsubs f13, f31, f30
/* 8007B6FC 000786FC  EC 00 F0 28 */	fsubs f0, f0, f30
/* 8007B700 00078700  EC 20 68 24 */	fdivs f1, f0, f13
lbl_8007B704:
/* 8007B704 00078704  C0 1F 00 10 */	lfs f0, 0x10(r31)
/* 8007B708 00078708  C1 BF 00 04 */	lfs f13, 4(r31)
/* 8007B70C 0007870C  EC 01 68 3A */	fmadds f0, f1, f0, f13
/* 8007B710 00078710  D0 1F 00 0C */	stfs f0, 0xc(r31)
/* 8007B714 00078714  41 92 00 28 */	beq cr4, lbl_8007B73C
/* 8007B718 00078718  80 1F 00 14 */	lwz r0, 0x14(r31)
/* 8007B71C 0007871C  7F 63 DB 78 */	mr r3, r27
/* 8007B720 00078720  81 7D 00 08 */	lwz r11, 8(r29)
/* 8007B724 00078724  38 81 00 08 */	addi r4, r1, 8
/* 8007B728 00078728  81 3D 00 04 */	lwz r9, 4(r29)
/* 8007B72C 0007872C  90 1B 00 00 */	stw r0, 0(r27)
/* 8007B730 00078730  91 3B 00 04 */	stw r9, 4(r27)
/* 8007B734 00078734  91 7B 00 08 */	stw r11, 8(r27)
/* 8007B738 00078738  48 04 60 95 */	bl NuVecScaleAccum
lbl_8007B73C:
/* 8007B73C 0007873C  80 01 00 64 */	lwz r0, 0x64(r1)
/* 8007B740 00078740  81 81 00 2C */	lwz r12, 0x2c(r1)
/* 8007B744 00078744  7C 08 03 A6 */	mtlr r0
/* 8007B748 00078748  BB 01 00 30 */	lmw r24, 0x30(r1)
/* 8007B74C 0007874C  CB C1 00 50 */	lfd f30, 0x50(r1)
/* 8007B750 00078750  CB E1 00 58 */	lfd f31, 0x58(r1)
/* 8007B754 00078754  7D 80 81 20 */	mtcrf 8, r12
/* 8007B758 00078758  38 21 00 60 */	addi r1, r1, 0x60
/* 8007B75C 0007875C  4E 80 00 20 */	blr 

.global FindSplineClosestPointAndDist
FindSplineClosestPointAndDist:
/* 8007B760 00078760  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 8007B764 00078764  7C 08 02 A6 */	mflr r0
/* 8007B768 00078768  7D 80 00 26 */	mfcr r12
/* 8007B76C 0007876C  DB C1 00 40 */	stfd f30, 0x40(r1)
/* 8007B770 00078770  DB E1 00 48 */	stfd f31, 0x48(r1)
/* 8007B774 00078774  BF 01 00 20 */	stmw r24, 0x20(r1)
/* 8007B778 00078778  90 01 00 54 */	stw r0, 0x54(r1)
/* 8007B77C 0007877C  91 81 00 1C */	stw r12, 0x1c(r1)
/* 8007B780 00078780  7C 7F 1B 78 */	mr r31, r3
/* 8007B784 00078784  7C 9A 23 78 */	mr r26, r4
/* 8007B788 00078788  7C BB 2B 78 */	mr r27, r5
/* 8007B78C 0007878C  38 7F 00 14 */	addi r3, r31, 0x14
/* 8007B790 00078790  7C 7C 1B 78 */	mr r28, r3
/* 8007B794 00078794  7C D9 33 78 */	mr r25, r6
/* 8007B798 00078798  2E 07 00 00 */	cmpwi cr4, r7, 0
/* 8007B79C 0007879C  7F 64 DB 78 */	mr r4, r27
/* 8007B7A0 000787A0  7F 45 D3 78 */	mr r5, r26
/* 8007B7A4 000787A4  3B DF 00 20 */	addi r30, r31, 0x20
/* 8007B7A8 000787A8  4B FF FC 69 */	bl ControlledDist
/* 8007B7AC 000787AC  7F DD F3 78 */	mr r29, r30
/* 8007B7B0 000787B0  FF E0 08 90 */	fmr f31, f1
/* 8007B7B4 000787B4  7F C3 F3 78 */	mr r3, r30
/* 8007B7B8 000787B8  7F 64 DB 78 */	mr r4, r27
/* 8007B7BC 000787BC  7F 45 D3 78 */	mr r5, r26
/* 8007B7C0 000787C0  4B FF FC 51 */	bl ControlledDist
/* 8007B7C4 000787C4  3F 00 80 12 */	lis r24, 0x8012
/* 8007B7C8 000787C8  3D 20 80 12 */	lis r9, lbl_80119378@ha
/* 8007B7CC 000787CC  C3 C9 93 78 */	lfs f30, lbl_80119378@l(r9)
/* 8007B7D0 000787D0  48 00 00 A4 */	b lbl_8007B874
lbl_8007B7D4:
/* 8007B7D4 000787D4  81 7F 00 20 */	lwz r11, 0x20(r31)
/* 8007B7D8 000787D8  FF E0 08 90 */	fmr f31, f1
/* 8007B7DC 000787DC  81 3D 00 04 */	lwz r9, 4(r29)
/* 8007B7E0 000787E0  3B DF 00 20 */	addi r30, r31, 0x20
/* 8007B7E4 000787E4  80 1D 00 08 */	lwz r0, 8(r29)
/* 8007B7E8 000787E8  91 7F 00 14 */	stw r11, 0x14(r31)
/* 8007B7EC 000787EC  91 3C 00 04 */	stw r9, 4(r28)
/* 8007B7F0 000787F0  90 1C 00 08 */	stw r0, 8(r28)
/* 8007B7F4 000787F4  C1 8A 93 78 */	lfs f12, -0x6c88(r10)
/* 8007B7F8 000787F8  C0 1F 00 08 */	lfs f0, 8(r31)
/* 8007B7FC 000787FC  C1 BF 00 10 */	lfs f13, 0x10(r31)
/* 8007B800 00078800  D0 1F 00 04 */	stfs f0, 4(r31)
/* 8007B804 00078804  EC 00 68 2A */	fadds f0, f0, f13
/* 8007B808 00078808  D0 1F 00 08 */	stfs f0, 8(r31)
/* 8007B80C 0007880C  FC 00 60 00 */	fcmpu cr0, f0, f12
/* 8007B810 00078810  40 81 00 1C */	ble lbl_8007B82C
/* 8007B814 00078814  41 92 00 10 */	beq cr4, lbl_8007B824
/* 8007B818 00078818  EC 00 60 28 */	fsubs f0, f0, f12
/* 8007B81C 0007881C  D0 1F 00 08 */	stfs f0, 8(r31)
/* 8007B820 00078820  48 00 00 2C */	b lbl_8007B84C
lbl_8007B824:
/* 8007B824 00078824  D1 9F 00 08 */	stfs f12, 8(r31)
/* 8007B828 00078828  48 00 00 24 */	b lbl_8007B84C
lbl_8007B82C:
/* 8007B82C 0007882C  C1 B8 93 7C */	lfs f13, -0x6c84(r24)
/* 8007B830 00078830  FC 00 68 00 */	fcmpu cr0, f0, f13
/* 8007B834 00078834  40 80 00 18 */	bge lbl_8007B84C
/* 8007B838 00078838  41 92 00 10 */	beq cr4, lbl_8007B848
/* 8007B83C 0007883C  EC 00 60 2A */	fadds f0, f0, f12
/* 8007B840 00078840  D0 1F 00 08 */	stfs f0, 8(r31)
/* 8007B844 00078844  48 00 00 08 */	b lbl_8007B84C
lbl_8007B848:
/* 8007B848 00078848  D1 BF 00 08 */	stfs f13, 8(r31)
lbl_8007B84C:
/* 8007B84C 0007884C  80 7F 00 00 */	lwz r3, 0(r31)
/* 8007B850 00078850  7F C4 F3 78 */	mr r4, r30
/* 8007B854 00078854  C0 3F 00 08 */	lfs f1, 8(r31)
/* 8007B858 00078858  38 A0 00 00 */	li r5, 0
/* 8007B85C 0007885C  38 C0 00 00 */	li r6, 0
/* 8007B860 00078860  4B FB FD 99 */	bl PointAlongSpline
/* 8007B864 00078864  7F C3 F3 78 */	mr r3, r30
/* 8007B868 00078868  7F 64 DB 78 */	mr r4, r27
/* 8007B86C 0007886C  7F 45 D3 78 */	mr r5, r26
/* 8007B870 00078870  4B FF FB A1 */	bl ControlledDist
lbl_8007B874:
/* 8007B874 00078874  FC 01 F8 00 */	fcmpu cr0, f1, f31
/* 8007B878 00078878  C1 BF 00 08 */	lfs f13, 8(r31)
/* 8007B87C 0007887C  41 80 00 10 */	blt lbl_8007B88C
/* 8007B880 00078880  C0 1F 00 04 */	lfs f0, 4(r31)
/* 8007B884 00078884  FC 00 68 00 */	fcmpu cr0, f0, f13
/* 8007B888 00078888  40 82 00 14 */	bne lbl_8007B89C
lbl_8007B88C:
/* 8007B88C 0007888C  FC 0D F0 00 */	fcmpu cr0, f13, f30
/* 8007B890 00078890  3D 40 80 12 */	lis r10, 0x8012
/* 8007B894 00078894  40 82 FF 40 */	bne lbl_8007B7D4
/* 8007B898 00078898  40 92 FF 3C */	bne cr4, lbl_8007B7D4
lbl_8007B89C:
/* 8007B89C 0007889C  2C 19 00 00 */	cmpwi r25, 0
/* 8007B8A0 000788A0  41 82 00 20 */	beq lbl_8007B8C0
/* 8007B8A4 000788A4  39 3F 00 14 */	addi r9, r31, 0x14
/* 8007B8A8 000788A8  81 5F 00 14 */	lwz r10, 0x14(r31)
/* 8007B8AC 000788AC  80 09 00 08 */	lwz r0, 8(r9)
/* 8007B8B0 000788B0  81 69 00 04 */	lwz r11, 4(r9)
/* 8007B8B4 000788B4  90 19 00 08 */	stw r0, 8(r25)
/* 8007B8B8 000788B8  91 59 00 00 */	stw r10, 0(r25)
/* 8007B8BC 000788BC  91 79 00 04 */	stw r11, 4(r25)
lbl_8007B8C0:
/* 8007B8C0 000788C0  FC 20 F8 90 */	fmr f1, f31
/* 8007B8C4 000788C4  80 01 00 54 */	lwz r0, 0x54(r1)
/* 8007B8C8 000788C8  81 81 00 1C */	lwz r12, 0x1c(r1)
/* 8007B8CC 000788CC  7C 08 03 A6 */	mtlr r0
/* 8007B8D0 000788D0  BB 01 00 20 */	lmw r24, 0x20(r1)
/* 8007B8D4 000788D4  CB C1 00 40 */	lfd f30, 0x40(r1)
/* 8007B8D8 000788D8  CB E1 00 48 */	lfd f31, 0x48(r1)
/* 8007B8DC 000788DC  7D 80 81 20 */	mtcrf 8, r12
/* 8007B8E0 000788E0  38 21 00 50 */	addi r1, r1, 0x50
/* 8007B8E4 000788E4  4E 80 00 20 */	blr 

.global ASin360f
ASin360f:
/* 8007B8E8 000788E8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8007B8EC 000788EC  3D 20 80 12 */	lis r9, lbl_80119380@ha
/* 8007B8F0 000788F0  C0 09 93 80 */	lfs f0, lbl_80119380@l(r9)
/* 8007B8F4 000788F4  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8007B8F8 000788F8  40 80 00 14 */	bge lbl_8007B90C
/* 8007B8FC 000788FC  3D 20 80 12 */	lis r9, lbl_80119384@ha
/* 8007B900 00078900  FC 20 08 50 */	fneg f1, f1
/* 8007B904 00078904  C1 09 93 84 */	lfs f8, lbl_80119384@l(r9)
/* 8007B908 00078908  48 00 00 0C */	b lbl_8007B914
lbl_8007B90C:
/* 8007B90C 0007890C  3D 20 80 12 */	lis r9, lbl_80119388@ha
/* 8007B910 00078910  C1 09 93 88 */	lfs f8, lbl_80119388@l(r9)
lbl_8007B914:
/* 8007B914 00078914  3D 20 80 12 */	lis r9, lbl_80119388@ha
/* 8007B918 00078918  C0 09 93 88 */	lfs f0, lbl_80119388@l(r9)
/* 8007B91C 0007891C  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8007B920 00078920  4C 62 0B 82 */	cror 3, 2, 1
/* 8007B924 00078924  40 83 00 14 */	bns lbl_8007B938
/* 8007B928 00078928  3D 20 80 12 */	lis r9, lbl_8011938C@ha
/* 8007B92C 0007892C  C0 29 93 8C */	lfs f1, lbl_8011938C@l(r9)
/* 8007B930 00078930  EC 28 00 72 */	fmuls f1, f8, f1
/* 8007B934 00078934  48 00 00 D4 */	b lbl_8007BA08
lbl_8007B938:
/* 8007B938 00078938  3D 20 80 27 */	lis r9, NuTrigTable@ha
/* 8007B93C 0007893C  38 A0 40 00 */	li r5, 0x4000
/* 8007B940 00078940  39 29 B6 C8 */	addi r9, r9, NuTrigTable@l
/* 8007B944 00078944  38 C0 00 00 */	li r6, 0
/* 8007B948 00078948  39 40 20 00 */	li r10, 0x2000
lbl_8007B94C:
/* 8007B94C 0007894C  7D 66 52 14 */	add r11, r6, r10
/* 8007B950 00078950  55 60 10 3A */	slwi r0, r11, 2
/* 8007B954 00078954  7C 09 04 2E */	lfsx f0, r9, r0
/* 8007B958 00078958  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 8007B95C 0007895C  4C 62 0B 82 */	cror 3, 2, 1
/* 8007B960 00078960  40 83 00 0C */	bns lbl_8007B96C
/* 8007B964 00078964  7D 65 5B 78 */	mr r5, r11
/* 8007B968 00078968  48 00 00 08 */	b lbl_8007B970
lbl_8007B96C:
/* 8007B96C 0007896C  7D 66 5B 78 */	mr r6, r11
lbl_8007B970:
/* 8007B970 00078970  7D 4A 0E 71 */	srawi. r10, r10, 1
/* 8007B974 00078974  40 82 FF D8 */	bne lbl_8007B94C
/* 8007B978 00078978  6C C0 80 00 */	xoris r0, r6, 0x8000
/* 8007B97C 0007897C  90 01 00 0C */	stw r0, 0xc(r1)
/* 8007B980 00078980  3C E0 43 30 */	lis r7, 0x4330
/* 8007B984 00078984  7D 6A 5B 78 */	mr r10, r11
/* 8007B988 00078988  6C A8 80 00 */	xoris r8, r5, 0x8000
/* 8007B98C 0007898C  90 E1 00 08 */	stw r7, 8(r1)
/* 8007B990 00078990  3D 20 80 27 */	lis r9, NuTrigTable@ha
/* 8007B994 00078994  39 29 B6 C8 */	addi r9, r9, NuTrigTable@l
/* 8007B998 00078998  54 C6 10 3A */	slwi r6, r6, 2
/* 8007B99C 0007899C  C9 81 00 08 */	lfd f12, 8(r1)
/* 8007B9A0 000789A0  54 A0 10 3A */	slwi r0, r5, 2
/* 8007B9A4 000789A4  91 01 00 0C */	stw r8, 0xc(r1)
/* 8007B9A8 000789A8  3D 60 80 12 */	lis r11, lbl_80119390@ha
/* 8007B9AC 000789AC  C9 AB 93 90 */	lfd f13, lbl_80119390@l(r11)
/* 8007B9B0 000789B0  3D 00 80 12 */	lis r8, lbl_80119380@ha
/* 8007B9B4 000789B4  90 E1 00 08 */	stw r7, 8(r1)
/* 8007B9B8 000789B8  7D 69 34 2E */	lfsx f11, r9, r6
/* 8007B9BC 000789BC  FD 8C 68 28 */	fsub f12, f12, f13
/* 8007B9C0 000789C0  C8 01 00 08 */	lfd f0, 8(r1)
/* 8007B9C4 000789C4  7D 29 04 2E */	lfsx f9, r9, r0
/* 8007B9C8 000789C8  FC 00 68 28 */	fsub f0, f0, f13
/* 8007B9CC 000789CC  C1 48 93 80 */	lfs f10, lbl_80119380@l(r8)
/* 8007B9D0 000789D0  ED 29 58 28 */	fsubs f9, f9, f11
/* 8007B9D4 000789D4  ED A1 58 28 */	fsubs f13, f1, f11
/* 8007B9D8 000789D8  FC 00 00 18 */	frsp f0, f0
/* 8007B9DC 000789DC  FC 20 60 18 */	frsp f1, f12
/* 8007B9E0 000789E0  FC 09 50 00 */	fcmpu cr0, f9, f10
/* 8007B9E4 000789E4  40 81 00 14 */	ble lbl_8007B9F8
/* 8007B9E8 000789E8  EC 00 08 28 */	fsubs f0, f0, f1
/* 8007B9EC 000789EC  EC 00 03 72 */	fmuls f0, f0, f13
/* 8007B9F0 000789F0  EC 00 48 24 */	fdivs f0, f0, f9
/* 8007B9F4 000789F4  EC 21 00 2A */	fadds f1, f1, f0
lbl_8007B9F8:
/* 8007B9F8 000789F8  EC 08 00 72 */	fmuls f0, f8, f1
/* 8007B9FC 000789FC  3D 20 80 12 */	lis r9, lbl_80119398@ha
/* 8007BA00 00078A00  C0 29 93 98 */	lfs f1, lbl_80119398@l(r9)
/* 8007BA04 00078A04  EC 20 08 24 */	fdivs f1, f0, f1
lbl_8007BA08:
/* 8007BA08 00078A08  38 21 00 10 */	addi r1, r1, 0x10
/* 8007BA0C 00078A0C  4E 80 00 20 */	blr 
