ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"TFTSHIELD_1_SPIM_1.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	TFTSHIELD_1_SPIM_1_initVar
  19              		.bss
  20              		.type	TFTSHIELD_1_SPIM_1_initVar, %object
  21              		.size	TFTSHIELD_1_SPIM_1_initVar, 1
  22              	TFTSHIELD_1_SPIM_1_initVar:
  23 0000 00       		.space	1
  24              		.comm	TFTSHIELD_1_SPIM_1_swStatusTx,1,1
  25              		.comm	TFTSHIELD_1_SPIM_1_swStatusRx,1,1
  26              		.section	.text.TFTSHIELD_1_SPIM_1_Init,"ax",%progbits
  27              		.align	2
  28              		.global	TFTSHIELD_1_SPIM_1_Init
  29              		.thumb
  30              		.thumb_func
  31              		.type	TFTSHIELD_1_SPIM_1_Init, %function
  32              	TFTSHIELD_1_SPIM_1_Init:
  33              	.LFB0:
  34              		.file 1 ".\\Generated_Source\\PSoC5\\TFTSHIELD_1_SPIM_1.c"
   1:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * File Name: TFTSHIELD_1_SPIM_1.c
   3:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Version 2.40
   4:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
   5:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Description:
   6:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  This file provides all API functionality of the SPI Master component.
   7:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
   8:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Note:
   9:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
  10:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  11:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
  12:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  18:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #include "TFTSHIELD_1_SPIM_1_PVT.h"
  19:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  20:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
  21:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_txBuffer[TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE] = {0u};
  22:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_txBufferFull;
  23:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_txBufferRead;
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 2


  24:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_txBufferWrite;
  25:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
  26:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  27:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
  28:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_rxBuffer[TFTSHIELD_1_SPIM_1_RX_BUFFER_SIZE] = {0u};
  29:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_rxBufferFull;
  30:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_rxBufferRead;
  31:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     volatile uint8 TFTSHIELD_1_SPIM_1_rxBufferWrite;
  32:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
  33:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  34:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_initVar = 0u;
  35:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  36:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** volatile uint8 TFTSHIELD_1_SPIM_1_swStatusTx;
  37:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** volatile uint8 TFTSHIELD_1_SPIM_1_swStatusRx;
  38:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  39:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  40:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
  41:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_Init
  42:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
  43:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  44:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
  45:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Inits/Restores default SPIM configuration provided with customizer.
  46:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  47:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
  48:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
  49:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  50:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
  51:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
  52:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  53:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
  54:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  When this function is called it initializes all of the necessary parameters
  55:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  for execution. i.e. setting the initial interrupt mask, configuring the
  56:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  interrupt service routine, configuring the bit-counter parameters and
  57:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  clearing the FIFO and Status Register.
  58:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  59:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
  60:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
  61:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
  62:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
  63:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_Init(void) 
  64:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
  35              		.loc 1 64 0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 0
  38              		@ frame_needed = 1, uses_anonymous_args = 0
  39 0000 80B5     		push	{r7, lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  44 0002 00AF     		add	r7, sp, #0
  45              	.LCFI1:
  46              		.cfi_def_cfa_register 7
  65:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Initialize the Bit counter */
  66:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_COUNTER_PERIOD_REG = TFTSHIELD_1_SPIM_1_BITCTR_INIT;
  47              		.loc 1 66 0
  48 0004 46F28553 		movw	r3, #25989
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 3


  49 0008 C4F20003 		movt	r3, 16384
  50 000c 4FF00F02 		mov	r2, #15
  51 0010 1A70     		strb	r2, [r3, #0]
  67:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  68:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Init TX ISR  */
  69:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED)
  70:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntDisable         (TFTSHIELD_1_SPIM_1_TX_ISR_NUMBER);
  52              		.loc 1 70 0
  53 0012 4EF28013 		movw	r3, #57728
  54 0016 CEF20003 		movt	r3, 57344
  55 001a 4FF00202 		mov	r2, #2
  56 001e 1A60     		str	r2, [r3, #0]
  71:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntSetPriority     (TFTSHIELD_1_SPIM_1_TX_ISR_NUMBER,  TFTSHIELD_1_SPIM_1_TX_ISR_PRIORITY
  57              		.loc 1 71 0
  58 0020 4FF00100 		mov	r0, #1
  59 0024 4FF00701 		mov	r1, #7
  60 0028 FFF7FEFF 		bl	CyIntSetPriority
  72:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         (void) CyIntSetVector(TFTSHIELD_1_SPIM_1_TX_ISR_NUMBER, &TFTSHIELD_1_SPIM_1_TX_ISR);
  61              		.loc 1 72 0
  62 002c 4FF00100 		mov	r0, #1
  63 0030 40F20001 		movw	r1, #:lower16:TFTSHIELD_1_SPIM_1_TX_ISR
  64 0034 C0F20001 		movt	r1, #:upper16:TFTSHIELD_1_SPIM_1_TX_ISR
  65 0038 FFF7FEFF 		bl	CyIntSetVector
  73:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED) */
  74:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  75:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Init RX ISR  */
  76:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED)
  77:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntDisable         (TFTSHIELD_1_SPIM_1_RX_ISR_NUMBER);
  66              		.loc 1 77 0
  67 003c 4EF28013 		movw	r3, #57728
  68 0040 CEF20003 		movt	r3, 57344
  69 0044 4FF00102 		mov	r2, #1
  70 0048 1A60     		str	r2, [r3, #0]
  78:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntSetPriority     (TFTSHIELD_1_SPIM_1_RX_ISR_NUMBER,  TFTSHIELD_1_SPIM_1_RX_ISR_PRIORITY
  71              		.loc 1 78 0
  72 004a 4FF00000 		mov	r0, #0
  73 004e 4FF00701 		mov	r1, #7
  74 0052 FFF7FEFF 		bl	CyIntSetPriority
  79:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         (void) CyIntSetVector(TFTSHIELD_1_SPIM_1_RX_ISR_NUMBER, &TFTSHIELD_1_SPIM_1_RX_ISR);
  75              		.loc 1 79 0
  76 0056 4FF00000 		mov	r0, #0
  77 005a 40F20001 		movw	r1, #:lower16:TFTSHIELD_1_SPIM_1_RX_ISR
  78 005e C0F20001 		movt	r1, #:upper16:TFTSHIELD_1_SPIM_1_RX_ISR
  79 0062 FFF7FEFF 		bl	CyIntSetVector
  80:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED) */
  81:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  82:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Clear any stray data from the RX and TX FIFO */
  83:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_ClearFIFO();
  80              		.loc 1 83 0
  81 0066 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_ClearFIFO
  84:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  85:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
  86:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferFull  = 0u;
  87:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferRead  = 0u;
  88:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferWrite = 0u;
  89:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
  90:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 4


  91:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
  92:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferFull  = 0u;
  93:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferRead  = 0u;
  94:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferWrite = 0u;
  95:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
  96:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
  97:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     (void) TFTSHIELD_1_SPIM_1_ReadTxStatus(); /* Clear Tx status and swStatusTx */
  82              		.loc 1 97 0
  83 006a FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_ReadTxStatus
  98:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     (void) TFTSHIELD_1_SPIM_1_ReadRxStatus(); /* Clear Rx status and swStatusRx */
  84              		.loc 1 98 0
  85 006e FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_ReadRxStatus
  99:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 100:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Configure TX and RX interrupt mask */
 101:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_TX_STATUS_MASK_REG = TFTSHIELD_1_SPIM_1_TX_INIT_INTERRUPTS_MASK;
  86              		.loc 1 101 0
  87 0072 46F28743 		movw	r3, #25735
  88 0076 C4F20003 		movt	r3, 16384
  89 007a 4FF00802 		mov	r2, #8
  90 007e 1A70     		strb	r2, [r3, #0]
 102:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_RX_STATUS_MASK_REG = TFTSHIELD_1_SPIM_1_RX_INIT_INTERRUPTS_MASK;
  91              		.loc 1 102 0
  92 0080 46F28453 		movw	r3, #25988
  93 0084 C4F20003 		movt	r3, 16384
  94 0088 4FF00002 		mov	r2, #0
  95 008c 1A70     		strb	r2, [r3, #0]
 103:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
  96              		.loc 1 103 0
  97 008e 80BD     		pop	{r7, pc}
  98              		.cfi_endproc
  99              	.LFE0:
 100              		.size	TFTSHIELD_1_SPIM_1_Init, .-TFTSHIELD_1_SPIM_1_Init
 101              		.section	.text.TFTSHIELD_1_SPIM_1_Enable,"ax",%progbits
 102              		.align	2
 103              		.global	TFTSHIELD_1_SPIM_1_Enable
 104              		.thumb
 105              		.thumb_func
 106              		.type	TFTSHIELD_1_SPIM_1_Enable, %function
 107              	TFTSHIELD_1_SPIM_1_Enable:
 108              	.LFB1:
 104:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 105:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 106:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 107:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_Enable
 108:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 109:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 110:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 111:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable SPIM component.
 112:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 113:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 114:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 115:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 116:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 117:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 118:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 119:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 120:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_Enable(void) 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 5


 121:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 109              		.loc 1 121 0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 8
 112              		@ frame_needed = 1, uses_anonymous_args = 0
 113 0000 80B5     		push	{r7, lr}
 114              	.LCFI2:
 115              		.cfi_def_cfa_offset 8
 116              		.cfi_offset 7, -8
 117              		.cfi_offset 14, -4
 118 0002 82B0     		sub	sp, sp, #8
 119              	.LCFI3:
 120              		.cfi_def_cfa_offset 16
 121 0004 00AF     		add	r7, sp, #0
 122              	.LCFI4:
 123              		.cfi_def_cfa_register 7
 122:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 enableInterrupts;
 123:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 124:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
 124              		.loc 1 124 0
 125 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 126 000a 0346     		mov	r3, r0
 127 000c FB71     		strb	r3, [r7, #7]
 125:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_COUNTER_CONTROL_REG |= TFTSHIELD_1_SPIM_1_CNTR_ENABLE;
 128              		.loc 1 125 0
 129 000e 46F29553 		movw	r3, #26005
 130 0012 C4F20003 		movt	r3, 16384
 131 0016 46F29552 		movw	r2, #26005
 132 001a C4F20002 		movt	r2, 16384
 133 001e 1278     		ldrb	r2, [r2, #0]
 134 0020 D2B2     		uxtb	r2, r2
 135 0022 42F02002 		orr	r2, r2, #32
 136 0026 D2B2     		uxtb	r2, r2
 137 0028 1A70     		strb	r2, [r3, #0]
 126:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_TX_STATUS_ACTL_REG  |= TFTSHIELD_1_SPIM_1_INT_ENABLE;
 138              		.loc 1 126 0
 139 002a 46F29743 		movw	r3, #25751
 140 002e C4F20003 		movt	r3, 16384
 141 0032 46F29742 		movw	r2, #25751
 142 0036 C4F20002 		movt	r2, 16384
 143 003a 1278     		ldrb	r2, [r2, #0]
 144 003c D2B2     		uxtb	r2, r2
 145 003e 42F01002 		orr	r2, r2, #16
 146 0042 D2B2     		uxtb	r2, r2
 147 0044 1A70     		strb	r2, [r3, #0]
 127:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_RX_STATUS_ACTL_REG  |= TFTSHIELD_1_SPIM_1_INT_ENABLE;
 148              		.loc 1 127 0
 149 0046 46F29453 		movw	r3, #26004
 150 004a C4F20003 		movt	r3, 16384
 151 004e 46F29452 		movw	r2, #26004
 152 0052 C4F20002 		movt	r2, 16384
 153 0056 1278     		ldrb	r2, [r2, #0]
 154 0058 D2B2     		uxtb	r2, r2
 155 005a 42F01002 		orr	r2, r2, #16
 156 005e D2B2     		uxtb	r2, r2
 157 0060 1A70     		strb	r2, [r3, #0]
 128:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 6


 158              		.loc 1 128 0
 159 0062 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 160 0064 1846     		mov	r0, r3
 161 0066 FFF7FEFF 		bl	CyExitCriticalSection
 129:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 130:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_CLOCK)
 131:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_IntClock_Enable();
 132:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_CLOCK) */
 133:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 134:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_EnableTxInt();
 162              		.loc 1 134 0
 163 006a FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableTxInt
 135:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_EnableRxInt();
 164              		.loc 1 135 0
 165 006e FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableRxInt
 136:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 166              		.loc 1 136 0
 167 0072 07F10807 		add	r7, r7, #8
 168 0076 BD46     		mov	sp, r7
 169 0078 80BD     		pop	{r7, pc}
 170              		.cfi_endproc
 171              	.LFE1:
 172              		.size	TFTSHIELD_1_SPIM_1_Enable, .-TFTSHIELD_1_SPIM_1_Enable
 173              		.section	.text.TFTSHIELD_1_SPIM_1_Start,"ax",%progbits
 174              		.align	2
 175              		.global	TFTSHIELD_1_SPIM_1_Start
 176              		.thumb
 177              		.thumb_func
 178              		.type	TFTSHIELD_1_SPIM_1_Start, %function
 179              	TFTSHIELD_1_SPIM_1_Start:
 180              	.LFB2:
 137:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 138:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 139:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 140:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_Start
 141:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 142:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 143:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 144:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Initialize and Enable the SPI Master component.
 145:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 146:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 147:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 148:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 149:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 150:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 151:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 152:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 153:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_initVar - used to check initial configuration, modified on
 154:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  first function call.
 155:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 156:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 157:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable the clock input to enable operation.
 158:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 159:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 160:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 161:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 162:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 7


 163:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_Start(void) 
 164:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 181              		.loc 1 164 0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 1, uses_anonymous_args = 0
 185 0000 80B5     		push	{r7, lr}
 186              	.LCFI5:
 187              		.cfi_def_cfa_offset 8
 188              		.cfi_offset 7, -8
 189              		.cfi_offset 14, -4
 190 0002 00AF     		add	r7, sp, #0
 191              	.LCFI6:
 192              		.cfi_def_cfa_register 7
 165:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     if(0u == TFTSHIELD_1_SPIM_1_initVar)
 193              		.loc 1 165 0
 194 0004 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_initVar
 195 0008 C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_initVar
 196 000c 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 197 000e 002B     		cmp	r3, #0
 198 0010 08D1     		bne	.L4
 166:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
 167:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_Init();
 199              		.loc 1 167 0
 200 0012 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_Init
 168:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_initVar = 1u;
 201              		.loc 1 168 0
 202 0016 40F20003 		movw	r3, #:lower16:TFTSHIELD_1_SPIM_1_initVar
 203 001a C0F20003 		movt	r3, #:upper16:TFTSHIELD_1_SPIM_1_initVar
 204 001e 4FF00102 		mov	r2, #1
 205 0022 1A70     		strb	r2, [r3, #0]
 206              	.L4:
 169:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
 170:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 171:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_Enable();
 207              		.loc 1 171 0
 208 0024 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_Enable
 172:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 209              		.loc 1 172 0
 210 0028 80BD     		pop	{r7, pc}
 211              		.cfi_endproc
 212              	.LFE2:
 213              		.size	TFTSHIELD_1_SPIM_1_Start, .-TFTSHIELD_1_SPIM_1_Start
 214 002a 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_Stop,"ax",%progbits
 215              		.align	2
 216              		.global	TFTSHIELD_1_SPIM_1_Stop
 217              		.thumb
 218              		.thumb_func
 219              		.type	TFTSHIELD_1_SPIM_1_Stop, %function
 220              	TFTSHIELD_1_SPIM_1_Stop:
 221              	.LFB3:
 173:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 174:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 175:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 176:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_Stop
 177:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 178:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 8


 179:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 180:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable the SPI Master component.
 181:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 182:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 183:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 184:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 185:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 186:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 187:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 188:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 189:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable the clock input to enable operation.
 190:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 191:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 192:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_Stop(void) 
 193:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 222              		.loc 1 193 0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 8
 225              		@ frame_needed = 1, uses_anonymous_args = 0
 226 0000 80B5     		push	{r7, lr}
 227              	.LCFI7:
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 7, -8
 230              		.cfi_offset 14, -4
 231 0002 82B0     		sub	sp, sp, #8
 232              	.LCFI8:
 233              		.cfi_def_cfa_offset 16
 234 0004 00AF     		add	r7, sp, #0
 235              	.LCFI9:
 236              		.cfi_def_cfa_register 7
 194:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 enableInterrupts;
 195:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 196:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
 237              		.loc 1 196 0
 238 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 239 000a 0346     		mov	r3, r0
 240 000c FB71     		strb	r3, [r7, #7]
 197:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_TX_STATUS_ACTL_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_INT_ENABLE);
 241              		.loc 1 197 0
 242 000e 46F29743 		movw	r3, #25751
 243 0012 C4F20003 		movt	r3, 16384
 244 0016 46F29742 		movw	r2, #25751
 245 001a C4F20002 		movt	r2, 16384
 246 001e 1278     		ldrb	r2, [r2, #0]
 247 0020 D2B2     		uxtb	r2, r2
 248 0022 22F01002 		bic	r2, r2, #16
 249 0026 D2B2     		uxtb	r2, r2
 250 0028 1A70     		strb	r2, [r3, #0]
 198:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_RX_STATUS_ACTL_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_INT_ENABLE);
 251              		.loc 1 198 0
 252 002a 46F29453 		movw	r3, #26004
 253 002e C4F20003 		movt	r3, 16384
 254 0032 46F29452 		movw	r2, #26004
 255 0036 C4F20002 		movt	r2, 16384
 256 003a 1278     		ldrb	r2, [r2, #0]
 257 003c D2B2     		uxtb	r2, r2
 258 003e 22F01002 		bic	r2, r2, #16
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 9


 259 0042 D2B2     		uxtb	r2, r2
 260 0044 1A70     		strb	r2, [r3, #0]
 199:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
 261              		.loc 1 199 0
 262 0046 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 263 0048 1846     		mov	r0, r3
 264 004a FFF7FEFF 		bl	CyExitCriticalSection
 200:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 201:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_CLOCK)
 202:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_IntClock_Disable();
 203:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_CLOCK) */
 204:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 205:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_DisableTxInt();
 265              		.loc 1 205 0
 266 004e FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableTxInt
 206:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_DisableRxInt();
 267              		.loc 1 206 0
 268 0052 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableRxInt
 207:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 269              		.loc 1 207 0
 270 0056 07F10807 		add	r7, r7, #8
 271 005a BD46     		mov	sp, r7
 272 005c 80BD     		pop	{r7, pc}
 273              		.cfi_endproc
 274              	.LFE3:
 275              		.size	TFTSHIELD_1_SPIM_1_Stop, .-TFTSHIELD_1_SPIM_1_Stop
 276 005e 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_EnableTxInt,"ax",%progbits
 277              		.align	2
 278              		.global	TFTSHIELD_1_SPIM_1_EnableTxInt
 279              		.thumb
 280              		.thumb_func
 281              		.type	TFTSHIELD_1_SPIM_1_EnableTxInt, %function
 282              	TFTSHIELD_1_SPIM_1_EnableTxInt:
 283              	.LFB4:
 208:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 209:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 210:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 211:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_EnableTxInt
 212:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 213:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 214:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 215:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable internal Tx interrupt generation.
 216:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 217:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 218:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 219:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 220:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 221:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 222:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 223:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 224:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable the internal Tx interrupt output -or- the interrupt component itself.
 225:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 226:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 227:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_EnableTxInt(void) 
 228:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 284              		.loc 1 228 0
 285              		.cfi_startproc
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 10


 286              		@ args = 0, pretend = 0, frame = 0
 287              		@ frame_needed = 1, uses_anonymous_args = 0
 288              		@ link register save eliminated.
 289 0000 80B4     		push	{r7}
 290              	.LCFI10:
 291              		.cfi_def_cfa_offset 4
 292              		.cfi_offset 7, -4
 293 0002 00AF     		add	r7, sp, #0
 294              	.LCFI11:
 295              		.cfi_def_cfa_register 7
 229:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED)
 230:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntEnable(TFTSHIELD_1_SPIM_1_TX_ISR_NUMBER);
 296              		.loc 1 230 0
 297 0004 4FF46143 		mov	r3, #57600
 298 0008 CEF20003 		movt	r3, 57344
 299 000c 4FF00202 		mov	r2, #2
 300 0010 1A60     		str	r2, [r3, #0]
 231:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED) */
 232:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 301              		.loc 1 232 0
 302 0012 BD46     		mov	sp, r7
 303 0014 80BC     		pop	{r7}
 304 0016 7047     		bx	lr
 305              		.cfi_endproc
 306              	.LFE4:
 307              		.size	TFTSHIELD_1_SPIM_1_EnableTxInt, .-TFTSHIELD_1_SPIM_1_EnableTxInt
 308              		.section	.text.TFTSHIELD_1_SPIM_1_EnableRxInt,"ax",%progbits
 309              		.align	2
 310              		.global	TFTSHIELD_1_SPIM_1_EnableRxInt
 311              		.thumb
 312              		.thumb_func
 313              		.type	TFTSHIELD_1_SPIM_1_EnableRxInt, %function
 314              	TFTSHIELD_1_SPIM_1_EnableRxInt:
 315              	.LFB5:
 233:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 234:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 235:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 236:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_EnableRxInt
 237:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 238:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 239:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 240:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable internal Rx interrupt generation.
 241:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 242:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 243:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 244:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 245:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 246:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 247:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 248:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 249:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable the internal Rx interrupt output -or- the interrupt component itself.
 250:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 251:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 252:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_EnableRxInt(void) 
 253:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 316              		.loc 1 253 0
 317              		.cfi_startproc
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 11


 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 1, uses_anonymous_args = 0
 320              		@ link register save eliminated.
 321 0000 80B4     		push	{r7}
 322              	.LCFI12:
 323              		.cfi_def_cfa_offset 4
 324              		.cfi_offset 7, -4
 325 0002 00AF     		add	r7, sp, #0
 326              	.LCFI13:
 327              		.cfi_def_cfa_register 7
 254:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED)
 255:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntEnable(TFTSHIELD_1_SPIM_1_RX_ISR_NUMBER);
 328              		.loc 1 255 0
 329 0004 4FF46143 		mov	r3, #57600
 330 0008 CEF20003 		movt	r3, 57344
 331 000c 4FF00102 		mov	r2, #1
 332 0010 1A60     		str	r2, [r3, #0]
 256:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED) */
 257:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 333              		.loc 1 257 0
 334 0012 BD46     		mov	sp, r7
 335 0014 80BC     		pop	{r7}
 336 0016 7047     		bx	lr
 337              		.cfi_endproc
 338              	.LFE5:
 339              		.size	TFTSHIELD_1_SPIM_1_EnableRxInt, .-TFTSHIELD_1_SPIM_1_EnableRxInt
 340              		.section	.text.TFTSHIELD_1_SPIM_1_DisableTxInt,"ax",%progbits
 341              		.align	2
 342              		.global	TFTSHIELD_1_SPIM_1_DisableTxInt
 343              		.thumb
 344              		.thumb_func
 345              		.type	TFTSHIELD_1_SPIM_1_DisableTxInt, %function
 346              	TFTSHIELD_1_SPIM_1_DisableTxInt:
 347              	.LFB6:
 258:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 259:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 260:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 261:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_DisableTxInt
 262:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 263:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 264:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 265:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable internal Tx interrupt generation.
 266:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 267:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 268:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 269:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 270:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 271:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 272:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 273:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 274:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable the internal Tx interrupt output -or- the interrupt component itself.
 275:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 276:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 277:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_DisableTxInt(void) 
 278:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 348              		.loc 1 278 0
 349              		.cfi_startproc
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 12


 350              		@ args = 0, pretend = 0, frame = 0
 351              		@ frame_needed = 1, uses_anonymous_args = 0
 352              		@ link register save eliminated.
 353 0000 80B4     		push	{r7}
 354              	.LCFI14:
 355              		.cfi_def_cfa_offset 4
 356              		.cfi_offset 7, -4
 357 0002 00AF     		add	r7, sp, #0
 358              	.LCFI15:
 359              		.cfi_def_cfa_register 7
 279:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED)
 280:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntDisable(TFTSHIELD_1_SPIM_1_TX_ISR_NUMBER);
 360              		.loc 1 280 0
 361 0004 4EF28013 		movw	r3, #57728
 362 0008 CEF20003 		movt	r3, 57344
 363 000c 4FF00202 		mov	r2, #2
 364 0010 1A60     		str	r2, [r3, #0]
 281:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_TX_INT_ENABLED) */
 282:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 365              		.loc 1 282 0
 366 0012 BD46     		mov	sp, r7
 367 0014 80BC     		pop	{r7}
 368 0016 7047     		bx	lr
 369              		.cfi_endproc
 370              	.LFE6:
 371              		.size	TFTSHIELD_1_SPIM_1_DisableTxInt, .-TFTSHIELD_1_SPIM_1_DisableTxInt
 372              		.section	.text.TFTSHIELD_1_SPIM_1_DisableRxInt,"ax",%progbits
 373              		.align	2
 374              		.global	TFTSHIELD_1_SPIM_1_DisableRxInt
 375              		.thumb
 376              		.thumb_func
 377              		.type	TFTSHIELD_1_SPIM_1_DisableRxInt, %function
 378              	TFTSHIELD_1_SPIM_1_DisableRxInt:
 379              	.LFB7:
 283:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 284:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 285:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 286:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_DisableRxInt
 287:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 288:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 289:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 290:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable internal Rx interrupt generation.
 291:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 292:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 293:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 294:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 295:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 296:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 297:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 298:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 299:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable the internal Rx interrupt output -or- the interrupt component itself.
 300:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 301:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 302:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_DisableRxInt(void) 
 303:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 380              		.loc 1 303 0
 381              		.cfi_startproc
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 13


 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 1, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 385 0000 80B4     		push	{r7}
 386              	.LCFI16:
 387              		.cfi_def_cfa_offset 4
 388              		.cfi_offset 7, -4
 389 0002 00AF     		add	r7, sp, #0
 390              	.LCFI17:
 391              		.cfi_def_cfa_register 7
 304:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED)
 305:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CyIntDisable(TFTSHIELD_1_SPIM_1_RX_ISR_NUMBER);
 392              		.loc 1 305 0
 393 0004 4EF28013 		movw	r3, #57728
 394 0008 CEF20003 		movt	r3, 57344
 395 000c 4FF00102 		mov	r2, #1
 396 0010 1A60     		str	r2, [r3, #0]
 306:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (0u != TFTSHIELD_1_SPIM_1_INTERNAL_RX_INT_ENABLED) */
 307:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 397              		.loc 1 307 0
 398 0012 BD46     		mov	sp, r7
 399 0014 80BC     		pop	{r7}
 400 0016 7047     		bx	lr
 401              		.cfi_endproc
 402              	.LFE7:
 403              		.size	TFTSHIELD_1_SPIM_1_DisableRxInt, .-TFTSHIELD_1_SPIM_1_DisableRxInt
 404              		.section	.text.TFTSHIELD_1_SPIM_1_SetTxInterruptMode,"ax",%progbits
 405              		.align	2
 406              		.global	TFTSHIELD_1_SPIM_1_SetTxInterruptMode
 407              		.thumb
 408              		.thumb_func
 409              		.type	TFTSHIELD_1_SPIM_1_SetTxInterruptMode, %function
 410              	TFTSHIELD_1_SPIM_1_SetTxInterruptMode:
 411              	.LFB8:
 308:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 309:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 310:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 311:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_SetTxInterruptMode
 312:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 313:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 314:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 315:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Configure which status bits trigger an interrupt event.
 316:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 317:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 318:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  intSrc: An or'd combination of the desired status bit masks (defined in the
 319:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  header file).
 320:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 321:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 322:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 323:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 324:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 325:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enables the output of specific status bits to the interrupt controller.
 326:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 327:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 328:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_SetTxInterruptMode(uint8 intSrc) 
 329:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 412              		.loc 1 329 0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 14


 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 8
 415              		@ frame_needed = 1, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 417 0000 80B4     		push	{r7}
 418              	.LCFI18:
 419              		.cfi_def_cfa_offset 4
 420              		.cfi_offset 7, -4
 421 0002 83B0     		sub	sp, sp, #12
 422              	.LCFI19:
 423              		.cfi_def_cfa_offset 16
 424 0004 00AF     		add	r7, sp, #0
 425              	.LCFI20:
 426              		.cfi_def_cfa_register 7
 427 0006 0346     		mov	r3, r0
 428 0008 FB71     		strb	r3, [r7, #7]
 330:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_TX_STATUS_MASK_REG = intSrc;
 429              		.loc 1 330 0
 430 000a 46F28743 		movw	r3, #25735
 431 000e C4F20003 		movt	r3, 16384
 432 0012 FA79     		ldrb	r2, [r7, #7]
 433 0014 1A70     		strb	r2, [r3, #0]
 331:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 434              		.loc 1 331 0
 435 0016 07F10C07 		add	r7, r7, #12
 436 001a BD46     		mov	sp, r7
 437 001c 80BC     		pop	{r7}
 438 001e 7047     		bx	lr
 439              		.cfi_endproc
 440              	.LFE8:
 441              		.size	TFTSHIELD_1_SPIM_1_SetTxInterruptMode, .-TFTSHIELD_1_SPIM_1_SetTxInterruptMode
 442              		.section	.text.TFTSHIELD_1_SPIM_1_SetRxInterruptMode,"ax",%progbits
 443              		.align	2
 444              		.global	TFTSHIELD_1_SPIM_1_SetRxInterruptMode
 445              		.thumb
 446              		.thumb_func
 447              		.type	TFTSHIELD_1_SPIM_1_SetRxInterruptMode, %function
 448              	TFTSHIELD_1_SPIM_1_SetRxInterruptMode:
 449              	.LFB9:
 332:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 333:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 334:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 335:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_SetRxInterruptMode
 336:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 337:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 338:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 339:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Configure which status bits trigger an interrupt event.
 340:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 341:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 342:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  intSrc: An or'd combination of the desired status bit masks (defined in the
 343:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  header file).
 344:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 345:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 346:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 347:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 348:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 349:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enables the output of specific status bits to the interrupt controller.
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 15


 350:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 351:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 352:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_SetRxInterruptMode(uint8 intSrc) 
 353:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 450              		.loc 1 353 0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 8
 453              		@ frame_needed = 1, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 455 0000 80B4     		push	{r7}
 456              	.LCFI21:
 457              		.cfi_def_cfa_offset 4
 458              		.cfi_offset 7, -4
 459 0002 83B0     		sub	sp, sp, #12
 460              	.LCFI22:
 461              		.cfi_def_cfa_offset 16
 462 0004 00AF     		add	r7, sp, #0
 463              	.LCFI23:
 464              		.cfi_def_cfa_register 7
 465 0006 0346     		mov	r3, r0
 466 0008 FB71     		strb	r3, [r7, #7]
 354:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_RX_STATUS_MASK_REG  = intSrc;
 467              		.loc 1 354 0
 468 000a 46F28453 		movw	r3, #25988
 469 000e C4F20003 		movt	r3, 16384
 470 0012 FA79     		ldrb	r2, [r7, #7]
 471 0014 1A70     		strb	r2, [r3, #0]
 355:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 472              		.loc 1 355 0
 473 0016 07F10C07 		add	r7, r7, #12
 474 001a BD46     		mov	sp, r7
 475 001c 80BC     		pop	{r7}
 476 001e 7047     		bx	lr
 477              		.cfi_endproc
 478              	.LFE9:
 479              		.size	TFTSHIELD_1_SPIM_1_SetRxInterruptMode, .-TFTSHIELD_1_SPIM_1_SetRxInterruptMode
 480              		.section	.text.TFTSHIELD_1_SPIM_1_ReadTxStatus,"ax",%progbits
 481              		.align	2
 482              		.global	TFTSHIELD_1_SPIM_1_ReadTxStatus
 483              		.thumb
 484              		.thumb_func
 485              		.type	TFTSHIELD_1_SPIM_1_ReadTxStatus, %function
 486              	TFTSHIELD_1_SPIM_1_ReadTxStatus:
 487              	.LFB10:
 356:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 357:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 358:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 359:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ReadTxStatus
 360:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 361:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 362:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 363:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Read the Tx status register for the component.
 364:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 365:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 366:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 367:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 368:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 16


 369:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Contents of the Tx status register.
 370:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 371:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 372:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_swStatusTx - used to store in software status register,
 373:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  modified every function call - resets to zero.
 374:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 375:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 376:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Allows the user and the API to read the Tx status register for error
 377:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  detection and flow control.
 378:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 379:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 380:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear Tx status register of the component.
 381:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 382:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 383:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 384:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 385:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 386:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_ReadTxStatus(void) 
 387:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 488              		.loc 1 387 0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 8
 491              		@ frame_needed = 1, uses_anonymous_args = 0
 492              		@ link register save eliminated.
 493 0000 80B4     		push	{r7}
 494              	.LCFI24:
 495              		.cfi_def_cfa_offset 4
 496              		.cfi_offset 7, -4
 497 0002 83B0     		sub	sp, sp, #12
 498              	.LCFI25:
 499              		.cfi_def_cfa_offset 16
 500 0004 00AF     		add	r7, sp, #0
 501              	.LCFI26:
 502              		.cfi_def_cfa_register 7
 388:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 tmpStatus;
 389:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 390:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 391:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 392:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableTxInt();
 393:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 394:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus = TFTSHIELD_1_SPIM_1_GET_STATUS_TX(TFTSHIELD_1_SPIM_1_swStatusTx);
 395:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_swStatusTx = 0u;
 396:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 397:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableTxInt();
 398:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 399:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 400:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 401:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus = TFTSHIELD_1_SPIM_1_TX_STATUS_REG;
 503              		.loc 1 401 0
 504 0006 46F26743 		movw	r3, #25703
 505 000a C4F20003 		movt	r3, 16384
 506 000e 1B78     		ldrb	r3, [r3, #0]
 507 0010 FB71     		strb	r3, [r7, #7]
 402:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 403:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 404:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 405:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(tmpStatus);
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 17


 508              		.loc 1 405 0
 509 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 406:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 510              		.loc 1 406 0
 511 0014 1846     		mov	r0, r3
 512 0016 07F10C07 		add	r7, r7, #12
 513 001a BD46     		mov	sp, r7
 514 001c 80BC     		pop	{r7}
 515 001e 7047     		bx	lr
 516              		.cfi_endproc
 517              	.LFE10:
 518              		.size	TFTSHIELD_1_SPIM_1_ReadTxStatus, .-TFTSHIELD_1_SPIM_1_ReadTxStatus
 519              		.section	.text.TFTSHIELD_1_SPIM_1_ReadRxStatus,"ax",%progbits
 520              		.align	2
 521              		.global	TFTSHIELD_1_SPIM_1_ReadRxStatus
 522              		.thumb
 523              		.thumb_func
 524              		.type	TFTSHIELD_1_SPIM_1_ReadRxStatus, %function
 525              	TFTSHIELD_1_SPIM_1_ReadRxStatus:
 526              	.LFB11:
 407:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 408:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 409:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 410:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ReadRxStatus
 411:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 412:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 413:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 414:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Read the Rx status register for the component.
 415:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 416:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 417:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 418:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 419:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 420:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Contents of the Rx status register.
 421:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 422:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 423:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_swStatusRx - used to store in software Rx status register,
 424:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  modified every function call - resets to zero.
 425:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 426:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 427:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Allows the user and the API to read the Rx status register for error
 428:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  detection and flow control.
 429:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 430:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 431:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear Rx status register of the component.
 432:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 433:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 434:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 435:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 436:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 437:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_ReadRxStatus(void) 
 438:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 527              		.loc 1 438 0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 8
 530              		@ frame_needed = 1, uses_anonymous_args = 0
 531              		@ link register save eliminated.
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 18


 532 0000 80B4     		push	{r7}
 533              	.LCFI27:
 534              		.cfi_def_cfa_offset 4
 535              		.cfi_offset 7, -4
 536 0002 83B0     		sub	sp, sp, #12
 537              	.LCFI28:
 538              		.cfi_def_cfa_offset 16
 539 0004 00AF     		add	r7, sp, #0
 540              	.LCFI29:
 541              		.cfi_def_cfa_register 7
 439:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 tmpStatus;
 440:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 441:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 442:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 443:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableRxInt();
 444:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 445:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus = TFTSHIELD_1_SPIM_1_GET_STATUS_RX(TFTSHIELD_1_SPIM_1_swStatusRx);
 446:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_swStatusRx = 0u;
 447:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 448:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableRxInt();
 449:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 450:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 451:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 452:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus = TFTSHIELD_1_SPIM_1_RX_STATUS_REG;
 542              		.loc 1 452 0
 543 0006 46F26453 		movw	r3, #25956
 544 000a C4F20003 		movt	r3, 16384
 545 000e 1B78     		ldrb	r3, [r3, #0]
 546 0010 FB71     		strb	r3, [r7, #7]
 453:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 454:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
 455:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 456:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(tmpStatus);
 547              		.loc 1 456 0
 548 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 457:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 549              		.loc 1 457 0
 550 0014 1846     		mov	r0, r3
 551 0016 07F10C07 		add	r7, r7, #12
 552 001a BD46     		mov	sp, r7
 553 001c 80BC     		pop	{r7}
 554 001e 7047     		bx	lr
 555              		.cfi_endproc
 556              	.LFE11:
 557              		.size	TFTSHIELD_1_SPIM_1_ReadRxStatus, .-TFTSHIELD_1_SPIM_1_ReadRxStatus
 558              		.section	.text.TFTSHIELD_1_SPIM_1_WriteTxData,"ax",%progbits
 559              		.align	2
 560              		.global	TFTSHIELD_1_SPIM_1_WriteTxData
 561              		.thumb
 562              		.thumb_func
 563              		.type	TFTSHIELD_1_SPIM_1_WriteTxData, %function
 564              	TFTSHIELD_1_SPIM_1_WriteTxData:
 565              	.LFB12:
 458:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 459:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 460:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 461:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_WriteTxData
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 19


 462:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 463:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 464:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 465:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Write a byte of data to be sent across the SPI.
 466:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 467:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 468:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  txDataByte: The data value to send across the SPI.
 469:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 470:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 471:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 472:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 473:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 474:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferWrite - used for the account of the bytes which
 475:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the TX software buffer, modified every function
 476:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  call if TX Software Buffer is used.
 477:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferRead - used for the account of the bytes which
 478:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the TX software buffer.
 479:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBuffer[TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE] - used to store
 480:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  data to sending, modified every function call if TX Software Buffer is used.
 481:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 482:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 483:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Allows the user to transmit any byte of data in a single transfer.
 484:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 485:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 486:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  If this function is called again before the previous byte is finished then
 487:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  the next byte will be appended to the transfer with no time between
 488:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  the byte transfers. Clear Tx status register of the component.
 489:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 490:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 491:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 492:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 493:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 494:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_WriteTxData(uint8 txData) 
 495:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 566              		.loc 1 495 0
 567              		.cfi_startproc
 568              		@ args = 0, pretend = 0, frame = 8
 569              		@ frame_needed = 1, uses_anonymous_args = 0
 570              		@ link register save eliminated.
 571 0000 80B4     		push	{r7}
 572              	.LCFI30:
 573              		.cfi_def_cfa_offset 4
 574              		.cfi_offset 7, -4
 575 0002 83B0     		sub	sp, sp, #12
 576              	.LCFI31:
 577              		.cfi_def_cfa_offset 16
 578 0004 00AF     		add	r7, sp, #0
 579              	.LCFI32:
 580              		.cfi_def_cfa_register 7
 581 0006 0346     		mov	r3, r0
 582 0008 FB71     		strb	r3, [r7, #7]
 496:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 497:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 498:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         uint8 tempStatus;
 499:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         uint8 tmpTxBufferRead;
 500:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 501:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Block if TX buffer is FULL: don't overwrite */
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 20


 502:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         do
 503:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 504:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             tmpTxBufferRead = TFTSHIELD_1_SPIM_1_txBufferRead;
 505:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             if(0u == tmpTxBufferRead)
 506:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 507:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 tmpTxBufferRead = (TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE - 1u);
 508:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
 509:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             else
 510:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 511:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 tmpTxBufferRead--;
 512:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
 513:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 514:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }while(tmpTxBufferRead == TFTSHIELD_1_SPIM_1_txBufferWrite);
 515:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 516:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 517:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableTxInt();
 518:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 519:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tempStatus = TFTSHIELD_1_SPIM_1_GET_STATUS_TX(TFTSHIELD_1_SPIM_1_swStatusTx);
 520:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_swStatusTx = tempStatus;
 521:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 522:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 523:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         if((TFTSHIELD_1_SPIM_1_txBufferRead == TFTSHIELD_1_SPIM_1_txBufferWrite) &&
 524:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****            (0u != (TFTSHIELD_1_SPIM_1_swStatusTx & TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_FULL)))
 525:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 526:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             /* Add directly to the TX FIFO */
 527:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             CY_SET_REG8(TFTSHIELD_1_SPIM_1_TXDATA_PTR, txData);
 528:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 529:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else
 530:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 531:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             /* Add to the TX software buffer */
 532:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             TFTSHIELD_1_SPIM_1_txBufferWrite++;
 533:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             if(TFTSHIELD_1_SPIM_1_txBufferWrite >= TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE)
 534:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 535:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 TFTSHIELD_1_SPIM_1_txBufferWrite = 0u;
 536:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
 537:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 538:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             if(TFTSHIELD_1_SPIM_1_txBufferWrite == TFTSHIELD_1_SPIM_1_txBufferRead)
 539:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 540:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 TFTSHIELD_1_SPIM_1_txBufferRead++;
 541:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 if(TFTSHIELD_1_SPIM_1_txBufferRead >= TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE)
 542:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 {
 543:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                     TFTSHIELD_1_SPIM_1_txBufferRead = 0u;
 544:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 }
 545:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 TFTSHIELD_1_SPIM_1_txBufferFull = 1u;
 546:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
 547:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 548:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             TFTSHIELD_1_SPIM_1_txBuffer[TFTSHIELD_1_SPIM_1_txBufferWrite] = txData;
 549:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 550:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             TFTSHIELD_1_SPIM_1_TX_STATUS_MASK_REG |= TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_FULL;
 551:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 552:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 553:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableTxInt();
 554:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 555:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 556:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 557:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         while(0u == (TFTSHIELD_1_SPIM_1_TX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_FULL))
 583              		.loc 1 557 0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 21


 584 000a 00BF     		nop
 585              	.L17:
 586              		.loc 1 557 0 is_stmt 0 discriminator 1
 587 000c 46F26743 		movw	r3, #25703
 588 0010 C4F20003 		movt	r3, 16384
 589 0014 1B78     		ldrb	r3, [r3, #0]
 590 0016 DBB2     		uxtb	r3, r3
 591 0018 03F00403 		and	r3, r3, #4
 592 001c 002B     		cmp	r3, #0
 593 001e F5D0     		beq	.L17
 558:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 559:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             ; /* Wait for room in FIFO */
 560:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 561:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 562:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Put byte in TX FIFO */
 563:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         CY_SET_REG8(TFTSHIELD_1_SPIM_1_TXDATA_PTR, txData);
 594              		.loc 1 563 0 is_stmt 1
 595 0020 46F24743 		movw	r3, #25671
 596 0024 C4F20003 		movt	r3, 16384
 597 0028 FA79     		ldrb	r2, [r7, #7]
 598 002a 1A70     		strb	r2, [r3, #0]
 564:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 565:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 566:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 599              		.loc 1 566 0
 600 002c 07F10C07 		add	r7, r7, #12
 601 0030 BD46     		mov	sp, r7
 602 0032 80BC     		pop	{r7}
 603 0034 7047     		bx	lr
 604              		.cfi_endproc
 605              	.LFE12:
 606              		.size	TFTSHIELD_1_SPIM_1_WriteTxData, .-TFTSHIELD_1_SPIM_1_WriteTxData
 607 0036 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_ReadRxData,"ax",%progbits
 608              		.align	2
 609              		.global	TFTSHIELD_1_SPIM_1_ReadRxData
 610              		.thumb
 611              		.thumb_func
 612              		.type	TFTSHIELD_1_SPIM_1_ReadRxData, %function
 613              	TFTSHIELD_1_SPIM_1_ReadRxData:
 614              	.LFB13:
 567:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 568:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 569:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 570:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ReadRxData
 571:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 572:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 573:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 574:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Read the next byte of data received across the SPI.
 575:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 576:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 577:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 578:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 579:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 580:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  The next byte of data read from the FIFO.
 581:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 582:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 583:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferWrite - used for the account of the bytes which
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 22


 584:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the RX software buffer.
 585:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferRead - used for the account of the bytes which
 586:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the RX software buffer, modified every function
 587:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  call if RX Software Buffer is used.
 588:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBuffer[TFTSHIELD_1_SPIM_1_RX_BUFFER_SIZE] - used to store
 589:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  received data.
 590:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 591:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 592:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Allows the user to read a byte of data received.
 593:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 594:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 595:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Will return invalid data if the FIFO is empty. The user should Call
 596:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  GetRxBufferSize() and if it returns a non-zero value then it is safe to call
 597:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  ReadByte() function.
 598:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 599:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 600:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 601:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 602:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 603:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_ReadRxData(void) 
 604:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 615              		.loc 1 604 0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 8
 618              		@ frame_needed = 1, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 620 0000 80B4     		push	{r7}
 621              	.LCFI33:
 622              		.cfi_def_cfa_offset 4
 623              		.cfi_offset 7, -4
 624 0002 83B0     		sub	sp, sp, #12
 625              	.LCFI34:
 626              		.cfi_def_cfa_offset 16
 627 0004 00AF     		add	r7, sp, #0
 628              	.LCFI35:
 629              		.cfi_def_cfa_register 7
 605:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 rxData;
 606:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 607:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 608:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 609:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 610:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableRxInt();
 611:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 612:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         if(TFTSHIELD_1_SPIM_1_rxBufferRead != TFTSHIELD_1_SPIM_1_rxBufferWrite)
 613:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 614:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             if(0u == TFTSHIELD_1_SPIM_1_rxBufferFull)
 615:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 616:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 TFTSHIELD_1_SPIM_1_rxBufferRead++;
 617:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 if(TFTSHIELD_1_SPIM_1_rxBufferRead >= TFTSHIELD_1_SPIM_1_RX_BUFFER_SIZE)
 618:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 {
 619:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                     TFTSHIELD_1_SPIM_1_rxBufferRead = 0u;
 620:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 }
 621:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
 622:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             else
 623:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             {
 624:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                 TFTSHIELD_1_SPIM_1_rxBufferFull = 0u;
 625:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             }
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 23


 626:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 627:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 628:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         rxData = TFTSHIELD_1_SPIM_1_rxBuffer[TFTSHIELD_1_SPIM_1_rxBufferRead];
 629:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 630:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableRxInt();
 631:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 632:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 633:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 634:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         rxData = CY_GET_REG8(TFTSHIELD_1_SPIM_1_RXDATA_PTR);
 630              		.loc 1 634 0
 631 0006 46F25743 		movw	r3, #25687
 632 000a C4F20003 		movt	r3, 16384
 633 000e 1B78     		ldrb	r3, [r3, #0]
 634 0010 FB71     		strb	r3, [r7, #7]
 635:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 636:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
 637:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 638:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(rxData);
 635              		.loc 1 638 0
 636 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 639:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 637              		.loc 1 639 0
 638 0014 1846     		mov	r0, r3
 639 0016 07F10C07 		add	r7, r7, #12
 640 001a BD46     		mov	sp, r7
 641 001c 80BC     		pop	{r7}
 642 001e 7047     		bx	lr
 643              		.cfi_endproc
 644              	.LFE13:
 645              		.size	TFTSHIELD_1_SPIM_1_ReadRxData, .-TFTSHIELD_1_SPIM_1_ReadRxData
 646              		.section	.text.TFTSHIELD_1_SPIM_1_GetRxBufferSize,"ax",%progbits
 647              		.align	2
 648              		.global	TFTSHIELD_1_SPIM_1_GetRxBufferSize
 649              		.thumb
 650              		.thumb_func
 651              		.type	TFTSHIELD_1_SPIM_1_GetRxBufferSize, %function
 652              	TFTSHIELD_1_SPIM_1_GetRxBufferSize:
 653              	.LFB14:
 640:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 641:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 642:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 643:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_GetRxBufferSize
 644:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 645:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 646:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 647:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Returns the number of bytes/words of data currently held in the RX buffer.
 648:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  If RX Software Buffer not used then function return 0 if FIFO empty or 1 if
 649:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  FIFO not empty. In another case function return size of RX Software Buffer.
 650:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 651:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 652:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 653:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 654:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 655:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Integer count of the number of bytes/words in the RX buffer.
 656:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 657:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 658:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferWrite - used for the account of the bytes which
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 24


 659:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the RX software buffer.
 660:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferRead - used for the account of the bytes which
 661:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the RX software buffer.
 662:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 663:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 664:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear status register of the component.
 665:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 666:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 667:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_GetRxBufferSize(void) 
 668:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 654              		.loc 1 668 0
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 8
 657              		@ frame_needed = 1, uses_anonymous_args = 0
 658              		@ link register save eliminated.
 659 0000 80B4     		push	{r7}
 660              	.LCFI36:
 661              		.cfi_def_cfa_offset 4
 662              		.cfi_offset 7, -4
 663 0002 83B0     		sub	sp, sp, #12
 664              	.LCFI37:
 665              		.cfi_def_cfa_offset 16
 666 0004 00AF     		add	r7, sp, #0
 667              	.LCFI38:
 668              		.cfi_def_cfa_register 7
 669:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 size;
 670:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 671:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 672:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 673:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 674:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableRxInt();
 675:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 676:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         if(TFTSHIELD_1_SPIM_1_rxBufferRead == TFTSHIELD_1_SPIM_1_rxBufferWrite)
 677:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 678:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = 0u;
 679:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 680:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else if(TFTSHIELD_1_SPIM_1_rxBufferRead < TFTSHIELD_1_SPIM_1_rxBufferWrite)
 681:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 682:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = (TFTSHIELD_1_SPIM_1_rxBufferWrite - TFTSHIELD_1_SPIM_1_rxBufferRead);
 683:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 684:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else
 685:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 686:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = (TFTSHIELD_1_SPIM_1_RX_BUFFER_SIZE - TFTSHIELD_1_SPIM_1_rxBufferRead) + TFTSHIEL
 687:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 688:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 689:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableRxInt();
 690:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 691:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 692:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 693:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* We can only know if there is data in the RX FIFO */
 694:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         size = (0u != (TFTSHIELD_1_SPIM_1_RX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_RX_FIFO_NOT_EMPTY)
 669              		.loc 1 694 0
 670 0006 46F26453 		movw	r3, #25956
 671 000a C4F20003 		movt	r3, 16384
 672 000e 1B78     		ldrb	r3, [r3, #0]
 673 0010 DBB2     		uxtb	r3, r3
 674 0012 03F02003 		and	r3, r3, #32
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 25


 675 0016 002B     		cmp	r3, #0
 676 0018 02D0     		beq	.L21
 677              		.loc 1 694 0 is_stmt 0 discriminator 1
 678 001a 4FF00103 		mov	r3, #1
 679 001e 01E0     		b	.L22
 680              	.L21:
 681              		.loc 1 694 0 discriminator 2
 682 0020 4FF00003 		mov	r3, #0
 683              	.L22:
 684              		.loc 1 694 0 discriminator 3
 685 0024 FB71     		strb	r3, [r7, #7]
 695:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 696:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 697:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 698:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(size);
 686              		.loc 1 698 0 is_stmt 1 discriminator 3
 687 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 699:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 688              		.loc 1 699 0 discriminator 3
 689 0028 1846     		mov	r0, r3
 690 002a 07F10C07 		add	r7, r7, #12
 691 002e BD46     		mov	sp, r7
 692 0030 80BC     		pop	{r7}
 693 0032 7047     		bx	lr
 694              		.cfi_endproc
 695              	.LFE14:
 696              		.size	TFTSHIELD_1_SPIM_1_GetRxBufferSize, .-TFTSHIELD_1_SPIM_1_GetRxBufferSize
 697              		.section	.text.TFTSHIELD_1_SPIM_1_GetTxBufferSize,"ax",%progbits
 698              		.align	2
 699              		.global	TFTSHIELD_1_SPIM_1_GetTxBufferSize
 700              		.thumb
 701              		.thumb_func
 702              		.type	TFTSHIELD_1_SPIM_1_GetTxBufferSize, %function
 703              	TFTSHIELD_1_SPIM_1_GetTxBufferSize:
 704              	.LFB15:
 700:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 701:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 702:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 703:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_GetTxBufferSize
 704:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 705:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 706:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 707:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Returns the number of bytes/words of data currently held in the TX buffer.
 708:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  If TX Software Buffer not used then function return 0 - if FIFO empty, 1 - if
 709:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  FIFO not full, 4 - if FIFO full. In another case function return size of TX
 710:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Software Buffer.
 711:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 712:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 713:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 714:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 715:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 716:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Integer count of the number of bytes/words in the TX buffer.
 717:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 718:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 719:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferWrite - used for the account of the bytes which
 720:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the TX software buffer.
 721:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferRead - used for the account of the bytes which
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 26


 722:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the TX software buffer.
 723:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 724:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 725:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear status register of the component.
 726:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 727:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 728:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8  TFTSHIELD_1_SPIM_1_GetTxBufferSize(void) 
 729:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 705              		.loc 1 729 0
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 8
 708              		@ frame_needed = 1, uses_anonymous_args = 0
 709              		@ link register save eliminated.
 710 0000 80B4     		push	{r7}
 711              	.LCFI39:
 712              		.cfi_def_cfa_offset 4
 713              		.cfi_offset 7, -4
 714 0002 83B0     		sub	sp, sp, #12
 715              	.LCFI40:
 716              		.cfi_def_cfa_offset 16
 717 0004 00AF     		add	r7, sp, #0
 718              	.LCFI41:
 719              		.cfi_def_cfa_register 7
 730:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 size;
 731:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 732:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 733:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 734:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableTxInt();
 735:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 736:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         if(TFTSHIELD_1_SPIM_1_txBufferRead == TFTSHIELD_1_SPIM_1_txBufferWrite)
 737:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 738:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = 0u;
 739:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 740:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else if(TFTSHIELD_1_SPIM_1_txBufferRead < TFTSHIELD_1_SPIM_1_txBufferWrite)
 741:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 742:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = (TFTSHIELD_1_SPIM_1_txBufferWrite - TFTSHIELD_1_SPIM_1_txBufferRead);
 743:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 744:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else
 745:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 746:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = (TFTSHIELD_1_SPIM_1_TX_BUFFER_SIZE - TFTSHIELD_1_SPIM_1_txBufferRead) + TFTSHIEL
 747:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 748:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 749:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableTxInt();
 750:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 751:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
 752:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 753:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         size = TFTSHIELD_1_SPIM_1_TX_STATUS_REG;
 720              		.loc 1 753 0
 721 0006 46F26743 		movw	r3, #25703
 722 000a C4F20003 		movt	r3, 16384
 723 000e 1B78     		ldrb	r3, [r3, #0]
 724 0010 FB71     		strb	r3, [r7, #7]
 754:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 755:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         if(0u != (size & TFTSHIELD_1_SPIM_1_STS_TX_FIFO_EMPTY))
 725              		.loc 1 755 0
 726 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 727 0014 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 27


 728 0018 002B     		cmp	r3, #0
 729 001a 03D0     		beq	.L25
 756:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 757:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = 0u;
 730              		.loc 1 757 0
 731 001c 4FF00003 		mov	r3, #0
 732 0020 FB71     		strb	r3, [r7, #7]
 733 0022 0BE0     		b	.L26
 734              	.L25:
 758:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 759:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else if(0u != (size & TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_FULL))
 735              		.loc 1 759 0
 736 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 737 0026 03F00403 		and	r3, r3, #4
 738 002a 002B     		cmp	r3, #0
 739 002c 03D0     		beq	.L27
 760:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 761:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = 1u;
 740              		.loc 1 761 0
 741 002e 4FF00103 		mov	r3, #1
 742 0032 FB71     		strb	r3, [r7, #7]
 743 0034 02E0     		b	.L26
 744              	.L27:
 762:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 763:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         else
 764:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         {
 765:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****             size = TFTSHIELD_1_SPIM_1_FIFO_SIZE;
 745              		.loc 1 765 0
 746 0036 4FF00403 		mov	r3, #4
 747 003a FB71     		strb	r3, [r7, #7]
 748              	.L26:
 766:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         }
 767:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 768:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 769:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 770:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(size);
 749              		.loc 1 770 0
 750 003c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 771:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 751              		.loc 1 771 0
 752 003e 1846     		mov	r0, r3
 753 0040 07F10C07 		add	r7, r7, #12
 754 0044 BD46     		mov	sp, r7
 755 0046 80BC     		pop	{r7}
 756 0048 7047     		bx	lr
 757              		.cfi_endproc
 758              	.LFE15:
 759              		.size	TFTSHIELD_1_SPIM_1_GetTxBufferSize, .-TFTSHIELD_1_SPIM_1_GetTxBufferSize
 760 004a 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_ClearRxBuffer,"ax",%progbits
 761              		.align	2
 762              		.global	TFTSHIELD_1_SPIM_1_ClearRxBuffer
 763              		.thumb
 764              		.thumb_func
 765              		.type	TFTSHIELD_1_SPIM_1_ClearRxBuffer, %function
 766              	TFTSHIELD_1_SPIM_1_ClearRxBuffer:
 767              	.LFB16:
 772:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 28


 773:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 774:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 775:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ClearRxBuffer
 776:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 777:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 778:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 779:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear the RX RAM buffer by setting the read and write pointers both to zero.
 780:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 781:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 782:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 783:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 784:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 785:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 786:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 787:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 788:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferWrite - used for the account of the bytes which
 789:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the RX software buffer, modified every function
 790:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  call - resets to zero.
 791:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_rxBufferRead - used for the account of the bytes which
 792:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the RX software buffer, modified every function call -
 793:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  resets to zero.
 794:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 795:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 796:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Setting the pointers to zero makes the system believe there is no data to
 797:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  read and writing will resume at address 0 overwriting any data that may have
 798:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  remained in the RAM.
 799:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 800:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 801:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Any received data not read from the RAM buffer will be lost when overwritten.
 802:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 803:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 804:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 805:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 806:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 807:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_ClearRxBuffer(void) 
 808:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 768              		.loc 1 808 0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 1, uses_anonymous_args = 0
 772              		@ link register save eliminated.
 773 0000 80B4     		push	{r7}
 774              	.LCFI42:
 775              		.cfi_def_cfa_offset 4
 776              		.cfi_offset 7, -4
 777 0002 00AF     		add	r7, sp, #0
 778              	.LCFI43:
 779              		.cfi_def_cfa_register 7
 809:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Clear Hardware RX FIFO */
 810:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(0u !=(TFTSHIELD_1_SPIM_1_RX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_RX_FIFO_NOT_EMPTY))
 780              		.loc 1 810 0
 781 0004 04E0     		b	.L30
 782              	.L31:
 811:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
 812:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         (void) CY_GET_REG8(TFTSHIELD_1_SPIM_1_RXDATA_PTR);
 783              		.loc 1 812 0
 784 0006 46F25743 		movw	r3, #25687
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 29


 785 000a C4F20003 		movt	r3, 16384
 786 000e 1B78     		ldrb	r3, [r3, #0]
 787              	.L30:
 810:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(0u !=(TFTSHIELD_1_SPIM_1_RX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_RX_FIFO_NOT_EMPTY))
 788              		.loc 1 810 0 discriminator 1
 789 0010 46F26453 		movw	r3, #25956
 790 0014 C4F20003 		movt	r3, 16384
 791 0018 1B78     		ldrb	r3, [r3, #0]
 792 001a DBB2     		uxtb	r3, r3
 793 001c 03F02003 		and	r3, r3, #32
 794 0020 002B     		cmp	r3, #0
 795 0022 F0D1     		bne	.L31
 813:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
 814:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 815:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
 816:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable RX interrupt to protect global veriables */
 817:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableRxInt();
 818:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 819:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferFull  = 0u;
 820:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferRead  = 0u;
 821:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_rxBufferWrite = 0u;
 822:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 823:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableRxInt();
 824:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED) */
 825:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 796              		.loc 1 825 0
 797 0024 BD46     		mov	sp, r7
 798 0026 80BC     		pop	{r7}
 799 0028 7047     		bx	lr
 800              		.cfi_endproc
 801              	.LFE16:
 802              		.size	TFTSHIELD_1_SPIM_1_ClearRxBuffer, .-TFTSHIELD_1_SPIM_1_ClearRxBuffer
 803 002a 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_ClearTxBuffer,"ax",%progbits
 804              		.align	2
 805              		.global	TFTSHIELD_1_SPIM_1_ClearTxBuffer
 806              		.thumb
 807              		.thumb_func
 808              		.type	TFTSHIELD_1_SPIM_1_ClearTxBuffer, %function
 809              	TFTSHIELD_1_SPIM_1_ClearTxBuffer:
 810              	.LFB17:
 826:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 827:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 828:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 829:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ClearTxBuffer
 830:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 831:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 832:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 833:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear the TX RAM buffer by setting the read and write pointers both to zero.
 834:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 835:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 836:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 837:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 838:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 839:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 840:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 841:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
 842:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferWrite - used for the account of the bytes which
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 30


 843:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been written down in the TX software buffer, modified every function
 844:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  call - resets to zero.
 845:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_txBufferRead - used for the account of the bytes which
 846:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  have been read from the TX software buffer, modified every function call -
 847:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  resets to zero.
 848:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 849:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
 850:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Setting the pointers to zero makes the system believe there is no data to
 851:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  read and writing will resume at address 0 overwriting any data that may have
 852:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  remained in the RAM.
 853:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 854:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 855:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Any data not yet transmitted from the RAM buffer will be lost when
 856:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  overwritten.
 857:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 858:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 859:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 860:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 861:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 862:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_ClearTxBuffer(void) 
 863:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 811              		.loc 1 863 0
 812              		.cfi_startproc
 813              		@ args = 0, pretend = 0, frame = 8
 814              		@ frame_needed = 1, uses_anonymous_args = 0
 815 0000 80B5     		push	{r7, lr}
 816              	.LCFI44:
 817              		.cfi_def_cfa_offset 8
 818              		.cfi_offset 7, -8
 819              		.cfi_offset 14, -4
 820 0002 82B0     		sub	sp, sp, #8
 821              	.LCFI45:
 822              		.cfi_def_cfa_offset 16
 823 0004 00AF     		add	r7, sp, #0
 824              	.LCFI46:
 825              		.cfi_def_cfa_register 7
 864:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 enableInterrupts;
 865:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 866:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
 826              		.loc 1 866 0
 827 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 828 000a 0346     		mov	r3, r0
 829 000c FB71     		strb	r3, [r7, #7]
 867:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Clear TX FIFO */
 868:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP0_REG |= ((uint8)  TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 830              		.loc 1 868 0
 831 000e 46F29743 		movw	r3, #25751
 832 0012 C4F20003 		movt	r3, 16384
 833 0016 46F29742 		movw	r2, #25751
 834 001a C4F20002 		movt	r2, 16384
 835 001e 1278     		ldrb	r2, [r2, #0]
 836 0020 D2B2     		uxtb	r2, r2
 837 0022 42F00102 		orr	r2, r2, #1
 838 0026 D2B2     		uxtb	r2, r2
 839 0028 1A70     		strb	r2, [r3, #0]
 869:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP0_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 840              		.loc 1 869 0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 31


 841 002a 46F29743 		movw	r3, #25751
 842 002e C4F20003 		movt	r3, 16384
 843 0032 46F29742 		movw	r2, #25751
 844 0036 C4F20002 		movt	r2, 16384
 845 003a 1278     		ldrb	r2, [r2, #0]
 846 003c D2B2     		uxtb	r2, r2
 847 003e 22F00102 		bic	r2, r2, #1
 848 0042 D2B2     		uxtb	r2, r2
 849 0044 1A70     		strb	r2, [r3, #0]
 870:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 871:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_USE_SECOND_DATAPATH)
 872:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Clear TX FIFO for 2nd Datapath */
 873:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP1_REG |= ((uint8)  TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 874:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP1_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 875:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_USE_SECOND_DATAPATH) */
 876:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
 850              		.loc 1 876 0
 851 0046 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 852 0048 1846     		mov	r0, r3
 853 004a FFF7FEFF 		bl	CyExitCriticalSection
 877:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 878:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED)
 879:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Disable TX interrupt to protect global veriables */
 880:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableTxInt();
 881:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 882:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferFull  = 0u;
 883:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferRead  = 0u;
 884:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_txBufferWrite = 0u;
 885:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 886:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Buffer is EMPTY: disable TX FIFO NOT FULL interrupt */
 887:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_TX_STATUS_MASK_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_STS_TX_FIFO_NOT_FULL)
 888:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 889:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableTxInt();
 890:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED) */
 891:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 854              		.loc 1 891 0
 855 004e 07F10807 		add	r7, r7, #8
 856 0052 BD46     		mov	sp, r7
 857 0054 80BD     		pop	{r7, pc}
 858              		.cfi_endproc
 859              	.LFE17:
 860              		.size	TFTSHIELD_1_SPIM_1_ClearTxBuffer, .-TFTSHIELD_1_SPIM_1_ClearTxBuffer
 861 0056 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_PutArray,"ax",%progbits
 862              		.align	2
 863              		.global	TFTSHIELD_1_SPIM_1_PutArray
 864              		.thumb
 865              		.thumb_func
 866              		.type	TFTSHIELD_1_SPIM_1_PutArray, %function
 867              	TFTSHIELD_1_SPIM_1_PutArray:
 868              	.LFB18:
 892:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 893:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 894:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #if(0u != TFTSHIELD_1_SPIM_1_BIDIRECTIONAL_MODE)
 895:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /*******************************************************************************
 896:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Function Name: TFTSHIELD_1_SPIM_1_TxEnable
 897:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     ********************************************************************************
 898:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 32


 899:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Summary:
 900:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  If the SPI master is configured to use a single bi-directional pin then this
 901:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  will set the bi-directional pin to transmit.
 902:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 903:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Parameters:
 904:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  None.
 905:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 906:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Return:
 907:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  None.
 908:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 909:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *******************************************************************************/
 910:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     void TFTSHIELD_1_SPIM_1_TxEnable(void) 
 911:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
 912:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_CONTROL_REG |= TFTSHIELD_1_SPIM_1_CTRL_TX_SIGNAL_EN;
 913:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
 914:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 915:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 916:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /*******************************************************************************
 917:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Function Name: TFTSHIELD_1_SPIM_1_TxDisable
 918:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     ********************************************************************************
 919:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 920:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Summary:
 921:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  If the SPI master is configured to use a single bi-directional pin then this
 922:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  will set the bi-directional pin to receive.
 923:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 924:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Parameters:
 925:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  None.
 926:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 927:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     * Return:
 928:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *  None.
 929:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *
 930:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     *******************************************************************************/
 931:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     void TFTSHIELD_1_SPIM_1_TxDisable(void) 
 932:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
 933:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_CONTROL_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_CTRL_TX_SIGNAL_EN);
 934:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
 935:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 936:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** #endif /* (0u != TFTSHIELD_1_SPIM_1_BIDIRECTIONAL_MODE) */
 937:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 938:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 939:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 940:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_PutArray
 941:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 942:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 943:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 944:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Write available data from ROM/RAM to the TX buffer while space is available
 945:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  in the TX buffer. Keep trying until all data is passed to the TX buffer.
 946:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 947:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 948:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  *buffer: Pointer to the location in RAM containing the data to send
 949:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  byteCount: The number of bytes to move to the transmit buffer.
 950:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 951:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 952:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 953:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 954:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 955:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Will stay in this routine until all data has been sent.  May get locked in
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 33


 956:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  this loop if data is not being initiated by the master if there is not
 957:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  enough room in the TX FIFO.
 958:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 959:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
 960:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
 961:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 962:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 963:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_PutArray(const uint8 buffer[], uint8 byteCount)
 964:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****                                                                           
 965:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 869              		.loc 1 965 0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 16
 872              		@ frame_needed = 1, uses_anonymous_args = 0
 873 0000 80B5     		push	{r7, lr}
 874              	.LCFI47:
 875              		.cfi_def_cfa_offset 8
 876              		.cfi_offset 7, -8
 877              		.cfi_offset 14, -4
 878 0002 84B0     		sub	sp, sp, #16
 879              	.LCFI48:
 880              		.cfi_def_cfa_offset 24
 881 0004 00AF     		add	r7, sp, #0
 882              	.LCFI49:
 883              		.cfi_def_cfa_register 7
 884 0006 7860     		str	r0, [r7, #4]
 885 0008 0B46     		mov	r3, r1
 886 000a FB70     		strb	r3, [r7, #3]
 966:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 bufIndex;
 967:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 968:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     bufIndex = 0u;
 887              		.loc 1 968 0
 888 000c 4FF00003 		mov	r3, #0
 889 0010 FB73     		strb	r3, [r7, #15]
 969:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 970:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(byteCount > 0u)
 890              		.loc 1 970 0
 891 0012 0EE0     		b	.L34
 892              	.L35:
 971:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
 972:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_WriteTxData(buffer[bufIndex]);
 893              		.loc 1 972 0
 894 0014 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 895 0016 7A68     		ldr	r2, [r7, #4]
 896 0018 D318     		adds	r3, r2, r3
 897 001a 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 898 001c 1846     		mov	r0, r3
 899 001e FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_WriteTxData
 973:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         bufIndex++;
 900              		.loc 1 973 0
 901 0022 FB7B     		ldrb	r3, [r7, #15]
 902 0024 03F10103 		add	r3, r3, #1
 903 0028 FB73     		strb	r3, [r7, #15]
 974:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         byteCount--;
 904              		.loc 1 974 0
 905 002a FB78     		ldrb	r3, [r7, #3]
 906 002c 03F1FF33 		add	r3, r3, #-1
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 34


 907 0030 FB70     		strb	r3, [r7, #3]
 908              	.L34:
 970:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(byteCount > 0u)
 909              		.loc 1 970 0 discriminator 1
 910 0032 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 911 0034 002B     		cmp	r3, #0
 912 0036 EDD1     		bne	.L35
 975:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
 976:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 913              		.loc 1 976 0
 914 0038 07F11007 		add	r7, r7, #16
 915 003c BD46     		mov	sp, r7
 916 003e 80BD     		pop	{r7, pc}
 917              		.cfi_endproc
 918              	.LFE18:
 919              		.size	TFTSHIELD_1_SPIM_1_PutArray, .-TFTSHIELD_1_SPIM_1_PutArray
 920              		.section	.text.TFTSHIELD_1_SPIM_1_ClearFIFO,"ax",%progbits
 921              		.align	2
 922              		.global	TFTSHIELD_1_SPIM_1_ClearFIFO
 923              		.thumb
 924              		.thumb_func
 925              		.type	TFTSHIELD_1_SPIM_1_ClearFIFO, %function
 926              	TFTSHIELD_1_SPIM_1_ClearFIFO:
 927              	.LFB19:
 977:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 978:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
 979:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
 980:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ClearFIFO
 981:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
 982:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 983:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
 984:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear the RX and TX FIFO's of all data for a fresh start.
 985:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 986:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
 987:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 988:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 989:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
 990:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
 991:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 992:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
 993:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear status register of the component.
 994:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
 995:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
 996:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_ClearFIFO(void) 
 997:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 928              		.loc 1 997 0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 8
 931              		@ frame_needed = 1, uses_anonymous_args = 0
 932 0000 80B5     		push	{r7, lr}
 933              	.LCFI50:
 934              		.cfi_def_cfa_offset 8
 935              		.cfi_offset 7, -8
 936              		.cfi_offset 14, -4
 937 0002 82B0     		sub	sp, sp, #8
 938              	.LCFI51:
 939              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 35


 940 0004 00AF     		add	r7, sp, #0
 941              	.LCFI52:
 942              		.cfi_def_cfa_register 7
 998:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 enableInterrupts;
 999:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1000:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Clear Hardware RX FIFO */
1001:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(0u !=(TFTSHIELD_1_SPIM_1_RX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_RX_FIFO_NOT_EMPTY))
 943              		.loc 1 1001 0
 944 0006 04E0     		b	.L37
 945              	.L38:
1002:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     {
1003:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         (void) CY_GET_REG8(TFTSHIELD_1_SPIM_1_RXDATA_PTR);
 946              		.loc 1 1003 0
 947 0008 46F25743 		movw	r3, #25687
 948 000c C4F20003 		movt	r3, 16384
 949 0010 1B78     		ldrb	r3, [r3, #0]
 950              	.L37:
1001:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     while(0u !=(TFTSHIELD_1_SPIM_1_RX_STATUS_REG & TFTSHIELD_1_SPIM_1_STS_RX_FIFO_NOT_EMPTY))
 951              		.loc 1 1001 0 discriminator 1
 952 0012 46F26453 		movw	r3, #25956
 953 0016 C4F20003 		movt	r3, 16384
 954 001a 1B78     		ldrb	r3, [r3, #0]
 955 001c DBB2     		uxtb	r3, r3
 956 001e 03F02003 		and	r3, r3, #32
 957 0022 002B     		cmp	r3, #0
 958 0024 F0D1     		bne	.L38
1004:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     }
1005:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1006:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     enableInterrupts = CyEnterCriticalSection();
 959              		.loc 1 1006 0
 960 0026 FFF7FEFF 		bl	CyEnterCriticalSection
 961 002a 0346     		mov	r3, r0
 962 002c FB71     		strb	r3, [r7, #7]
1007:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     /* Clear TX FIFO */
1008:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP0_REG |= ((uint8)  TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 963              		.loc 1 1008 0
 964 002e 46F29743 		movw	r3, #25751
 965 0032 C4F20003 		movt	r3, 16384
 966 0036 46F29742 		movw	r2, #25751
 967 003a C4F20002 		movt	r2, 16384
 968 003e 1278     		ldrb	r2, [r2, #0]
 969 0040 D2B2     		uxtb	r2, r2
 970 0042 42F00102 		orr	r2, r2, #1
 971 0046 D2B2     		uxtb	r2, r2
 972 0048 1A70     		strb	r2, [r3, #0]
1009:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP0_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
 973              		.loc 1 1009 0
 974 004a 46F29743 		movw	r3, #25751
 975 004e C4F20003 		movt	r3, 16384
 976 0052 46F29742 		movw	r2, #25751
 977 0056 C4F20002 		movt	r2, 16384
 978 005a 1278     		ldrb	r2, [r2, #0]
 979 005c D2B2     		uxtb	r2, r2
 980 005e 22F00102 		bic	r2, r2, #1
 981 0062 D2B2     		uxtb	r2, r2
 982 0064 1A70     		strb	r2, [r3, #0]
1010:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 36


1011:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_USE_SECOND_DATAPATH)
1012:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         /* Clear TX FIFO for 2nd Datapath */
1013:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP1_REG |= ((uint8)  TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
1014:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_AUX_CONTROL_DP1_REG &= ((uint8) ~TFTSHIELD_1_SPIM_1_TX_FIFO_CLR);
1015:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_USE_SECOND_DATAPATH) */
1016:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     CyExitCriticalSection(enableInterrupts);
 983              		.loc 1 1016 0
 984 0066 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 985 0068 1846     		mov	r0, r3
 986 006a FFF7FEFF 		bl	CyExitCriticalSection
1017:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 987              		.loc 1 1017 0
 988 006e 07F10807 		add	r7, r7, #8
 989 0072 BD46     		mov	sp, r7
 990 0074 80BD     		pop	{r7, pc}
 991              		.cfi_endproc
 992              	.LFE19:
 993              		.size	TFTSHIELD_1_SPIM_1_ClearFIFO, .-TFTSHIELD_1_SPIM_1_ClearFIFO
 994 0076 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_EnableInt,"ax",%progbits
 995              		.align	2
 996              		.global	TFTSHIELD_1_SPIM_1_EnableInt
 997              		.thumb
 998              		.thumb_func
 999              		.type	TFTSHIELD_1_SPIM_1_EnableInt, %function
 1000              	TFTSHIELD_1_SPIM_1_EnableInt:
 1001              	.LFB20:
1018:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1019:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1020:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /* Following functions are for version Compatibility, they are obsolete.
1021:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Please do not use it in new projects.
1022:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** */
1023:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1024:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1025:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
1026:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_EnableInt
1027:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
1028:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1029:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
1030:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable internal interrupt generation.
1031:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1032:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
1033:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1034:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1035:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
1036:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1037:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1038:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
1039:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enable the internal interrupt output -or- the interrupt component itself.
1040:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1041:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
1042:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_EnableInt(void) 
1043:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1002              		.loc 1 1043 0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 0
 1005              		@ frame_needed = 1, uses_anonymous_args = 0
 1006 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 37


 1007              	.LCFI53:
 1008              		.cfi_def_cfa_offset 8
 1009              		.cfi_offset 7, -8
 1010              		.cfi_offset 14, -4
 1011 0002 00AF     		add	r7, sp, #0
 1012              	.LCFI54:
 1013              		.cfi_def_cfa_register 7
1044:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_EnableRxInt();
 1014              		.loc 1 1044 0
 1015 0004 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableRxInt
1045:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_EnableTxInt();
 1016              		.loc 1 1045 0
 1017 0008 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_EnableTxInt
1046:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1018              		.loc 1 1046 0
 1019 000c 80BD     		pop	{r7, pc}
 1020              		.cfi_endproc
 1021              	.LFE20:
 1022              		.size	TFTSHIELD_1_SPIM_1_EnableInt, .-TFTSHIELD_1_SPIM_1_EnableInt
 1023 000e 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_DisableInt,"ax",%progbits
 1024              		.align	2
 1025              		.global	TFTSHIELD_1_SPIM_1_DisableInt
 1026              		.thumb
 1027              		.thumb_func
 1028              		.type	TFTSHIELD_1_SPIM_1_DisableInt, %function
 1029              	TFTSHIELD_1_SPIM_1_DisableInt:
 1030              	.LFB21:
1047:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1048:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1049:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
1050:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_DisableInt
1051:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
1052:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1053:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
1054:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable internal interrupt generation.
1055:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1056:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
1057:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1058:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1059:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
1060:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1061:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1062:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
1063:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Disable the internal interrupt output -or- the interrupt component itself.
1064:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1065:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
1066:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_DisableInt(void) 
1067:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1031              		.loc 1 1067 0
 1032              		.cfi_startproc
 1033              		@ args = 0, pretend = 0, frame = 0
 1034              		@ frame_needed = 1, uses_anonymous_args = 0
 1035 0000 80B5     		push	{r7, lr}
 1036              	.LCFI55:
 1037              		.cfi_def_cfa_offset 8
 1038              		.cfi_offset 7, -8
 1039              		.cfi_offset 14, -4
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 38


 1040 0002 00AF     		add	r7, sp, #0
 1041              	.LCFI56:
 1042              		.cfi_def_cfa_register 7
1068:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_DisableTxInt();
 1043              		.loc 1 1068 0
 1044 0004 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableTxInt
1069:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_DisableRxInt();
 1045              		.loc 1 1069 0
 1046 0008 FFF7FEFF 		bl	TFTSHIELD_1_SPIM_1_DisableRxInt
1070:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1047              		.loc 1 1070 0
 1048 000c 80BD     		pop	{r7, pc}
 1049              		.cfi_endproc
 1050              	.LFE21:
 1051              		.size	TFTSHIELD_1_SPIM_1_DisableInt, .-TFTSHIELD_1_SPIM_1_DisableInt
 1052 000e 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_SetInterruptMode,"ax",%progbits
 1053              		.align	2
 1054              		.global	TFTSHIELD_1_SPIM_1_SetInterruptMode
 1055              		.thumb
 1056              		.thumb_func
 1057              		.type	TFTSHIELD_1_SPIM_1_SetInterruptMode, %function
 1058              	TFTSHIELD_1_SPIM_1_SetInterruptMode:
 1059              	.LFB22:
1071:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1072:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1073:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
1074:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_SetInterruptMode
1075:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
1076:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1077:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
1078:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Configure which status bits trigger an interrupt event.
1079:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1080:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
1081:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  intSrc: An or'd combination of the desired status bit masks (defined in the
1082:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  header file).
1083:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1084:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
1085:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1086:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1087:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
1088:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Enables the output of specific status bits to the interrupt controller.
1089:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1090:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
1091:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** void TFTSHIELD_1_SPIM_1_SetInterruptMode(uint8 intSrc) 
1092:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1060              		.loc 1 1092 0
 1061              		.cfi_startproc
 1062              		@ args = 0, pretend = 0, frame = 8
 1063              		@ frame_needed = 1, uses_anonymous_args = 0
 1064              		@ link register save eliminated.
 1065 0000 80B4     		push	{r7}
 1066              	.LCFI57:
 1067              		.cfi_def_cfa_offset 4
 1068              		.cfi_offset 7, -4
 1069 0002 83B0     		sub	sp, sp, #12
 1070              	.LCFI58:
 1071              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 39


 1072 0004 00AF     		add	r7, sp, #0
 1073              	.LCFI59:
 1074              		.cfi_def_cfa_register 7
 1075 0006 0346     		mov	r3, r0
 1076 0008 FB71     		strb	r3, [r7, #7]
1093:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_TX_STATUS_MASK_REG  = (intSrc & ((uint8) ~TFTSHIELD_1_SPIM_1_STS_SPI_IDLE));
 1077              		.loc 1 1093 0
 1078 000a 46F28743 		movw	r3, #25735
 1079 000e C4F20003 		movt	r3, 16384
 1080 0012 FA79     		ldrb	r2, [r7, #7]
 1081 0014 22F01002 		bic	r2, r2, #16
 1082 0018 D2B2     		uxtb	r2, r2
 1083 001a 1A70     		strb	r2, [r3, #0]
1094:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     TFTSHIELD_1_SPIM_1_RX_STATUS_MASK_REG  =  intSrc;
 1084              		.loc 1 1094 0
 1085 001c 46F28453 		movw	r3, #25988
 1086 0020 C4F20003 		movt	r3, 16384
 1087 0024 FA79     		ldrb	r2, [r7, #7]
 1088 0026 1A70     		strb	r2, [r3, #0]
1095:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1089              		.loc 1 1095 0
 1090 0028 07F10C07 		add	r7, r7, #12
 1091 002c BD46     		mov	sp, r7
 1092 002e 80BC     		pop	{r7}
 1093 0030 7047     		bx	lr
 1094              		.cfi_endproc
 1095              	.LFE22:
 1096              		.size	TFTSHIELD_1_SPIM_1_SetInterruptMode, .-TFTSHIELD_1_SPIM_1_SetInterruptMode
 1097 0032 00BF     		.section	.text.TFTSHIELD_1_SPIM_1_ReadStatus,"ax",%progbits
 1098              		.align	2
 1099              		.global	TFTSHIELD_1_SPIM_1_ReadStatus
 1100              		.thumb
 1101              		.thumb_func
 1102              		.type	TFTSHIELD_1_SPIM_1_ReadStatus, %function
 1103              	TFTSHIELD_1_SPIM_1_ReadStatus:
 1104              	.LFB23:
1096:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1097:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1098:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** /*******************************************************************************
1099:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Function Name: TFTSHIELD_1_SPIM_1_ReadStatus
1100:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** ********************************************************************************
1101:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1102:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Summary:
1103:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Read the status register for the component.
1104:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1105:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Parameters:
1106:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  None.
1107:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1108:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Return:
1109:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Contents of the status register.
1110:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1111:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Global variables:
1112:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  TFTSHIELD_1_SPIM_1_swStatus - used to store in software status register,
1113:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  modified every function call - resets to zero.
1114:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1115:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Theory:
1116:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Allows the user and the API to read the status register for error detection
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 40


1117:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  and flow control.
1118:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1119:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Side Effects:
1120:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  Clear status register of the component.
1121:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1122:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** * Reentrant:
1123:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *  No.
1124:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *
1125:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** *******************************************************************************/
1126:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** uint8 TFTSHIELD_1_SPIM_1_ReadStatus(void) 
1127:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** {
 1105              		.loc 1 1127 0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 8
 1108              		@ frame_needed = 1, uses_anonymous_args = 0
 1109              		@ link register save eliminated.
 1110 0000 80B4     		push	{r7}
 1111              	.LCFI60:
 1112              		.cfi_def_cfa_offset 4
 1113              		.cfi_offset 7, -4
 1114 0002 83B0     		sub	sp, sp, #12
 1115              	.LCFI61:
 1116              		.cfi_def_cfa_offset 16
 1117 0004 00AF     		add	r7, sp, #0
 1118              	.LCFI62:
 1119              		.cfi_def_cfa_register 7
1128:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     uint8 tmpStatus;
1129:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1130:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #if(TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED || TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENABLED)
1131:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1132:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_DisableInt();
1133:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1134:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus  = TFTSHIELD_1_SPIM_1_GET_STATUS_RX(TFTSHIELD_1_SPIM_1_swStatusRx);
1135:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus |= TFTSHIELD_1_SPIM_1_GET_STATUS_TX(TFTSHIELD_1_SPIM_1_swStatusTx);
1136:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus &= ((uint8) ~TFTSHIELD_1_SPIM_1_STS_SPI_IDLE);
1137:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1138:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_swStatusTx = 0u;
1139:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_swStatusRx = 0u;
1140:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1141:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         TFTSHIELD_1_SPIM_1_EnableInt();
1142:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1143:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #else
1144:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1145:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus  = TFTSHIELD_1_SPIM_1_RX_STATUS_REG;
 1120              		.loc 1 1145 0
 1121 0006 46F26453 		movw	r3, #25956
 1122 000a C4F20003 		movt	r3, 16384
 1123 000e 1B78     		ldrb	r3, [r3, #0]
 1124 0010 FB71     		strb	r3, [r7, #7]
1146:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus |= TFTSHIELD_1_SPIM_1_TX_STATUS_REG;
 1125              		.loc 1 1146 0
 1126 0012 46F26743 		movw	r3, #25703
 1127 0016 C4F20003 		movt	r3, 16384
 1128 001a 1B78     		ldrb	r3, [r3, #0]
 1129 001c DAB2     		uxtb	r2, r3
 1130 001e FB79     		ldrb	r3, [r7, #7]
 1131 0020 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 41


 1132 0022 FB71     		strb	r3, [r7, #7]
1147:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****         tmpStatus &= ((uint8) ~TFTSHIELD_1_SPIM_1_STS_SPI_IDLE);
 1133              		.loc 1 1147 0
 1134 0024 FB79     		ldrb	r3, [r7, #7]
 1135 0026 23F01003 		bic	r3, r3, #16
 1136 002a FB71     		strb	r3, [r7, #7]
1148:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1149:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     #endif /* (TFTSHIELD_1_SPIM_1_TX_SOFTWARE_BUF_ENABLED || TFTSHIELD_1_SPIM_1_RX_SOFTWARE_BUF_ENA
1150:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** 
1151:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c ****     return(tmpStatus);
 1137              		.loc 1 1151 0
 1138 002c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1152:.\Generated_Source\PSoC5/TFTSHIELD_1_SPIM_1.c **** }
 1139              		.loc 1 1152 0
 1140 002e 1846     		mov	r0, r3
 1141 0030 07F10C07 		add	r7, r7, #12
 1142 0034 BD46     		mov	sp, r7
 1143 0036 80BC     		pop	{r7}
 1144 0038 7047     		bx	lr
 1145              		.cfi_endproc
 1146              	.LFE23:
 1147              		.size	TFTSHIELD_1_SPIM_1_ReadStatus, .-TFTSHIELD_1_SPIM_1_ReadStatus
 1148 003a 00BF     		.text
 1149              	.Letext0:
 1150              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 1151              		.section	.debug_info,"",%progbits
 1152              	.Ldebug_info0:
 1153 0000 81040000 		.4byte	0x481
 1154 0004 0200     		.2byte	0x2
 1155 0006 00000000 		.4byte	.Ldebug_abbrev0
 1156 000a 04       		.byte	0x4
 1157 000b 01       		.uleb128 0x1
 1158 000c E9030000 		.4byte	.LASF53
 1159 0010 01       		.byte	0x1
 1160 0011 72030000 		.4byte	.LASF54
 1161 0015 C2000000 		.4byte	.LASF55
 1162 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1163 001d 00000000 		.4byte	0
 1164 0021 00000000 		.4byte	0
 1165 0025 00000000 		.4byte	.Ldebug_line0
 1166 0029 02       		.uleb128 0x2
 1167 002a 01       		.byte	0x1
 1168 002b 06       		.byte	0x6
 1169 002c A7040000 		.4byte	.LASF0
 1170 0030 02       		.uleb128 0x2
 1171 0031 01       		.byte	0x1
 1172 0032 08       		.byte	0x8
 1173 0033 08020000 		.4byte	.LASF1
 1174 0037 02       		.uleb128 0x2
 1175 0038 02       		.byte	0x2
 1176 0039 05       		.byte	0x5
 1177 003a A0030000 		.4byte	.LASF2
 1178 003e 02       		.uleb128 0x2
 1179 003f 02       		.byte	0x2
 1180 0040 07       		.byte	0x7
 1181 0041 B3040000 		.4byte	.LASF3
 1182 0045 02       		.uleb128 0x2
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 42


 1183 0046 04       		.byte	0x4
 1184 0047 05       		.byte	0x5
 1185 0048 75040000 		.4byte	.LASF4
 1186 004c 02       		.uleb128 0x2
 1187 004d 04       		.byte	0x4
 1188 004e 07       		.byte	0x7
 1189 004f BA010000 		.4byte	.LASF5
 1190 0053 02       		.uleb128 0x2
 1191 0054 08       		.byte	0x8
 1192 0055 05       		.byte	0x5
 1193 0056 40030000 		.4byte	.LASF6
 1194 005a 02       		.uleb128 0x2
 1195 005b 08       		.byte	0x8
 1196 005c 07       		.byte	0x7
 1197 005d AF020000 		.4byte	.LASF7
 1198 0061 03       		.uleb128 0x3
 1199 0062 04       		.byte	0x4
 1200 0063 05       		.byte	0x5
 1201 0064 696E7400 		.ascii	"int\000"
 1202 0068 02       		.uleb128 0x2
 1203 0069 04       		.byte	0x4
 1204 006a 07       		.byte	0x7
 1205 006b A2020000 		.4byte	.LASF8
 1206 006f 04       		.uleb128 0x4
 1207 0070 CC010000 		.4byte	.LASF9
 1208 0074 02       		.byte	0x2
 1209 0075 5B       		.byte	0x5b
 1210 0076 30000000 		.4byte	0x30
 1211 007a 04       		.uleb128 0x4
 1212 007b 7D020000 		.4byte	.LASF10
 1213 007f 02       		.byte	0x2
 1214 0080 5D       		.byte	0x5d
 1215 0081 4C000000 		.4byte	0x4c
 1216 0085 02       		.uleb128 0x2
 1217 0086 04       		.byte	0x4
 1218 0087 04       		.byte	0x4
 1219 0088 6C010000 		.4byte	.LASF11
 1220 008c 02       		.uleb128 0x2
 1221 008d 08       		.byte	0x8
 1222 008e 04       		.byte	0x4
 1223 008f 36020000 		.4byte	.LASF12
 1224 0093 02       		.uleb128 0x2
 1225 0094 01       		.byte	0x1
 1226 0095 08       		.byte	0x8
 1227 0096 6D030000 		.4byte	.LASF13
 1228 009a 04       		.uleb128 0x4
 1229 009b B5010000 		.4byte	.LASF14
 1230 009f 02       		.byte	0x2
 1231 00a0 F0       		.byte	0xf0
 1232 00a1 A5000000 		.4byte	0xa5
 1233 00a5 05       		.uleb128 0x5
 1234 00a6 6F000000 		.4byte	0x6f
 1235 00aa 04       		.uleb128 0x4
 1236 00ab 52000000 		.4byte	.LASF15
 1237 00af 02       		.byte	0x2
 1238 00b0 F2       		.byte	0xf2
 1239 00b1 B5000000 		.4byte	0xb5
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 43


 1240 00b5 05       		.uleb128 0x5
 1241 00b6 7A000000 		.4byte	0x7a
 1242 00ba 02       		.uleb128 0x2
 1243 00bb 04       		.byte	0x4
 1244 00bc 07       		.byte	0x7
 1245 00bd 11030000 		.4byte	.LASF16
 1246 00c1 06       		.uleb128 0x6
 1247 00c2 01       		.byte	0x1
 1248 00c3 3A000000 		.4byte	.LASF17
 1249 00c7 01       		.byte	0x1
 1250 00c8 3F       		.byte	0x3f
 1251 00c9 01       		.byte	0x1
 1252 00ca 00000000 		.4byte	.LFB0
 1253 00ce 90000000 		.4byte	.LFE0
 1254 00d2 00000000 		.4byte	.LLST0
 1255 00d6 01       		.byte	0x1
 1256 00d7 07       		.uleb128 0x7
 1257 00d8 01       		.byte	0x1
 1258 00d9 E6040000 		.4byte	.LASF19
 1259 00dd 01       		.byte	0x1
 1260 00de 78       		.byte	0x78
 1261 00df 01       		.byte	0x1
 1262 00e0 00000000 		.4byte	.LFB1
 1263 00e4 7A000000 		.4byte	.LFE1
 1264 00e8 2C000000 		.4byte	.LLST1
 1265 00ec 01       		.byte	0x1
 1266 00ed 00010000 		.4byte	0x100
 1267 00f1 08       		.uleb128 0x8
 1268 00f2 F7010000 		.4byte	.LASF21
 1269 00f6 01       		.byte	0x1
 1270 00f7 7A       		.byte	0x7a
 1271 00f8 6F000000 		.4byte	0x6f
 1272 00fc 02       		.byte	0x2
 1273 00fd 91       		.byte	0x91
 1274 00fe 77       		.sleb128 -9
 1275 00ff 00       		.byte	0
 1276 0100 06       		.uleb128 0x6
 1277 0101 01       		.byte	0x1
 1278 0102 AA030000 		.4byte	.LASF18
 1279 0106 01       		.byte	0x1
 1280 0107 A3       		.byte	0xa3
 1281 0108 01       		.byte	0x1
 1282 0109 00000000 		.4byte	.LFB2
 1283 010d 2A000000 		.4byte	.LFE2
 1284 0111 64000000 		.4byte	.LLST2
 1285 0115 01       		.byte	0x1
 1286 0116 07       		.uleb128 0x7
 1287 0117 01       		.byte	0x1
 1288 0118 65020000 		.4byte	.LASF20
 1289 011c 01       		.byte	0x1
 1290 011d C0       		.byte	0xc0
 1291 011e 01       		.byte	0x1
 1292 011f 00000000 		.4byte	.LFB3
 1293 0123 5E000000 		.4byte	.LFE3
 1294 0127 90000000 		.4byte	.LLST3
 1295 012b 01       		.byte	0x1
 1296 012c 3F010000 		.4byte	0x13f
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 44


 1297 0130 08       		.uleb128 0x8
 1298 0131 F7010000 		.4byte	.LASF21
 1299 0135 01       		.byte	0x1
 1300 0136 C2       		.byte	0xc2
 1301 0137 6F000000 		.4byte	0x6f
 1302 013b 02       		.byte	0x2
 1303 013c 91       		.byte	0x91
 1304 013d 77       		.sleb128 -9
 1305 013e 00       		.byte	0
 1306 013f 09       		.uleb128 0x9
 1307 0140 01       		.byte	0x1
 1308 0141 06010000 		.4byte	.LASF22
 1309 0145 01       		.byte	0x1
 1310 0146 E3       		.byte	0xe3
 1311 0147 01       		.byte	0x1
 1312 0148 00000000 		.4byte	.LFB4
 1313 014c 18000000 		.4byte	.LFE4
 1314 0150 C8000000 		.4byte	.LLST4
 1315 0154 01       		.byte	0x1
 1316 0155 09       		.uleb128 0x9
 1317 0156 01       		.byte	0x1
 1318 0157 4E030000 		.4byte	.LASF23
 1319 015b 01       		.byte	0x1
 1320 015c FC       		.byte	0xfc
 1321 015d 01       		.byte	0x1
 1322 015e 00000000 		.4byte	.LFB5
 1323 0162 18000000 		.4byte	.LFE5
 1324 0166 F4000000 		.4byte	.LLST5
 1325 016a 01       		.byte	0x1
 1326 016b 0A       		.uleb128 0xa
 1327 016c 01       		.byte	0x1
 1328 016d 16020000 		.4byte	.LASF24
 1329 0171 01       		.byte	0x1
 1330 0172 1501     		.2byte	0x115
 1331 0174 01       		.byte	0x1
 1332 0175 00000000 		.4byte	.LFB6
 1333 0179 18000000 		.4byte	.LFE6
 1334 017d 20010000 		.4byte	.LLST6
 1335 0181 01       		.byte	0x1
 1336 0182 0A       		.uleb128 0xa
 1337 0183 01       		.byte	0x1
 1338 0184 55040000 		.4byte	.LASF25
 1339 0188 01       		.byte	0x1
 1340 0189 2E01     		.2byte	0x12e
 1341 018b 01       		.byte	0x1
 1342 018c 00000000 		.4byte	.LFB7
 1343 0190 18000000 		.4byte	.LFE7
 1344 0194 4C010000 		.4byte	.LLST7
 1345 0198 01       		.byte	0x1
 1346 0199 0B       		.uleb128 0xb
 1347 019a 01       		.byte	0x1
 1348 019b C3030000 		.4byte	.LASF26
 1349 019f 01       		.byte	0x1
 1350 01a0 4801     		.2byte	0x148
 1351 01a2 01       		.byte	0x1
 1352 01a3 00000000 		.4byte	.LFB8
 1353 01a7 20000000 		.4byte	.LFE8
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 45


 1354 01ab 78010000 		.4byte	.LLST8
 1355 01af 01       		.byte	0x1
 1356 01b0 C4010000 		.4byte	0x1c4
 1357 01b4 0C       		.uleb128 0xc
 1358 01b5 3D020000 		.4byte	.LASF28
 1359 01b9 01       		.byte	0x1
 1360 01ba 4801     		.2byte	0x148
 1361 01bc 6F000000 		.4byte	0x6f
 1362 01c0 02       		.byte	0x2
 1363 01c1 91       		.byte	0x91
 1364 01c2 77       		.sleb128 -9
 1365 01c3 00       		.byte	0
 1366 01c4 0B       		.uleb128 0xb
 1367 01c5 01       		.byte	0x1
 1368 01c6 1A030000 		.4byte	.LASF27
 1369 01ca 01       		.byte	0x1
 1370 01cb 6001     		.2byte	0x160
 1371 01cd 01       		.byte	0x1
 1372 01ce 00000000 		.4byte	.LFB9
 1373 01d2 20000000 		.4byte	.LFE9
 1374 01d6 B0010000 		.4byte	.LLST9
 1375 01da 01       		.byte	0x1
 1376 01db EF010000 		.4byte	0x1ef
 1377 01df 0C       		.uleb128 0xc
 1378 01e0 3D020000 		.4byte	.LASF28
 1379 01e4 01       		.byte	0x1
 1380 01e5 6001     		.2byte	0x160
 1381 01e7 6F000000 		.4byte	0x6f
 1382 01eb 02       		.byte	0x2
 1383 01ec 91       		.byte	0x91
 1384 01ed 77       		.sleb128 -9
 1385 01ee 00       		.byte	0
 1386 01ef 0D       		.uleb128 0xd
 1387 01f0 01       		.byte	0x1
 1388 01f1 C6040000 		.4byte	.LASF30
 1389 01f5 01       		.byte	0x1
 1390 01f6 8201     		.2byte	0x182
 1391 01f8 01       		.byte	0x1
 1392 01f9 6F000000 		.4byte	0x6f
 1393 01fd 00000000 		.4byte	.LFB10
 1394 0201 20000000 		.4byte	.LFE10
 1395 0205 E8010000 		.4byte	.LLST10
 1396 0209 01       		.byte	0x1
 1397 020a 1E020000 		.4byte	0x21e
 1398 020e 0E       		.uleb128 0xe
 1399 020f 7E040000 		.4byte	.LASF29
 1400 0213 01       		.byte	0x1
 1401 0214 8401     		.2byte	0x184
 1402 0216 6F000000 		.4byte	0x6f
 1403 021a 02       		.byte	0x2
 1404 021b 91       		.byte	0x91
 1405 021c 77       		.sleb128 -9
 1406 021d 00       		.byte	0
 1407 021e 0D       		.uleb128 0xd
 1408 021f 01       		.byte	0x1
 1409 0220 72010000 		.4byte	.LASF31
 1410 0224 01       		.byte	0x1
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 46


 1411 0225 B501     		.2byte	0x1b5
 1412 0227 01       		.byte	0x1
 1413 0228 6F000000 		.4byte	0x6f
 1414 022c 00000000 		.4byte	.LFB11
 1415 0230 20000000 		.4byte	.LFE11
 1416 0234 20020000 		.4byte	.LLST11
 1417 0238 01       		.byte	0x1
 1418 0239 4D020000 		.4byte	0x24d
 1419 023d 0E       		.uleb128 0xe
 1420 023e 7E040000 		.4byte	.LASF29
 1421 0242 01       		.byte	0x1
 1422 0243 B701     		.2byte	0x1b7
 1423 0245 6F000000 		.4byte	0x6f
 1424 0249 02       		.byte	0x2
 1425 024a 91       		.byte	0x91
 1426 024b 77       		.sleb128 -9
 1427 024c 00       		.byte	0
 1428 024d 0B       		.uleb128 0xb
 1429 024e 01       		.byte	0x1
 1430 024f 88040000 		.4byte	.LASF32
 1431 0253 01       		.byte	0x1
 1432 0254 EE01     		.2byte	0x1ee
 1433 0256 01       		.byte	0x1
 1434 0257 00000000 		.4byte	.LFB12
 1435 025b 36000000 		.4byte	.LFE12
 1436 025f 58020000 		.4byte	.LLST12
 1437 0263 01       		.byte	0x1
 1438 0264 78020000 		.4byte	0x278
 1439 0268 0C       		.uleb128 0xc
 1440 0269 7C000000 		.4byte	.LASF33
 1441 026d 01       		.byte	0x1
 1442 026e EE01     		.2byte	0x1ee
 1443 0270 6F000000 		.4byte	0x6f
 1444 0274 02       		.byte	0x2
 1445 0275 91       		.byte	0x91
 1446 0276 77       		.sleb128 -9
 1447 0277 00       		.byte	0
 1448 0278 0D       		.uleb128 0xd
 1449 0279 01       		.byte	0x1
 1450 027a 00000000 		.4byte	.LASF34
 1451 027e 01       		.byte	0x1
 1452 027f 5B02     		.2byte	0x25b
 1453 0281 01       		.byte	0x1
 1454 0282 6F000000 		.4byte	0x6f
 1455 0286 00000000 		.4byte	.LFB13
 1456 028a 20000000 		.4byte	.LFE13
 1457 028e 90020000 		.4byte	.LLST13
 1458 0292 01       		.byte	0x1
 1459 0293 A7020000 		.4byte	0x2a7
 1460 0297 0E       		.uleb128 0xe
 1461 0298 65010000 		.4byte	.LASF35
 1462 029c 01       		.byte	0x1
 1463 029d 5D02     		.2byte	0x25d
 1464 029f 6F000000 		.4byte	0x6f
 1465 02a3 02       		.byte	0x2
 1466 02a4 91       		.byte	0x91
 1467 02a5 77       		.sleb128 -9
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 47


 1468 02a6 00       		.byte	0
 1469 02a7 0D       		.uleb128 0xd
 1470 02a8 01       		.byte	0x1
 1471 02a9 25010000 		.4byte	.LASF36
 1472 02ad 01       		.byte	0x1
 1473 02ae 9B02     		.2byte	0x29b
 1474 02b0 01       		.byte	0x1
 1475 02b1 6F000000 		.4byte	0x6f
 1476 02b5 00000000 		.4byte	.LFB14
 1477 02b9 34000000 		.4byte	.LFE14
 1478 02bd C8020000 		.4byte	.LLST14
 1479 02c1 01       		.byte	0x1
 1480 02c2 D6020000 		.4byte	0x2d6
 1481 02c6 0E       		.uleb128 0xe
 1482 02c7 B0010000 		.4byte	.LASF37
 1483 02cb 01       		.byte	0x1
 1484 02cc 9D02     		.2byte	0x29d
 1485 02ce 6F000000 		.4byte	0x6f
 1486 02d2 02       		.byte	0x2
 1487 02d3 91       		.byte	0x91
 1488 02d4 77       		.sleb128 -9
 1489 02d5 00       		.byte	0
 1490 02d6 0D       		.uleb128 0xd
 1491 02d7 01       		.byte	0x1
 1492 02d8 32040000 		.4byte	.LASF38
 1493 02dc 01       		.byte	0x1
 1494 02dd D802     		.2byte	0x2d8
 1495 02df 01       		.byte	0x1
 1496 02e0 6F000000 		.4byte	0x6f
 1497 02e4 00000000 		.4byte	.LFB15
 1498 02e8 4A000000 		.4byte	.LFE15
 1499 02ec 00030000 		.4byte	.LLST15
 1500 02f0 01       		.byte	0x1
 1501 02f1 05030000 		.4byte	0x305
 1502 02f5 0E       		.uleb128 0xe
 1503 02f6 B0010000 		.4byte	.LASF37
 1504 02fa 01       		.byte	0x1
 1505 02fb DA02     		.2byte	0x2da
 1506 02fd 6F000000 		.4byte	0x6f
 1507 0301 02       		.byte	0x2
 1508 0302 91       		.byte	0x91
 1509 0303 77       		.sleb128 -9
 1510 0304 00       		.byte	0
 1511 0305 0A       		.uleb128 0xa
 1512 0306 01       		.byte	0x1
 1513 0307 44020000 		.4byte	.LASF39
 1514 030b 01       		.byte	0x1
 1515 030c 2703     		.2byte	0x327
 1516 030e 01       		.byte	0x1
 1517 030f 00000000 		.4byte	.LFB16
 1518 0313 2A000000 		.4byte	.LFE16
 1519 0317 38030000 		.4byte	.LLST16
 1520 031b 01       		.byte	0x1
 1521 031c 0F       		.uleb128 0xf
 1522 031d 01       		.byte	0x1
 1523 031e 83000000 		.4byte	.LASF40
 1524 0322 01       		.byte	0x1
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 48


 1525 0323 5E03     		.2byte	0x35e
 1526 0325 01       		.byte	0x1
 1527 0326 00000000 		.4byte	.LFB17
 1528 032a 56000000 		.4byte	.LFE17
 1529 032e 64030000 		.4byte	.LLST17
 1530 0332 01       		.byte	0x1
 1531 0333 47030000 		.4byte	0x347
 1532 0337 0E       		.uleb128 0xe
 1533 0338 F7010000 		.4byte	.LASF21
 1534 033c 01       		.byte	0x1
 1535 033d 6003     		.2byte	0x360
 1536 033f 6F000000 		.4byte	0x6f
 1537 0343 02       		.byte	0x2
 1538 0344 91       		.byte	0x91
 1539 0345 77       		.sleb128 -9
 1540 0346 00       		.byte	0
 1541 0347 0F       		.uleb128 0xf
 1542 0348 01       		.byte	0x1
 1543 0349 1E000000 		.4byte	.LASF41
 1544 034d 01       		.byte	0x1
 1545 034e C303     		.2byte	0x3c3
 1546 0350 01       		.byte	0x1
 1547 0351 00000000 		.4byte	.LFB18
 1548 0355 40000000 		.4byte	.LFE18
 1549 0359 9C030000 		.4byte	.LLST18
 1550 035d 01       		.byte	0x1
 1551 035e 90030000 		.4byte	0x390
 1552 0362 0C       		.uleb128 0xc
 1553 0363 75000000 		.4byte	.LASF42
 1554 0367 01       		.byte	0x1
 1555 0368 C303     		.2byte	0x3c3
 1556 036a 90030000 		.4byte	0x390
 1557 036e 02       		.byte	0x2
 1558 036f 91       		.byte	0x91
 1559 0370 6C       		.sleb128 -20
 1560 0371 0C       		.uleb128 0xc
 1561 0372 ED010000 		.4byte	.LASF43
 1562 0376 01       		.byte	0x1
 1563 0377 C303     		.2byte	0x3c3
 1564 0379 6F000000 		.4byte	0x6f
 1565 037d 02       		.byte	0x2
 1566 037e 91       		.byte	0x91
 1567 037f 6B       		.sleb128 -21
 1568 0380 0E       		.uleb128 0xe
 1569 0381 08030000 		.4byte	.LASF44
 1570 0385 01       		.byte	0x1
 1571 0386 C603     		.2byte	0x3c6
 1572 0388 6F000000 		.4byte	0x6f
 1573 038c 02       		.byte	0x2
 1574 038d 91       		.byte	0x91
 1575 038e 77       		.sleb128 -9
 1576 038f 00       		.byte	0
 1577 0390 10       		.uleb128 0x10
 1578 0391 04       		.byte	0x4
 1579 0392 96030000 		.4byte	0x396
 1580 0396 11       		.uleb128 0x11
 1581 0397 6F000000 		.4byte	0x6f
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 49


 1582 039b 0F       		.uleb128 0xf
 1583 039c 01       		.byte	0x1
 1584 039d 48010000 		.4byte	.LASF45
 1585 03a1 01       		.byte	0x1
 1586 03a2 E403     		.2byte	0x3e4
 1587 03a4 01       		.byte	0x1
 1588 03a5 00000000 		.4byte	.LFB19
 1589 03a9 76000000 		.4byte	.LFE19
 1590 03ad D4030000 		.4byte	.LLST19
 1591 03b1 01       		.byte	0x1
 1592 03b2 C6030000 		.4byte	0x3c6
 1593 03b6 0E       		.uleb128 0xe
 1594 03b7 F7010000 		.4byte	.LASF21
 1595 03bb 01       		.byte	0x1
 1596 03bc E603     		.2byte	0x3e6
 1597 03be 6F000000 		.4byte	0x6f
 1598 03c2 02       		.byte	0x2
 1599 03c3 91       		.byte	0x91
 1600 03c4 77       		.sleb128 -9
 1601 03c5 00       		.byte	0
 1602 03c6 12       		.uleb128 0x12
 1603 03c7 01       		.byte	0x1
 1604 03c8 58000000 		.4byte	.LASF46
 1605 03cc 01       		.byte	0x1
 1606 03cd 1204     		.2byte	0x412
 1607 03cf 01       		.byte	0x1
 1608 03d0 00000000 		.4byte	.LFB20
 1609 03d4 0E000000 		.4byte	.LFE20
 1610 03d8 0C040000 		.4byte	.LLST20
 1611 03dc 01       		.byte	0x1
 1612 03dd 12       		.uleb128 0x12
 1613 03de 01       		.byte	0x1
 1614 03df A4000000 		.4byte	.LASF47
 1615 03e3 01       		.byte	0x1
 1616 03e4 2A04     		.2byte	0x42a
 1617 03e6 01       		.byte	0x1
 1618 03e7 00000000 		.4byte	.LFB21
 1619 03eb 0E000000 		.4byte	.LFE21
 1620 03ef 38040000 		.4byte	.LLST21
 1621 03f3 01       		.byte	0x1
 1622 03f4 0B       		.uleb128 0xb
 1623 03f5 01       		.byte	0x1
 1624 03f6 E4020000 		.4byte	.LASF48
 1625 03fa 01       		.byte	0x1
 1626 03fb 4304     		.2byte	0x443
 1627 03fd 01       		.byte	0x1
 1628 03fe 00000000 		.4byte	.LFB22
 1629 0402 32000000 		.4byte	.LFE22
 1630 0406 64040000 		.4byte	.LLST22
 1631 040a 01       		.byte	0x1
 1632 040b 1F040000 		.4byte	0x41f
 1633 040f 0C       		.uleb128 0xc
 1634 0410 3D020000 		.4byte	.LASF28
 1635 0414 01       		.byte	0x1
 1636 0415 4304     		.2byte	0x443
 1637 0417 6F000000 		.4byte	0x6f
 1638 041b 02       		.byte	0x2
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 50


 1639 041c 91       		.byte	0x91
 1640 041d 77       		.sleb128 -9
 1641 041e 00       		.byte	0
 1642 041f 0D       		.uleb128 0xd
 1643 0420 01       		.byte	0x1
 1644 0421 92010000 		.4byte	.LASF49
 1645 0425 01       		.byte	0x1
 1646 0426 6604     		.2byte	0x466
 1647 0428 01       		.byte	0x1
 1648 0429 6F000000 		.4byte	0x6f
 1649 042d 00000000 		.4byte	.LFB23
 1650 0431 3A000000 		.4byte	.LFE23
 1651 0435 9C040000 		.4byte	.LLST23
 1652 0439 01       		.byte	0x1
 1653 043a 4E040000 		.4byte	0x44e
 1654 043e 0E       		.uleb128 0xe
 1655 043f 7E040000 		.4byte	.LASF29
 1656 0443 01       		.byte	0x1
 1657 0444 6804     		.2byte	0x468
 1658 0446 6F000000 		.4byte	0x6f
 1659 044a 02       		.byte	0x2
 1660 044b 91       		.byte	0x91
 1661 044c 77       		.sleb128 -9
 1662 044d 00       		.byte	0
 1663 044e 13       		.uleb128 0x13
 1664 044f D2010000 		.4byte	.LASF50
 1665 0453 01       		.byte	0x1
 1666 0454 22       		.byte	0x22
 1667 0455 6F000000 		.4byte	0x6f
 1668 0459 01       		.byte	0x1
 1669 045a 05       		.byte	0x5
 1670 045b 03       		.byte	0x3
 1671 045c 00000000 		.4byte	TFTSHIELD_1_SPIM_1_initVar
 1672 0460 13       		.uleb128 0x13
 1673 0461 C6020000 		.4byte	.LASF51
 1674 0465 01       		.byte	0x1
 1675 0466 24       		.byte	0x24
 1676 0467 A5000000 		.4byte	0xa5
 1677 046b 01       		.byte	0x1
 1678 046c 05       		.byte	0x5
 1679 046d 03       		.byte	0x3
 1680 046e 00000000 		.4byte	TFTSHIELD_1_SPIM_1_swStatusTx
 1681 0472 13       		.uleb128 0x13
 1682 0473 84020000 		.4byte	.LASF52
 1683 0477 01       		.byte	0x1
 1684 0478 25       		.byte	0x25
 1685 0479 A5000000 		.4byte	0xa5
 1686 047d 01       		.byte	0x1
 1687 047e 05       		.byte	0x5
 1688 047f 03       		.byte	0x3
 1689 0480 00000000 		.4byte	TFTSHIELD_1_SPIM_1_swStatusRx
 1690 0484 00       		.byte	0
 1691              		.section	.debug_abbrev,"",%progbits
 1692              	.Ldebug_abbrev0:
 1693 0000 01       		.uleb128 0x1
 1694 0001 11       		.uleb128 0x11
 1695 0002 01       		.byte	0x1
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 51


 1696 0003 25       		.uleb128 0x25
 1697 0004 0E       		.uleb128 0xe
 1698 0005 13       		.uleb128 0x13
 1699 0006 0B       		.uleb128 0xb
 1700 0007 03       		.uleb128 0x3
 1701 0008 0E       		.uleb128 0xe
 1702 0009 1B       		.uleb128 0x1b
 1703 000a 0E       		.uleb128 0xe
 1704 000b 55       		.uleb128 0x55
 1705 000c 06       		.uleb128 0x6
 1706 000d 11       		.uleb128 0x11
 1707 000e 01       		.uleb128 0x1
 1708 000f 52       		.uleb128 0x52
 1709 0010 01       		.uleb128 0x1
 1710 0011 10       		.uleb128 0x10
 1711 0012 06       		.uleb128 0x6
 1712 0013 00       		.byte	0
 1713 0014 00       		.byte	0
 1714 0015 02       		.uleb128 0x2
 1715 0016 24       		.uleb128 0x24
 1716 0017 00       		.byte	0
 1717 0018 0B       		.uleb128 0xb
 1718 0019 0B       		.uleb128 0xb
 1719 001a 3E       		.uleb128 0x3e
 1720 001b 0B       		.uleb128 0xb
 1721 001c 03       		.uleb128 0x3
 1722 001d 0E       		.uleb128 0xe
 1723 001e 00       		.byte	0
 1724 001f 00       		.byte	0
 1725 0020 03       		.uleb128 0x3
 1726 0021 24       		.uleb128 0x24
 1727 0022 00       		.byte	0
 1728 0023 0B       		.uleb128 0xb
 1729 0024 0B       		.uleb128 0xb
 1730 0025 3E       		.uleb128 0x3e
 1731 0026 0B       		.uleb128 0xb
 1732 0027 03       		.uleb128 0x3
 1733 0028 08       		.uleb128 0x8
 1734 0029 00       		.byte	0
 1735 002a 00       		.byte	0
 1736 002b 04       		.uleb128 0x4
 1737 002c 16       		.uleb128 0x16
 1738 002d 00       		.byte	0
 1739 002e 03       		.uleb128 0x3
 1740 002f 0E       		.uleb128 0xe
 1741 0030 3A       		.uleb128 0x3a
 1742 0031 0B       		.uleb128 0xb
 1743 0032 3B       		.uleb128 0x3b
 1744 0033 0B       		.uleb128 0xb
 1745 0034 49       		.uleb128 0x49
 1746 0035 13       		.uleb128 0x13
 1747 0036 00       		.byte	0
 1748 0037 00       		.byte	0
 1749 0038 05       		.uleb128 0x5
 1750 0039 35       		.uleb128 0x35
 1751 003a 00       		.byte	0
 1752 003b 49       		.uleb128 0x49
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 52


 1753 003c 13       		.uleb128 0x13
 1754 003d 00       		.byte	0
 1755 003e 00       		.byte	0
 1756 003f 06       		.uleb128 0x6
 1757 0040 2E       		.uleb128 0x2e
 1758 0041 00       		.byte	0
 1759 0042 3F       		.uleb128 0x3f
 1760 0043 0C       		.uleb128 0xc
 1761 0044 03       		.uleb128 0x3
 1762 0045 0E       		.uleb128 0xe
 1763 0046 3A       		.uleb128 0x3a
 1764 0047 0B       		.uleb128 0xb
 1765 0048 3B       		.uleb128 0x3b
 1766 0049 0B       		.uleb128 0xb
 1767 004a 27       		.uleb128 0x27
 1768 004b 0C       		.uleb128 0xc
 1769 004c 11       		.uleb128 0x11
 1770 004d 01       		.uleb128 0x1
 1771 004e 12       		.uleb128 0x12
 1772 004f 01       		.uleb128 0x1
 1773 0050 40       		.uleb128 0x40
 1774 0051 06       		.uleb128 0x6
 1775 0052 9642     		.uleb128 0x2116
 1776 0054 0C       		.uleb128 0xc
 1777 0055 00       		.byte	0
 1778 0056 00       		.byte	0
 1779 0057 07       		.uleb128 0x7
 1780 0058 2E       		.uleb128 0x2e
 1781 0059 01       		.byte	0x1
 1782 005a 3F       		.uleb128 0x3f
 1783 005b 0C       		.uleb128 0xc
 1784 005c 03       		.uleb128 0x3
 1785 005d 0E       		.uleb128 0xe
 1786 005e 3A       		.uleb128 0x3a
 1787 005f 0B       		.uleb128 0xb
 1788 0060 3B       		.uleb128 0x3b
 1789 0061 0B       		.uleb128 0xb
 1790 0062 27       		.uleb128 0x27
 1791 0063 0C       		.uleb128 0xc
 1792 0064 11       		.uleb128 0x11
 1793 0065 01       		.uleb128 0x1
 1794 0066 12       		.uleb128 0x12
 1795 0067 01       		.uleb128 0x1
 1796 0068 40       		.uleb128 0x40
 1797 0069 06       		.uleb128 0x6
 1798 006a 9642     		.uleb128 0x2116
 1799 006c 0C       		.uleb128 0xc
 1800 006d 01       		.uleb128 0x1
 1801 006e 13       		.uleb128 0x13
 1802 006f 00       		.byte	0
 1803 0070 00       		.byte	0
 1804 0071 08       		.uleb128 0x8
 1805 0072 34       		.uleb128 0x34
 1806 0073 00       		.byte	0
 1807 0074 03       		.uleb128 0x3
 1808 0075 0E       		.uleb128 0xe
 1809 0076 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 53


 1810 0077 0B       		.uleb128 0xb
 1811 0078 3B       		.uleb128 0x3b
 1812 0079 0B       		.uleb128 0xb
 1813 007a 49       		.uleb128 0x49
 1814 007b 13       		.uleb128 0x13
 1815 007c 02       		.uleb128 0x2
 1816 007d 0A       		.uleb128 0xa
 1817 007e 00       		.byte	0
 1818 007f 00       		.byte	0
 1819 0080 09       		.uleb128 0x9
 1820 0081 2E       		.uleb128 0x2e
 1821 0082 00       		.byte	0
 1822 0083 3F       		.uleb128 0x3f
 1823 0084 0C       		.uleb128 0xc
 1824 0085 03       		.uleb128 0x3
 1825 0086 0E       		.uleb128 0xe
 1826 0087 3A       		.uleb128 0x3a
 1827 0088 0B       		.uleb128 0xb
 1828 0089 3B       		.uleb128 0x3b
 1829 008a 0B       		.uleb128 0xb
 1830 008b 27       		.uleb128 0x27
 1831 008c 0C       		.uleb128 0xc
 1832 008d 11       		.uleb128 0x11
 1833 008e 01       		.uleb128 0x1
 1834 008f 12       		.uleb128 0x12
 1835 0090 01       		.uleb128 0x1
 1836 0091 40       		.uleb128 0x40
 1837 0092 06       		.uleb128 0x6
 1838 0093 9742     		.uleb128 0x2117
 1839 0095 0C       		.uleb128 0xc
 1840 0096 00       		.byte	0
 1841 0097 00       		.byte	0
 1842 0098 0A       		.uleb128 0xa
 1843 0099 2E       		.uleb128 0x2e
 1844 009a 00       		.byte	0
 1845 009b 3F       		.uleb128 0x3f
 1846 009c 0C       		.uleb128 0xc
 1847 009d 03       		.uleb128 0x3
 1848 009e 0E       		.uleb128 0xe
 1849 009f 3A       		.uleb128 0x3a
 1850 00a0 0B       		.uleb128 0xb
 1851 00a1 3B       		.uleb128 0x3b
 1852 00a2 05       		.uleb128 0x5
 1853 00a3 27       		.uleb128 0x27
 1854 00a4 0C       		.uleb128 0xc
 1855 00a5 11       		.uleb128 0x11
 1856 00a6 01       		.uleb128 0x1
 1857 00a7 12       		.uleb128 0x12
 1858 00a8 01       		.uleb128 0x1
 1859 00a9 40       		.uleb128 0x40
 1860 00aa 06       		.uleb128 0x6
 1861 00ab 9742     		.uleb128 0x2117
 1862 00ad 0C       		.uleb128 0xc
 1863 00ae 00       		.byte	0
 1864 00af 00       		.byte	0
 1865 00b0 0B       		.uleb128 0xb
 1866 00b1 2E       		.uleb128 0x2e
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 54


 1867 00b2 01       		.byte	0x1
 1868 00b3 3F       		.uleb128 0x3f
 1869 00b4 0C       		.uleb128 0xc
 1870 00b5 03       		.uleb128 0x3
 1871 00b6 0E       		.uleb128 0xe
 1872 00b7 3A       		.uleb128 0x3a
 1873 00b8 0B       		.uleb128 0xb
 1874 00b9 3B       		.uleb128 0x3b
 1875 00ba 05       		.uleb128 0x5
 1876 00bb 27       		.uleb128 0x27
 1877 00bc 0C       		.uleb128 0xc
 1878 00bd 11       		.uleb128 0x11
 1879 00be 01       		.uleb128 0x1
 1880 00bf 12       		.uleb128 0x12
 1881 00c0 01       		.uleb128 0x1
 1882 00c1 40       		.uleb128 0x40
 1883 00c2 06       		.uleb128 0x6
 1884 00c3 9742     		.uleb128 0x2117
 1885 00c5 0C       		.uleb128 0xc
 1886 00c6 01       		.uleb128 0x1
 1887 00c7 13       		.uleb128 0x13
 1888 00c8 00       		.byte	0
 1889 00c9 00       		.byte	0
 1890 00ca 0C       		.uleb128 0xc
 1891 00cb 05       		.uleb128 0x5
 1892 00cc 00       		.byte	0
 1893 00cd 03       		.uleb128 0x3
 1894 00ce 0E       		.uleb128 0xe
 1895 00cf 3A       		.uleb128 0x3a
 1896 00d0 0B       		.uleb128 0xb
 1897 00d1 3B       		.uleb128 0x3b
 1898 00d2 05       		.uleb128 0x5
 1899 00d3 49       		.uleb128 0x49
 1900 00d4 13       		.uleb128 0x13
 1901 00d5 02       		.uleb128 0x2
 1902 00d6 0A       		.uleb128 0xa
 1903 00d7 00       		.byte	0
 1904 00d8 00       		.byte	0
 1905 00d9 0D       		.uleb128 0xd
 1906 00da 2E       		.uleb128 0x2e
 1907 00db 01       		.byte	0x1
 1908 00dc 3F       		.uleb128 0x3f
 1909 00dd 0C       		.uleb128 0xc
 1910 00de 03       		.uleb128 0x3
 1911 00df 0E       		.uleb128 0xe
 1912 00e0 3A       		.uleb128 0x3a
 1913 00e1 0B       		.uleb128 0xb
 1914 00e2 3B       		.uleb128 0x3b
 1915 00e3 05       		.uleb128 0x5
 1916 00e4 27       		.uleb128 0x27
 1917 00e5 0C       		.uleb128 0xc
 1918 00e6 49       		.uleb128 0x49
 1919 00e7 13       		.uleb128 0x13
 1920 00e8 11       		.uleb128 0x11
 1921 00e9 01       		.uleb128 0x1
 1922 00ea 12       		.uleb128 0x12
 1923 00eb 01       		.uleb128 0x1
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 55


 1924 00ec 40       		.uleb128 0x40
 1925 00ed 06       		.uleb128 0x6
 1926 00ee 9742     		.uleb128 0x2117
 1927 00f0 0C       		.uleb128 0xc
 1928 00f1 01       		.uleb128 0x1
 1929 00f2 13       		.uleb128 0x13
 1930 00f3 00       		.byte	0
 1931 00f4 00       		.byte	0
 1932 00f5 0E       		.uleb128 0xe
 1933 00f6 34       		.uleb128 0x34
 1934 00f7 00       		.byte	0
 1935 00f8 03       		.uleb128 0x3
 1936 00f9 0E       		.uleb128 0xe
 1937 00fa 3A       		.uleb128 0x3a
 1938 00fb 0B       		.uleb128 0xb
 1939 00fc 3B       		.uleb128 0x3b
 1940 00fd 05       		.uleb128 0x5
 1941 00fe 49       		.uleb128 0x49
 1942 00ff 13       		.uleb128 0x13
 1943 0100 02       		.uleb128 0x2
 1944 0101 0A       		.uleb128 0xa
 1945 0102 00       		.byte	0
 1946 0103 00       		.byte	0
 1947 0104 0F       		.uleb128 0xf
 1948 0105 2E       		.uleb128 0x2e
 1949 0106 01       		.byte	0x1
 1950 0107 3F       		.uleb128 0x3f
 1951 0108 0C       		.uleb128 0xc
 1952 0109 03       		.uleb128 0x3
 1953 010a 0E       		.uleb128 0xe
 1954 010b 3A       		.uleb128 0x3a
 1955 010c 0B       		.uleb128 0xb
 1956 010d 3B       		.uleb128 0x3b
 1957 010e 05       		.uleb128 0x5
 1958 010f 27       		.uleb128 0x27
 1959 0110 0C       		.uleb128 0xc
 1960 0111 11       		.uleb128 0x11
 1961 0112 01       		.uleb128 0x1
 1962 0113 12       		.uleb128 0x12
 1963 0114 01       		.uleb128 0x1
 1964 0115 40       		.uleb128 0x40
 1965 0116 06       		.uleb128 0x6
 1966 0117 9642     		.uleb128 0x2116
 1967 0119 0C       		.uleb128 0xc
 1968 011a 01       		.uleb128 0x1
 1969 011b 13       		.uleb128 0x13
 1970 011c 00       		.byte	0
 1971 011d 00       		.byte	0
 1972 011e 10       		.uleb128 0x10
 1973 011f 0F       		.uleb128 0xf
 1974 0120 00       		.byte	0
 1975 0121 0B       		.uleb128 0xb
 1976 0122 0B       		.uleb128 0xb
 1977 0123 49       		.uleb128 0x49
 1978 0124 13       		.uleb128 0x13
 1979 0125 00       		.byte	0
 1980 0126 00       		.byte	0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 56


 1981 0127 11       		.uleb128 0x11
 1982 0128 26       		.uleb128 0x26
 1983 0129 00       		.byte	0
 1984 012a 49       		.uleb128 0x49
 1985 012b 13       		.uleb128 0x13
 1986 012c 00       		.byte	0
 1987 012d 00       		.byte	0
 1988 012e 12       		.uleb128 0x12
 1989 012f 2E       		.uleb128 0x2e
 1990 0130 00       		.byte	0
 1991 0131 3F       		.uleb128 0x3f
 1992 0132 0C       		.uleb128 0xc
 1993 0133 03       		.uleb128 0x3
 1994 0134 0E       		.uleb128 0xe
 1995 0135 3A       		.uleb128 0x3a
 1996 0136 0B       		.uleb128 0xb
 1997 0137 3B       		.uleb128 0x3b
 1998 0138 05       		.uleb128 0x5
 1999 0139 27       		.uleb128 0x27
 2000 013a 0C       		.uleb128 0xc
 2001 013b 11       		.uleb128 0x11
 2002 013c 01       		.uleb128 0x1
 2003 013d 12       		.uleb128 0x12
 2004 013e 01       		.uleb128 0x1
 2005 013f 40       		.uleb128 0x40
 2006 0140 06       		.uleb128 0x6
 2007 0141 9642     		.uleb128 0x2116
 2008 0143 0C       		.uleb128 0xc
 2009 0144 00       		.byte	0
 2010 0145 00       		.byte	0
 2011 0146 13       		.uleb128 0x13
 2012 0147 34       		.uleb128 0x34
 2013 0148 00       		.byte	0
 2014 0149 03       		.uleb128 0x3
 2015 014a 0E       		.uleb128 0xe
 2016 014b 3A       		.uleb128 0x3a
 2017 014c 0B       		.uleb128 0xb
 2018 014d 3B       		.uleb128 0x3b
 2019 014e 0B       		.uleb128 0xb
 2020 014f 49       		.uleb128 0x49
 2021 0150 13       		.uleb128 0x13
 2022 0151 3F       		.uleb128 0x3f
 2023 0152 0C       		.uleb128 0xc
 2024 0153 02       		.uleb128 0x2
 2025 0154 0A       		.uleb128 0xa
 2026 0155 00       		.byte	0
 2027 0156 00       		.byte	0
 2028 0157 00       		.byte	0
 2029              		.section	.debug_loc,"",%progbits
 2030              	.Ldebug_loc0:
 2031              	.LLST0:
 2032 0000 00000000 		.4byte	.LFB0
 2033 0004 02000000 		.4byte	.LCFI0
 2034 0008 0200     		.2byte	0x2
 2035 000a 7D       		.byte	0x7d
 2036 000b 00       		.sleb128 0
 2037 000c 02000000 		.4byte	.LCFI0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 57


 2038 0010 04000000 		.4byte	.LCFI1
 2039 0014 0200     		.2byte	0x2
 2040 0016 7D       		.byte	0x7d
 2041 0017 08       		.sleb128 8
 2042 0018 04000000 		.4byte	.LCFI1
 2043 001c 90000000 		.4byte	.LFE0
 2044 0020 0200     		.2byte	0x2
 2045 0022 77       		.byte	0x77
 2046 0023 08       		.sleb128 8
 2047 0024 00000000 		.4byte	0
 2048 0028 00000000 		.4byte	0
 2049              	.LLST1:
 2050 002c 00000000 		.4byte	.LFB1
 2051 0030 02000000 		.4byte	.LCFI2
 2052 0034 0200     		.2byte	0x2
 2053 0036 7D       		.byte	0x7d
 2054 0037 00       		.sleb128 0
 2055 0038 02000000 		.4byte	.LCFI2
 2056 003c 04000000 		.4byte	.LCFI3
 2057 0040 0200     		.2byte	0x2
 2058 0042 7D       		.byte	0x7d
 2059 0043 08       		.sleb128 8
 2060 0044 04000000 		.4byte	.LCFI3
 2061 0048 06000000 		.4byte	.LCFI4
 2062 004c 0200     		.2byte	0x2
 2063 004e 7D       		.byte	0x7d
 2064 004f 10       		.sleb128 16
 2065 0050 06000000 		.4byte	.LCFI4
 2066 0054 7A000000 		.4byte	.LFE1
 2067 0058 0200     		.2byte	0x2
 2068 005a 77       		.byte	0x77
 2069 005b 10       		.sleb128 16
 2070 005c 00000000 		.4byte	0
 2071 0060 00000000 		.4byte	0
 2072              	.LLST2:
 2073 0064 00000000 		.4byte	.LFB2
 2074 0068 02000000 		.4byte	.LCFI5
 2075 006c 0200     		.2byte	0x2
 2076 006e 7D       		.byte	0x7d
 2077 006f 00       		.sleb128 0
 2078 0070 02000000 		.4byte	.LCFI5
 2079 0074 04000000 		.4byte	.LCFI6
 2080 0078 0200     		.2byte	0x2
 2081 007a 7D       		.byte	0x7d
 2082 007b 08       		.sleb128 8
 2083 007c 04000000 		.4byte	.LCFI6
 2084 0080 2A000000 		.4byte	.LFE2
 2085 0084 0200     		.2byte	0x2
 2086 0086 77       		.byte	0x77
 2087 0087 08       		.sleb128 8
 2088 0088 00000000 		.4byte	0
 2089 008c 00000000 		.4byte	0
 2090              	.LLST3:
 2091 0090 00000000 		.4byte	.LFB3
 2092 0094 02000000 		.4byte	.LCFI7
 2093 0098 0200     		.2byte	0x2
 2094 009a 7D       		.byte	0x7d
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 58


 2095 009b 00       		.sleb128 0
 2096 009c 02000000 		.4byte	.LCFI7
 2097 00a0 04000000 		.4byte	.LCFI8
 2098 00a4 0200     		.2byte	0x2
 2099 00a6 7D       		.byte	0x7d
 2100 00a7 08       		.sleb128 8
 2101 00a8 04000000 		.4byte	.LCFI8
 2102 00ac 06000000 		.4byte	.LCFI9
 2103 00b0 0200     		.2byte	0x2
 2104 00b2 7D       		.byte	0x7d
 2105 00b3 10       		.sleb128 16
 2106 00b4 06000000 		.4byte	.LCFI9
 2107 00b8 5E000000 		.4byte	.LFE3
 2108 00bc 0200     		.2byte	0x2
 2109 00be 77       		.byte	0x77
 2110 00bf 10       		.sleb128 16
 2111 00c0 00000000 		.4byte	0
 2112 00c4 00000000 		.4byte	0
 2113              	.LLST4:
 2114 00c8 00000000 		.4byte	.LFB4
 2115 00cc 02000000 		.4byte	.LCFI10
 2116 00d0 0200     		.2byte	0x2
 2117 00d2 7D       		.byte	0x7d
 2118 00d3 00       		.sleb128 0
 2119 00d4 02000000 		.4byte	.LCFI10
 2120 00d8 04000000 		.4byte	.LCFI11
 2121 00dc 0200     		.2byte	0x2
 2122 00de 7D       		.byte	0x7d
 2123 00df 04       		.sleb128 4
 2124 00e0 04000000 		.4byte	.LCFI11
 2125 00e4 18000000 		.4byte	.LFE4
 2126 00e8 0200     		.2byte	0x2
 2127 00ea 77       		.byte	0x77
 2128 00eb 04       		.sleb128 4
 2129 00ec 00000000 		.4byte	0
 2130 00f0 00000000 		.4byte	0
 2131              	.LLST5:
 2132 00f4 00000000 		.4byte	.LFB5
 2133 00f8 02000000 		.4byte	.LCFI12
 2134 00fc 0200     		.2byte	0x2
 2135 00fe 7D       		.byte	0x7d
 2136 00ff 00       		.sleb128 0
 2137 0100 02000000 		.4byte	.LCFI12
 2138 0104 04000000 		.4byte	.LCFI13
 2139 0108 0200     		.2byte	0x2
 2140 010a 7D       		.byte	0x7d
 2141 010b 04       		.sleb128 4
 2142 010c 04000000 		.4byte	.LCFI13
 2143 0110 18000000 		.4byte	.LFE5
 2144 0114 0200     		.2byte	0x2
 2145 0116 77       		.byte	0x77
 2146 0117 04       		.sleb128 4
 2147 0118 00000000 		.4byte	0
 2148 011c 00000000 		.4byte	0
 2149              	.LLST6:
 2150 0120 00000000 		.4byte	.LFB6
 2151 0124 02000000 		.4byte	.LCFI14
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 59


 2152 0128 0200     		.2byte	0x2
 2153 012a 7D       		.byte	0x7d
 2154 012b 00       		.sleb128 0
 2155 012c 02000000 		.4byte	.LCFI14
 2156 0130 04000000 		.4byte	.LCFI15
 2157 0134 0200     		.2byte	0x2
 2158 0136 7D       		.byte	0x7d
 2159 0137 04       		.sleb128 4
 2160 0138 04000000 		.4byte	.LCFI15
 2161 013c 18000000 		.4byte	.LFE6
 2162 0140 0200     		.2byte	0x2
 2163 0142 77       		.byte	0x77
 2164 0143 04       		.sleb128 4
 2165 0144 00000000 		.4byte	0
 2166 0148 00000000 		.4byte	0
 2167              	.LLST7:
 2168 014c 00000000 		.4byte	.LFB7
 2169 0150 02000000 		.4byte	.LCFI16
 2170 0154 0200     		.2byte	0x2
 2171 0156 7D       		.byte	0x7d
 2172 0157 00       		.sleb128 0
 2173 0158 02000000 		.4byte	.LCFI16
 2174 015c 04000000 		.4byte	.LCFI17
 2175 0160 0200     		.2byte	0x2
 2176 0162 7D       		.byte	0x7d
 2177 0163 04       		.sleb128 4
 2178 0164 04000000 		.4byte	.LCFI17
 2179 0168 18000000 		.4byte	.LFE7
 2180 016c 0200     		.2byte	0x2
 2181 016e 77       		.byte	0x77
 2182 016f 04       		.sleb128 4
 2183 0170 00000000 		.4byte	0
 2184 0174 00000000 		.4byte	0
 2185              	.LLST8:
 2186 0178 00000000 		.4byte	.LFB8
 2187 017c 02000000 		.4byte	.LCFI18
 2188 0180 0200     		.2byte	0x2
 2189 0182 7D       		.byte	0x7d
 2190 0183 00       		.sleb128 0
 2191 0184 02000000 		.4byte	.LCFI18
 2192 0188 04000000 		.4byte	.LCFI19
 2193 018c 0200     		.2byte	0x2
 2194 018e 7D       		.byte	0x7d
 2195 018f 04       		.sleb128 4
 2196 0190 04000000 		.4byte	.LCFI19
 2197 0194 06000000 		.4byte	.LCFI20
 2198 0198 0200     		.2byte	0x2
 2199 019a 7D       		.byte	0x7d
 2200 019b 10       		.sleb128 16
 2201 019c 06000000 		.4byte	.LCFI20
 2202 01a0 20000000 		.4byte	.LFE8
 2203 01a4 0200     		.2byte	0x2
 2204 01a6 77       		.byte	0x77
 2205 01a7 10       		.sleb128 16
 2206 01a8 00000000 		.4byte	0
 2207 01ac 00000000 		.4byte	0
 2208              	.LLST9:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 60


 2209 01b0 00000000 		.4byte	.LFB9
 2210 01b4 02000000 		.4byte	.LCFI21
 2211 01b8 0200     		.2byte	0x2
 2212 01ba 7D       		.byte	0x7d
 2213 01bb 00       		.sleb128 0
 2214 01bc 02000000 		.4byte	.LCFI21
 2215 01c0 04000000 		.4byte	.LCFI22
 2216 01c4 0200     		.2byte	0x2
 2217 01c6 7D       		.byte	0x7d
 2218 01c7 04       		.sleb128 4
 2219 01c8 04000000 		.4byte	.LCFI22
 2220 01cc 06000000 		.4byte	.LCFI23
 2221 01d0 0200     		.2byte	0x2
 2222 01d2 7D       		.byte	0x7d
 2223 01d3 10       		.sleb128 16
 2224 01d4 06000000 		.4byte	.LCFI23
 2225 01d8 20000000 		.4byte	.LFE9
 2226 01dc 0200     		.2byte	0x2
 2227 01de 77       		.byte	0x77
 2228 01df 10       		.sleb128 16
 2229 01e0 00000000 		.4byte	0
 2230 01e4 00000000 		.4byte	0
 2231              	.LLST10:
 2232 01e8 00000000 		.4byte	.LFB10
 2233 01ec 02000000 		.4byte	.LCFI24
 2234 01f0 0200     		.2byte	0x2
 2235 01f2 7D       		.byte	0x7d
 2236 01f3 00       		.sleb128 0
 2237 01f4 02000000 		.4byte	.LCFI24
 2238 01f8 04000000 		.4byte	.LCFI25
 2239 01fc 0200     		.2byte	0x2
 2240 01fe 7D       		.byte	0x7d
 2241 01ff 04       		.sleb128 4
 2242 0200 04000000 		.4byte	.LCFI25
 2243 0204 06000000 		.4byte	.LCFI26
 2244 0208 0200     		.2byte	0x2
 2245 020a 7D       		.byte	0x7d
 2246 020b 10       		.sleb128 16
 2247 020c 06000000 		.4byte	.LCFI26
 2248 0210 20000000 		.4byte	.LFE10
 2249 0214 0200     		.2byte	0x2
 2250 0216 77       		.byte	0x77
 2251 0217 10       		.sleb128 16
 2252 0218 00000000 		.4byte	0
 2253 021c 00000000 		.4byte	0
 2254              	.LLST11:
 2255 0220 00000000 		.4byte	.LFB11
 2256 0224 02000000 		.4byte	.LCFI27
 2257 0228 0200     		.2byte	0x2
 2258 022a 7D       		.byte	0x7d
 2259 022b 00       		.sleb128 0
 2260 022c 02000000 		.4byte	.LCFI27
 2261 0230 04000000 		.4byte	.LCFI28
 2262 0234 0200     		.2byte	0x2
 2263 0236 7D       		.byte	0x7d
 2264 0237 04       		.sleb128 4
 2265 0238 04000000 		.4byte	.LCFI28
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 61


 2266 023c 06000000 		.4byte	.LCFI29
 2267 0240 0200     		.2byte	0x2
 2268 0242 7D       		.byte	0x7d
 2269 0243 10       		.sleb128 16
 2270 0244 06000000 		.4byte	.LCFI29
 2271 0248 20000000 		.4byte	.LFE11
 2272 024c 0200     		.2byte	0x2
 2273 024e 77       		.byte	0x77
 2274 024f 10       		.sleb128 16
 2275 0250 00000000 		.4byte	0
 2276 0254 00000000 		.4byte	0
 2277              	.LLST12:
 2278 0258 00000000 		.4byte	.LFB12
 2279 025c 02000000 		.4byte	.LCFI30
 2280 0260 0200     		.2byte	0x2
 2281 0262 7D       		.byte	0x7d
 2282 0263 00       		.sleb128 0
 2283 0264 02000000 		.4byte	.LCFI30
 2284 0268 04000000 		.4byte	.LCFI31
 2285 026c 0200     		.2byte	0x2
 2286 026e 7D       		.byte	0x7d
 2287 026f 04       		.sleb128 4
 2288 0270 04000000 		.4byte	.LCFI31
 2289 0274 06000000 		.4byte	.LCFI32
 2290 0278 0200     		.2byte	0x2
 2291 027a 7D       		.byte	0x7d
 2292 027b 10       		.sleb128 16
 2293 027c 06000000 		.4byte	.LCFI32
 2294 0280 36000000 		.4byte	.LFE12
 2295 0284 0200     		.2byte	0x2
 2296 0286 77       		.byte	0x77
 2297 0287 10       		.sleb128 16
 2298 0288 00000000 		.4byte	0
 2299 028c 00000000 		.4byte	0
 2300              	.LLST13:
 2301 0290 00000000 		.4byte	.LFB13
 2302 0294 02000000 		.4byte	.LCFI33
 2303 0298 0200     		.2byte	0x2
 2304 029a 7D       		.byte	0x7d
 2305 029b 00       		.sleb128 0
 2306 029c 02000000 		.4byte	.LCFI33
 2307 02a0 04000000 		.4byte	.LCFI34
 2308 02a4 0200     		.2byte	0x2
 2309 02a6 7D       		.byte	0x7d
 2310 02a7 04       		.sleb128 4
 2311 02a8 04000000 		.4byte	.LCFI34
 2312 02ac 06000000 		.4byte	.LCFI35
 2313 02b0 0200     		.2byte	0x2
 2314 02b2 7D       		.byte	0x7d
 2315 02b3 10       		.sleb128 16
 2316 02b4 06000000 		.4byte	.LCFI35
 2317 02b8 20000000 		.4byte	.LFE13
 2318 02bc 0200     		.2byte	0x2
 2319 02be 77       		.byte	0x77
 2320 02bf 10       		.sleb128 16
 2321 02c0 00000000 		.4byte	0
 2322 02c4 00000000 		.4byte	0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 62


 2323              	.LLST14:
 2324 02c8 00000000 		.4byte	.LFB14
 2325 02cc 02000000 		.4byte	.LCFI36
 2326 02d0 0200     		.2byte	0x2
 2327 02d2 7D       		.byte	0x7d
 2328 02d3 00       		.sleb128 0
 2329 02d4 02000000 		.4byte	.LCFI36
 2330 02d8 04000000 		.4byte	.LCFI37
 2331 02dc 0200     		.2byte	0x2
 2332 02de 7D       		.byte	0x7d
 2333 02df 04       		.sleb128 4
 2334 02e0 04000000 		.4byte	.LCFI37
 2335 02e4 06000000 		.4byte	.LCFI38
 2336 02e8 0200     		.2byte	0x2
 2337 02ea 7D       		.byte	0x7d
 2338 02eb 10       		.sleb128 16
 2339 02ec 06000000 		.4byte	.LCFI38
 2340 02f0 34000000 		.4byte	.LFE14
 2341 02f4 0200     		.2byte	0x2
 2342 02f6 77       		.byte	0x77
 2343 02f7 10       		.sleb128 16
 2344 02f8 00000000 		.4byte	0
 2345 02fc 00000000 		.4byte	0
 2346              	.LLST15:
 2347 0300 00000000 		.4byte	.LFB15
 2348 0304 02000000 		.4byte	.LCFI39
 2349 0308 0200     		.2byte	0x2
 2350 030a 7D       		.byte	0x7d
 2351 030b 00       		.sleb128 0
 2352 030c 02000000 		.4byte	.LCFI39
 2353 0310 04000000 		.4byte	.LCFI40
 2354 0314 0200     		.2byte	0x2
 2355 0316 7D       		.byte	0x7d
 2356 0317 04       		.sleb128 4
 2357 0318 04000000 		.4byte	.LCFI40
 2358 031c 06000000 		.4byte	.LCFI41
 2359 0320 0200     		.2byte	0x2
 2360 0322 7D       		.byte	0x7d
 2361 0323 10       		.sleb128 16
 2362 0324 06000000 		.4byte	.LCFI41
 2363 0328 4A000000 		.4byte	.LFE15
 2364 032c 0200     		.2byte	0x2
 2365 032e 77       		.byte	0x77
 2366 032f 10       		.sleb128 16
 2367 0330 00000000 		.4byte	0
 2368 0334 00000000 		.4byte	0
 2369              	.LLST16:
 2370 0338 00000000 		.4byte	.LFB16
 2371 033c 02000000 		.4byte	.LCFI42
 2372 0340 0200     		.2byte	0x2
 2373 0342 7D       		.byte	0x7d
 2374 0343 00       		.sleb128 0
 2375 0344 02000000 		.4byte	.LCFI42
 2376 0348 04000000 		.4byte	.LCFI43
 2377 034c 0200     		.2byte	0x2
 2378 034e 7D       		.byte	0x7d
 2379 034f 04       		.sleb128 4
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 63


 2380 0350 04000000 		.4byte	.LCFI43
 2381 0354 2A000000 		.4byte	.LFE16
 2382 0358 0200     		.2byte	0x2
 2383 035a 77       		.byte	0x77
 2384 035b 04       		.sleb128 4
 2385 035c 00000000 		.4byte	0
 2386 0360 00000000 		.4byte	0
 2387              	.LLST17:
 2388 0364 00000000 		.4byte	.LFB17
 2389 0368 02000000 		.4byte	.LCFI44
 2390 036c 0200     		.2byte	0x2
 2391 036e 7D       		.byte	0x7d
 2392 036f 00       		.sleb128 0
 2393 0370 02000000 		.4byte	.LCFI44
 2394 0374 04000000 		.4byte	.LCFI45
 2395 0378 0200     		.2byte	0x2
 2396 037a 7D       		.byte	0x7d
 2397 037b 08       		.sleb128 8
 2398 037c 04000000 		.4byte	.LCFI45
 2399 0380 06000000 		.4byte	.LCFI46
 2400 0384 0200     		.2byte	0x2
 2401 0386 7D       		.byte	0x7d
 2402 0387 10       		.sleb128 16
 2403 0388 06000000 		.4byte	.LCFI46
 2404 038c 56000000 		.4byte	.LFE17
 2405 0390 0200     		.2byte	0x2
 2406 0392 77       		.byte	0x77
 2407 0393 10       		.sleb128 16
 2408 0394 00000000 		.4byte	0
 2409 0398 00000000 		.4byte	0
 2410              	.LLST18:
 2411 039c 00000000 		.4byte	.LFB18
 2412 03a0 02000000 		.4byte	.LCFI47
 2413 03a4 0200     		.2byte	0x2
 2414 03a6 7D       		.byte	0x7d
 2415 03a7 00       		.sleb128 0
 2416 03a8 02000000 		.4byte	.LCFI47
 2417 03ac 04000000 		.4byte	.LCFI48
 2418 03b0 0200     		.2byte	0x2
 2419 03b2 7D       		.byte	0x7d
 2420 03b3 08       		.sleb128 8
 2421 03b4 04000000 		.4byte	.LCFI48
 2422 03b8 06000000 		.4byte	.LCFI49
 2423 03bc 0200     		.2byte	0x2
 2424 03be 7D       		.byte	0x7d
 2425 03bf 18       		.sleb128 24
 2426 03c0 06000000 		.4byte	.LCFI49
 2427 03c4 40000000 		.4byte	.LFE18
 2428 03c8 0200     		.2byte	0x2
 2429 03ca 77       		.byte	0x77
 2430 03cb 18       		.sleb128 24
 2431 03cc 00000000 		.4byte	0
 2432 03d0 00000000 		.4byte	0
 2433              	.LLST19:
 2434 03d4 00000000 		.4byte	.LFB19
 2435 03d8 02000000 		.4byte	.LCFI50
 2436 03dc 0200     		.2byte	0x2
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 64


 2437 03de 7D       		.byte	0x7d
 2438 03df 00       		.sleb128 0
 2439 03e0 02000000 		.4byte	.LCFI50
 2440 03e4 04000000 		.4byte	.LCFI51
 2441 03e8 0200     		.2byte	0x2
 2442 03ea 7D       		.byte	0x7d
 2443 03eb 08       		.sleb128 8
 2444 03ec 04000000 		.4byte	.LCFI51
 2445 03f0 06000000 		.4byte	.LCFI52
 2446 03f4 0200     		.2byte	0x2
 2447 03f6 7D       		.byte	0x7d
 2448 03f7 10       		.sleb128 16
 2449 03f8 06000000 		.4byte	.LCFI52
 2450 03fc 76000000 		.4byte	.LFE19
 2451 0400 0200     		.2byte	0x2
 2452 0402 77       		.byte	0x77
 2453 0403 10       		.sleb128 16
 2454 0404 00000000 		.4byte	0
 2455 0408 00000000 		.4byte	0
 2456              	.LLST20:
 2457 040c 00000000 		.4byte	.LFB20
 2458 0410 02000000 		.4byte	.LCFI53
 2459 0414 0200     		.2byte	0x2
 2460 0416 7D       		.byte	0x7d
 2461 0417 00       		.sleb128 0
 2462 0418 02000000 		.4byte	.LCFI53
 2463 041c 04000000 		.4byte	.LCFI54
 2464 0420 0200     		.2byte	0x2
 2465 0422 7D       		.byte	0x7d
 2466 0423 08       		.sleb128 8
 2467 0424 04000000 		.4byte	.LCFI54
 2468 0428 0E000000 		.4byte	.LFE20
 2469 042c 0200     		.2byte	0x2
 2470 042e 77       		.byte	0x77
 2471 042f 08       		.sleb128 8
 2472 0430 00000000 		.4byte	0
 2473 0434 00000000 		.4byte	0
 2474              	.LLST21:
 2475 0438 00000000 		.4byte	.LFB21
 2476 043c 02000000 		.4byte	.LCFI55
 2477 0440 0200     		.2byte	0x2
 2478 0442 7D       		.byte	0x7d
 2479 0443 00       		.sleb128 0
 2480 0444 02000000 		.4byte	.LCFI55
 2481 0448 04000000 		.4byte	.LCFI56
 2482 044c 0200     		.2byte	0x2
 2483 044e 7D       		.byte	0x7d
 2484 044f 08       		.sleb128 8
 2485 0450 04000000 		.4byte	.LCFI56
 2486 0454 0E000000 		.4byte	.LFE21
 2487 0458 0200     		.2byte	0x2
 2488 045a 77       		.byte	0x77
 2489 045b 08       		.sleb128 8
 2490 045c 00000000 		.4byte	0
 2491 0460 00000000 		.4byte	0
 2492              	.LLST22:
 2493 0464 00000000 		.4byte	.LFB22
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 65


 2494 0468 02000000 		.4byte	.LCFI57
 2495 046c 0200     		.2byte	0x2
 2496 046e 7D       		.byte	0x7d
 2497 046f 00       		.sleb128 0
 2498 0470 02000000 		.4byte	.LCFI57
 2499 0474 04000000 		.4byte	.LCFI58
 2500 0478 0200     		.2byte	0x2
 2501 047a 7D       		.byte	0x7d
 2502 047b 04       		.sleb128 4
 2503 047c 04000000 		.4byte	.LCFI58
 2504 0480 06000000 		.4byte	.LCFI59
 2505 0484 0200     		.2byte	0x2
 2506 0486 7D       		.byte	0x7d
 2507 0487 10       		.sleb128 16
 2508 0488 06000000 		.4byte	.LCFI59
 2509 048c 32000000 		.4byte	.LFE22
 2510 0490 0200     		.2byte	0x2
 2511 0492 77       		.byte	0x77
 2512 0493 10       		.sleb128 16
 2513 0494 00000000 		.4byte	0
 2514 0498 00000000 		.4byte	0
 2515              	.LLST23:
 2516 049c 00000000 		.4byte	.LFB23
 2517 04a0 02000000 		.4byte	.LCFI60
 2518 04a4 0200     		.2byte	0x2
 2519 04a6 7D       		.byte	0x7d
 2520 04a7 00       		.sleb128 0
 2521 04a8 02000000 		.4byte	.LCFI60
 2522 04ac 04000000 		.4byte	.LCFI61
 2523 04b0 0200     		.2byte	0x2
 2524 04b2 7D       		.byte	0x7d
 2525 04b3 04       		.sleb128 4
 2526 04b4 04000000 		.4byte	.LCFI61
 2527 04b8 06000000 		.4byte	.LCFI62
 2528 04bc 0200     		.2byte	0x2
 2529 04be 7D       		.byte	0x7d
 2530 04bf 10       		.sleb128 16
 2531 04c0 06000000 		.4byte	.LCFI62
 2532 04c4 3A000000 		.4byte	.LFE23
 2533 04c8 0200     		.2byte	0x2
 2534 04ca 77       		.byte	0x77
 2535 04cb 10       		.sleb128 16
 2536 04cc 00000000 		.4byte	0
 2537 04d0 00000000 		.4byte	0
 2538              		.section	.debug_aranges,"",%progbits
 2539 0000 D4000000 		.4byte	0xd4
 2540 0004 0200     		.2byte	0x2
 2541 0006 00000000 		.4byte	.Ldebug_info0
 2542 000a 04       		.byte	0x4
 2543 000b 00       		.byte	0
 2544 000c 0000     		.2byte	0
 2545 000e 0000     		.2byte	0
 2546 0010 00000000 		.4byte	.LFB0
 2547 0014 90000000 		.4byte	.LFE0-.LFB0
 2548 0018 00000000 		.4byte	.LFB1
 2549 001c 7A000000 		.4byte	.LFE1-.LFB1
 2550 0020 00000000 		.4byte	.LFB2
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 66


 2551 0024 2A000000 		.4byte	.LFE2-.LFB2
 2552 0028 00000000 		.4byte	.LFB3
 2553 002c 5E000000 		.4byte	.LFE3-.LFB3
 2554 0030 00000000 		.4byte	.LFB4
 2555 0034 18000000 		.4byte	.LFE4-.LFB4
 2556 0038 00000000 		.4byte	.LFB5
 2557 003c 18000000 		.4byte	.LFE5-.LFB5
 2558 0040 00000000 		.4byte	.LFB6
 2559 0044 18000000 		.4byte	.LFE6-.LFB6
 2560 0048 00000000 		.4byte	.LFB7
 2561 004c 18000000 		.4byte	.LFE7-.LFB7
 2562 0050 00000000 		.4byte	.LFB8
 2563 0054 20000000 		.4byte	.LFE8-.LFB8
 2564 0058 00000000 		.4byte	.LFB9
 2565 005c 20000000 		.4byte	.LFE9-.LFB9
 2566 0060 00000000 		.4byte	.LFB10
 2567 0064 20000000 		.4byte	.LFE10-.LFB10
 2568 0068 00000000 		.4byte	.LFB11
 2569 006c 20000000 		.4byte	.LFE11-.LFB11
 2570 0070 00000000 		.4byte	.LFB12
 2571 0074 36000000 		.4byte	.LFE12-.LFB12
 2572 0078 00000000 		.4byte	.LFB13
 2573 007c 20000000 		.4byte	.LFE13-.LFB13
 2574 0080 00000000 		.4byte	.LFB14
 2575 0084 34000000 		.4byte	.LFE14-.LFB14
 2576 0088 00000000 		.4byte	.LFB15
 2577 008c 4A000000 		.4byte	.LFE15-.LFB15
 2578 0090 00000000 		.4byte	.LFB16
 2579 0094 2A000000 		.4byte	.LFE16-.LFB16
 2580 0098 00000000 		.4byte	.LFB17
 2581 009c 56000000 		.4byte	.LFE17-.LFB17
 2582 00a0 00000000 		.4byte	.LFB18
 2583 00a4 40000000 		.4byte	.LFE18-.LFB18
 2584 00a8 00000000 		.4byte	.LFB19
 2585 00ac 76000000 		.4byte	.LFE19-.LFB19
 2586 00b0 00000000 		.4byte	.LFB20
 2587 00b4 0E000000 		.4byte	.LFE20-.LFB20
 2588 00b8 00000000 		.4byte	.LFB21
 2589 00bc 0E000000 		.4byte	.LFE21-.LFB21
 2590 00c0 00000000 		.4byte	.LFB22
 2591 00c4 32000000 		.4byte	.LFE22-.LFB22
 2592 00c8 00000000 		.4byte	.LFB23
 2593 00cc 3A000000 		.4byte	.LFE23-.LFB23
 2594 00d0 00000000 		.4byte	0
 2595 00d4 00000000 		.4byte	0
 2596              		.section	.debug_ranges,"",%progbits
 2597              	.Ldebug_ranges0:
 2598 0000 00000000 		.4byte	.LFB0
 2599 0004 90000000 		.4byte	.LFE0
 2600 0008 00000000 		.4byte	.LFB1
 2601 000c 7A000000 		.4byte	.LFE1
 2602 0010 00000000 		.4byte	.LFB2
 2603 0014 2A000000 		.4byte	.LFE2
 2604 0018 00000000 		.4byte	.LFB3
 2605 001c 5E000000 		.4byte	.LFE3
 2606 0020 00000000 		.4byte	.LFB4
 2607 0024 18000000 		.4byte	.LFE4
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 67


 2608 0028 00000000 		.4byte	.LFB5
 2609 002c 18000000 		.4byte	.LFE5
 2610 0030 00000000 		.4byte	.LFB6
 2611 0034 18000000 		.4byte	.LFE6
 2612 0038 00000000 		.4byte	.LFB7
 2613 003c 18000000 		.4byte	.LFE7
 2614 0040 00000000 		.4byte	.LFB8
 2615 0044 20000000 		.4byte	.LFE8
 2616 0048 00000000 		.4byte	.LFB9
 2617 004c 20000000 		.4byte	.LFE9
 2618 0050 00000000 		.4byte	.LFB10
 2619 0054 20000000 		.4byte	.LFE10
 2620 0058 00000000 		.4byte	.LFB11
 2621 005c 20000000 		.4byte	.LFE11
 2622 0060 00000000 		.4byte	.LFB12
 2623 0064 36000000 		.4byte	.LFE12
 2624 0068 00000000 		.4byte	.LFB13
 2625 006c 20000000 		.4byte	.LFE13
 2626 0070 00000000 		.4byte	.LFB14
 2627 0074 34000000 		.4byte	.LFE14
 2628 0078 00000000 		.4byte	.LFB15
 2629 007c 4A000000 		.4byte	.LFE15
 2630 0080 00000000 		.4byte	.LFB16
 2631 0084 2A000000 		.4byte	.LFE16
 2632 0088 00000000 		.4byte	.LFB17
 2633 008c 56000000 		.4byte	.LFE17
 2634 0090 00000000 		.4byte	.LFB18
 2635 0094 40000000 		.4byte	.LFE18
 2636 0098 00000000 		.4byte	.LFB19
 2637 009c 76000000 		.4byte	.LFE19
 2638 00a0 00000000 		.4byte	.LFB20
 2639 00a4 0E000000 		.4byte	.LFE20
 2640 00a8 00000000 		.4byte	.LFB21
 2641 00ac 0E000000 		.4byte	.LFE21
 2642 00b0 00000000 		.4byte	.LFB22
 2643 00b4 32000000 		.4byte	.LFE22
 2644 00b8 00000000 		.4byte	.LFB23
 2645 00bc 3A000000 		.4byte	.LFE23
 2646 00c0 00000000 		.4byte	0
 2647 00c4 00000000 		.4byte	0
 2648              		.section	.debug_line,"",%progbits
 2649              	.Ldebug_line0:
 2650 0000 80020000 		.section	.debug_str,"MS",%progbits,1
 2650      02005100 
 2650      00000201 
 2650      FB0E0D00 
 2650      01010101 
 2651              	.LASF34:
 2652 0000 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ReadRxData\000"
 2652      4849454C 
 2652      445F315F 
 2652      5350494D 
 2652      5F315F52 
 2653              	.LASF41:
 2654 001e 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_PutArray\000"
 2654      4849454C 
 2654      445F315F 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 68


 2654      5350494D 
 2654      5F315F50 
 2655              	.LASF17:
 2656 003a 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_Init\000"
 2656      4849454C 
 2656      445F315F 
 2656      5350494D 
 2656      5F315F49 
 2657              	.LASF15:
 2658 0052 72656733 		.ascii	"reg32\000"
 2658      3200
 2659              	.LASF46:
 2660 0058 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_EnableInt\000"
 2660      4849454C 
 2660      445F315F 
 2660      5350494D 
 2660      5F315F45 
 2661              	.LASF42:
 2662 0075 62756666 		.ascii	"buffer\000"
 2662      657200
 2663              	.LASF33:
 2664 007c 74784461 		.ascii	"txData\000"
 2664      746100
 2665              	.LASF40:
 2666 0083 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ClearTxBuffer\000"
 2666      4849454C 
 2666      445F315F 
 2666      5350494D 
 2666      5F315F43 
 2667              	.LASF47:
 2668 00a4 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_DisableInt\000"
 2668      4849454C 
 2668      445F315F 
 2668      5350494D 
 2668      5F315F44 
 2669              	.LASF55:
 2670 00c2 433A5C55 		.ascii	"C:\\Users\\Brian\\Dropbox\\RPiSoC\\Projects\\PSoC_2"
 2670      73657273 
 2670      5C427269 
 2670      616E5C44 
 2670      726F7062 
 2671 00ef 5F50695C 		.ascii	"_Pi\\Wavedac_test.cydsn\000"
 2671      57617665 
 2671      6461635F 
 2671      74657374 
 2671      2E637964 
 2672              	.LASF22:
 2673 0106 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_EnableTxInt\000"
 2673      4849454C 
 2673      445F315F 
 2673      5350494D 
 2673      5F315F45 
 2674              	.LASF36:
 2675 0125 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_GetRxBufferSize\000"
 2675      4849454C 
 2675      445F315F 
 2675      5350494D 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 69


 2675      5F315F47 
 2676              	.LASF45:
 2677 0148 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ClearFIFO\000"
 2677      4849454C 
 2677      445F315F 
 2677      5350494D 
 2677      5F315F43 
 2678              	.LASF35:
 2679 0165 72784461 		.ascii	"rxData\000"
 2679      746100
 2680              	.LASF11:
 2681 016c 666C6F61 		.ascii	"float\000"
 2681      7400
 2682              	.LASF31:
 2683 0172 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ReadRxStatus\000"
 2683      4849454C 
 2683      445F315F 
 2683      5350494D 
 2683      5F315F52 
 2684              	.LASF49:
 2685 0192 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ReadStatus\000"
 2685      4849454C 
 2685      445F315F 
 2685      5350494D 
 2685      5F315F52 
 2686              	.LASF37:
 2687 01b0 73697A65 		.ascii	"size\000"
 2687      00
 2688              	.LASF14:
 2689 01b5 72656738 		.ascii	"reg8\000"
 2689      00
 2690              	.LASF5:
 2691 01ba 6C6F6E67 		.ascii	"long unsigned int\000"
 2691      20756E73 
 2691      69676E65 
 2691      6420696E 
 2691      7400
 2692              	.LASF9:
 2693 01cc 75696E74 		.ascii	"uint8\000"
 2693      3800
 2694              	.LASF50:
 2695 01d2 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_initVar\000"
 2695      4849454C 
 2695      445F315F 
 2695      5350494D 
 2695      5F315F69 
 2696              	.LASF43:
 2697 01ed 62797465 		.ascii	"byteCount\000"
 2697      436F756E 
 2697      7400
 2698              	.LASF21:
 2699 01f7 656E6162 		.ascii	"enableInterrupts\000"
 2699      6C65496E 
 2699      74657272 
 2699      75707473 
 2699      00
 2700              	.LASF1:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 70


 2701 0208 756E7369 		.ascii	"unsigned char\000"
 2701      676E6564 
 2701      20636861 
 2701      7200
 2702              	.LASF24:
 2703 0216 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_DisableTxInt\000"
 2703      4849454C 
 2703      445F315F 
 2703      5350494D 
 2703      5F315F44 
 2704              	.LASF12:
 2705 0236 646F7562 		.ascii	"double\000"
 2705      6C6500
 2706              	.LASF28:
 2707 023d 696E7453 		.ascii	"intSrc\000"
 2707      726300
 2708              	.LASF39:
 2709 0244 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ClearRxBuffer\000"
 2709      4849454C 
 2709      445F315F 
 2709      5350494D 
 2709      5F315F43 
 2710              	.LASF20:
 2711 0265 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_Stop\000"
 2711      4849454C 
 2711      445F315F 
 2711      5350494D 
 2711      5F315F53 
 2712              	.LASF10:
 2713 027d 75696E74 		.ascii	"uint32\000"
 2713      333200
 2714              	.LASF52:
 2715 0284 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_swStatusRx\000"
 2715      4849454C 
 2715      445F315F 
 2715      5350494D 
 2715      5F315F73 
 2716              	.LASF8:
 2717 02a2 756E7369 		.ascii	"unsigned int\000"
 2717      676E6564 
 2717      20696E74 
 2717      00
 2718              	.LASF7:
 2719 02af 6C6F6E67 		.ascii	"long long unsigned int\000"
 2719      206C6F6E 
 2719      6720756E 
 2719      7369676E 
 2719      65642069 
 2720              	.LASF51:
 2721 02c6 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_swStatusTx\000"
 2721      4849454C 
 2721      445F315F 
 2721      5350494D 
 2721      5F315F73 
 2722              	.LASF48:
 2723 02e4 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_SetInterruptMode\000"
 2723      4849454C 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 71


 2723      445F315F 
 2723      5350494D 
 2723      5F315F53 
 2724              	.LASF44:
 2725 0308 62756649 		.ascii	"bufIndex\000"
 2725      6E646578 
 2725      00
 2726              	.LASF16:
 2727 0311 73697A65 		.ascii	"sizetype\000"
 2727      74797065 
 2727      00
 2728              	.LASF27:
 2729 031a 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_SetRxInterruptMode\000"
 2729      4849454C 
 2729      445F315F 
 2729      5350494D 
 2729      5F315F53 
 2730              	.LASF6:
 2731 0340 6C6F6E67 		.ascii	"long long int\000"
 2731      206C6F6E 
 2731      6720696E 
 2731      7400
 2732              	.LASF23:
 2733 034e 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_EnableRxInt\000"
 2733      4849454C 
 2733      445F315F 
 2733      5350494D 
 2733      5F315F45 
 2734              	.LASF13:
 2735 036d 63686172 		.ascii	"char\000"
 2735      00
 2736              	.LASF54:
 2737 0372 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\TFTSHIELD_1_SPIM_1.c\000"
 2737      6E657261 
 2737      7465645F 
 2737      536F7572 
 2737      63655C50 
 2738              	.LASF2:
 2739 03a0 73686F72 		.ascii	"short int\000"
 2739      7420696E 
 2739      7400
 2740              	.LASF18:
 2741 03aa 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_Start\000"
 2741      4849454C 
 2741      445F315F 
 2741      5350494D 
 2741      5F315F53 
 2742              	.LASF26:
 2743 03c3 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_SetTxInterruptMode\000"
 2743      4849454C 
 2743      445F315F 
 2743      5350494D 
 2743      5F315F53 
 2744              	.LASF53:
 2745 03e9 474E5520 		.ascii	"GNU C 4.7.3 20130312 (release) [ARM/embedded-4_7-br"
 2745      4320342E 
 2745      372E3320 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\cc5TmrUF.s 			page 72


 2745      32303133 
 2745      30333132 
 2746 041c 616E6368 		.ascii	"anch revision 196615]\000"
 2746      20726576 
 2746      6973696F 
 2746      6E203139 
 2746      36363135 
 2747              	.LASF38:
 2748 0432 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_GetTxBufferSize\000"
 2748      4849454C 
 2748      445F315F 
 2748      5350494D 
 2748      5F315F47 
 2749              	.LASF25:
 2750 0455 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_DisableRxInt\000"
 2750      4849454C 
 2750      445F315F 
 2750      5350494D 
 2750      5F315F44 
 2751              	.LASF4:
 2752 0475 6C6F6E67 		.ascii	"long int\000"
 2752      20696E74 
 2752      00
 2753              	.LASF29:
 2754 047e 746D7053 		.ascii	"tmpStatus\000"
 2754      74617475 
 2754      7300
 2755              	.LASF32:
 2756 0488 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_WriteTxData\000"
 2756      4849454C 
 2756      445F315F 
 2756      5350494D 
 2756      5F315F57 
 2757              	.LASF0:
 2758 04a7 7369676E 		.ascii	"signed char\000"
 2758      65642063 
 2758      68617200 
 2759              	.LASF3:
 2760 04b3 73686F72 		.ascii	"short unsigned int\000"
 2760      7420756E 
 2760      7369676E 
 2760      65642069 
 2760      6E7400
 2761              	.LASF30:
 2762 04c6 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_ReadTxStatus\000"
 2762      4849454C 
 2762      445F315F 
 2762      5350494D 
 2762      5F315F52 
 2763              	.LASF19:
 2764 04e6 54465453 		.ascii	"TFTSHIELD_1_SPIM_1_Enable\000"
 2764      4849454C 
 2764      445F315F 
 2764      5350494D 
 2764      5F315F45 
 2765              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.7.3 20130312 (release) [ARM/embedded-4_7-br
