

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12'
================================================================
* Date:           Tue Feb  3 21:06:17 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16388|    16388|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12  |    16386|    16386|         4|          1|          1|  16384|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [top.cpp:89]   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [top.cpp:87]   --->   Operation 8 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:86]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten50 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1 = alloca i32 1"   --->   Operation 12 'alloca' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3 = alloca i32 1"   --->   Operation 13 'alloca' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5 = alloca i32 1"   --->   Operation 14 'alloca' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7 = alloca i32 1"   --->   Operation 15 'alloca' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9 = alloca i32 1"   --->   Operation 16 'alloca' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11 = alloca i32 1"   --->   Operation 17 'alloca' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13 = alloca i32 1"   --->   Operation 18 'alloca' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15 = alloca i32 1"   --->   Operation 19 'alloca' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln86_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln86"   --->   Operation 20 'read' 'sext_ln86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%scale_lane_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_63_reload"   --->   Operation 21 'read' 'scale_lane_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_lane_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_62_reload"   --->   Operation 22 'read' 'scale_lane_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%scale_lane_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_61_reload"   --->   Operation 23 'read' 'scale_lane_61_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%scale_lane_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_60_reload"   --->   Operation 24 'read' 'scale_lane_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_lane_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_59_reload"   --->   Operation 25 'read' 'scale_lane_59_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_lane_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_58_reload"   --->   Operation 26 'read' 'scale_lane_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_lane_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_57_reload"   --->   Operation 27 'read' 'scale_lane_57_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_lane_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_56_reload"   --->   Operation 28 'read' 'scale_lane_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_lane_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_55_reload"   --->   Operation 29 'read' 'scale_lane_55_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_lane_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_54_reload"   --->   Operation 30 'read' 'scale_lane_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_lane_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_53_reload"   --->   Operation 31 'read' 'scale_lane_53_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_lane_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_52_reload"   --->   Operation 32 'read' 'scale_lane_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%scale_lane_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_51_reload"   --->   Operation 33 'read' 'scale_lane_51_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%scale_lane_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_50_reload"   --->   Operation 34 'read' 'scale_lane_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%scale_lane_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_49_reload"   --->   Operation 35 'read' 'scale_lane_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%scale_lane_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_48_reload"   --->   Operation 36 'read' 'scale_lane_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%scale_lane_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_47_reload"   --->   Operation 37 'read' 'scale_lane_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%scale_lane_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_46_reload"   --->   Operation 38 'read' 'scale_lane_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%scale_lane_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_45_reload"   --->   Operation 39 'read' 'scale_lane_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%scale_lane_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_44_reload"   --->   Operation 40 'read' 'scale_lane_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%scale_lane_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_43_reload"   --->   Operation 41 'read' 'scale_lane_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%scale_lane_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_42_reload"   --->   Operation 42 'read' 'scale_lane_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%scale_lane_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_41_reload"   --->   Operation 43 'read' 'scale_lane_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%scale_lane_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_40_reload"   --->   Operation 44 'read' 'scale_lane_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%scale_lane_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_39_reload"   --->   Operation 45 'read' 'scale_lane_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%scale_lane_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_38_reload"   --->   Operation 46 'read' 'scale_lane_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%scale_lane_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_37_reload"   --->   Operation 47 'read' 'scale_lane_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%scale_lane_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_36_reload"   --->   Operation 48 'read' 'scale_lane_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%scale_lane_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_35_reload"   --->   Operation 49 'read' 'scale_lane_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%scale_lane_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_34_reload"   --->   Operation 50 'read' 'scale_lane_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%scale_lane_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_33_reload"   --->   Operation 51 'read' 'scale_lane_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%scale_lane_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_32_reload"   --->   Operation 52 'read' 'scale_lane_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%scale_lane_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_31_reload"   --->   Operation 53 'read' 'scale_lane_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%scale_lane_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_30_reload"   --->   Operation 54 'read' 'scale_lane_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%scale_lane_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_29_reload"   --->   Operation 55 'read' 'scale_lane_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%scale_lane_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_28_reload"   --->   Operation 56 'read' 'scale_lane_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%scale_lane_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_27_reload"   --->   Operation 57 'read' 'scale_lane_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%scale_lane_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_26_reload"   --->   Operation 58 'read' 'scale_lane_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%scale_lane_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_25_reload"   --->   Operation 59 'read' 'scale_lane_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%scale_lane_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_24_reload"   --->   Operation 60 'read' 'scale_lane_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%scale_lane_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_23_reload"   --->   Operation 61 'read' 'scale_lane_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%scale_lane_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_22_reload"   --->   Operation 62 'read' 'scale_lane_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%scale_lane_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_21_reload"   --->   Operation 63 'read' 'scale_lane_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%scale_lane_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_20_reload"   --->   Operation 64 'read' 'scale_lane_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%scale_lane_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_19_reload"   --->   Operation 65 'read' 'scale_lane_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%scale_lane_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_18_reload"   --->   Operation 66 'read' 'scale_lane_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%scale_lane_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_17_reload"   --->   Operation 67 'read' 'scale_lane_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%scale_lane_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_16_reload"   --->   Operation 68 'read' 'scale_lane_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%scale_lane_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_15_reload"   --->   Operation 69 'read' 'scale_lane_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%scale_lane_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_14_reload"   --->   Operation 70 'read' 'scale_lane_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%scale_lane_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_13_reload"   --->   Operation 71 'read' 'scale_lane_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%scale_lane_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_12_reload"   --->   Operation 72 'read' 'scale_lane_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%scale_lane_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_11_reload"   --->   Operation 73 'read' 'scale_lane_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%scale_lane_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_10_reload"   --->   Operation 74 'read' 'scale_lane_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%scale_lane_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_9_reload"   --->   Operation 75 'read' 'scale_lane_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%scale_lane_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_8_reload"   --->   Operation 76 'read' 'scale_lane_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%scale_lane_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_7_reload"   --->   Operation 77 'read' 'scale_lane_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%scale_lane_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_6_reload"   --->   Operation 78 'read' 'scale_lane_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%scale_lane_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_5_reload"   --->   Operation 79 'read' 'scale_lane_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%scale_lane_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_4_reload"   --->   Operation 80 'read' 'scale_lane_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%scale_lane_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_3_reload"   --->   Operation 81 'read' 'scale_lane_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%scale_lane_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_2_reload"   --->   Operation 82 'read' 'scale_lane_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%scale_lane_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_1_reload"   --->   Operation 83 'read' 'scale_lane_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%scale_lane_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_reload"   --->   Operation 84 'read' 'scale_lane_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln86_cast = sext i62 %sext_ln86_read"   --->   Operation 85 'sext' 'sext_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten50"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 96 [1/1] (0.48ns)   --->   "%store_ln86 = store i9 0, i9 %i" [top.cpp:86]   --->   Operation 96 'store' 'store_ln86' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 97 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten29"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 98 [1/1] (0.48ns)   --->   "%store_ln87 = store i4 0, i4 %b" [top.cpp:87]   --->   Operation 98 'store' 'store_ln87' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln89 = store i4 0, i4 %k" [top.cpp:89]   --->   Operation 99 'store' 'store_ln89' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body121"   --->   Operation 100 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.97>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i8 %indvar_flatten29" [top.cpp:87]   --->   Operation 101 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten50_load = load i15 %indvar_flatten50" [top.cpp:86]   --->   Operation 102 'load' 'indvar_flatten50_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.00ns)   --->   "%icmp_ln86 = icmp_eq  i15 %indvar_flatten50_load, i15 16384" [top.cpp:86]   --->   Operation 104 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.00ns)   --->   "%add_ln86_1 = add i15 %indvar_flatten50_load, i15 1" [top.cpp:86]   --->   Operation 105 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc144, void %for.end146.exitStub" [top.cpp:86]   --->   Operation 106 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [top.cpp:89]   --->   Operation 107 'load' 'k_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%b_load = load i4 %b" [top.cpp:86]   --->   Operation 108 'load' 'b_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:86]   --->   Operation 109 'load' 'i_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.92ns)   --->   "%add_ln86 = add i9 %i_load, i9 1" [top.cpp:86]   --->   Operation 110 'add' 'add_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.90ns)   --->   "%icmp_ln87 = icmp_eq  i8 %indvar_flatten29_load, i8 64" [top.cpp:87]   --->   Operation 111 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln86)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.45ns)   --->   "%select_ln86 = select i1 %icmp_ln87, i4 0, i4 %b_load" [top.cpp:86]   --->   Operation 112 'select' 'select_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln86)   --->   "%xor_ln86 = xor i1 %icmp_ln87, i1 1" [top.cpp:86]   --->   Operation 113 'xor' 'xor_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.86ns)   --->   "%icmp_ln89 = icmp_eq  i4 %k_load, i4 8" [top.cpp:89]   --->   Operation 114 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln86)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln86 = and i1 %icmp_ln89, i1 %xor_ln86" [top.cpp:86]   --->   Operation 115 'and' 'and_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.45ns)   --->   "%select_ln86_1 = select i1 %icmp_ln87, i9 %add_ln86, i9 %i_load" [top.cpp:86]   --->   Operation 116 'select' 'select_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i9 %select_ln86_1" [top.cpp:87]   --->   Operation 117 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.86ns)   --->   "%add_ln87 = add i4 %select_ln86, i4 1" [top.cpp:87]   --->   Operation 118 'add' 'add_ln87' <Predicate = (!icmp_ln86)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node k_mid2)   --->   "%empty = or i1 %and_ln86, i1 %icmp_ln87" [top.cpp:86]   --->   Operation 119 'or' 'empty' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.45ns) (out node of the LUT)   --->   "%k_mid2 = select i1 %empty, i4 0, i4 %k_load" [top.cpp:86]   --->   Operation 120 'select' 'k_mid2' <Predicate = (!icmp_ln86)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.45ns)   --->   "%select_ln87 = select i1 %and_ln86, i4 %add_ln87, i4 %select_ln86" [top.cpp:87]   --->   Operation 121 'select' 'select_ln87' <Predicate = (!icmp_ln86)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.86ns)   --->   "%first_iter_2 = icmp_eq  i4 %k_mid2, i4 0" [top.cpp:86]   --->   Operation 122 'icmp' 'first_iter_2' <Predicate = (!icmp_ln86)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln87, i3 0" [top.cpp:87]   --->   Operation 123 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%select_ln87_cast = zext i4 %select_ln87" [top.cpp:87]   --->   Operation 124 'zext' 'select_ln87_cast' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.94ns)   --->   "%empty_25 = add i11 %tmp_s, i11 %select_ln87_cast" [top.cpp:87]   --->   Operation 125 'add' 'empty_25' <Predicate = (!icmp_ln86)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_25" [top.cpp:87]   --->   Operation 126 'zext' 'p_cast' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 0, i64 %p_cast" [top.cpp:87]   --->   Operation 127 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 0, i64 %p_cast" [top.cpp:87]   --->   Operation 128 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 0, i64 %p_cast" [top.cpp:87]   --->   Operation 129 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 0, i64 %p_cast" [top.cpp:87]   --->   Operation 130 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %p_cast" [top.cpp:87]   --->   Operation 131 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %p_cast" [top.cpp:87]   --->   Operation 132 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %p_cast" [top.cpp:87]   --->   Operation 133 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %p_cast" [top.cpp:87]   --->   Operation 134 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %first_iter_2, void %for.body121.split, void %new.body.VITIS_LOOP_89_12" [top.cpp:89]   --->   Operation 135 'br' 'br_ln89' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:87]   --->   Operation 136 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln86 & first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 137 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:87]   --->   Operation 137 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln86 & first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 138 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:87]   --->   Operation 138 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = (!icmp_ln86 & first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 139 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:87]   --->   Operation 139 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln86 & first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 140 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:87]   --->   Operation 140 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln86 & first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 141 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:87]   --->   Operation 141 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln86 & first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 142 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:87]   --->   Operation 142 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln86 & first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 143 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:87]   --->   Operation 143 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln86 & first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = trunc i4 %select_ln87" [top.cpp:87]   --->   Operation 144 'trunc' 'trunc_ln87_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.83ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_reload_read, i3 1, i24 %scale_lane_1_reload_read, i3 2, i24 %scale_lane_2_reload_read, i3 3, i24 %scale_lane_3_reload_read, i3 4, i24 %scale_lane_4_reload_read, i3 5, i24 %scale_lane_5_reload_read, i3 6, i24 %scale_lane_6_reload_read, i3 7, i24 %scale_lane_7_reload_read, i24 0, i3 %trunc_ln87_1" [top.cpp:92]   --->   Operation 145 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln86)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.83ns)   --->   "%tmp_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_8_reload_read, i3 1, i24 %scale_lane_9_reload_read, i3 2, i24 %scale_lane_10_reload_read, i3 3, i24 %scale_lane_11_reload_read, i3 4, i24 %scale_lane_12_reload_read, i3 5, i24 %scale_lane_13_reload_read, i3 6, i24 %scale_lane_14_reload_read, i3 7, i24 %scale_lane_15_reload_read, i24 0, i3 %trunc_ln87_1" [top.cpp:92]   --->   Operation 146 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln86)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.83ns)   --->   "%tmp_3 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_16_reload_read, i3 1, i24 %scale_lane_17_reload_read, i3 2, i24 %scale_lane_18_reload_read, i3 3, i24 %scale_lane_19_reload_read, i3 4, i24 %scale_lane_20_reload_read, i3 5, i24 %scale_lane_21_reload_read, i3 6, i24 %scale_lane_22_reload_read, i3 7, i24 %scale_lane_23_reload_read, i24 0, i3 %trunc_ln87_1" [top.cpp:92]   --->   Operation 147 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln86)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.83ns)   --->   "%tmp_4 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_24_reload_read, i3 1, i24 %scale_lane_25_reload_read, i3 2, i24 %scale_lane_26_reload_read, i3 3, i24 %scale_lane_27_reload_read, i3 4, i24 %scale_lane_28_reload_read, i3 5, i24 %scale_lane_29_reload_read, i3 6, i24 %scale_lane_30_reload_read, i3 7, i24 %scale_lane_31_reload_read, i24 0, i3 %trunc_ln87_1" [top.cpp:92]   --->   Operation 148 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln86)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.83ns)   --->   "%tmp_5 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_32_reload_read, i3 1, i24 %scale_lane_33_reload_read, i3 2, i24 %scale_lane_34_reload_read, i3 3, i24 %scale_lane_35_reload_read, i3 4, i24 %scale_lane_36_reload_read, i3 5, i24 %scale_lane_37_reload_read, i3 6, i24 %scale_lane_38_reload_read, i3 7, i24 %scale_lane_39_reload_read, i24 0, i3 %trunc_ln87_1" [top.cpp:92]   --->   Operation 149 'sparsemux' 'tmp_5' <Predicate = (!icmp_ln86)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.83ns)   --->   "%tmp_6 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_40_reload_read, i3 1, i24 %scale_lane_41_reload_read, i3 2, i24 %scale_lane_42_reload_read, i3 3, i24 %scale_lane_43_reload_read, i3 4, i24 %scale_lane_44_reload_read, i3 5, i24 %scale_lane_45_reload_read, i3 6, i24 %scale_lane_46_reload_read, i3 7, i24 %scale_lane_47_reload_read, i24 0, i3 %trunc_ln87_1" [top.cpp:92]   --->   Operation 150 'sparsemux' 'tmp_6' <Predicate = (!icmp_ln86)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.83ns)   --->   "%tmp_7 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_48_reload_read, i3 1, i24 %scale_lane_49_reload_read, i3 2, i24 %scale_lane_50_reload_read, i3 3, i24 %scale_lane_51_reload_read, i3 4, i24 %scale_lane_52_reload_read, i3 5, i24 %scale_lane_53_reload_read, i3 6, i24 %scale_lane_54_reload_read, i3 7, i24 %scale_lane_55_reload_read, i24 0, i3 %trunc_ln87_1" [top.cpp:92]   --->   Operation 151 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln86)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.83ns)   --->   "%tmp_8 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_56_reload_read, i3 1, i24 %scale_lane_57_reload_read, i3 2, i24 %scale_lane_58_reload_read, i3 3, i24 %scale_lane_59_reload_read, i3 4, i24 %scale_lane_60_reload_read, i3 5, i24 %scale_lane_61_reload_read, i3 6, i24 %scale_lane_62_reload_read, i3 7, i24 %scale_lane_63_reload_read, i24 0, i3 %trunc_ln87_1" [top.cpp:92]   --->   Operation 152 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln86)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i4 %k_mid2" [top.cpp:89]   --->   Operation 153 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.83ns)   --->   "%tmp_10 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_1, i3 1, i24 %tmp_2, i3 2, i24 %tmp_3, i3 3, i24 %tmp_4, i3 4, i24 %tmp_5, i3 5, i24 %tmp_6, i3 6, i24 %tmp_7, i3 7, i24 %tmp_8, i24 0, i3 %trunc_ln89" [top.cpp:92]   --->   Operation 154 'sparsemux' 'tmp_10' <Predicate = (!icmp_ln86)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.86ns)   --->   "%add_ln89 = add i4 %k_mid2, i4 1" [top.cpp:89]   --->   Operation 155 'add' 'add_ln89' <Predicate = (!icmp_ln86)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.90ns)   --->   "%add_ln87_1 = add i8 %indvar_flatten29_load, i8 1" [top.cpp:87]   --->   Operation 156 'add' 'add_ln87_1' <Predicate = (!icmp_ln86)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.44ns)   --->   "%select_ln87_1 = select i1 %icmp_ln87, i8 1, i8 %add_ln87_1" [top.cpp:87]   --->   Operation 157 'select' 'select_ln87_1' <Predicate = (!icmp_ln86)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.48ns)   --->   "%store_ln86 = store i15 %add_ln86_1, i15 %indvar_flatten50" [top.cpp:86]   --->   Operation 158 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.48>
ST_2 : Operation 159 [1/1] (0.48ns)   --->   "%store_ln86 = store i9 %select_ln86_1, i9 %i" [top.cpp:86]   --->   Operation 159 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.48>
ST_2 : Operation 160 [1/1] (0.48ns)   --->   "%store_ln87 = store i8 %select_ln87_1, i8 %indvar_flatten29" [top.cpp:87]   --->   Operation 160 'store' 'store_ln87' <Predicate = (!icmp_ln86)> <Delay = 0.48>
ST_2 : Operation 161 [1/1] (0.48ns)   --->   "%store_ln87 = store i4 %select_ln87, i4 %b" [top.cpp:87]   --->   Operation 161 'store' 'store_ln87' <Predicate = (!icmp_ln86)> <Delay = 0.48>
ST_2 : Operation 162 [1/1] (0.48ns)   --->   "%store_ln89 = store i4 %add_ln89, i4 %k" [top.cpp:89]   --->   Operation 162 'store' 'store_ln89' <Predicate = (!icmp_ln86)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 163 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:87]   --->   Operation 163 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = (first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 164 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:87]   --->   Operation 164 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = (first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 165 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:87]   --->   Operation 165 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = (first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 166 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:87]   --->   Operation 166 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = (first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 167 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:87]   --->   Operation 167 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = (first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 168 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:87]   --->   Operation 168 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = (first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 169 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:87]   --->   Operation 169 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = (first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 170 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:87]   --->   Operation 170 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = (first_iter_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15" [top.cpp:87]   --->   Operation 171 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13" [top.cpp:87]   --->   Operation 172 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11" [top.cpp:87]   --->   Operation 173 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9" [top.cpp:87]   --->   Operation 174 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7" [top.cpp:87]   --->   Operation 175 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5" [top.cpp:87]   --->   Operation 176 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3" [top.cpp:87]   --->   Operation 177 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1" [top.cpp:87]   --->   Operation 178 'store' 'store_ln87' <Predicate = (first_iter_2)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.body121.split" [top.cpp:89]   --->   Operation 179 'br' 'br_ln89' <Predicate = (first_iter_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1" [top.cpp:92]   --->   Operation 180 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load' <Predicate = (trunc_ln89 == 7)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3" [top.cpp:92]   --->   Operation 181 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load' <Predicate = (trunc_ln89 == 6)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5" [top.cpp:92]   --->   Operation 182 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load' <Predicate = (trunc_ln89 == 5)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7" [top.cpp:92]   --->   Operation 183 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load' <Predicate = (trunc_ln89 == 4)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9" [top.cpp:92]   --->   Operation 184 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load' <Predicate = (trunc_ln89 == 3)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11" [top.cpp:92]   --->   Operation 185 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load' <Predicate = (trunc_ln89 == 2)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13" [top.cpp:92]   --->   Operation 186 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load' <Predicate = (trunc_ln89 == 1)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load_1 = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15" [top.cpp:92]   --->   Operation 187 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load_1' <Predicate = (trunc_ln89 == 0)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.83ns)   --->   "%tmp_9 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load_1, i3 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load, i3 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load, i3 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load, i3 4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load, i3 5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load, i3 6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load, i3 7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load, i24 0, i3 %trunc_ln89" [top.cpp:92]   --->   Operation 188 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i24 %tmp_9" [top.cpp:92]   --->   Operation 189 'sext' 'sext_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i24 %tmp_10" [top.cpp:92]   --->   Operation 190 'sext' 'sext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (3.38ns)   --->   "%mul_ln92 = mul i48 %sext_ln92_1, i48 %sext_ln92" [top.cpp:92]   --->   Operation 191 'mul' 'mul_ln92' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln92, i32 47" [top.cpp:92]   --->   Operation 192 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln92, i32 14, i32 37" [top.cpp:92]   --->   Operation 193 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln92, i32 13" [top.cpp:92]   --->   Operation 194 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln92, i32 37" [top.cpp:92]   --->   Operation 195 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i1 %tmp_11" [top.cpp:92]   --->   Operation 196 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (1.10ns)   --->   "%add_ln92 = add i24 %trunc_ln7, i24 %zext_ln92" [top.cpp:92]   --->   Operation 197 'add' 'add_ln92' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln92, i32 23" [top.cpp:92]   --->   Operation 198 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%xor_ln92 = xor i1 %tmp_13, i1 1" [top.cpp:92]   --->   Operation 199 'xor' 'xor_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92 = and i1 %tmp_12, i1 %xor_ln92" [top.cpp:92]   --->   Operation 200 'and' 'and_ln92' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_4)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln92, i32 38" [top.cpp:92]   --->   Operation 201 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i9 @_ssdm_op_PartSelect.i9.i48.i32, i48 %mul_ln92, i32 39" [top.cpp:92]   --->   Operation 202 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.92ns)   --->   "%icmp_ln92 = icmp_eq  i9 %tmp_15, i9 511" [top.cpp:92]   --->   Operation 203 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i10 @_ssdm_op_PartSelect.i10.i48.i32, i48 %mul_ln92, i32 38" [top.cpp:92]   --->   Operation 204 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.93ns)   --->   "%icmp_ln92_1 = icmp_eq  i10 %tmp_16, i10 1023" [top.cpp:92]   --->   Operation 205 'icmp' 'icmp_ln92_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.93ns)   --->   "%icmp_ln92_2 = icmp_eq  i10 %tmp_16, i10 0" [top.cpp:92]   --->   Operation 206 'icmp' 'icmp_ln92_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_3)   --->   "%select_ln92 = select i1 %and_ln92, i1 %icmp_ln92_1, i1 %icmp_ln92_2" [top.cpp:92]   --->   Operation 207 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_4)   --->   "%xor_ln92_1 = xor i1 %tmp_14, i1 1" [top.cpp:92]   --->   Operation 208 'xor' 'xor_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_4)   --->   "%and_ln92_1 = and i1 %icmp_ln92, i1 %xor_ln92_1" [top.cpp:92]   --->   Operation 209 'and' 'and_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_4)   --->   "%select_ln92_1 = select i1 %and_ln92, i1 %and_ln92_1, i1 %icmp_ln92_1" [top.cpp:92]   --->   Operation 210 'select' 'select_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln92_1)   --->   "%and_ln92_2 = and i1 %and_ln92, i1 %icmp_ln92_1" [top.cpp:92]   --->   Operation 211 'and' 'and_ln92_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_3)   --->   "%xor_ln92_2 = xor i1 %select_ln92, i1 1" [top.cpp:92]   --->   Operation 212 'xor' 'xor_ln92_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_3)   --->   "%or_ln92 = or i1 %tmp_13, i1 %xor_ln92_2" [top.cpp:92]   --->   Operation 213 'or' 'or_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_3)   --->   "%xor_ln92_3 = xor i1 %tmp, i1 1" [top.cpp:92]   --->   Operation 214 'xor' 'xor_ln92_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_3 = and i1 %or_ln92, i1 %xor_ln92_3" [top.cpp:92]   --->   Operation 215 'and' 'and_ln92_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_4 = and i1 %tmp_13, i1 %select_ln92_1" [top.cpp:92]   --->   Operation 216 'and' 'and_ln92_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln92_1)   --->   "%or_ln92_2 = or i1 %and_ln92_2, i1 %and_ln92_4" [top.cpp:92]   --->   Operation 217 'or' 'or_ln92_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln92_1)   --->   "%xor_ln92_4 = xor i1 %or_ln92_2, i1 1" [top.cpp:92]   --->   Operation 218 'xor' 'xor_ln92_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln92_1)   --->   "%and_ln92_5 = and i1 %tmp, i1 %xor_ln92_4" [top.cpp:92]   --->   Operation 219 'and' 'and_ln92_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_3)   --->   "%select_ln92_2 = select i1 %and_ln92_3, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 220 'select' 'select_ln92_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln92_1 = or i1 %and_ln92_3, i1 %and_ln92_5" [top.cpp:92]   --->   Operation 221 'or' 'or_ln92_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln92_3 = select i1 %or_ln92_1, i24 %select_ln92_2, i24 %add_ln92" [top.cpp:92]   --->   Operation 222 'select' 'select_ln92_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 230 'ret' 'ret_ln0' <Predicate = (icmp_ln86)> <Delay = 0.48>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln86_cast" [top.cpp:86]   --->   Operation 223 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_str"   --->   Operation 224 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 225 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [top.cpp:90]   --->   Operation 226 'specpipeline' 'specpipeline_ln90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i24 %select_ln92_3" [top.cpp:92]   --->   Operation 227 'zext' 'zext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln92_1, i4 15" [top.cpp:92]   --->   Operation 228 'write' 'write_ln92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.body121" [top.cpp:89]   --->   Operation 229 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 15 bit ('indvar_flatten50') [79]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten50' [163]  (0.489 ns)

 <State 2>: 4.975ns
The critical path consists of the following:
	'load' operation 8 bit ('indvar_flatten29_load', top.cpp:87) on local variable 'indvar_flatten29' [170]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln87', top.cpp:87) [184]  (0.907 ns)
	'select' operation 4 bit ('select_ln86', top.cpp:86) [185]  (0.450 ns)
	'add' operation 4 bit ('add_ln87', top.cpp:87) [191]  (0.868 ns)
	'select' operation 4 bit ('select_ln87', top.cpp:87) [194]  (0.450 ns)
	'add' operation 11 bit ('empty_25', top.cpp:87) [198]  (0.948 ns)
	'getelementptr' operation 11 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr', top.cpp:87) [200]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load', top.cpp:87) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7' [210]  (1.352 ns)

 <State 3>: 1.352ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load', top.cpp:87) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7' [210]  (1.352 ns)

 <State 4>: 6.762ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load', top.cpp:92) on local variable 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1' [228]  (0.000 ns)
	'sparsemux' operation 24 bit ('tmp_9', top.cpp:92) [247]  (0.837 ns)
	'mul' operation 48 bit ('mul_ln92', top.cpp:92) [251]  (3.387 ns)
	'add' operation 24 bit ('add_ln92', top.cpp:92) [257]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln92', top.cpp:92) [259]  (0.000 ns)
	'and' operation 1 bit ('and_ln92', top.cpp:92) [260]  (0.331 ns)
	'select' operation 1 bit ('select_ln92', top.cpp:92) [267]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln92_2', top.cpp:92) [272]  (0.000 ns)
	'or' operation 1 bit ('or_ln92', top.cpp:92) [273]  (0.000 ns)
	'and' operation 1 bit ('and_ln92_3', top.cpp:92) [275]  (0.331 ns)
	'or' operation 1 bit ('or_ln92_1', top.cpp:92) [281]  (0.331 ns)
	'select' operation 24 bit ('select_ln92_3', top.cpp:92) [282]  (0.435 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('C_addr', top.cpp:86) [180]  (0.000 ns)
	bus write operation ('write_ln92', top.cpp:92) on port 'C' (top.cpp:92) [284]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
