# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab5_Simen_Fuglestad_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Dev/ele111/Lab5_Simen_Fuglestad/Flanke_detektor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:10 on Oct 18,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/ele111/Lab5_Simen_Fuglestad/Flanke_detektor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Flanke_detektor
# -- Compiling architecture RTL of Flanke_detektor
# End time: 09:08:11 on Oct 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Dev/ele111/Lab5_Simen_Fuglestad/simulation/modelsim/Flanke_detektor.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:15 on Oct 18,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/Lab5_Simen_Fuglestad/simulation/modelsim/Flanke_detektor.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Flanke_detektor_vhd_tst
# -- Compiling architecture Flanke_detektor_arch of Flanke_detektor_vhd_tst
# End time: 09:08:15 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.flanke_detektor_vhd_tst
# vsim -gui -l msim_transcript work.flanke_detektor_vhd_tst 
# Start time: 09:08:25 on Oct 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.flanke_detektor_vhd_tst(flanke_detektor_arch)
# Loading ieee.numeric_std(body)
# Loading work.flanke_detektor(rtl)
add wave -position insertpoint  \
sim:/flanke_detektor_vhd_tst/i1/clock_50 \
sim:/flanke_detektor_vhd_tst/i1/sig_inn \
sim:/flanke_detektor_vhd_tst/i1/sig_inn_ne \
sim:/flanke_detektor_vhd_tst/i1/input_QQQ
run 300 us
# End time: 11:01:38 on Oct 18,2019, Elapsed time: 1:53:13
# Errors: 0, Warnings: 0
