# system info DE0_nano_system on 2017.11.23.17:08:05
system_info:
name,value
DEVICE,EP4CE22F17C6
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1511453207
#
#
# Files generated for DE0_nano_system on 2017.11.23.17:08:05
files:
filepath,kind,attributes,module,is_top
simulation/DE0_nano_system.vhd,VHDL,,DE0_nano_system,true
simulation/de0_nano_system_rst_controller.vhd,VHDL,,DE0_nano_system,false
simulation/de0_nano_system_rst_controller_001.vhd,VHDL,,DE0_nano_system,false
simulation/submodules/DE0_nano_system_adc_spi_int.v,VERILOG,,DE0_nano_system_adc_spi_int,false
simulation/submodules/DE0_nano_system_altpll_sys.vho,VHDL,,DE0_nano_system_altpll_sys,false
simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
simulation/submodules/DE0_nano_system_epcs.v,VERILOG,,DE0_nano_system_epcs,false
simulation/submodules/DE0_nano_system_epcs_boot_rom.hex,HEX,,DE0_nano_system_epcs,false
simulation/submodules/DE0_nano_system_ext_sensor_int.v,VERILOG,,DE0_nano_system_ext_sensor_int,false
simulation/submodules/DE0_nano_system_g_sensor_int.v,VERILOG,,DE0_nano_system_g_sensor_int,false
simulation/submodules/DE0_nano_system_i2c_EXT_sda.v,VERILOG,,DE0_nano_system_i2c_EXT_sda,false
simulation/submodules/DE0_nano_system_i2c_scl.v,VERILOG,,DE0_nano_system_i2c_scl,false
simulation/submodules/DE0_nano_system_jtag_uart.v,VERILOG,,DE0_nano_system_jtag_uart,false
simulation/submodules/DE0_nano_system_nios2_cpu.v,VERILOG,,DE0_nano_system_nios2_cpu,false
simulation/submodules/DE0_nano_system_onchip_mem.hex,HEX,,DE0_nano_system_onchip_mem,false
simulation/submodules/DE0_nano_system_onchip_mem.v,VERILOG,,DE0_nano_system_onchip_mem,false
simulation/submodules/DE0_nano_system_pio_key.v,VERILOG,,DE0_nano_system_pio_key,false
simulation/submodules/DE0_nano_system_pio_leds.v,VERILOG,,DE0_nano_system_pio_leds,false
simulation/submodules/DE0_nano_system_pio_switch.v,VERILOG,,DE0_nano_system_pio_switch,false
simulation/submodules/DE0_nano_system_sdram.v,VERILOG,,DE0_nano_system_sdram,false
simulation/submodules/DE0_nano_system_sysid_qsys.v,VERILOG,,DE0_nano_system_sysid_qsys,false
simulation/submodules/DE0_nano_system_timer.v,VERILOG,,DE0_nano_system_timer,false
simulation/submodules/DE0_nano_system_xbee_uart.v,VERILOG,,DE0_nano_system_xbee_uart,false
simulation/submodules/DE0_nano_system_mm_interconnect_0.v,VERILOG,,DE0_nano_system_mm_interconnect_0,false
simulation/submodules/DE0_nano_system_mm_interconnect_1.v,VERILOG,,DE0_nano_system_mm_interconnect_1,false
simulation/submodules/DE0_nano_system_irq_mapper.sv,SYSTEM_VERILOG,,DE0_nano_system_irq_mapper,false
simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu.sdc,SDC,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu.vo,VERILOG,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_bht_ram.dat,DAT,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_bht_ram.hex,HEX,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_bht_ram.mif,MIF,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_dc_tag_ram.dat,DAT,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_dc_tag_ram.hex,HEX,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_dc_tag_ram.mif,MIF,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk.v,VERILOG,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_debug_slave_tck.v,VERILOG,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper.v,VERILOG,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ic_tag_ram.dat,DAT,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ic_tag_ram.hex,HEX,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ic_tag_ram.mif,MIF,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_mult_cell.v,VERILOG,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_nios2_waves.do,OTHER,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ociram_default_contents.dat,DAT,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ociram_default_contents.hex,HEX,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ociram_default_contents.mif,MIF,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_a.dat,DAT,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_a.hex,HEX,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_a.mif,MIF,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_b.dat,DAT,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_b.hex,HEX,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_b.mif,MIF,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/DE0_nano_system_nios2_cpu_cpu_test_bench.v,VERILOG,,DE0_nano_system_nios2_cpu_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_router,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_router_001,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_router_002,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_router_003,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_router_007,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,DE0_nano_system_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_avalon_st_adapter_005.vhd,VHDL,,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_005,false
simulation/submodules/DE0_nano_system_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_1_router,false
simulation/submodules/DE0_nano_system_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_1_router_001,false
simulation/submodules/DE0_nano_system_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_1_cmd_demux,false
simulation/submodules/DE0_nano_system_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_1_cmd_mux,false
simulation/submodules/DE0_nano_system_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_1_rsp_demux,false
simulation/submodules/DE0_nano_system_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_1_rsp_mux,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/DE0_nano_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv,SYSTEM_VERILOG,,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DE0_nano_system.adc_spi_int,DE0_nano_system_adc_spi_int
DE0_nano_system.altpll_sys,DE0_nano_system_altpll_sys
DE0_nano_system.clock_crossing_bridge_IO,altera_avalon_mm_clock_crossing_bridge
DE0_nano_system.epcs,DE0_nano_system_epcs
DE0_nano_system.ext_sensor_int,DE0_nano_system_ext_sensor_int
DE0_nano_system.g_sensor_int,DE0_nano_system_g_sensor_int
DE0_nano_system.i2c_EXT_sda,DE0_nano_system_i2c_EXT_sda
DE0_nano_system.i2c_sda,DE0_nano_system_i2c_EXT_sda
DE0_nano_system.i2c_scl,DE0_nano_system_i2c_scl
DE0_nano_system.jtag_uart,DE0_nano_system_jtag_uart
DE0_nano_system.nios2_cpu,DE0_nano_system_nios2_cpu
DE0_nano_system.nios2_cpu.cpu,DE0_nano_system_nios2_cpu_cpu
DE0_nano_system.onchip_mem,DE0_nano_system_onchip_mem
DE0_nano_system.pio_key,DE0_nano_system_pio_key
DE0_nano_system.pio_leds,DE0_nano_system_pio_leds
DE0_nano_system.pio_switch,DE0_nano_system_pio_switch
DE0_nano_system.sdram,DE0_nano_system_sdram
DE0_nano_system.sysid_qsys,DE0_nano_system_sysid_qsys
DE0_nano_system.timer,DE0_nano_system_timer
DE0_nano_system.xbee_uart,DE0_nano_system_xbee_uart
DE0_nano_system.mm_interconnect_0,DE0_nano_system_mm_interconnect_0
DE0_nano_system.mm_interconnect_0.nios2_cpu_data_master_translator,altera_merlin_master_translator
DE0_nano_system.mm_interconnect_0.nios2_cpu_instruction_master_translator,altera_merlin_master_translator
DE0_nano_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_0.nios2_cpu_debug_mem_slave_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_0.altpll_sys_pll_slave_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_0.clock_crossing_bridge_IO_s0_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_0.onchip_mem_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_0.nios2_cpu_data_master_agent,altera_merlin_master_agent
DE0_nano_system.mm_interconnect_0.nios2_cpu_instruction_master_agent,altera_merlin_master_agent
DE0_nano_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_0.nios2_cpu_debug_mem_slave_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_0.altpll_sys_pll_slave_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_0.clock_crossing_bridge_IO_s0_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_0.onchip_mem_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_0.nios2_cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_0.altpll_sys_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_0.altpll_sys_pll_slave_agent_rdata_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_0.clock_crossing_bridge_IO_s0_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_0.onchip_mem_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_0.router,DE0_nano_system_mm_interconnect_0_router
DE0_nano_system.mm_interconnect_0.router_001,DE0_nano_system_mm_interconnect_0_router_001
DE0_nano_system.mm_interconnect_0.router_002,DE0_nano_system_mm_interconnect_0_router_002
DE0_nano_system.mm_interconnect_0.router_004,DE0_nano_system_mm_interconnect_0_router_002
DE0_nano_system.mm_interconnect_0.router_005,DE0_nano_system_mm_interconnect_0_router_002
DE0_nano_system.mm_interconnect_0.router_003,DE0_nano_system_mm_interconnect_0_router_003
DE0_nano_system.mm_interconnect_0.router_006,DE0_nano_system_mm_interconnect_0_router_003
DE0_nano_system.mm_interconnect_0.router_007,DE0_nano_system_mm_interconnect_0_router_007
DE0_nano_system.mm_interconnect_0.nios2_cpu_data_master_limiter,altera_merlin_traffic_limiter
DE0_nano_system.mm_interconnect_0.nios2_cpu_instruction_master_limiter,altera_merlin_traffic_limiter
DE0_nano_system.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
DE0_nano_system.mm_interconnect_0.cmd_demux,DE0_nano_system_mm_interconnect_0_cmd_demux
DE0_nano_system.mm_interconnect_0.cmd_demux_001,DE0_nano_system_mm_interconnect_0_cmd_demux_001
DE0_nano_system.mm_interconnect_0.cmd_mux,DE0_nano_system_mm_interconnect_0_cmd_mux
DE0_nano_system.mm_interconnect_0.cmd_mux_002,DE0_nano_system_mm_interconnect_0_cmd_mux
DE0_nano_system.mm_interconnect_0.cmd_mux_003,DE0_nano_system_mm_interconnect_0_cmd_mux
DE0_nano_system.mm_interconnect_0.cmd_mux_001,DE0_nano_system_mm_interconnect_0_cmd_mux_001
DE0_nano_system.mm_interconnect_0.cmd_mux_004,DE0_nano_system_mm_interconnect_0_cmd_mux_001
DE0_nano_system.mm_interconnect_0.cmd_mux_005,DE0_nano_system_mm_interconnect_0_cmd_mux_001
DE0_nano_system.mm_interconnect_0.rsp_demux,DE0_nano_system_mm_interconnect_0_rsp_demux
DE0_nano_system.mm_interconnect_0.rsp_demux_003,DE0_nano_system_mm_interconnect_0_rsp_demux
DE0_nano_system.mm_interconnect_0.rsp_demux_001,DE0_nano_system_mm_interconnect_0_rsp_demux_001
DE0_nano_system.mm_interconnect_0.rsp_demux_004,DE0_nano_system_mm_interconnect_0_rsp_demux_001
DE0_nano_system.mm_interconnect_0.rsp_demux_005,DE0_nano_system_mm_interconnect_0_rsp_demux_001
DE0_nano_system.mm_interconnect_0.rsp_demux_002,DE0_nano_system_mm_interconnect_0_rsp_demux_002
DE0_nano_system.mm_interconnect_0.rsp_mux,DE0_nano_system_mm_interconnect_0_rsp_mux
DE0_nano_system.mm_interconnect_0.rsp_mux_001,DE0_nano_system_mm_interconnect_0_rsp_mux_001
DE0_nano_system.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
DE0_nano_system.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
DE0_nano_system.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
DE0_nano_system.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
DE0_nano_system.mm_interconnect_0.avalon_st_adapter,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_0.avalon_st_adapter.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_0.avalon_st_adapter_001,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_0.avalon_st_adapter_002,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_0.avalon_st_adapter_003,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_0.avalon_st_adapter_004,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_0.avalon_st_adapter_005,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_005
DE0_nano_system.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
DE0_nano_system.mm_interconnect_1,DE0_nano_system_mm_interconnect_1
DE0_nano_system.mm_interconnect_1.clock_crossing_bridge_IO_m0_translator,altera_merlin_master_translator
DE0_nano_system.mm_interconnect_1.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.epcs_epcs_control_port_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.timer_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.pio_leds_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.pio_key_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.pio_switch_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.g_sensor_int_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.i2c_sda_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.i2c_scl_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.ext_sensor_int_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.i2c_EXT_sda_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.xbee_uart_s1_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.adc_spi_int_spi_control_port_translator,altera_merlin_slave_translator
DE0_nano_system.mm_interconnect_1.clock_crossing_bridge_IO_m0_agent,altera_merlin_master_agent
DE0_nano_system.mm_interconnect_1.sysid_qsys_control_slave_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.epcs_epcs_control_port_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.timer_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.pio_leds_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.pio_key_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.pio_switch_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.g_sensor_int_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.i2c_sda_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.i2c_scl_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.ext_sensor_int_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.i2c_EXT_sda_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.xbee_uart_s1_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.adc_spi_int_spi_control_port_agent,altera_merlin_slave_agent
DE0_nano_system.mm_interconnect_1.sysid_qsys_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.epcs_epcs_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.pio_leds_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.pio_key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.pio_switch_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.g_sensor_int_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.i2c_sda_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.i2c_scl_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.ext_sensor_int_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.i2c_EXT_sda_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.xbee_uart_s1_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.adc_spi_int_spi_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
DE0_nano_system.mm_interconnect_1.router,DE0_nano_system_mm_interconnect_1_router
DE0_nano_system.mm_interconnect_1.router_001,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_002,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_003,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_004,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_005,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_006,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_007,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_008,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_009,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_010,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_011,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_012,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.router_013,DE0_nano_system_mm_interconnect_1_router_001
DE0_nano_system.mm_interconnect_1.clock_crossing_bridge_IO_m0_limiter,altera_merlin_traffic_limiter
DE0_nano_system.mm_interconnect_1.cmd_demux,DE0_nano_system_mm_interconnect_1_cmd_demux
DE0_nano_system.mm_interconnect_1.cmd_mux,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_001,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_002,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_003,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_004,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_005,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_006,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_007,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_008,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_009,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_010,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_011,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.cmd_mux_012,DE0_nano_system_mm_interconnect_1_cmd_mux
DE0_nano_system.mm_interconnect_1.rsp_demux,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_001,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_002,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_003,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_004,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_005,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_006,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_007,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_008,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_009,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_010,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_011,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_demux_012,DE0_nano_system_mm_interconnect_1_rsp_demux
DE0_nano_system.mm_interconnect_1.rsp_mux,DE0_nano_system_mm_interconnect_1_rsp_mux
DE0_nano_system.mm_interconnect_1.avalon_st_adapter,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_001,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_002,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_003,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_004,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_005,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_005.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_006,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_006.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_007,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_007.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_008,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_008.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_009,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_009.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_010,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_010.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_011,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_011.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_012,DE0_nano_system_mm_interconnect_0_avalon_st_adapter
DE0_nano_system.mm_interconnect_1.avalon_st_adapter_012.error_adapter_0,DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
DE0_nano_system.irq_mapper,DE0_nano_system_irq_mapper
DE0_nano_system.irq_synchronizer,altera_irq_clock_crosser
DE0_nano_system.irq_synchronizer_001,altera_irq_clock_crosser
DE0_nano_system.irq_synchronizer_002,altera_irq_clock_crosser
DE0_nano_system.irq_synchronizer_003,altera_irq_clock_crosser
DE0_nano_system.irq_synchronizer_004,altera_irq_clock_crosser
DE0_nano_system.irq_synchronizer_005,altera_irq_clock_crosser
DE0_nano_system.irq_synchronizer_006,altera_irq_clock_crosser
DE0_nano_system.rst_controller,altera_reset_controller
DE0_nano_system.rst_controller_001,altera_reset_controller
DE0_nano_system.rst_controller_002,altera_reset_controller
DE0_nano_system.rst_controller,altera_reset_controller
DE0_nano_system.rst_controller_001,altera_reset_controller
