<DOC>
<DOCNO>EP-0635838</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Voltage generation circuit
</INVENTION-TITLE>
<CLASSIFICATIONS>G11C11407	H01L2170	G11C514	H01L21822	H01L2704	G11C11407	G11C514	H01L2704	G11C1606	G11C1606	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>G11C	H01L	G11C	H01L	H01L	G11C	G11C	H01L	G11C	G11C	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>G11C11	H01L21	G11C5	H01L21	H01L27	G11C11	G11C5	H01L27	G11C16	G11C16	</CLASSIFICATIONS-FOURTH>
<APPLICANTS>
<APPLICANT-NAME>
SIEMENS AG
</APPLICANT-NAME>
<APPLICANT-NAME>
SIEMENS AKTIENGESELLSCHAFT
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
GLEIS DIETER DR ING
</INVENTOR-NAME>
<INVENTOR-NAME>
MENKE MANFRED
</INVENTOR-NAME>
<INVENTOR-NAME>
SAVIGNAC DOMINIQUE DR RER NAT
</INVENTOR-NAME>
<INVENTOR-NAME>
GLEIS, DIETER, DR. ING.
</INVENTOR-NAME>
<INVENTOR-NAME>
MENKE, MANFRED
</INVENTOR-NAME>
<INVENTOR-NAME>
SAVIGNAC, DOMINIQUE, DR. RER. NAT.
</INVENTOR-NAME>
</INVENTORS>
<CLAIMS>
Voltage generation circuit having

(a) a storage capacitance (1) with a connection (3)
to the tap of an output voltage (A),
(b) a voltage generation device (2, 70), which can
be switched on and off and has an output

connected to the connection (3) of the storage
capacitance (1),
(c) a first comparator device (6), which can be
switched on and off and by which the output

voltage (A) is compared with a first threshold
voltage, with the result that a signal (B) for

switching the voltage generation device (2) on
and off is generated,
(d) a second comparator device (7), by which the
output voltage (A) is compared with a second

threshold voltage, with the result that an
output signal (C) is generated by means of

which the first comparator device (6) is
switched on and off.
Voltage generation circuit according to Claim
1, characterized in that the output signal (C) of the

second comparator device (7) is logically combined with
a control signal (CTRL) by means of a logic combination

element (12), and in that the first comparator device
(7) is switched on and off by the 

output signal (D) of the logic combination element
(12).
Voltage generation circuit according to Claim 1
or 2, characterized in that the first comparator device

(6) has a shorter signal delay time than the second
comparator device (7), in that the first threshold

voltage is less than the second threshold voltage, and
in that the output signal (B) of the first comparator

device is fed to an edge detector (13), which generates
a pulse in the event of a signal edge that switches the

voltage generation device (2, 60) off, which pulse
resets the second comparator device (7).
Voltage generation circuit according to Claim
3, characterized in that each comparator respectively

contains:

(a) a comparison stage (30), which is supplied by a
reference potential (VREF) and a first supply

potential (VSS),
(b) a level conversion device (31), which is
supplied by the first supply potential (VSS)

and a second supply potential (VDD) and by
which the output signal levels of the

comparison stage (30) are converted to one of
the supply potentials (VDD, VSS), and
(c) an amplifier stage (32), which is connected
downstream of an output of the level conversion

device (31).
Voltage generation circuit according to Claim
4, characterized in that the comparison stage (30)

contains:

(a) a first n-channel MOS transistor (33; 50),
whose drain terminal is connected to the

reference potential (VREF) and whose gate
terminal is controlled by the output voltage

(A),
(b) a second n-channel MOS transistor (34; 51),
whose drain-source path is connected between

the source terminal of the first n-channel 
MOS transistor (33; 50) and the first supply

potential (VSS) and whose gate terminal is
connected to the reference potential (VREF),

and
(c) at least one amplifier stage (36), whose input
is connected to the source terminal of the

first n-channel MOS transistor (33; 50).
Voltage generation circuit according to Claim
5, characterized in that an input of the amplifier

stage (36) is connected to the reference potential
(VREF) via a p-channel MOS transistor (52), whose gate

terminal is controlled by a signal for resetting
(D; E).
Voltage generation circuit according to Claim
6, characterized in that the second n-channel MOS

transistor (34) of the comparison stage (30) is
connected to the first supply potential (VSS) via an

n-channel MOS transistor (35), whose gate terminal is
controlled by a signal for switching the comparator

device (D) on and off.
Voltage generation circuit according to one of
Claims 1 to 7, characterized in that the voltage

generation device (2) contains, an oscillator (14),
which can be switched on and off by a signal,

and a pump circuit (15) controlled by the oscillator
(14).
Voltage generation circuit according to one of
Claims 1 to 7, characterized in that the voltage

generation device (70) contains:

a MOS transistor (71), whose drain-source path is
connected between the second supply potential (VDD) and

the connection (3) of the storage capacitance and whose
gate terminal is controlled by the output signal of the

first comparator device (6).
</CLAIMS>
</TEXT>
</DOC>
