// Seed: 2023996982
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  assign id_4 = module_0 + {id_1 == id_4{id_3}} ^ 1 == id_4 - 1;
  id_5(
      .id_0(id_2), .id_1(1 == 1)
  );
  assign module_1.type_19 = 0;
  always @(*) id_1 <= 1 != id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_7;
  reg   id_8;
  wire  id_9;
  wire  id_10;
  wire  id_11;
  wire  id_12 = 1;
  always_ff @(1 or id_4[1'b0]) begin : LABEL_0
    id_8 <= id_7 - (1);
  end
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_10,
      id_8
  );
endmodule
