{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 17:36:38 2019 " "Info: Processing started: Tue Jun 11 17:36:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(319) " "Warning (10268): Verilog HDL information at Final_gen_2.v(319): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 319 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Final_gen_2.v(367) " "Warning (10261): Verilog HDL Event Control warning at Final_gen_2.v(367): Event Control contains a complex event expression" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 367 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(371) " "Warning (10268): Verilog HDL information at Final_gen_2.v(371): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 371 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(777) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(777): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 777 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(778) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(778): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 778 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(779) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(779): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 779 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(780) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(780): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 780 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(786) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(786): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 786 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(787) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(787): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 787 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(788) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(788): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 788 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(789) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(789): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 789 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(820) " "Warning (10268): Verilog HDL information at Final_gen_2.v(820): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_gen_2.v 22 22 " "Info: Found 22 design units, including 22 entities, in source file final_gen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_gen_2 " "Info: Found entity 1: Final_gen_2" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lcd_top " "Info: Found entity 2: lcd_top" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 110 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 bidec_to_lcd " "Info: Found entity 3: bidec_to_lcd" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 188 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 lcd " "Info: Found entity 4: lcd" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 214 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 write " "Info: Found entity 5: write" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 296 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 init " "Info: Found entity 6: init" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 347 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 timer " "Info: Found entity 7: timer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 399 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 time_counter " "Info: Found entity 8: time_counter" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 456 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 time_trig " "Info: Found entity 9: time_trig" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 498 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 time_mux " "Info: Found entity 10: time_mux" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 516 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 five_sec_trig " "Info: Found entity 11: five_sec_trig" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 547 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 fl_fl " "Info: Found entity 12: fl_fl" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 573 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 counter " "Info: Found entity 13: counter" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 591 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 up_down_counter " "Info: Found entity 14: up_down_counter" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 608 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 keys " "Info: Found entity 15: keys" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 629 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 delitel " "Info: Found entity 16: delitel" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 644 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 d_trig " "Info: Found entity 17: d_trig" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 663 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 LED " "Info: Found entity 18: LED" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 690 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 segm_out " "Info: Found entity 19: segm_out" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 755 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 counter_6 " "Info: Found entity 20: counter_6" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 798 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 bidec " "Info: Found entity 21: bidec" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 813 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 bidec_to_7 " "Info: Found entity 22: bidec_to_7" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 883 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.v" "" { Text "E:/slava/laser_lap_timer/lpm_dff0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_milliseconds Final_gen_2.v(430) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(430): created implicit net for \"w_milliseconds\"" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 430 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_clk Final_gen_2.v(727) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(727): created implicit net for \"led_clk\"" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 727 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_gen_2 " "Info: Elaborating entity \"Final_gen_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top lcd_top:l_t " "Info: Elaborating entity \"lcd_top\" for hierarchy \"lcd_top:l_t\"" {  } { { "Final_gen_2.v" "l_t" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bidec_3 Final_gen_2.v(132) " "Warning (10858): Verilog HDL warning at Final_gen_2.v(132): object bidec_3 used but never assigned" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 132 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bidec_3 0 Final_gen_2.v(132) " "Warning (10030): Net \"bidec_3\" at Final_gen_2.v(132) has no driver or initial value, using a default initial value '0'" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd_top:l_t\|lcd:mylcd " "Info: Elaborating entity \"lcd\" for hierarchy \"lcd_top:l_t\|lcd:mylcd\"" {  } { { "Final_gen_2.v" "mylcd" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init lcd_top:l_t\|lcd:mylcd\|init:initializator " "Info: Elaborating entity \"init\" for hierarchy \"lcd_top:l_t\|lcd:mylcd\|init:initializator\"" {  } { { "Final_gen_2.v" "initializator" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Final_gen_2.v(368) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(368): truncated value with size 32 to match size of target (15)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(373) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(373): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write lcd_top:l_t\|lcd:mylcd\|write:wrt " "Info: Elaborating entity \"write\" for hierarchy \"lcd_top:l_t\|lcd:mylcd\|write:wrt\"" {  } { { "Final_gen_2.v" "wrt" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 290 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Final_gen_2.v(315) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(315): truncated value with size 32 to match size of target (15)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(325) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(325): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec lcd_top:l_t\|bidec:bdc1 " "Info: Elaborating entity \"bidec\" for hierarchy \"lcd_top:l_t\|bidec:bdc1\"" {  } { { "Final_gen_2.v" "bdc1" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(831) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(831): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(836) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(836): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(841) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(841): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(847) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(847): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(853) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(853): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(859) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(859): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(865) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(865): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(871) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(871): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(877) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(877): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec_to_lcd lcd_top:l_t\|bidec_to_lcd:btl1 " "Info: Elaborating entity \"bidec_to_lcd\" for hierarchy \"lcd_top:l_t\|bidec_to_lcd:btl1\"" {  } { { "Final_gen_2.v" "btl1" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(196) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(196): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data Final_gen_2.v(196) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(196): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] Final_gen_2.v(196) " "Info (10041): Inferred latch for \"data\[0\]\" at Final_gen_2.v(196)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] Final_gen_2.v(196) " "Info (10041): Inferred latch for \"data\[1\]\" at Final_gen_2.v(196)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] Final_gen_2.v(196) " "Info (10041): Inferred latch for \"data\[2\]\" at Final_gen_2.v(196)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] Final_gen_2.v(196) " "Info (10041): Inferred latch for \"data\[3\]\" at Final_gen_2.v(196)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] Final_gen_2.v(196) " "Info (10041): Inferred latch for \"data\[4\]\" at Final_gen_2.v(196)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] Final_gen_2.v(196) " "Info (10041): Inferred latch for \"data\[5\]\" at Final_gen_2.v(196)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] Final_gen_2.v(196) " "Info (10041): Inferred latch for \"data\[6\]\" at Final_gen_2.v(196)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] Final_gen_2.v(196) " "Info (10041): Inferred latch for \"data\[7\]\" at Final_gen_2.v(196)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] Final_gen_2.v(196) " "Info (10041): Inferred latch for \"data\[8\]\" at Final_gen_2.v(196)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] Final_gen_2.v(196) " "Info (10041): Inferred latch for \"data\[9\]\" at Final_gen_2.v(196)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_trig d_trig:start_trigger " "Info: Elaborating entity \"d_trig\" for hierarchy \"d_trig:start_trigger\"" {  } { { "Final_gen_2.v" "start_trigger" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:lap_timer " "Info: Elaborating entity \"timer\" for hierarchy \"timer:lap_timer\"" {  } { { "Final_gen_2.v" "lap_timer" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "five_seconds Final_gen_2.v(410) " "Warning (10034): Output port \"five_seconds\" at Final_gen_2.v(410) has no driver" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 410 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:clk_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:clk_counter\"" {  } { { "Final_gen_2.v" "clk_counter" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 430 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Final_gen_2.v(481) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(481): truncated value with size 32 to match size of target (26)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:milliseconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:milliseconds_counter\"" {  } { { "Final_gen_2.v" "milliseconds_counter" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 436 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(481) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(481): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:seconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:seconds_counter\"" {  } { { "Final_gen_2.v" "seconds_counter" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 441 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(481) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(481): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_sec_trig five_sec_trig:fst " "Info: Elaborating entity \"five_sec_trig\" for hierarchy \"five_sec_trig:fst\"" {  } { { "Final_gen_2.v" "fst" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:time_led " "Info: Elaborating entity \"LED\" for hierarchy \"LED:time_led\"" {  } { { "Final_gen_2.v" "time_led" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delitel LED:time_led\|delitel:delitel_led " "Info: Elaborating entity \"delitel\" for hierarchy \"LED:time_led\|delitel:delitel_led\"" {  } { { "Final_gen_2.v" "delitel_led" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 727 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Final_gen_2.v(655) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(655): truncated value with size 32 to match size of target (25)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec_to_7 LED:time_led\|bidec_to_7:bd7_1_1 " "Info: Elaborating entity \"bidec_to_7\" for hierarchy \"LED:time_led\|bidec_to_7:bd7_1_1\"" {  } { { "Final_gen_2.v" "bd7_1_1" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 734 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(891) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(891): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments Final_gen_2.v(891) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(891): inferring latch(es) for variable \"segments\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] Final_gen_2.v(891) " "Info (10041): Inferred latch for \"segments\[0\]\" at Final_gen_2.v(891)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] Final_gen_2.v(891) " "Info (10041): Inferred latch for \"segments\[1\]\" at Final_gen_2.v(891)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] Final_gen_2.v(891) " "Info (10041): Inferred latch for \"segments\[2\]\" at Final_gen_2.v(891)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] Final_gen_2.v(891) " "Info (10041): Inferred latch for \"segments\[3\]\" at Final_gen_2.v(891)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] Final_gen_2.v(891) " "Info (10041): Inferred latch for \"segments\[4\]\" at Final_gen_2.v(891)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] Final_gen_2.v(891) " "Info (10041): Inferred latch for \"segments\[5\]\" at Final_gen_2.v(891)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] Final_gen_2.v(891) " "Info (10041): Inferred latch for \"segments\[6\]\" at Final_gen_2.v(891)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_6 LED:time_led\|counter_6:counter " "Info: Elaborating entity \"counter_6\" for hierarchy \"LED:time_led\|counter_6:counter\"" {  } { { "Final_gen_2.v" "counter" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 741 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Final_gen_2.v(807) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(807): truncated value with size 32 to match size of target (3)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segm_out LED:time_led\|segm_out:segm_out_1 " "Info: Elaborating entity \"segm_out\" for hierarchy \"LED:time_led\|segm_out:segm_out_1\"" {  } { { "Final_gen_2.v" "segm_out_1" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 750 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(773) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(773): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(783) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(783): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 783 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segm_out Final_gen_2.v(773) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(773): inferring latch(es) for variable \"segm_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cathode Final_gen_2.v(773) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(773): inferring latch(es) for variable \"cathode\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[0\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"cathode\[0\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[1\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"cathode\[1\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[2\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"cathode\[2\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[3\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"cathode\[3\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[4\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"cathode\[4\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[5\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"cathode\[5\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[0\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"segm_out\[0\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[1\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"segm_out\[1\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[2\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"segm_out\[2\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[3\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"segm_out\[3\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[4\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"segm_out\[4\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[5\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"segm_out\[5\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[6\] Final_gen_2.v(773) " "Info (10041): Inferred latch for \"segm_out\[6\]\" at Final_gen_2.v(773)" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_trig time_trig:ttr " "Info: Elaborating entity \"time_trig\" for hierarchy \"time_trig:ttr\"" {  } { { "Final_gen_2.v" "ttr" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_mux time_mux:tmx " "Info: Elaborating entity \"time_mux\" for hierarchy \"time_mux:tmx\"" {  } { { "Final_gen_2.v" "tmx" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "Warning: 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[0\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[1\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[2\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[3\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[4\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[5\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[6\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[7\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[8\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[9\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[10\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[11\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[12\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[13\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[14\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[15\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[16\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[17\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[18\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[19\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[20\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[21\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[22\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[23\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[24\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/slava/laser_lap_timer/Final_gen_2.map.smsg " "Info: Generated suppressed messages file E:/slava/laser_lap_timer/Final_gen_2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Info: Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "385 " "Info: Implemented 385 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 17:36:47 2019 " "Info: Processing ended: Tue Jun 11 17:36:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 17:36:49 2019 " "Info: Processing started: Tue Jun 11 17:36:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final_gen_2 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"Final_gen_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 704 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 705 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node master_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "five_sec_trig:fst\|reset " "Info: Destination node five_sec_trig:fst\|reset" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 554 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { five_sec_trig:fst|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[5\] " "Info: Destination node LED:time_led\|delitel:delitel_led\|d_c\[5\]" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 653 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|clk " "Info: Destination node timer:lap_timer\|clk" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 420 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { master_clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:lap_timer\|clk  " "Info: Automatically promoted node timer:lap_timer\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:clk_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 420 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "five_sec_trig:fst\|reset  " "Info: Automatically promoted node five_sec_trig:fst\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "five_sec_trig:fst\|reset " "Info: Destination node five_sec_trig:fst\|reset" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 554 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { five_sec_trig:fst|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:clk_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:milliseconds_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:seconds_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:seconds_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 554 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { five_sec_trig:fst|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|segm_out:segm_out_1\|Mux14~0  " "Info: Automatically promoted node LED:time_led\|segm_out:segm_out_1\|Mux14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 347 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_1_1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_1_2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 386 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_2_1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 384 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_2_2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/slava/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 388 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ls " "Warning: Node \"ls\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ls" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.371 ns register register " "Info: Estimated most critical path is register to register delay of 4.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:minutes_counter\|value\[1\] 1 REG LAB_X10_Y10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y10; Fanout = 6; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:minutes_counter|value[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.370 ns) 1.551 ns time_mux:tmx\|always0~2 2 COMB LAB_X8_Y10 2 " "Info: 2: + IC(1.181 ns) + CELL(0.370 ns) = 1.551 ns; Loc. = LAB_X8_Y10; Fanout = 2; COMB Node = 'time_mux:tmx\|always0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { timer:lap_timer|time_counter:minutes_counter|value[1] time_mux:tmx|always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.362 ns time_mux:tmx\|always0~3 3 COMB LAB_X8_Y10 21 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.362 ns; Loc. = LAB_X8_Y10; Fanout = 21; COMB Node = 'time_mux:tmx\|always0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { time_mux:tmx|always0~2 time_mux:tmx|always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.206 ns) 4.263 ns time_mux:tmx\|sec_out~3 4 COMB LAB_X10_Y8 1 " "Info: 4: + IC(1.695 ns) + CELL(0.206 ns) = 4.263 ns; Loc. = LAB_X10_Y8; Fanout = 1; COMB Node = 'time_mux:tmx\|sec_out~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { time_mux:tmx|always0~3 time_mux:tmx|sec_out~3 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 525 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.371 ns time_mux:tmx\|sec_out\[1\] 5 REG LAB_X10_Y8 13 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.371 ns; Loc. = LAB_X10_Y8; Fanout = 13; REG Node = 'time_mux:tmx\|sec_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { time_mux:tmx|sec_out~3 time_mux:tmx|sec_out[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 528 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.890 ns ( 20.36 % ) " "Info: Total cell delay = 0.890 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.481 ns ( 79.64 % ) " "Info: Total interconnect delay = 3.481 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.371 ns" { timer:lap_timer|time_counter:minutes_counter|value[1] time_mux:tmx|always0~2 time_mux:tmx|always0~3 time_mux:tmx|sec_out~3 time_mux:tmx|sec_out[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[0\] 0 " "Info: Pin \"segments\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[1\] 0 " "Info: Pin \"segments\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[2\] 0 " "Info: Pin \"segments\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[3\] 0 " "Info: Pin \"segments\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[4\] 0 " "Info: Pin \"segments\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[5\] 0 " "Info: Pin \"segments\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[6\] 0 " "Info: Pin \"segments\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[0\] 0 " "Info: Pin \"cathode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[1\] 0 " "Info: Pin \"cathode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[2\] 0 " "Info: Pin \"cathode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[3\] 0 " "Info: Pin \"cathode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[4\] 0 " "Info: Pin \"cathode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[5\] 0 " "Info: Pin \"cathode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 17:36:56 2019 " "Info: Processing ended: Tue Jun 11 17:36:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 17:36:59 2019 " "Info: Processing started: Tue Jun 11 17:36:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 17:37:01 2019 " "Info: Processing ended: Tue Jun 11 17:37:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 17:37:03 2019 " "Info: Processing started: Tue Jun 11 17:37:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[0\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[1\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[2\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[3\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[4\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[5\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "master_clk " "Info: Assuming node \"master_clk\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "laser_detector " "Info: Assuming node \"laser_detector\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "laser_detector" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LED:time_led\|segm_out:segm_out_1\|Mux14~0 " "Info: Detected gated clock \"LED:time_led\|segm_out:segm_out_1\|Mux14~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|segm_out:segm_out_1\|Mux14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 891 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "d_trig:start_trigger\|out " "Info: Detected ripple clock \"d_trig:start_trigger\|out\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 666 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_trig:start_trigger\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:seconds_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:seconds_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:seconds_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:lap_timer\|clk " "Info: Detected gated clock \"timer:lap_timer\|clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 420 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "five_sec_trig:fst\|reset " "Info: Detected ripple clock \"five_sec_trig:fst\|reset\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 554 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "five_sec_trig:fst\|reset" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:clk_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:clk_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:milliseconds_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 820 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|counter_6:counter\|count\[2\] " "Info: Detected ripple clock \"LED:time_led\|counter_6:counter\|count\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|counter_6:counter\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|delitel:delitel_led\|d_c\[5\] " "Info: Detected ripple clock \"LED:time_led\|delitel:delitel_led\|d_c\[5\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 653 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|delitel:delitel_led\|d_c\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|counter_6:counter\|count\[1\] " "Info: Detected ripple clock \"LED:time_led\|counter_6:counter\|count\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|counter_6:counter\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "master_clk register timer:lap_timer\|time_counter:minutes_counter\|value\[6\] register time_mux:tmx\|sec_out\[1\] 74.99 MHz 13.336 ns Internal " "Info: Clock \"master_clk\" has Internal fmax of 74.99 MHz between source register \"timer:lap_timer\|time_counter:minutes_counter\|value\[6\]\" and destination register \"time_mux:tmx\|sec_out\[1\]\" (period= 13.336 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.257 ns + Longest register register " "Info: + Longest register to register delay is 4.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:minutes_counter\|value\[6\] 1 REG LCFF_X10_Y10_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 5; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:minutes_counter|value[6] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.370 ns) 1.476 ns time_mux:tmx\|always0~0 2 COMB LCCOMB_X8_Y10_N14 2 " "Info: 2: + IC(1.106 ns) + CELL(0.370 ns) = 1.476 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'time_mux:tmx\|always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { timer:lap_timer|time_counter:minutes_counter|value[6] time_mux:tmx|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.589 ns) 2.445 ns time_mux:tmx\|always0~3 3 COMB LCCOMB_X8_Y10_N16 21 " "Info: 3: + IC(0.380 ns) + CELL(0.589 ns) = 2.445 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 21; COMB Node = 'time_mux:tmx\|always0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { time_mux:tmx|always0~0 time_mux:tmx|always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.206 ns) 4.149 ns time_mux:tmx\|sec_out~3 4 COMB LCCOMB_X10_Y8_N0 1 " "Info: 4: + IC(1.498 ns) + CELL(0.206 ns) = 4.149 ns; Loc. = LCCOMB_X10_Y8_N0; Fanout = 1; COMB Node = 'time_mux:tmx\|sec_out~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { time_mux:tmx|always0~3 time_mux:tmx|sec_out~3 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 525 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.257 ns time_mux:tmx\|sec_out\[1\] 5 REG LCFF_X10_Y8_N1 13 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.257 ns; Loc. = LCFF_X10_Y8_N1; Fanout = 13; REG Node = 'time_mux:tmx\|sec_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { time_mux:tmx|sec_out~3 time_mux:tmx|sec_out[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 528 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.273 ns ( 29.90 % ) " "Info: Total cell delay = 1.273 ns ( 29.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.984 ns ( 70.10 % ) " "Info: Total interconnect delay = 2.984 ns ( 70.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.257 ns" { timer:lap_timer|time_counter:minutes_counter|value[6] time_mux:tmx|always0~0 time_mux:tmx|always0~3 time_mux:tmx|sec_out~3 time_mux:tmx|sec_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.257 ns" { timer:lap_timer|time_counter:minutes_counter|value[6] {} time_mux:tmx|always0~0 {} time_mux:tmx|always0~3 {} time_mux:tmx|sec_out~3 {} time_mux:tmx|sec_out[1] {} } { 0.000ns 1.106ns 0.380ns 1.498ns 0.000ns } { 0.000ns 0.370ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.815 ns - Smallest " "Info: - Smallest clock skew is -8.815 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 2.734 ns + Shortest register " "Info: + Shortest clock path from clock \"master_clk\" to destination register is 2.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns master_clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'master_clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { master_clk master_clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 2.734 ns time_mux:tmx\|sec_out\[1\] 3 REG LCFF_X10_Y8_N1 13 " "Info: 3: + IC(0.825 ns) + CELL(0.666 ns) = 2.734 ns; Loc. = LCFF_X10_Y8_N1; Fanout = 13; REG Node = 'time_mux:tmx\|sec_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { master_clk~clkctrl time_mux:tmx|sec_out[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 528 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.59 % ) " "Info: Total cell delay = 1.766 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.968 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.968 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { master_clk master_clk~clkctrl time_mux:tmx|sec_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} time_mux:tmx|sec_out[1] {} } { 0.000ns 0.000ns 0.143ns 0.825ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 11.549 ns - Longest register " "Info: - Longest clock path from clock \"master_clk\" to source register is 11.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.366 ns) 2.962 ns timer:lap_timer\|clk 2 COMB LCCOMB_X8_Y10_N24 2 " "Info: 2: + IC(1.496 ns) + CELL(0.366 ns) = 2.962 ns; Loc. = LCCOMB_X8_Y10_N24; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { master_clk timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 420 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.970 ns) 5.316 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 3 REG LCFF_X4_Y12_N11 8 " "Info: 3: + IC(1.384 ns) + CELL(0.970 ns) = 5.316 ns; Loc. = LCFF_X4_Y12_N11; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.970 ns) 7.687 ns timer:lap_timer\|time_counter:milliseconds_counter\|out_clk 4 REG LCFF_X10_Y12_N31 8 " "Info: 4: + IC(1.401 ns) + CELL(0.970 ns) = 7.687 ns; Loc. = LCFF_X10_Y12_N31; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:milliseconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.970 ns) 9.792 ns timer:lap_timer\|time_counter:seconds_counter\|out_clk 5 REG LCFF_X9_Y9_N13 7 " "Info: 5: + IC(1.135 ns) + CELL(0.970 ns) = 9.792 ns; Loc. = LCFF_X9_Y9_N13; Fanout = 7; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.666 ns) 11.549 ns timer:lap_timer\|time_counter:minutes_counter\|value\[6\] 6 REG LCFF_X10_Y10_N29 5 " "Info: 6: + IC(1.091 ns) + CELL(0.666 ns) = 11.549 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 5; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[6] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.042 ns ( 43.66 % ) " "Info: Total cell delay = 5.042 ns ( 43.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.507 ns ( 56.34 % ) " "Info: Total interconnect delay = 6.507 ns ( 56.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.549 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.549 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[6] {} } { 0.000ns 0.000ns 1.496ns 1.384ns 1.401ns 1.135ns 1.091ns } { 0.000ns 1.100ns 0.366ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { master_clk master_clk~clkctrl time_mux:tmx|sec_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} time_mux:tmx|sec_out[1] {} } { 0.000ns 0.000ns 0.143ns 0.825ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.549 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.549 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[6] {} } { 0.000ns 0.000ns 1.496ns 1.384ns 1.401ns 1.135ns 1.091ns } { 0.000ns 1.100ns 0.366ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 473 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 528 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.257 ns" { timer:lap_timer|time_counter:minutes_counter|value[6] time_mux:tmx|always0~0 time_mux:tmx|always0~3 time_mux:tmx|sec_out~3 time_mux:tmx|sec_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.257 ns" { timer:lap_timer|time_counter:minutes_counter|value[6] {} time_mux:tmx|always0~0 {} time_mux:tmx|always0~3 {} time_mux:tmx|sec_out~3 {} time_mux:tmx|sec_out[1] {} } { 0.000ns 1.106ns 0.380ns 1.498ns 0.000ns } { 0.000ns 0.370ns 0.589ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { master_clk master_clk~clkctrl time_mux:tmx|sec_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { master_clk {} master_clk~combout {} master_clk~clkctrl {} time_mux:tmx|sec_out[1] {} } { 0.000ns 0.000ns 0.143ns 0.825ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.549 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.549 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[6] {} } { 0.000ns 0.000ns 1.496ns 1.384ns 1.401ns 1.135ns 1.091ns } { 0.000ns 1.100ns 0.366ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "laser_detector register timer:lap_timer\|time_counter:clk_counter\|value\[25\] register timer:lap_timer\|time_counter:clk_counter\|out_clk 172.65 MHz 5.792 ns Internal " "Info: Clock \"laser_detector\" has Internal fmax of 172.65 MHz between source register \"timer:lap_timer\|time_counter:clk_counter\|value\[25\]\" and destination register \"timer:lap_timer\|time_counter:clk_counter\|out_clk\" (period= 5.792 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.838 ns + Longest register register " "Info: + Longest register to register delay is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:clk_counter\|value\[25\] 1 REG LCFF_X3_Y11_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y11_N25; Fanout = 2; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|value[25] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.370 ns) 1.836 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~0 2 COMB LCCOMB_X4_Y12_N24 1 " "Info: 2: + IC(1.466 ns) + CELL(0.370 ns) = 1.836 ns; Loc. = LCCOMB_X4_Y12_N24; Fanout = 1; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { timer:lap_timer|time_counter:clk_counter|value[25] timer:lap_timer|time_counter:clk_counter|Equal0~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.614 ns) 2.843 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~4 3 COMB LCCOMB_X4_Y12_N4 11 " "Info: 3: + IC(0.393 ns) + CELL(0.614 ns) = 2.843 ns; Loc. = LCCOMB_X4_Y12_N4; Fanout = 11; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~0 timer:lap_timer|time_counter:clk_counter|Equal0~4 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 3.730 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~8 4 COMB LCCOMB_X4_Y12_N10 1 " "Info: 4: + IC(0.681 ns) + CELL(0.206 ns) = 3.730 ns; Loc. = LCCOMB_X4_Y12_N10; Fanout = 1; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|Equal0~8 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.838 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 5 REG LCFF_X4_Y12_N11 8 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.838 ns; Loc. = LCFF_X4_Y12_N11; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~8 timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 33.82 % ) " "Info: Total cell delay = 1.298 ns ( 33.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.540 ns ( 66.18 % ) " "Info: Total interconnect delay = 2.540 ns ( 66.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { timer:lap_timer|time_counter:clk_counter|value[25] timer:lap_timer|time_counter:clk_counter|Equal0~0 timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|Equal0~8 timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { timer:lap_timer|time_counter:clk_counter|value[25] {} timer:lap_timer|time_counter:clk_counter|Equal0~0 {} timer:lap_timer|time_counter:clk_counter|Equal0~4 {} timer:lap_timer|time_counter:clk_counter|Equal0~8 {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 1.466ns 0.393ns 0.681ns 0.000ns } { 0.000ns 0.370ns 0.614ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.690 ns - Smallest " "Info: - Smallest clock skew is -1.690 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector destination 7.754 ns + Shortest register " "Info: + Shortest clock path from clock \"laser_detector\" to destination register is 7.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.970 ns) 3.257 ns d_trig:start_trigger\|out 2 REG LCFF_X1_Y4_N11 1 " "Info: 2: + IC(1.342 ns) + CELL(0.970 ns) = 3.257 ns; Loc. = LCFF_X1_Y4_N11; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 666 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.206 ns) 5.704 ns timer:lap_timer\|clk 3 COMB LCCOMB_X8_Y10_N24 2 " "Info: 3: + IC(2.241 ns) + CELL(0.206 ns) = 5.704 ns; Loc. = LCCOMB_X8_Y10_N24; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 420 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.666 ns) 7.754 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 4 REG LCFF_X4_Y12_N11 8 " "Info: 4: + IC(1.384 ns) + CELL(0.666 ns) = 7.754 ns; Loc. = LCFF_X4_Y12_N11; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.787 ns ( 35.94 % ) " "Info: Total cell delay = 2.787 ns ( 35.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.967 ns ( 64.06 % ) " "Info: Total interconnect delay = 4.967 ns ( 64.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.754 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.754 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 0.000ns 1.342ns 2.241ns 1.384ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector source 9.444 ns - Longest register " "Info: - Longest clock path from clock \"laser_detector\" to source register is 9.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.970 ns) 3.257 ns d_trig:start_trigger\|out 2 REG LCFF_X1_Y4_N11 1 " "Info: 2: + IC(1.342 ns) + CELL(0.970 ns) = 3.257 ns; Loc. = LCFF_X1_Y4_N11; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 666 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.206 ns) 5.704 ns timer:lap_timer\|clk 3 COMB LCCOMB_X8_Y10_N24 2 " "Info: 3: + IC(2.241 ns) + CELL(0.206 ns) = 5.704 ns; Loc. = LCCOMB_X8_Y10_N24; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 420 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(0.000 ns) 7.938 ns timer:lap_timer\|clk~clkctrl 4 COMB CLKCTRL_G3 26 " "Info: 4: + IC(2.234 ns) + CELL(0.000 ns) = 7.938 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'timer:lap_timer\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { timer:lap_timer|clk timer:lap_timer|clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 420 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 9.444 ns timer:lap_timer\|time_counter:clk_counter\|value\[25\] 5 REG LCFF_X3_Y11_N25 2 " "Info: 5: + IC(0.840 ns) + CELL(0.666 ns) = 9.444 ns; Loc. = LCFF_X3_Y11_N25; Fanout = 2; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[25] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.787 ns ( 29.51 % ) " "Info: Total cell delay = 2.787 ns ( 29.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.657 ns ( 70.49 % ) " "Info: Total interconnect delay = 6.657 ns ( 70.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.444 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.444 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[25] {} } { 0.000ns 0.000ns 1.342ns 2.241ns 2.234ns 0.840ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.754 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.754 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 0.000ns 1.342ns 2.241ns 1.384ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.444 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.444 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[25] {} } { 0.000ns 0.000ns 1.342ns 2.241ns 2.234ns 0.840ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 473 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 464 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { timer:lap_timer|time_counter:clk_counter|value[25] timer:lap_timer|time_counter:clk_counter|Equal0~0 timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|Equal0~8 timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { timer:lap_timer|time_counter:clk_counter|value[25] {} timer:lap_timer|time_counter:clk_counter|Equal0~0 {} timer:lap_timer|time_counter:clk_counter|Equal0~4 {} timer:lap_timer|time_counter:clk_counter|Equal0~8 {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 1.466ns 0.393ns 0.681ns 0.000ns } { 0.000ns 0.370ns 0.614ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.754 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.754 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} } { 0.000ns 0.000ns 1.342ns 2.241ns 1.384ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.444 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.444 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[25] {} } { 0.000ns 0.000ns 1.342ns 2.241ns 2.234ns 0.840ns } { 0.000ns 0.945ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "master_clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"master_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LED:time_led\|counter_6:counter\|count\[0\] LED:time_led\|segm_out:segm_out_1\|cathode\[4\] master_clk 3.892 ns " "Info: Found hold time violation between source  pin or register \"LED:time_led\|counter_6:counter\|count\[0\]\" and destination pin or register \"LED:time_led\|segm_out:segm_out_1\|cathode\[4\]\" for clock \"master_clk\" (Hold time is 3.892 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.866 ns + Largest " "Info: + Largest clock skew is 5.866 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 11.487 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to destination register is 11.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.970 ns) 3.511 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X8_Y10_N9 28 " "Info: 2: + IC(1.441 ns) + CELL(0.970 ns) = 3.511 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 653 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.970 ns) 5.925 ns LED:time_led\|counter_6:counter\|count\[2\] 3 REG LCFF_X6_Y11_N19 16 " "Info: 3: + IC(1.444 ns) + CELL(0.970 ns) = 5.925 ns; Loc. = LCFF_X6_Y11_N19; Fanout = 16; REG Node = 'LED:time_led\|counter_6:counter\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.589 ns) 7.293 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0 4 COMB LCCOMB_X6_Y11_N30 1 " "Info: 4: + IC(0.779 ns) + CELL(0.589 ns) = 7.293 ns; Loc. = LCCOMB_X6_Y11_N30; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.626 ns) + CELL(0.000 ns) 9.919 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl 5 COMB CLKCTRL_G5 13 " "Info: 5: + IC(2.626 ns) + CELL(0.000 ns) = 9.919 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.206 ns) 11.487 ns LED:time_led\|segm_out:segm_out_1\|cathode\[4\] 6 REG LCCOMB_X6_Y11_N10 1 " "Info: 6: + IC(1.362 ns) + CELL(0.206 ns) = 11.487 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|cathode\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[4] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.835 ns ( 33.39 % ) " "Info: Total cell delay = 3.835 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.652 ns ( 66.61 % ) " "Info: Total interconnect delay = 7.652 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.487 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.487 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|cathode[4] {} } { 0.000ns 0.000ns 1.441ns 1.444ns 0.779ns 2.626ns 1.362ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.589ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 5.621 ns - Shortest register " "Info: - Shortest clock path from clock \"master_clk\" to source register is 5.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.970 ns) 3.511 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X8_Y10_N9 28 " "Info: 2: + IC(1.441 ns) + CELL(0.970 ns) = 3.511 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 653 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.666 ns) 5.621 ns LED:time_led\|counter_6:counter\|count\[0\] 3 REG LCFF_X6_Y11_N3 18 " "Info: 3: + IC(1.444 ns) + CELL(0.666 ns) = 5.621 ns; Loc. = LCFF_X6_Y11_N3; Fanout = 18; REG Node = 'LED:time_led\|counter_6:counter\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[0] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 48.67 % ) " "Info: Total cell delay = 2.736 ns ( 48.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.885 ns ( 51.33 % ) " "Info: Total interconnect delay = 2.885 ns ( 51.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.621 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[0] {} } { 0.000ns 0.000ns 1.441ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.487 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.487 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|cathode[4] {} } { 0.000ns 0.000ns 1.441ns 1.444ns 0.779ns 2.626ns 1.362ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.589ns 0.000ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.621 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[0] {} } { 0.000ns 0.000ns 1.441ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.670 ns - Shortest register register " "Info: - Shortest register to register delay is 1.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED:time_led\|counter_6:counter\|count\[0\] 1 REG LCFF_X6_Y11_N3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y11_N3; Fanout = 18; REG Node = 'LED:time_led\|counter_6:counter\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|counter_6:counter|count[0] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.202 ns) 0.722 ns LED:time_led\|segm_out:segm_out_1\|Mux4~0 2 COMB LCCOMB_X6_Y11_N0 1 " "Info: 2: + IC(0.520 ns) + CELL(0.202 ns) = 0.722 ns; Loc. = LCCOMB_X6_Y11_N0; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { LED:time_led|counter_6:counter|count[0] LED:time_led|segm_out:segm_out_1|Mux4~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 783 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.589 ns) 1.670 ns LED:time_led\|segm_out:segm_out_1\|cathode\[4\] 3 REG LCCOMB_X6_Y11_N10 1 " "Info: 3: + IC(0.359 ns) + CELL(0.589 ns) = 1.670 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|cathode\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { LED:time_led|segm_out:segm_out_1|Mux4~0 LED:time_led|segm_out:segm_out_1|cathode[4] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.791 ns ( 47.37 % ) " "Info: Total cell delay = 0.791 ns ( 47.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 52.63 % ) " "Info: Total interconnect delay = 0.879 ns ( 52.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { LED:time_led|counter_6:counter|count[0] LED:time_led|segm_out:segm_out_1|Mux4~0 LED:time_led|segm_out:segm_out_1|cathode[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.670 ns" { LED:time_led|counter_6:counter|count[0] {} LED:time_led|segm_out:segm_out_1|Mux4~0 {} LED:time_led|segm_out:segm_out_1|cathode[4] {} } { 0.000ns 0.520ns 0.359ns } { 0.000ns 0.202ns 0.589ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.487 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.487 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|cathode[4] {} } { 0.000ns 0.000ns 1.441ns 1.444ns 0.779ns 2.626ns 1.362ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.589ns 0.000ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.621 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[0] {} } { 0.000ns 0.000ns 1.441ns 1.444ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { LED:time_led|counter_6:counter|count[0] LED:time_led|segm_out:segm_out_1|Mux4~0 LED:time_led|segm_out:segm_out_1|cathode[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.670 ns" { LED:time_led|counter_6:counter|count[0] {} LED:time_led|segm_out:segm_out_1|Mux4~0 {} LED:time_led|segm_out:segm_out_1|cathode[4] {} } { 0.000ns 0.520ns 0.359ns } { 0.000ns 0.202ns 0.589ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "five_sec_trig:fst\|reset laser_detector master_clk 4.986 ns register " "Info: tsu for register \"five_sec_trig:fst\|reset\" (data pin = \"laser_detector\", clock pin = \"master_clk\") is 4.986 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.233 ns + Longest pin register " "Info: + Longest pin to register delay is 8.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.675 ns) + CELL(0.505 ns) 8.125 ns five_sec_trig:fst\|always0~2 2 COMB LCCOMB_X8_Y10_N12 1 " "Info: 2: + IC(6.675 ns) + CELL(0.505 ns) = 8.125 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 1; COMB Node = 'five_sec_trig:fst\|always0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.180 ns" { laser_detector five_sec_trig:fst|always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.233 ns five_sec_trig:fst\|reset 3 REG LCFF_X8_Y10_N13 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.233 ns; Loc. = LCFF_X8_Y10_N13; Fanout = 5; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { five_sec_trig:fst|always0~2 five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 554 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 18.92 % ) " "Info: Total cell delay = 1.558 ns ( 18.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.675 ns ( 81.08 % ) " "Info: Total interconnect delay = 6.675 ns ( 81.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.233 ns" { laser_detector five_sec_trig:fst|always0~2 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.233 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~2 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 6.675ns 0.000ns } { 0.000ns 0.945ns 0.505ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 554 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 3.207 ns - Shortest register " "Info: - Shortest clock path from clock \"master_clk\" to destination register is 3.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 3.207 ns five_sec_trig:fst\|reset 2 REG LCFF_X8_Y10_N13 5 " "Info: 2: + IC(1.441 ns) + CELL(0.666 ns) = 3.207 ns; Loc. = LCFF_X8_Y10_N13; Fanout = 5; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 554 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 55.07 % ) " "Info: Total cell delay = 1.766 ns ( 55.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 44.93 % ) " "Info: Total interconnect delay = 1.441 ns ( 44.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.207 ns" { master_clk {} master_clk~combout {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.233 ns" { laser_detector five_sec_trig:fst|always0~2 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.233 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~2 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 6.675ns 0.000ns } { 0.000ns 0.945ns 0.505ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.207 ns" { master_clk {} master_clk~combout {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "master_clk cathode\[4\] LED:time_led\|segm_out:segm_out_1\|cathode\[4\] 17.012 ns register " "Info: tco from clock \"master_clk\" to destination pin \"cathode\[4\]\" through register \"LED:time_led\|segm_out:segm_out_1\|cathode\[4\]\" is 17.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 11.487 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to source register is 11.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.970 ns) 3.511 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X8_Y10_N9 28 " "Info: 2: + IC(1.441 ns) + CELL(0.970 ns) = 3.511 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 653 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.970 ns) 5.925 ns LED:time_led\|counter_6:counter\|count\[2\] 3 REG LCFF_X6_Y11_N19 16 " "Info: 3: + IC(1.444 ns) + CELL(0.970 ns) = 5.925 ns; Loc. = LCFF_X6_Y11_N19; Fanout = 16; REG Node = 'LED:time_led\|counter_6:counter\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.589 ns) 7.293 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0 4 COMB LCCOMB_X6_Y11_N30 1 " "Info: 4: + IC(0.779 ns) + CELL(0.589 ns) = 7.293 ns; Loc. = LCCOMB_X6_Y11_N30; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.626 ns) + CELL(0.000 ns) 9.919 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl 5 COMB CLKCTRL_G5 13 " "Info: 5: + IC(2.626 ns) + CELL(0.000 ns) = 9.919 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.206 ns) 11.487 ns LED:time_led\|segm_out:segm_out_1\|cathode\[4\] 6 REG LCCOMB_X6_Y11_N10 1 " "Info: 6: + IC(1.362 ns) + CELL(0.206 ns) = 11.487 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|cathode\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[4] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.835 ns ( 33.39 % ) " "Info: Total cell delay = 3.835 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.652 ns ( 66.61 % ) " "Info: Total interconnect delay = 7.652 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.487 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.487 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|cathode[4] {} } { 0.000ns 0.000ns 1.441ns 1.444ns 0.779ns 2.626ns 1.362ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.589ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.525 ns + Longest register pin " "Info: + Longest register to pin delay is 5.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED:time_led\|segm_out:segm_out_1\|cathode\[4\] 1 REG LCCOMB_X6_Y11_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|cathode\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|segm_out:segm_out_1|cathode[4] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 773 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(2.796 ns) 5.525 ns cathode\[4\] 2 PIN PIN_115 0 " "Info: 2: + IC(2.729 ns) + CELL(2.796 ns) = 5.525 ns; Loc. = PIN_115; Fanout = 0; PIN Node = 'cathode\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.525 ns" { LED:time_led|segm_out:segm_out_1|cathode[4] cathode[4] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.796 ns ( 50.61 % ) " "Info: Total cell delay = 2.796 ns ( 50.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.729 ns ( 49.39 % ) " "Info: Total interconnect delay = 2.729 ns ( 49.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.525 ns" { LED:time_led|segm_out:segm_out_1|cathode[4] cathode[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.525 ns" { LED:time_led|segm_out:segm_out_1|cathode[4] {} cathode[4] {} } { 0.000ns 2.729ns } { 0.000ns 2.796ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.487 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.487 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|cathode[4] {} } { 0.000ns 0.000ns 1.441ns 1.444ns 0.779ns 2.626ns 1.362ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.589ns 0.000ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.525 ns" { LED:time_led|segm_out:segm_out_1|cathode[4] cathode[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.525 ns" { LED:time_led|segm_out:segm_out_1|cathode[4] {} cathode[4] {} } { 0.000ns 2.729ns } { 0.000ns 2.796ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "five_sec_trig:fst\|reset laser_detector master_clk -4.720 ns register " "Info: th for register \"five_sec_trig:fst\|reset\" (data pin = \"laser_detector\", clock pin = \"master_clk\") is -4.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 3.207 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to destination register is 3.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.666 ns) 3.207 ns five_sec_trig:fst\|reset 2 REG LCFF_X8_Y10_N13 5 " "Info: 2: + IC(1.441 ns) + CELL(0.666 ns) = 3.207 ns; Loc. = LCFF_X8_Y10_N13; Fanout = 5; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 554 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 55.07 % ) " "Info: Total cell delay = 1.766 ns ( 55.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 44.93 % ) " "Info: Total interconnect delay = 1.441 ns ( 44.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.207 ns" { master_clk {} master_clk~combout {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 554 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.233 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.675 ns) + CELL(0.505 ns) 8.125 ns five_sec_trig:fst\|always0~2 2 COMB LCCOMB_X8_Y10_N12 1 " "Info: 2: + IC(6.675 ns) + CELL(0.505 ns) = 8.125 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 1; COMB Node = 'five_sec_trig:fst\|always0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.180 ns" { laser_detector five_sec_trig:fst|always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.233 ns five_sec_trig:fst\|reset 3 REG LCFF_X8_Y10_N13 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.233 ns; Loc. = LCFF_X8_Y10_N13; Fanout = 5; REG Node = 'five_sec_trig:fst\|reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { five_sec_trig:fst|always0~2 five_sec_trig:fst|reset } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "E:/slava/laser_lap_timer/Final_gen_2.v" 554 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 18.92 % ) " "Info: Total cell delay = 1.558 ns ( 18.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.675 ns ( 81.08 % ) " "Info: Total interconnect delay = 6.675 ns ( 81.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.233 ns" { laser_detector five_sec_trig:fst|always0~2 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.233 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~2 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 6.675ns 0.000ns } { 0.000ns 0.945ns 0.505ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { master_clk five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.207 ns" { master_clk {} master_clk~combout {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.233 ns" { laser_detector five_sec_trig:fst|always0~2 five_sec_trig:fst|reset } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.233 ns" { laser_detector {} laser_detector~combout {} five_sec_trig:fst|always0~2 {} five_sec_trig:fst|reset {} } { 0.000ns 0.000ns 6.675ns 0.000ns } { 0.000ns 0.945ns 0.505ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 59 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "152 " "Info: Peak virtual memory: 152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 17:37:05 2019 " "Info: Processing ended: Tue Jun 11 17:37:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 216 s " "Info: Quartus II Full Compilation was successful. 0 errors, 216 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 17:37:13 2019 " "Info: Processing started: Tue Jun 11 17:37:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Final_gen_2 -c Final_gen_2 --netlist_type=sgate " "Info: Command: quartus_rpp Final_gen_2 -c Final_gen_2 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 17:37:14 2019 " "Info: Processing ended: Tue Jun 11 17:37:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
