# Dadda-multiplier-with-Carry-Save-Adder
 Implemented a 4-bit Dadda multiplier in Verilog using CSA for faster par- tial product reduction ◦ Achieved 29% faster speed, 43% lower power, and 36% area savings vs CSLA ◦ Verified via simulation (Vivado) and synthesis (Cadence Genus, 28nm)
