Total Cycles: 14
Pipeline Stages per Cycle:
Cycle 1: 
Cycle 2: lw $2, 8($0) (IF)
Cycle 3: lw $2, 8($0) (ID), lw $3, 16($0) (IF)
Cycle 4: lw $2, 8($0) (EX), lw $3, 16($0) (ID), beq $2, $3, 1 (IF)
Cycle 5: lw $2, 8($0) (MEM), lw $3, 16($0) (EX), beq $2, $3, 1 (ID), add $4, $2, $3 (IF)
Cycle 6: lw $2, 8($0) (WB), lw $3, 16($0) (MEM), beq $2, $3, 1 (EX), add $4, $2, $3 (ID), sw $4, 24($0) (IF)
Cycle 7: lw $3, 16($0) (MEM), beq $2, $3, 1 (EX), add $4, $2, $3 (ID), sw $4, 24($0) (IF)
Cycle 8: lw $3, 16($0) (WB), beq $2, $3, 1 (MEM), add $4, $2, $3 (EX), sw $4, 24($0) (ID)
Cycle 9: beq $2, $3, 1 (MEM), add $4, $2, $3 (EX), sw $4, 24($0) (ID)
Cycle 10: beq $2, $3, 1 (WB), add $4, $2, $3 (MEM), sw $4, 24($0) (EX)
Cycle 11: add $4, $2, $3 (MEM), sw $4, 24($0) (EX)
Cycle 12: add $4, $2, $3 (WB), sw $4, 24($0) (MEM)
Cycle 13: sw $4, 24($0) (MEM)
Cycle 14: sw $4, 24($0) (WB)
Registers: [0, 0, 5, 10, 15, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Memory: [0, 0, 0, 0, 0, 0, 0, 0, 5, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 15, 0, 0, 0, 0, 0, 0, 0]
