-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Mon May  6 14:35:00 2024
-- Host        : Vulcan running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_d92b_csc_0_sim_netlist.vhdl
-- Design      : bd_d92b_csc_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_Block_entry3_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c12_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_InVideoFormat_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_RowStart_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_height_c14_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ROffset_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_RowEnd_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K33_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K33_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_OutVideoFormat_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ROffset_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_BOffset_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClampMin_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_width_c12_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_BOffset_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K22_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K22_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K23_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K23_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K31_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K31_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K32_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K32_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K21_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K21_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K13_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K13_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K12_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K12_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K11_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K11_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_GOffset_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ColStart_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_GOffset_2_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClipMax_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ColEnd_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClampMin_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClipMax_2_channel : out STD_LOGIC;
    push : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    push_2 : out STD_LOGIC;
    push_3 : out STD_LOGIC;
    push_4 : out STD_LOGIC;
    push_5 : out STD_LOGIC;
    push_6 : out STD_LOGIC;
    push_7 : out STD_LOGIC;
    push_8 : out STD_LOGIC;
    push_9 : out STD_LOGIC;
    push_10 : out STD_LOGIC;
    push_11 : out STD_LOGIC;
    push_12 : out STD_LOGIC;
    push_13 : out STD_LOGIC;
    push_14 : out STD_LOGIC;
    push_15 : out STD_LOGIC;
    push_16 : out STD_LOGIC;
    push_17 : out STD_LOGIC;
    push_18 : out STD_LOGIC;
    push_19 : out STD_LOGIC;
    push_20 : out STD_LOGIC;
    push_21 : out STD_LOGIC;
    push_22 : out STD_LOGIC;
    push_23 : out STD_LOGIC;
    push_24 : out STD_LOGIC;
    push_25 : out STD_LOGIC;
    push_26 : out STD_LOGIC;
    push_27 : out STD_LOGIC;
    push_28 : out STD_LOGIC;
    push_29 : out STD_LOGIC;
    push_30 : out STD_LOGIC;
    push_31 : out STD_LOGIC;
    push_32 : out STD_LOGIC;
    push_33 : out STD_LOGIC;
    push_34 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_done_reg_reg_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_done_reg_reg_2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_done_reg_reg_3 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_done_reg_reg_4 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_done_reg_reg_5 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_done_reg_reg_6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_7 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_8 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_12 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_13 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_14 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_15 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_done_reg_reg_16 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_done_reg_reg_17 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_done_reg_reg_18 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_done_reg_reg_19 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_done_reg_reg_20 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_21 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_22 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_23 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_24 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_25 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_26 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_27 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_28 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_29 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_30 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_31 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_32 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_33 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_reg_reg_34 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    HwReg_GOffset_channel_full_n : in STD_LOGIC;
    HwReg_ColEnd_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColEnd_channel : in STD_LOGIC;
    HwReg_ClipMax_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    HwReg_K12_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    HwReg_K12_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_2_channel : in STD_LOGIC;
    HwReg_K21_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    HwReg_K21_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_2_channel : in STD_LOGIC;
    HwReg_K31_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    HwReg_K31_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_2_channel : in STD_LOGIC;
    HwReg_K22_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    HwReg_K22_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_2_channel : in STD_LOGIC;
    HwReg_ClampMin_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel : in STD_LOGIC;
    HwReg_BOffset_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    HwReg_K33_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    HwReg_K33_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowStart_channel_reg : in STD_LOGIC;
    HwReg_RowStart_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowStart_channel : in STD_LOGIC;
    HwReg_height_c14_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c14_channel : in STD_LOGIC;
    HwReg_ROffset_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    HwReg_RowEnd_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowEnd_channel : in STD_LOGIC;
    HwReg_OutVideoFormat_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    HwReg_ROffset_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel_reg : in STD_LOGIC;
    HwReg_width_c12_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c12_channel_reg : in STD_LOGIC;
    HwReg_BOffset_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel : in STD_LOGIC;
    HwReg_K23_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_2_channel : in STD_LOGIC;
    HwReg_K23_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_2_channel_reg : in STD_LOGIC;
    HwReg_K32_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_2_channel : in STD_LOGIC;
    HwReg_K32_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    HwReg_K13_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_2_channel : in STD_LOGIC;
    HwReg_K13_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_2_channel_reg : in STD_LOGIC;
    HwReg_K11_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_2_channel : in STD_LOGIC;
    HwReg_K11_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    HwReg_ColStart_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColStart_channel : in STD_LOGIC;
    HwReg_GOffset_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel : in STD_LOGIC;
    HwReg_ClampMin_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    HwReg_ClipMax_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_return_34_preg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_return_33_preg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_return_32_preg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_return_31_preg_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_return_30_preg_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_return_29_preg_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_return_28_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_27_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_26_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_25_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_24_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_23_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_22_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_21_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_20_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_19_preg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_return_18_preg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_return_17_preg_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_return_16_preg_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_return_15_preg_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_return_14_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_13_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_12_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_11_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_10_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_9_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_8_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_7_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_6_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_5_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_4_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_3_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_2_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_1_preg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    \ap_return_0_preg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    Block_entry3_proc_U0_ap_ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_Block_entry3_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_Block_entry3_proc is
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_10_n_5 : STD_LOGIC;
  signal ap_done_reg_i_11_n_5 : STD_LOGIC;
  signal ap_done_reg_i_12_n_5 : STD_LOGIC;
  signal ap_done_reg_i_13_n_5 : STD_LOGIC;
  signal ap_done_reg_i_14_n_5 : STD_LOGIC;
  signal ap_done_reg_i_15_n_5 : STD_LOGIC;
  signal ap_done_reg_i_16_n_5 : STD_LOGIC;
  signal ap_done_reg_i_17_n_5 : STD_LOGIC;
  signal ap_done_reg_i_18_n_5 : STD_LOGIC;
  signal ap_done_reg_i_19_n_5 : STD_LOGIC;
  signal ap_done_reg_i_1_n_5 : STD_LOGIC;
  signal ap_done_reg_i_20_n_5 : STD_LOGIC;
  signal ap_done_reg_i_21_n_5 : STD_LOGIC;
  signal ap_done_reg_i_3_n_5 : STD_LOGIC;
  signal ap_done_reg_i_4_n_5 : STD_LOGIC;
  signal ap_done_reg_i_5_n_5 : STD_LOGIC;
  signal ap_done_reg_i_6_n_5 : STD_LOGIC;
  signal ap_done_reg_i_7_n_5 : STD_LOGIC;
  signal ap_done_reg_i_8_n_5 : STD_LOGIC;
  signal ap_done_reg_i_9_n_5 : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC;
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_10_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_11_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_12_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_13_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_14_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_15_preg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_return_16_preg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_return_17_preg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_return_18_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_return_19_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_20_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_21_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_22_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_23_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_24_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_25_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_26_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_27_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_28_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_29_preg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_return_2_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_30_preg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_return_31_preg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_return_32_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_return_33_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_return_34_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_return_35_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_return_3_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_4_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_5_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_6_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_7_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_8_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_9_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_sync_channel_write_hwreg_invideoformat_channel\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__10\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__11\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__12\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__13\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__14\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__15\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__16\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__17\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__18\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__19\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__20\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__21\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__22\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__23\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__24\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__25\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__26\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__27\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__28\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__29\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__30\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__5\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__6\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__8\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__9\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][11]_srl3_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of ap_done_reg_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_BOffset_2_channel_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_BOffset_channel_i_1 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_ClampMin_channel_i_1 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_ClipMax_2_channel_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_ClipMax_channel_i_1 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_ColEnd_channel_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_ColStart_channel_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_GOffset_2_channel_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_GOffset_channel_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K11_2_channel_i_1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K11_channel_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K12_2_channel_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K12_channel_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K13_2_channel_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K13_channel_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K21_2_channel_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K21_channel_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K22_2_channel_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K22_channel_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K23_2_channel_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K23_channel_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K31_2_channel_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K31_channel_i_1 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K32_2_channel_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K32_channel_i_1 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K33_2_channel_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_K33_channel_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_ROffset_2_channel_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_ROffset_channel_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_RowEnd_channel_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_RowStart_channel_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_height_c14_channel_i_2 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_HwReg_width_c12_channel_i_1 : label is "soft_lutpair78";
begin
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0 <= \^ap_done_reg_reg_0\;
  ap_sync_channel_write_HwReg_InVideoFormat_channel <= \^ap_sync_channel_write_hwreg_invideoformat_channel\;
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(0),
      I3 => ap_return_35_preg(0),
      O => D(0)
    );
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(0),
      I3 => ap_return_34_preg(0),
      O => ap_done_reg_reg_1(0)
    );
\SRL_SIG[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_0_preg_reg[7]_0\(0),
      I3 => ap_return_0_preg(0),
      O => ap_done_reg_reg_34(0)
    );
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(10),
      I3 => ap_return_35_preg(10),
      O => D(10)
    );
\SRL_SIG[0][10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(10),
      I3 => ap_return_34_preg(10),
      O => ap_done_reg_reg_1(10)
    );
\SRL_SIG[0][11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_height_c14_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_height_c14_channel,
      O => push_33
    );
\SRL_SIG[0][11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_width_c12_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_width_c12_channel_reg,
      O => push_34
    );
\SRL_SIG[0][11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(11),
      I3 => ap_return_35_preg(11),
      O => D(11)
    );
\SRL_SIG[0][11]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(11),
      I3 => ap_return_34_preg(11),
      O => ap_done_reg_reg_1(11)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(1),
      I3 => ap_return_35_preg(1),
      O => D(1)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(1),
      I3 => ap_return_34_preg(1),
      O => ap_done_reg_reg_1(1)
    );
\SRL_SIG[0][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_0_preg_reg[7]_0\(1),
      I3 => ap_return_0_preg(1),
      O => ap_done_reg_reg_34(1)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(2),
      I3 => ap_return_35_preg(2),
      O => D(2)
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(2),
      I3 => ap_return_34_preg(2),
      O => ap_done_reg_reg_1(2)
    );
\SRL_SIG[0][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_0_preg_reg[7]_0\(2),
      I3 => ap_return_0_preg(2),
      O => ap_done_reg_reg_34(2)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(3),
      I3 => ap_return_35_preg(3),
      O => D(3)
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(3),
      I3 => ap_return_34_preg(3),
      O => ap_done_reg_reg_1(3)
    );
\SRL_SIG[0][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_0_preg_reg[7]_0\(3),
      I3 => ap_return_0_preg(3),
      O => ap_done_reg_reg_34(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(4),
      I3 => ap_return_35_preg(4),
      O => D(4)
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(4),
      I3 => ap_return_34_preg(4),
      O => ap_done_reg_reg_1(4)
    );
\SRL_SIG[0][4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_0_preg_reg[7]_0\(4),
      I3 => ap_return_0_preg(4),
      O => ap_done_reg_reg_34(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(5),
      I3 => ap_return_35_preg(5),
      O => D(5)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(5),
      I3 => ap_return_34_preg(5),
      O => ap_done_reg_reg_1(5)
    );
\SRL_SIG[0][5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Block_entry3_proc_U0_ap_start,
      I2 => \ap_return_0_preg_reg[7]_0\(5),
      I3 => ap_return_0_preg(5),
      O => ap_done_reg_reg_34(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(6),
      I3 => ap_return_35_preg(6),
      O => D(6)
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(6),
      I3 => ap_return_34_preg(6),
      O => ap_done_reg_reg_1(6)
    );
\SRL_SIG[0][6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Block_entry3_proc_U0_ap_start,
      I2 => \ap_return_0_preg_reg[7]_0\(6),
      I3 => ap_return_0_preg(6),
      O => ap_done_reg_reg_34(6)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_InVideoFormat_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      O => push_32
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(7),
      I3 => ap_return_35_preg(7),
      O => D(7)
    );
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(7),
      I3 => ap_return_34_preg(7),
      O => ap_done_reg_reg_1(7)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Block_entry3_proc_U0_ap_start,
      I2 => \ap_return_0_preg_reg[7]_0\(7),
      I3 => ap_return_0_preg(7),
      O => ap_done_reg_reg_34(7)
    );
\SRL_SIG[0][8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(8),
      I3 => ap_return_35_preg(8),
      O => D(8)
    );
\SRL_SIG[0][8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(8),
      I3 => ap_return_34_preg(8),
      O => ap_done_reg_reg_1(8)
    );
\SRL_SIG[0][9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => Q(9),
      I3 => ap_return_35_preg(9),
      O => D(9)
    );
\SRL_SIG[0][9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_34_preg_reg[11]_0\(9),
      I3 => ap_return_34_preg(9),
      O => ap_done_reg_reg_1(9)
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_ClipMax_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      O => push
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_ClampMin_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      O => push_0
    );
\SRL_SIG_reg[2][0]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_BOffset_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      O => push_1
    );
\SRL_SIG_reg[2][0]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K13_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      O => push_10
    );
\SRL_SIG_reg[2][0]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_K12_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      O => push_11
    );
\SRL_SIG_reg[2][0]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_K11_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      O => push_12
    );
\SRL_SIG_reg[2][0]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_ClipMax_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      O => push_13
    );
\SRL_SIG_reg[2][0]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_ClampMin_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      O => push_14
    );
\SRL_SIG_reg[2][0]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_BOffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      O => push_15
    );
\SRL_SIG_reg[2][0]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_GOffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      O => push_16
    );
\SRL_SIG_reg[2][0]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_ROffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      O => push_17
    );
\SRL_SIG_reg[2][0]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_K33_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      O => push_18
    );
\SRL_SIG_reg[2][0]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K32_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      O => push_19
    );
\SRL_SIG_reg[2][0]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_GOffset_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      O => push_2
    );
\SRL_SIG_reg[2][0]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K31_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      O => push_20
    );
\SRL_SIG_reg[2][0]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_K23_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      O => push_21
    );
\SRL_SIG_reg[2][0]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_K22_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      O => push_22
    );
\SRL_SIG_reg[2][0]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K21_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      O => push_23
    );
\SRL_SIG_reg[2][0]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_K13_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      O => push_24
    );
\SRL_SIG_reg[2][0]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_K12_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      O => push_25
    );
\SRL_SIG_reg[2][0]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_K11_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      O => push_26
    );
\SRL_SIG_reg[2][0]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_RowEnd_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      O => push_27
    );
\SRL_SIG_reg[2][0]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_RowStart_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      O => push_28
    );
\SRL_SIG_reg[2][0]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_ColEnd_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      O => push_29
    );
\SRL_SIG_reg[2][0]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_ROffset_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      O => push_3
    );
\SRL_SIG_reg[2][0]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_ColStart_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      O => push_30
    );
\SRL_SIG_reg[2][0]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_K33_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      O => push_4
    );
\SRL_SIG_reg[2][0]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K32_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      O => push_5
    );
\SRL_SIG_reg[2][0]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K31_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      O => push_6
    );
\SRL_SIG_reg[2][0]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_K23_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      O => push_7
    );
\SRL_SIG_reg[2][0]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_K22_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      O => push_8
    );
\SRL_SIG_reg[2][0]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K21_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      O => push_9
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(0),
      I3 => ap_return_33_preg(0),
      O => \in\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(0),
      I3 => ap_return_32_preg(0),
      O => ap_done_reg_reg_2(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(0),
      I3 => ap_return_31_preg(0),
      O => ap_done_reg_reg_3(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(0),
      I3 => ap_return_22_preg(0),
      O => ap_done_reg_reg_12(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(0),
      I3 => ap_return_21_preg(0),
      O => ap_done_reg_reg_13(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(0),
      I3 => ap_return_20_preg(0),
      O => ap_done_reg_reg_14(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(0),
      I3 => ap_return_19_preg(0),
      O => ap_done_reg_reg_15(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(0),
      I3 => ap_return_18_preg(0),
      O => ap_done_reg_reg_16(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(0),
      I3 => ap_return_17_preg(0),
      O => ap_done_reg_reg_17(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(0),
      I3 => ap_return_16_preg(0),
      O => ap_done_reg_reg_18(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(0),
      I3 => ap_return_15_preg(0),
      O => ap_done_reg_reg_19(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(0),
      I3 => ap_return_14_preg(0),
      O => ap_done_reg_reg_20(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(0),
      I3 => ap_return_13_preg(0),
      O => ap_done_reg_reg_21(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(0),
      I3 => ap_return_30_preg(0),
      O => ap_done_reg_reg_4(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(0),
      I3 => ap_return_12_preg(0),
      O => ap_done_reg_reg_22(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(0),
      I3 => ap_return_11_preg(0),
      O => ap_done_reg_reg_23(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(0),
      I3 => ap_return_10_preg(0),
      O => ap_done_reg_reg_24(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(0),
      I3 => ap_return_9_preg(0),
      O => ap_done_reg_reg_25(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(0),
      I3 => ap_return_8_preg(0),
      O => ap_done_reg_reg_26(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(0),
      I3 => ap_return_7_preg(0),
      O => ap_done_reg_reg_27(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(0),
      I3 => ap_return_6_preg(0),
      O => ap_done_reg_reg_28(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(0),
      I3 => ap_return_5_preg(0),
      O => ap_done_reg_reg_29(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(0),
      I3 => ap_return_4_preg(0),
      O => ap_done_reg_reg_30(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(0),
      I3 => ap_return_3_preg(0),
      O => ap_done_reg_reg_31(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(0),
      I3 => ap_return_29_preg(0),
      O => ap_done_reg_reg_5(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(0),
      I3 => ap_return_2_preg(0),
      O => ap_done_reg_reg_32(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(0),
      I3 => ap_return_28_preg(0),
      O => ap_done_reg_reg_6(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(0),
      I3 => ap_return_27_preg(0),
      O => ap_done_reg_reg_7(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(0),
      I3 => ap_return_26_preg(0),
      O => ap_done_reg_reg_8(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(0),
      I3 => ap_return_25_preg(0),
      O => ap_done_reg_reg_9(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(0),
      I3 => ap_return_24_preg(0),
      O => ap_done_reg_reg_10(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(0),
      I3 => ap_return_23_preg(0),
      O => ap_done_reg_reg_11(0)
    );
\SRL_SIG_reg[2][10]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(10),
      I3 => ap_return_33_preg(10),
      O => \in\(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(10),
      I3 => ap_return_32_preg(10),
      O => ap_done_reg_reg_2(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(10),
      I3 => ap_return_31_preg(10),
      O => ap_done_reg_reg_3(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(10),
      I3 => ap_return_22_preg(10),
      O => ap_done_reg_reg_12(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(10),
      I3 => ap_return_21_preg(10),
      O => ap_done_reg_reg_13(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(10),
      I3 => ap_return_20_preg(10),
      O => ap_done_reg_reg_14(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(10),
      I3 => ap_return_19_preg(10),
      O => ap_done_reg_reg_15(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(10),
      I3 => ap_return_18_preg(10),
      O => ap_done_reg_reg_16(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(10),
      I3 => ap_return_17_preg(10),
      O => ap_done_reg_reg_17(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(10),
      I3 => ap_return_16_preg(10),
      O => ap_done_reg_reg_18(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(10),
      I3 => ap_return_15_preg(10),
      O => ap_done_reg_reg_19(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(10),
      I3 => ap_return_14_preg(10),
      O => ap_done_reg_reg_20(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(10),
      I3 => ap_return_13_preg(10),
      O => ap_done_reg_reg_21(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(10),
      I3 => ap_return_30_preg(10),
      O => ap_done_reg_reg_4(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(10),
      I3 => ap_return_12_preg(10),
      O => ap_done_reg_reg_22(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(10),
      I3 => ap_return_11_preg(10),
      O => ap_done_reg_reg_23(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(10),
      I3 => ap_return_10_preg(10),
      O => ap_done_reg_reg_24(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(10),
      I3 => ap_return_9_preg(10),
      O => ap_done_reg_reg_25(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(10),
      I3 => ap_return_8_preg(10),
      O => ap_done_reg_reg_26(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(10),
      I3 => ap_return_7_preg(10),
      O => ap_done_reg_reg_27(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(10),
      I3 => ap_return_6_preg(10),
      O => ap_done_reg_reg_28(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(10),
      I3 => ap_return_5_preg(10),
      O => ap_done_reg_reg_29(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(10),
      I3 => ap_return_4_preg(10),
      O => ap_done_reg_reg_30(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(10),
      I3 => ap_return_3_preg(10),
      O => ap_done_reg_reg_31(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(10),
      I3 => ap_return_29_preg(10),
      O => ap_done_reg_reg_5(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(10),
      I3 => ap_return_2_preg(10),
      O => ap_done_reg_reg_32(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(10),
      I3 => ap_return_28_preg(10),
      O => ap_done_reg_reg_6(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(10),
      I3 => ap_return_27_preg(10),
      O => ap_done_reg_reg_7(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(10),
      I3 => ap_return_26_preg(10),
      O => ap_done_reg_reg_8(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(10),
      I3 => ap_return_25_preg(10),
      O => ap_done_reg_reg_9(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(10),
      I3 => ap_return_24_preg(10),
      O => ap_done_reg_reg_10(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(10),
      I3 => ap_return_23_preg(10),
      O => ap_done_reg_reg_11(10)
    );
\SRL_SIG_reg[2][11]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(11),
      I3 => ap_return_33_preg(11),
      O => \in\(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(11),
      I3 => ap_return_32_preg(11),
      O => ap_done_reg_reg_2(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(11),
      I3 => ap_return_31_preg(11),
      O => ap_done_reg_reg_3(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(11),
      I3 => ap_return_22_preg(11),
      O => ap_done_reg_reg_12(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(11),
      I3 => ap_return_21_preg(11),
      O => ap_done_reg_reg_13(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(11),
      I3 => ap_return_20_preg(11),
      O => ap_done_reg_reg_14(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(11),
      I3 => ap_return_19_preg(11),
      O => ap_done_reg_reg_15(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(11),
      I3 => ap_return_18_preg(11),
      O => ap_done_reg_reg_16(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(11),
      I3 => ap_return_17_preg(11),
      O => ap_done_reg_reg_17(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(11),
      I3 => ap_return_16_preg(11),
      O => ap_done_reg_reg_18(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(11),
      I3 => ap_return_15_preg(11),
      O => ap_done_reg_reg_19(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(11),
      I3 => ap_return_14_preg(11),
      O => ap_done_reg_reg_20(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(11),
      I3 => ap_return_13_preg(11),
      O => ap_done_reg_reg_21(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(11),
      I3 => ap_return_30_preg(11),
      O => ap_done_reg_reg_4(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(11),
      I3 => ap_return_12_preg(11),
      O => ap_done_reg_reg_22(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(11),
      I3 => ap_return_11_preg(11),
      O => ap_done_reg_reg_23(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(11),
      I3 => ap_return_10_preg(11),
      O => ap_done_reg_reg_24(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(11),
      I3 => ap_return_9_preg(11),
      O => ap_done_reg_reg_25(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(11),
      I3 => ap_return_8_preg(11),
      O => ap_done_reg_reg_26(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(11),
      I3 => ap_return_7_preg(11),
      O => ap_done_reg_reg_27(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(11),
      I3 => ap_return_6_preg(11),
      O => ap_done_reg_reg_28(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(11),
      I3 => ap_return_5_preg(11),
      O => ap_done_reg_reg_29(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(11),
      I3 => ap_return_4_preg(11),
      O => ap_done_reg_reg_30(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(11),
      I3 => ap_return_3_preg(11),
      O => ap_done_reg_reg_31(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(11),
      I3 => ap_return_29_preg(11),
      O => ap_done_reg_reg_5(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(11),
      I3 => ap_return_2_preg(11),
      O => ap_done_reg_reg_32(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(11),
      I3 => ap_return_28_preg(11),
      O => ap_done_reg_reg_6(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(11),
      I3 => ap_return_27_preg(11),
      O => ap_done_reg_reg_7(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(11),
      I3 => ap_return_26_preg(11),
      O => ap_done_reg_reg_8(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(11),
      I3 => ap_return_25_preg(11),
      O => ap_done_reg_reg_9(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(11),
      I3 => ap_return_24_preg(11),
      O => ap_done_reg_reg_10(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(11),
      I3 => ap_return_23_preg(11),
      O => ap_done_reg_reg_11(11)
    );
\SRL_SIG_reg[2][12]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(12),
      I3 => ap_return_31_preg(12),
      O => ap_done_reg_reg_3(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(12),
      I3 => ap_return_30_preg(12),
      O => ap_done_reg_reg_4(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(12),
      I3 => ap_return_29_preg(12),
      O => ap_done_reg_reg_5(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(12),
      I3 => ap_return_20_preg(12),
      O => ap_done_reg_reg_14(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(12),
      I3 => ap_return_17_preg(12),
      O => ap_done_reg_reg_17(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(12),
      I3 => ap_return_16_preg(12),
      O => ap_done_reg_reg_18(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(12),
      I3 => ap_return_15_preg(12),
      O => ap_done_reg_reg_19(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(12),
      I3 => ap_return_14_preg(12),
      O => ap_done_reg_reg_20(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(12),
      I3 => ap_return_13_preg(12),
      O => ap_done_reg_reg_21(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(12),
      I3 => ap_return_12_preg(12),
      O => ap_done_reg_reg_22(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(12),
      I3 => ap_return_11_preg(12),
      O => ap_done_reg_reg_23(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(12),
      I3 => ap_return_10_preg(12),
      O => ap_done_reg_reg_24(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(12),
      I3 => ap_return_9_preg(12),
      O => ap_done_reg_reg_25(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(12),
      I3 => ap_return_28_preg(12),
      O => ap_done_reg_reg_6(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(12),
      I3 => ap_return_8_preg(12),
      O => ap_done_reg_reg_26(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(12),
      I3 => ap_return_7_preg(12),
      O => ap_done_reg_reg_27(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(12),
      I3 => ap_return_6_preg(12),
      O => ap_done_reg_reg_28(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(12),
      I3 => ap_return_5_preg(12),
      O => ap_done_reg_reg_29(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(12),
      I3 => ap_return_4_preg(12),
      O => ap_done_reg_reg_30(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(12),
      I3 => ap_return_3_preg(12),
      O => ap_done_reg_reg_31(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(12),
      I3 => ap_return_2_preg(12),
      O => ap_done_reg_reg_32(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(12),
      I3 => ap_return_27_preg(12),
      O => ap_done_reg_reg_7(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(12),
      I3 => ap_return_26_preg(12),
      O => ap_done_reg_reg_8(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(12),
      I3 => ap_return_25_preg(12),
      O => ap_done_reg_reg_9(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(12),
      I3 => ap_return_24_preg(12),
      O => ap_done_reg_reg_10(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(12),
      I3 => ap_return_23_preg(12),
      O => ap_done_reg_reg_11(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(12),
      I3 => ap_return_22_preg(12),
      O => ap_done_reg_reg_12(12)
    );
\SRL_SIG_reg[2][12]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(12),
      I3 => ap_return_21_preg(12),
      O => ap_done_reg_reg_13(12)
    );
\SRL_SIG_reg[2][13]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(13),
      I3 => ap_return_31_preg(13),
      O => ap_done_reg_reg_3(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(13),
      I3 => ap_return_30_preg(13),
      O => ap_done_reg_reg_4(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(13),
      I3 => ap_return_29_preg(13),
      O => ap_done_reg_reg_5(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(13),
      I3 => ap_return_20_preg(13),
      O => ap_done_reg_reg_14(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(13),
      I3 => ap_return_17_preg(13),
      O => ap_done_reg_reg_17(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(13),
      I3 => ap_return_16_preg(13),
      O => ap_done_reg_reg_18(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(13),
      I3 => ap_return_15_preg(13),
      O => ap_done_reg_reg_19(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(13),
      I3 => ap_return_14_preg(13),
      O => ap_done_reg_reg_20(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(13),
      I3 => ap_return_13_preg(13),
      O => ap_done_reg_reg_21(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(13),
      I3 => ap_return_12_preg(13),
      O => ap_done_reg_reg_22(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(13),
      I3 => ap_return_11_preg(13),
      O => ap_done_reg_reg_23(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(13),
      I3 => ap_return_10_preg(13),
      O => ap_done_reg_reg_24(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(13),
      I3 => ap_return_9_preg(13),
      O => ap_done_reg_reg_25(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(13),
      I3 => ap_return_28_preg(13),
      O => ap_done_reg_reg_6(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(13),
      I3 => ap_return_8_preg(13),
      O => ap_done_reg_reg_26(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(13),
      I3 => ap_return_7_preg(13),
      O => ap_done_reg_reg_27(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(13),
      I3 => ap_return_6_preg(13),
      O => ap_done_reg_reg_28(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(13),
      I3 => ap_return_5_preg(13),
      O => ap_done_reg_reg_29(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(13),
      I3 => ap_return_4_preg(13),
      O => ap_done_reg_reg_30(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(13),
      I3 => ap_return_3_preg(13),
      O => ap_done_reg_reg_31(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(13),
      I3 => ap_return_2_preg(13),
      O => ap_done_reg_reg_32(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(13),
      I3 => ap_return_27_preg(13),
      O => ap_done_reg_reg_7(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(13),
      I3 => ap_return_26_preg(13),
      O => ap_done_reg_reg_8(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(13),
      I3 => ap_return_25_preg(13),
      O => ap_done_reg_reg_9(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(13),
      I3 => ap_return_24_preg(13),
      O => ap_done_reg_reg_10(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(13),
      I3 => ap_return_23_preg(13),
      O => ap_done_reg_reg_11(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(13),
      I3 => ap_return_22_preg(13),
      O => ap_done_reg_reg_12(13)
    );
\SRL_SIG_reg[2][13]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(13),
      I3 => ap_return_21_preg(13),
      O => ap_done_reg_reg_13(13)
    );
\SRL_SIG_reg[2][14]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(14),
      I3 => ap_return_28_preg(14),
      O => ap_done_reg_reg_6(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(14),
      I3 => ap_return_27_preg(14),
      O => ap_done_reg_reg_7(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(14),
      I3 => ap_return_26_preg(14),
      O => ap_done_reg_reg_8(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(14),
      I3 => ap_return_12_preg(14),
      O => ap_done_reg_reg_22(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(14),
      I3 => ap_return_11_preg(14),
      O => ap_done_reg_reg_23(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(14),
      I3 => ap_return_10_preg(14),
      O => ap_done_reg_reg_24(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(14),
      I3 => ap_return_9_preg(14),
      O => ap_done_reg_reg_25(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(14),
      I3 => ap_return_8_preg(14),
      O => ap_done_reg_reg_26(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(14),
      I3 => ap_return_7_preg(14),
      O => ap_done_reg_reg_27(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(14),
      I3 => ap_return_6_preg(14),
      O => ap_done_reg_reg_28(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(14),
      I3 => ap_return_5_preg(14),
      O => ap_done_reg_reg_29(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(14),
      I3 => ap_return_4_preg(14),
      O => ap_done_reg_reg_30(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(14),
      I3 => ap_return_3_preg(14),
      O => ap_done_reg_reg_31(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(14),
      I3 => ap_return_25_preg(14),
      O => ap_done_reg_reg_9(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(14),
      I3 => ap_return_2_preg(14),
      O => ap_done_reg_reg_32(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(14),
      I3 => ap_return_24_preg(14),
      O => ap_done_reg_reg_10(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(14),
      I3 => ap_return_23_preg(14),
      O => ap_done_reg_reg_11(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(14),
      I3 => ap_return_22_preg(14),
      O => ap_done_reg_reg_12(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(14),
      I3 => ap_return_21_preg(14),
      O => ap_done_reg_reg_13(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(14),
      I3 => ap_return_20_preg(14),
      O => ap_done_reg_reg_14(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(14),
      I3 => ap_return_14_preg(14),
      O => ap_done_reg_reg_20(14)
    );
\SRL_SIG_reg[2][14]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(14),
      I3 => ap_return_13_preg(14),
      O => ap_done_reg_reg_21(14)
    );
\SRL_SIG_reg[2][15]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(15),
      I3 => ap_return_28_preg(15),
      O => ap_done_reg_reg_6(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(15),
      I3 => ap_return_27_preg(15),
      O => ap_done_reg_reg_7(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(15),
      I3 => ap_return_26_preg(15),
      O => ap_done_reg_reg_8(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(15),
      I3 => ap_return_12_preg(15),
      O => ap_done_reg_reg_22(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(15),
      I3 => ap_return_11_preg(15),
      O => ap_done_reg_reg_23(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(15),
      I3 => ap_return_10_preg(15),
      O => ap_done_reg_reg_24(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(15),
      I3 => ap_return_9_preg(15),
      O => ap_done_reg_reg_25(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(15),
      I3 => ap_return_8_preg(15),
      O => ap_done_reg_reg_26(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(15),
      I3 => ap_return_7_preg(15),
      O => ap_done_reg_reg_27(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(15),
      I3 => ap_return_6_preg(15),
      O => ap_done_reg_reg_28(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(15),
      I3 => ap_return_5_preg(15),
      O => ap_done_reg_reg_29(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(15),
      I3 => ap_return_4_preg(15),
      O => ap_done_reg_reg_30(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(15),
      I3 => ap_return_3_preg(15),
      O => ap_done_reg_reg_31(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(15),
      I3 => ap_return_25_preg(15),
      O => ap_done_reg_reg_9(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(15),
      I3 => ap_return_2_preg(15),
      O => ap_done_reg_reg_32(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(15),
      I3 => ap_return_24_preg(15),
      O => ap_done_reg_reg_10(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(15),
      I3 => ap_return_23_preg(15),
      O => ap_done_reg_reg_11(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(15),
      I3 => ap_return_22_preg(15),
      O => ap_done_reg_reg_12(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(15),
      I3 => ap_return_21_preg(15),
      O => ap_done_reg_reg_13(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(15),
      I3 => ap_return_20_preg(15),
      O => ap_done_reg_reg_14(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(15),
      I3 => ap_return_14_preg(15),
      O => ap_done_reg_reg_20(15)
    );
\SRL_SIG_reg[2][15]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(15),
      I3 => ap_return_13_preg(15),
      O => ap_done_reg_reg_21(15)
    );
\SRL_SIG_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(1),
      I3 => ap_return_33_preg(1),
      O => \in\(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(1),
      I3 => ap_return_32_preg(1),
      O => ap_done_reg_reg_2(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(1),
      I3 => ap_return_31_preg(1),
      O => ap_done_reg_reg_3(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(1),
      I3 => ap_return_22_preg(1),
      O => ap_done_reg_reg_12(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(1),
      I3 => ap_return_21_preg(1),
      O => ap_done_reg_reg_13(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(1),
      I3 => ap_return_20_preg(1),
      O => ap_done_reg_reg_14(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(1),
      I3 => ap_return_19_preg(1),
      O => ap_done_reg_reg_15(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(1),
      I3 => ap_return_18_preg(1),
      O => ap_done_reg_reg_16(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(1),
      I3 => ap_return_17_preg(1),
      O => ap_done_reg_reg_17(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(1),
      I3 => ap_return_16_preg(1),
      O => ap_done_reg_reg_18(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(1),
      I3 => ap_return_15_preg(1),
      O => ap_done_reg_reg_19(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(1),
      I3 => ap_return_14_preg(1),
      O => ap_done_reg_reg_20(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(1),
      I3 => ap_return_13_preg(1),
      O => ap_done_reg_reg_21(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(1),
      I3 => ap_return_30_preg(1),
      O => ap_done_reg_reg_4(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(1),
      I3 => ap_return_12_preg(1),
      O => ap_done_reg_reg_22(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(1),
      I3 => ap_return_11_preg(1),
      O => ap_done_reg_reg_23(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(1),
      I3 => ap_return_10_preg(1),
      O => ap_done_reg_reg_24(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(1),
      I3 => ap_return_9_preg(1),
      O => ap_done_reg_reg_25(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(1),
      I3 => ap_return_8_preg(1),
      O => ap_done_reg_reg_26(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(1),
      I3 => ap_return_7_preg(1),
      O => ap_done_reg_reg_27(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(1),
      I3 => ap_return_6_preg(1),
      O => ap_done_reg_reg_28(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(1),
      I3 => ap_return_5_preg(1),
      O => ap_done_reg_reg_29(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(1),
      I3 => ap_return_4_preg(1),
      O => ap_done_reg_reg_30(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(1),
      I3 => ap_return_3_preg(1),
      O => ap_done_reg_reg_31(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(1),
      I3 => ap_return_29_preg(1),
      O => ap_done_reg_reg_5(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(1),
      I3 => ap_return_2_preg(1),
      O => ap_done_reg_reg_32(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(1),
      I3 => ap_return_28_preg(1),
      O => ap_done_reg_reg_6(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(1),
      I3 => ap_return_27_preg(1),
      O => ap_done_reg_reg_7(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(1),
      I3 => ap_return_26_preg(1),
      O => ap_done_reg_reg_8(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(1),
      I3 => ap_return_25_preg(1),
      O => ap_done_reg_reg_9(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(1),
      I3 => ap_return_24_preg(1),
      O => ap_done_reg_reg_10(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(1),
      I3 => ap_return_23_preg(1),
      O => ap_done_reg_reg_11(1)
    );
\SRL_SIG_reg[2][2]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(2),
      I3 => ap_return_33_preg(2),
      O => \in\(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(2),
      I3 => ap_return_32_preg(2),
      O => ap_done_reg_reg_2(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(2),
      I3 => ap_return_31_preg(2),
      O => ap_done_reg_reg_3(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(2),
      I3 => ap_return_22_preg(2),
      O => ap_done_reg_reg_12(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(2),
      I3 => ap_return_21_preg(2),
      O => ap_done_reg_reg_13(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(2),
      I3 => ap_return_20_preg(2),
      O => ap_done_reg_reg_14(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(2),
      I3 => ap_return_19_preg(2),
      O => ap_done_reg_reg_15(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(2),
      I3 => ap_return_18_preg(2),
      O => ap_done_reg_reg_16(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(2),
      I3 => ap_return_17_preg(2),
      O => ap_done_reg_reg_17(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(2),
      I3 => ap_return_16_preg(2),
      O => ap_done_reg_reg_18(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(2),
      I3 => ap_return_15_preg(2),
      O => ap_done_reg_reg_19(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(2),
      I3 => ap_return_14_preg(2),
      O => ap_done_reg_reg_20(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(2),
      I3 => ap_return_13_preg(2),
      O => ap_done_reg_reg_21(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(2),
      I3 => ap_return_30_preg(2),
      O => ap_done_reg_reg_4(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(2),
      I3 => ap_return_12_preg(2),
      O => ap_done_reg_reg_22(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(2),
      I3 => ap_return_11_preg(2),
      O => ap_done_reg_reg_23(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(2),
      I3 => ap_return_10_preg(2),
      O => ap_done_reg_reg_24(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(2),
      I3 => ap_return_9_preg(2),
      O => ap_done_reg_reg_25(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(2),
      I3 => ap_return_8_preg(2),
      O => ap_done_reg_reg_26(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(2),
      I3 => ap_return_7_preg(2),
      O => ap_done_reg_reg_27(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(2),
      I3 => ap_return_6_preg(2),
      O => ap_done_reg_reg_28(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(2),
      I3 => ap_return_5_preg(2),
      O => ap_done_reg_reg_29(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(2),
      I3 => ap_return_4_preg(2),
      O => ap_done_reg_reg_30(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(2),
      I3 => ap_return_3_preg(2),
      O => ap_done_reg_reg_31(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(2),
      I3 => ap_return_29_preg(2),
      O => ap_done_reg_reg_5(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(2),
      I3 => ap_return_2_preg(2),
      O => ap_done_reg_reg_32(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(2),
      I3 => ap_return_28_preg(2),
      O => ap_done_reg_reg_6(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(2),
      I3 => ap_return_27_preg(2),
      O => ap_done_reg_reg_7(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(2),
      I3 => ap_return_26_preg(2),
      O => ap_done_reg_reg_8(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(2),
      I3 => ap_return_25_preg(2),
      O => ap_done_reg_reg_9(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(2),
      I3 => ap_return_24_preg(2),
      O => ap_done_reg_reg_10(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(2),
      I3 => ap_return_23_preg(2),
      O => ap_done_reg_reg_11(2)
    );
\SRL_SIG_reg[2][3]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(3),
      I3 => ap_return_33_preg(3),
      O => \in\(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(3),
      I3 => ap_return_32_preg(3),
      O => ap_done_reg_reg_2(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(3),
      I3 => ap_return_31_preg(3),
      O => ap_done_reg_reg_3(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(3),
      I3 => ap_return_22_preg(3),
      O => ap_done_reg_reg_12(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(3),
      I3 => ap_return_21_preg(3),
      O => ap_done_reg_reg_13(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(3),
      I3 => ap_return_20_preg(3),
      O => ap_done_reg_reg_14(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(3),
      I3 => ap_return_19_preg(3),
      O => ap_done_reg_reg_15(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(3),
      I3 => ap_return_18_preg(3),
      O => ap_done_reg_reg_16(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(3),
      I3 => ap_return_17_preg(3),
      O => ap_done_reg_reg_17(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(3),
      I3 => ap_return_16_preg(3),
      O => ap_done_reg_reg_18(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(3),
      I3 => ap_return_15_preg(3),
      O => ap_done_reg_reg_19(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(3),
      I3 => ap_return_14_preg(3),
      O => ap_done_reg_reg_20(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(3),
      I3 => ap_return_13_preg(3),
      O => ap_done_reg_reg_21(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(3),
      I3 => ap_return_30_preg(3),
      O => ap_done_reg_reg_4(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(3),
      I3 => ap_return_12_preg(3),
      O => ap_done_reg_reg_22(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(3),
      I3 => ap_return_11_preg(3),
      O => ap_done_reg_reg_23(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(3),
      I3 => ap_return_10_preg(3),
      O => ap_done_reg_reg_24(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(3),
      I3 => ap_return_9_preg(3),
      O => ap_done_reg_reg_25(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(3),
      I3 => ap_return_8_preg(3),
      O => ap_done_reg_reg_26(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(3),
      I3 => ap_return_7_preg(3),
      O => ap_done_reg_reg_27(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(3),
      I3 => ap_return_6_preg(3),
      O => ap_done_reg_reg_28(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(3),
      I3 => ap_return_5_preg(3),
      O => ap_done_reg_reg_29(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(3),
      I3 => ap_return_4_preg(3),
      O => ap_done_reg_reg_30(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(3),
      I3 => ap_return_3_preg(3),
      O => ap_done_reg_reg_31(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(3),
      I3 => ap_return_29_preg(3),
      O => ap_done_reg_reg_5(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(3),
      I3 => ap_return_2_preg(3),
      O => ap_done_reg_reg_32(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(3),
      I3 => ap_return_28_preg(3),
      O => ap_done_reg_reg_6(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(3),
      I3 => ap_return_27_preg(3),
      O => ap_done_reg_reg_7(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(3),
      I3 => ap_return_26_preg(3),
      O => ap_done_reg_reg_8(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(3),
      I3 => ap_return_25_preg(3),
      O => ap_done_reg_reg_9(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(3),
      I3 => ap_return_24_preg(3),
      O => ap_done_reg_reg_10(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(3),
      I3 => ap_return_23_preg(3),
      O => ap_done_reg_reg_11(3)
    );
\SRL_SIG_reg[2][4]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(4),
      I3 => ap_return_33_preg(4),
      O => \in\(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(4),
      I3 => ap_return_32_preg(4),
      O => ap_done_reg_reg_2(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(4),
      I3 => ap_return_31_preg(4),
      O => ap_done_reg_reg_3(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(4),
      I3 => ap_return_22_preg(4),
      O => ap_done_reg_reg_12(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(4),
      I3 => ap_return_21_preg(4),
      O => ap_done_reg_reg_13(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(4),
      I3 => ap_return_20_preg(4),
      O => ap_done_reg_reg_14(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(4),
      I3 => ap_return_19_preg(4),
      O => ap_done_reg_reg_15(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(4),
      I3 => ap_return_18_preg(4),
      O => ap_done_reg_reg_16(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(4),
      I3 => ap_return_17_preg(4),
      O => ap_done_reg_reg_17(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(4),
      I3 => ap_return_16_preg(4),
      O => ap_done_reg_reg_18(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(4),
      I3 => ap_return_15_preg(4),
      O => ap_done_reg_reg_19(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(4),
      I3 => ap_return_14_preg(4),
      O => ap_done_reg_reg_20(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(4),
      I3 => ap_return_13_preg(4),
      O => ap_done_reg_reg_21(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(4),
      I3 => ap_return_30_preg(4),
      O => ap_done_reg_reg_4(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(4),
      I3 => ap_return_12_preg(4),
      O => ap_done_reg_reg_22(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(4),
      I3 => ap_return_11_preg(4),
      O => ap_done_reg_reg_23(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(4),
      I3 => ap_return_10_preg(4),
      O => ap_done_reg_reg_24(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(4),
      I3 => ap_return_9_preg(4),
      O => ap_done_reg_reg_25(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(4),
      I3 => ap_return_8_preg(4),
      O => ap_done_reg_reg_26(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(4),
      I3 => ap_return_7_preg(4),
      O => ap_done_reg_reg_27(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(4),
      I3 => ap_return_6_preg(4),
      O => ap_done_reg_reg_28(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(4),
      I3 => ap_return_5_preg(4),
      O => ap_done_reg_reg_29(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(4),
      I3 => ap_return_4_preg(4),
      O => ap_done_reg_reg_30(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(4),
      I3 => ap_return_3_preg(4),
      O => ap_done_reg_reg_31(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(4),
      I3 => ap_return_29_preg(4),
      O => ap_done_reg_reg_5(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(4),
      I3 => ap_return_2_preg(4),
      O => ap_done_reg_reg_32(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(4),
      I3 => ap_return_28_preg(4),
      O => ap_done_reg_reg_6(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(4),
      I3 => ap_return_27_preg(4),
      O => ap_done_reg_reg_7(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(4),
      I3 => ap_return_26_preg(4),
      O => ap_done_reg_reg_8(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(4),
      I3 => ap_return_25_preg(4),
      O => ap_done_reg_reg_9(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(4),
      I3 => ap_return_24_preg(4),
      O => ap_done_reg_reg_10(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(4),
      I3 => ap_return_23_preg(4),
      O => ap_done_reg_reg_11(4)
    );
\SRL_SIG_reg[2][5]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(5),
      I3 => ap_return_33_preg(5),
      O => \in\(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(5),
      I3 => ap_return_32_preg(5),
      O => ap_done_reg_reg_2(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(5),
      I3 => ap_return_31_preg(5),
      O => ap_done_reg_reg_3(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(5),
      I3 => ap_return_22_preg(5),
      O => ap_done_reg_reg_12(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(5),
      I3 => ap_return_21_preg(5),
      O => ap_done_reg_reg_13(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(5),
      I3 => ap_return_20_preg(5),
      O => ap_done_reg_reg_14(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(5),
      I3 => ap_return_19_preg(5),
      O => ap_done_reg_reg_15(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(5),
      I3 => ap_return_18_preg(5),
      O => ap_done_reg_reg_16(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(5),
      I3 => ap_return_17_preg(5),
      O => ap_done_reg_reg_17(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(5),
      I3 => ap_return_16_preg(5),
      O => ap_done_reg_reg_18(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(5),
      I3 => ap_return_15_preg(5),
      O => ap_done_reg_reg_19(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(5),
      I3 => ap_return_14_preg(5),
      O => ap_done_reg_reg_20(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(5),
      I3 => ap_return_13_preg(5),
      O => ap_done_reg_reg_21(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(5),
      I3 => ap_return_30_preg(5),
      O => ap_done_reg_reg_4(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(5),
      I3 => ap_return_12_preg(5),
      O => ap_done_reg_reg_22(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(5),
      I3 => ap_return_11_preg(5),
      O => ap_done_reg_reg_23(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(5),
      I3 => ap_return_10_preg(5),
      O => ap_done_reg_reg_24(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(5),
      I3 => ap_return_9_preg(5),
      O => ap_done_reg_reg_25(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(5),
      I3 => ap_return_8_preg(5),
      O => ap_done_reg_reg_26(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(5),
      I3 => ap_return_7_preg(5),
      O => ap_done_reg_reg_27(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(5),
      I3 => ap_return_6_preg(5),
      O => ap_done_reg_reg_28(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(5),
      I3 => ap_return_5_preg(5),
      O => ap_done_reg_reg_29(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(5),
      I3 => ap_return_4_preg(5),
      O => ap_done_reg_reg_30(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(5),
      I3 => ap_return_3_preg(5),
      O => ap_done_reg_reg_31(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(5),
      I3 => ap_return_29_preg(5),
      O => ap_done_reg_reg_5(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(5),
      I3 => ap_return_2_preg(5),
      O => ap_done_reg_reg_32(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(5),
      I3 => ap_return_28_preg(5),
      O => ap_done_reg_reg_6(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(5),
      I3 => ap_return_27_preg(5),
      O => ap_done_reg_reg_7(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(5),
      I3 => ap_return_26_preg(5),
      O => ap_done_reg_reg_8(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(5),
      I3 => ap_return_25_preg(5),
      O => ap_done_reg_reg_9(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(5),
      I3 => ap_return_24_preg(5),
      O => ap_done_reg_reg_10(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(5),
      I3 => ap_return_23_preg(5),
      O => ap_done_reg_reg_11(5)
    );
\SRL_SIG_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(6),
      I3 => ap_return_33_preg(6),
      O => \in\(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(6),
      I3 => ap_return_32_preg(6),
      O => ap_done_reg_reg_2(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(6),
      I3 => ap_return_31_preg(6),
      O => ap_done_reg_reg_3(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(6),
      I3 => ap_return_22_preg(6),
      O => ap_done_reg_reg_12(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(6),
      I3 => ap_return_21_preg(6),
      O => ap_done_reg_reg_13(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(6),
      I3 => ap_return_20_preg(6),
      O => ap_done_reg_reg_14(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(6),
      I3 => ap_return_19_preg(6),
      O => ap_done_reg_reg_15(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(6),
      I3 => ap_return_18_preg(6),
      O => ap_done_reg_reg_16(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(6),
      I3 => ap_return_17_preg(6),
      O => ap_done_reg_reg_17(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(6),
      I3 => ap_return_16_preg(6),
      O => ap_done_reg_reg_18(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(6),
      I3 => ap_return_15_preg(6),
      O => ap_done_reg_reg_19(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(6),
      I3 => ap_return_14_preg(6),
      O => ap_done_reg_reg_20(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(6),
      I3 => ap_return_13_preg(6),
      O => ap_done_reg_reg_21(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(6),
      I3 => ap_return_30_preg(6),
      O => ap_done_reg_reg_4(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(6),
      I3 => ap_return_12_preg(6),
      O => ap_done_reg_reg_22(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(6),
      I3 => ap_return_11_preg(6),
      O => ap_done_reg_reg_23(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(6),
      I3 => ap_return_10_preg(6),
      O => ap_done_reg_reg_24(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(6),
      I3 => ap_return_9_preg(6),
      O => ap_done_reg_reg_25(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(6),
      I3 => ap_return_8_preg(6),
      O => ap_done_reg_reg_26(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(6),
      I3 => ap_return_7_preg(6),
      O => ap_done_reg_reg_27(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(6),
      I3 => ap_return_6_preg(6),
      O => ap_done_reg_reg_28(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(6),
      I3 => ap_return_5_preg(6),
      O => ap_done_reg_reg_29(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(6),
      I3 => ap_return_4_preg(6),
      O => ap_done_reg_reg_30(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(6),
      I3 => ap_return_3_preg(6),
      O => ap_done_reg_reg_31(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(6),
      I3 => ap_return_29_preg(6),
      O => ap_done_reg_reg_5(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(6),
      I3 => ap_return_2_preg(6),
      O => ap_done_reg_reg_32(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(6),
      I3 => ap_return_28_preg(6),
      O => ap_done_reg_reg_6(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(6),
      I3 => ap_return_27_preg(6),
      O => ap_done_reg_reg_7(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(6),
      I3 => ap_return_26_preg(6),
      O => ap_done_reg_reg_8(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(6),
      I3 => ap_return_25_preg(6),
      O => ap_done_reg_reg_9(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(6),
      I3 => ap_return_24_preg(6),
      O => ap_done_reg_reg_10(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(6),
      I3 => ap_return_23_preg(6),
      O => ap_done_reg_reg_11(6)
    );
\SRL_SIG_reg[2][7]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(7),
      I3 => ap_return_33_preg(7),
      O => \in\(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(7),
      I3 => ap_return_32_preg(7),
      O => ap_done_reg_reg_2(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(7),
      I3 => ap_return_31_preg(7),
      O => ap_done_reg_reg_3(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(7),
      I3 => ap_return_22_preg(7),
      O => ap_done_reg_reg_12(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(7),
      I3 => ap_return_21_preg(7),
      O => ap_done_reg_reg_13(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(7),
      I3 => ap_return_20_preg(7),
      O => ap_done_reg_reg_14(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(7),
      I3 => ap_return_19_preg(7),
      O => ap_done_reg_reg_15(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(7),
      I3 => ap_return_18_preg(7),
      O => ap_done_reg_reg_16(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(7),
      I3 => ap_return_17_preg(7),
      O => ap_done_reg_reg_17(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(7),
      I3 => ap_return_16_preg(7),
      O => ap_done_reg_reg_18(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(7),
      I3 => ap_return_15_preg(7),
      O => ap_done_reg_reg_19(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(7),
      I3 => ap_return_14_preg(7),
      O => ap_done_reg_reg_20(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(7),
      I3 => ap_return_13_preg(7),
      O => ap_done_reg_reg_21(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(7),
      I3 => ap_return_30_preg(7),
      O => ap_done_reg_reg_4(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(7),
      I3 => ap_return_12_preg(7),
      O => ap_done_reg_reg_22(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(7),
      I3 => ap_return_11_preg(7),
      O => ap_done_reg_reg_23(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(7),
      I3 => ap_return_10_preg(7),
      O => ap_done_reg_reg_24(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(7),
      I3 => ap_return_9_preg(7),
      O => ap_done_reg_reg_25(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(7),
      I3 => ap_return_8_preg(7),
      O => ap_done_reg_reg_26(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(7),
      I3 => ap_return_7_preg(7),
      O => ap_done_reg_reg_27(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(7),
      I3 => ap_return_6_preg(7),
      O => ap_done_reg_reg_28(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(7),
      I3 => ap_return_5_preg(7),
      O => ap_done_reg_reg_29(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(7),
      I3 => ap_return_4_preg(7),
      O => ap_done_reg_reg_30(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(7),
      I3 => ap_return_3_preg(7),
      O => ap_done_reg_reg_31(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(7),
      I3 => ap_return_29_preg(7),
      O => ap_done_reg_reg_5(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(7),
      I3 => ap_return_2_preg(7),
      O => ap_done_reg_reg_32(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(7),
      I3 => ap_return_28_preg(7),
      O => ap_done_reg_reg_6(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(7),
      I3 => ap_return_27_preg(7),
      O => ap_done_reg_reg_7(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(7),
      I3 => ap_return_26_preg(7),
      O => ap_done_reg_reg_8(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(7),
      I3 => ap_return_25_preg(7),
      O => ap_done_reg_reg_9(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(7),
      I3 => ap_return_24_preg(7),
      O => ap_done_reg_reg_10(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(7),
      I3 => ap_return_23_preg(7),
      O => ap_done_reg_reg_11(7)
    );
\SRL_SIG_reg[2][8]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(8),
      I3 => ap_return_33_preg(8),
      O => \in\(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(8),
      I3 => ap_return_32_preg(8),
      O => ap_done_reg_reg_2(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(8),
      I3 => ap_return_31_preg(8),
      O => ap_done_reg_reg_3(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(8),
      I3 => ap_return_22_preg(8),
      O => ap_done_reg_reg_12(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(8),
      I3 => ap_return_21_preg(8),
      O => ap_done_reg_reg_13(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(8),
      I3 => ap_return_20_preg(8),
      O => ap_done_reg_reg_14(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(8),
      I3 => ap_return_19_preg(8),
      O => ap_done_reg_reg_15(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(8),
      I3 => ap_return_18_preg(8),
      O => ap_done_reg_reg_16(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(8),
      I3 => ap_return_17_preg(8),
      O => ap_done_reg_reg_17(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(8),
      I3 => ap_return_16_preg(8),
      O => ap_done_reg_reg_18(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(8),
      I3 => ap_return_15_preg(8),
      O => ap_done_reg_reg_19(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(8),
      I3 => ap_return_14_preg(8),
      O => ap_done_reg_reg_20(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(8),
      I3 => ap_return_13_preg(8),
      O => ap_done_reg_reg_21(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(8),
      I3 => ap_return_30_preg(8),
      O => ap_done_reg_reg_4(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(8),
      I3 => ap_return_12_preg(8),
      O => ap_done_reg_reg_22(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(8),
      I3 => ap_return_11_preg(8),
      O => ap_done_reg_reg_23(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(8),
      I3 => ap_return_10_preg(8),
      O => ap_done_reg_reg_24(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(8),
      I3 => ap_return_9_preg(8),
      O => ap_done_reg_reg_25(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(8),
      I3 => ap_return_8_preg(8),
      O => ap_done_reg_reg_26(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(8),
      I3 => ap_return_7_preg(8),
      O => ap_done_reg_reg_27(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(8),
      I3 => ap_return_6_preg(8),
      O => ap_done_reg_reg_28(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(8),
      I3 => ap_return_5_preg(8),
      O => ap_done_reg_reg_29(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(8),
      I3 => ap_return_4_preg(8),
      O => ap_done_reg_reg_30(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(8),
      I3 => ap_return_3_preg(8),
      O => ap_done_reg_reg_31(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(8),
      I3 => ap_return_29_preg(8),
      O => ap_done_reg_reg_5(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(8),
      I3 => ap_return_2_preg(8),
      O => ap_done_reg_reg_32(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(8),
      I3 => ap_return_28_preg(8),
      O => ap_done_reg_reg_6(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(8),
      I3 => ap_return_27_preg(8),
      O => ap_done_reg_reg_7(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(8),
      I3 => ap_return_26_preg(8),
      O => ap_done_reg_reg_8(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(8),
      I3 => ap_return_25_preg(8),
      O => ap_done_reg_reg_9(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(8),
      I3 => ap_return_24_preg(8),
      O => ap_done_reg_reg_10(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(8),
      I3 => ap_return_23_preg(8),
      O => ap_done_reg_reg_11(8)
    );
\SRL_SIG_reg[2][9]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_33_preg_reg[11]_0\(9),
      I3 => ap_return_33_preg(9),
      O => \in\(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_32_preg_reg[11]_0\(9),
      I3 => ap_return_32_preg(9),
      O => ap_done_reg_reg_2(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_31_preg_reg[13]_0\(9),
      I3 => ap_return_31_preg(9),
      O => ap_done_reg_reg_3(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_22_preg_reg[15]_0\(9),
      I3 => ap_return_22_preg(9),
      O => ap_done_reg_reg_12(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_21_preg_reg[15]_0\(9),
      I3 => ap_return_21_preg(9),
      O => ap_done_reg_reg_13(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_20_preg_reg[15]_0\(9),
      I3 => ap_return_20_preg(9),
      O => ap_done_reg_reg_14(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_19_preg_reg[11]_0\(9),
      I3 => ap_return_19_preg(9),
      O => ap_done_reg_reg_15(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_18_preg_reg[11]_0\(9),
      I3 => ap_return_18_preg(9),
      O => ap_done_reg_reg_16(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_17_preg_reg[13]_0\(9),
      I3 => ap_return_17_preg(9),
      O => ap_done_reg_reg_17(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_16_preg_reg[13]_0\(9),
      I3 => ap_return_16_preg(9),
      O => ap_done_reg_reg_18(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_15_preg_reg[13]_0\(9),
      I3 => ap_return_15_preg(9),
      O => ap_done_reg_reg_19(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_14_preg_reg[15]_0\(9),
      I3 => ap_return_14_preg(9),
      O => ap_done_reg_reg_20(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_13_preg_reg[15]_0\(9),
      I3 => ap_return_13_preg(9),
      O => ap_done_reg_reg_21(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_30_preg_reg[13]_0\(9),
      I3 => ap_return_30_preg(9),
      O => ap_done_reg_reg_4(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_12_preg_reg[15]_0\(9),
      I3 => ap_return_12_preg(9),
      O => ap_done_reg_reg_22(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_11_preg_reg[15]_0\(9),
      I3 => ap_return_11_preg(9),
      O => ap_done_reg_reg_23(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_10_preg_reg[15]_0\(9),
      I3 => ap_return_10_preg(9),
      O => ap_done_reg_reg_24(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_9_preg_reg[15]_0\(9),
      I3 => ap_return_9_preg(9),
      O => ap_done_reg_reg_25(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_8_preg_reg[15]_0\(9),
      I3 => ap_return_8_preg(9),
      O => ap_done_reg_reg_26(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_7_preg_reg[15]_0\(9),
      I3 => ap_return_7_preg(9),
      O => ap_done_reg_reg_27(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_6_preg_reg[15]_0\(9),
      I3 => ap_return_6_preg(9),
      O => ap_done_reg_reg_28(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_5_preg_reg[15]_0\(9),
      I3 => ap_return_5_preg(9),
      O => ap_done_reg_reg_29(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_4_preg_reg[15]_0\(9),
      I3 => ap_return_4_preg(9),
      O => ap_done_reg_reg_30(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => \ap_return_3_preg_reg[15]_0\(9),
      I3 => ap_return_3_preg(9),
      O => ap_done_reg_reg_31(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_29_preg_reg[13]_0\(9),
      I3 => ap_return_29_preg(9),
      O => ap_done_reg_reg_5(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => \ap_return_2_preg_reg[15]_0\(9),
      I3 => ap_return_2_preg(9),
      O => ap_done_reg_reg_32(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_28_preg_reg[15]_0\(9),
      I3 => ap_return_28_preg(9),
      O => ap_done_reg_reg_6(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_27_preg_reg[15]_0\(9),
      I3 => ap_return_27_preg(9),
      O => ap_done_reg_reg_7(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_26_preg_reg[15]_0\(9),
      I3 => ap_return_26_preg(9),
      O => ap_done_reg_reg_8(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_25_preg_reg[15]_0\(9),
      I3 => ap_return_25_preg(9),
      O => ap_done_reg_reg_9(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => \ap_return_24_preg_reg[15]_0\(9),
      I3 => ap_return_24_preg(9),
      O => ap_done_reg_reg_10(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => \ap_return_23_preg_reg[15]_0\(9),
      I3 => ap_return_23_preg(9),
      O => ap_done_reg_reg_11(9)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_OutVideoFormat_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      O => push_31
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_1_preg_reg[7]_0\(0),
      I3 => ap_return_1_preg(0),
      O => ap_done_reg_reg_33(0)
    );
\SRL_SIG_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_1_preg_reg[7]_0\(1),
      I3 => ap_return_1_preg(1),
      O => ap_done_reg_reg_33(1)
    );
\SRL_SIG_reg[3][2]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_1_preg_reg[7]_0\(2),
      I3 => ap_return_1_preg(2),
      O => ap_done_reg_reg_33(2)
    );
\SRL_SIG_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_1_preg_reg[7]_0\(3),
      I3 => ap_return_1_preg(3),
      O => ap_done_reg_reg_33(3)
    );
\SRL_SIG_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_1_preg_reg[7]_0\(4),
      I3 => ap_return_1_preg(4),
      O => ap_done_reg_reg_33(4)
    );
\SRL_SIG_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_1_preg_reg[7]_0\(5),
      I3 => ap_return_1_preg(5),
      O => ap_done_reg_reg_33(5)
    );
\SRL_SIG_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_1_preg_reg[7]_0\(6),
      I3 => ap_return_1_preg(6),
      O => ap_done_reg_reg_33(6)
    );
\SRL_SIG_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => \ap_return_1_preg_reg[7]_0\(7),
      I3 => ap_return_1_preg(7),
      O => ap_done_reg_reg_33(7)
    );
ap_done_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => ap_rst_n,
      I2 => ap_done_reg_i_3_n_5,
      I3 => ap_done_reg_i_4_n_5,
      I4 => ap_done_reg_i_5_n_5,
      I5 => ap_done_reg_i_6_n_5,
      O => ap_done_reg_i_1_n_5
    );
ap_done_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8A80000000000"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => HwReg_K33_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I3 => HwReg_K33_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I5 => ap_done_reg_i_18_n_5,
      O => ap_done_reg_i_10_n_5
    );
ap_done_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8A80000000000"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => HwReg_K31_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I3 => HwReg_K31_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I5 => ap_done_reg_i_19_n_5,
      O => ap_done_reg_i_11_n_5
    );
ap_done_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8A80000000000"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => HwReg_K22_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I3 => HwReg_K22_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I5 => ap_done_reg_i_20_n_5,
      O => ap_done_reg_i_12_n_5
    );
ap_done_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010F111F010FFFFF"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I3 => HwReg_ColStart_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      I5 => HwReg_GOffset_2_channel_full_n,
      O => ap_done_reg_i_13_n_5
    );
ap_done_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070757FF"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => HwReg_ColEnd_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I3 => HwReg_ClipMax_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I5 => ap_done_reg_i_21_n_5,
      O => ap_done_reg_i_14_n_5
    );
ap_done_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010F111F010FFFFF"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I3 => HwReg_K13_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I5 => HwReg_K13_channel_full_n,
      O => ap_done_reg_i_15_n_5
    );
ap_done_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010F111F010FFFFF"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I3 => HwReg_K11_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I5 => HwReg_K11_channel_full_n,
      O => ap_done_reg_i_16_n_5
    );
ap_done_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010F111F010FFFFF"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => ap_sync_reg_channel_write_HwReg_width_c12_channel_reg,
      I3 => HwReg_width_c12_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      I5 => HwReg_BOffset_2_channel_full_n,
      O => ap_done_reg_i_17_n_5
    );
ap_done_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0EEE0FEF00000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      I3 => HwReg_OutVideoFormat_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      I5 => HwReg_ROffset_2_channel_full_n,
      O => ap_done_reg_i_18_n_5
    );
ap_done_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0EEE0FEF00000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I3 => HwReg_K32_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I5 => HwReg_K32_channel_full_n,
      O => ap_done_reg_i_19_n_5
    );
ap_done_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      O => \^ap_done_reg_reg_0\
    );
ap_done_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0EEE0FEF00000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I3 => HwReg_K23_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I5 => HwReg_K23_channel_full_n,
      O => ap_done_reg_i_20_n_5
    );
ap_done_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010F111F010FFFFF"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I3 => HwReg_ClampMin_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      I5 => HwReg_ClipMax_2_channel_full_n,
      O => ap_done_reg_i_21_n_5
    );
ap_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_done_reg_i_7_n_5,
      I1 => ap_done_reg_i_8_n_5,
      I2 => ap_done_reg_i_9_n_5,
      I3 => ap_done_reg_i_10_n_5,
      I4 => ap_done_reg_i_11_n_5,
      I5 => ap_done_reg_i_12_n_5,
      O => ap_done_reg_i_3_n_5
    );
ap_done_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABBBFFFF"
    )
        port map (
      I0 => ap_done_reg_i_13_n_5,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I2 => HwReg_GOffset_channel_full_n,
      I3 => \^ap_done_reg_reg_0\,
      I4 => \^ap_sync_channel_write_hwreg_invideoformat_channel\,
      I5 => ap_done_reg_i_14_n_5,
      O => ap_done_reg_i_4_n_5
    );
ap_done_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070757FF"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => HwReg_K21_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I3 => HwReg_K21_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I5 => ap_done_reg_i_15_n_5,
      O => ap_done_reg_i_5_n_5
    );
ap_done_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070757FF"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => HwReg_K12_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I3 => HwReg_K12_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I5 => ap_done_reg_i_16_n_5,
      O => ap_done_reg_i_6_n_5
    );
ap_done_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070757FF"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => HwReg_ClampMin_2_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      I3 => HwReg_BOffset_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I5 => ap_done_reg_i_17_n_5,
      O => ap_done_reg_i_7_n_5
    );
ap_done_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0EEE0FEF00000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I3 => HwReg_ROffset_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I5 => HwReg_RowEnd_channel_full_n,
      O => ap_done_reg_i_8_n_5
    );
ap_done_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0EEE0FEF00000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I3 => HwReg_RowStart_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_height_c14_channel,
      I5 => HwReg_height_c14_channel_full_n,
      O => ap_done_reg_i_9_n_5
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_5,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_0_preg_reg[7]_0\(0),
      Q => ap_return_0_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_0_preg_reg[7]_0\(1),
      Q => ap_return_0_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_0_preg_reg[7]_0\(2),
      Q => ap_return_0_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_0_preg_reg[7]_0\(3),
      Q => ap_return_0_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_0_preg_reg[7]_0\(4),
      Q => ap_return_0_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_0_preg_reg[7]_0\(5),
      Q => ap_return_0_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_0_preg_reg[7]_0\(6),
      Q => ap_return_0_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_0_preg_reg[7]_0\(7),
      Q => ap_return_0_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(0),
      Q => ap_return_10_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(10),
      Q => ap_return_10_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(11),
      Q => ap_return_10_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(12),
      Q => ap_return_10_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(13),
      Q => ap_return_10_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(14),
      Q => ap_return_10_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(15),
      Q => ap_return_10_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(1),
      Q => ap_return_10_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(2),
      Q => ap_return_10_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(3),
      Q => ap_return_10_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(4),
      Q => ap_return_10_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(5),
      Q => ap_return_10_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(6),
      Q => ap_return_10_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(7),
      Q => ap_return_10_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(8),
      Q => ap_return_10_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(9),
      Q => ap_return_10_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(0),
      Q => ap_return_11_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(10),
      Q => ap_return_11_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(11),
      Q => ap_return_11_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(12),
      Q => ap_return_11_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(13),
      Q => ap_return_11_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(14),
      Q => ap_return_11_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(15),
      Q => ap_return_11_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(1),
      Q => ap_return_11_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(2),
      Q => ap_return_11_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(3),
      Q => ap_return_11_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(4),
      Q => ap_return_11_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(5),
      Q => ap_return_11_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(6),
      Q => ap_return_11_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(7),
      Q => ap_return_11_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(8),
      Q => ap_return_11_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(9),
      Q => ap_return_11_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(0),
      Q => ap_return_12_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(10),
      Q => ap_return_12_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(11),
      Q => ap_return_12_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(12),
      Q => ap_return_12_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(13),
      Q => ap_return_12_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(14),
      Q => ap_return_12_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(15),
      Q => ap_return_12_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(1),
      Q => ap_return_12_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(2),
      Q => ap_return_12_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(3),
      Q => ap_return_12_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(4),
      Q => ap_return_12_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(5),
      Q => ap_return_12_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(6),
      Q => ap_return_12_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(7),
      Q => ap_return_12_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(8),
      Q => ap_return_12_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(9),
      Q => ap_return_12_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(0),
      Q => ap_return_13_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(10),
      Q => ap_return_13_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(11),
      Q => ap_return_13_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(12),
      Q => ap_return_13_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(13),
      Q => ap_return_13_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(14),
      Q => ap_return_13_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(15),
      Q => ap_return_13_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(1),
      Q => ap_return_13_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(2),
      Q => ap_return_13_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(3),
      Q => ap_return_13_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(4),
      Q => ap_return_13_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(5),
      Q => ap_return_13_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(6),
      Q => ap_return_13_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(7),
      Q => ap_return_13_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(8),
      Q => ap_return_13_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(9),
      Q => ap_return_13_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(0),
      Q => ap_return_14_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(10),
      Q => ap_return_14_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(11),
      Q => ap_return_14_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(12),
      Q => ap_return_14_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(13),
      Q => ap_return_14_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(14),
      Q => ap_return_14_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(15),
      Q => ap_return_14_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(1),
      Q => ap_return_14_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(2),
      Q => ap_return_14_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(3),
      Q => ap_return_14_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(4),
      Q => ap_return_14_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(5),
      Q => ap_return_14_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(6),
      Q => ap_return_14_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(7),
      Q => ap_return_14_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(8),
      Q => ap_return_14_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(9),
      Q => ap_return_14_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(0),
      Q => ap_return_15_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(10),
      Q => ap_return_15_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(11),
      Q => ap_return_15_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(12),
      Q => ap_return_15_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(13),
      Q => ap_return_15_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(1),
      Q => ap_return_15_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(2),
      Q => ap_return_15_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(3),
      Q => ap_return_15_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(4),
      Q => ap_return_15_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(5),
      Q => ap_return_15_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(6),
      Q => ap_return_15_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(7),
      Q => ap_return_15_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(8),
      Q => ap_return_15_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[13]_0\(9),
      Q => ap_return_15_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(0),
      Q => ap_return_16_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(10),
      Q => ap_return_16_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(11),
      Q => ap_return_16_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(12),
      Q => ap_return_16_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(13),
      Q => ap_return_16_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(1),
      Q => ap_return_16_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(2),
      Q => ap_return_16_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(3),
      Q => ap_return_16_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(4),
      Q => ap_return_16_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(5),
      Q => ap_return_16_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(6),
      Q => ap_return_16_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(7),
      Q => ap_return_16_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(8),
      Q => ap_return_16_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[13]_0\(9),
      Q => ap_return_16_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(0),
      Q => ap_return_17_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(10),
      Q => ap_return_17_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(11),
      Q => ap_return_17_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(12),
      Q => ap_return_17_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(13),
      Q => ap_return_17_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(1),
      Q => ap_return_17_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(2),
      Q => ap_return_17_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(3),
      Q => ap_return_17_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(4),
      Q => ap_return_17_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(5),
      Q => ap_return_17_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(6),
      Q => ap_return_17_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(7),
      Q => ap_return_17_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(8),
      Q => ap_return_17_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[13]_0\(9),
      Q => ap_return_17_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(0),
      Q => ap_return_18_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(10),
      Q => ap_return_18_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(11),
      Q => ap_return_18_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(1),
      Q => ap_return_18_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(2),
      Q => ap_return_18_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(3),
      Q => ap_return_18_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(4),
      Q => ap_return_18_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(5),
      Q => ap_return_18_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(6),
      Q => ap_return_18_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(7),
      Q => ap_return_18_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(8),
      Q => ap_return_18_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[11]_0\(9),
      Q => ap_return_18_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(0),
      Q => ap_return_19_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(10),
      Q => ap_return_19_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(11),
      Q => ap_return_19_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(1),
      Q => ap_return_19_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(2),
      Q => ap_return_19_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(3),
      Q => ap_return_19_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(4),
      Q => ap_return_19_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(5),
      Q => ap_return_19_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(6),
      Q => ap_return_19_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(7),
      Q => ap_return_19_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(8),
      Q => ap_return_19_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[11]_0\(9),
      Q => ap_return_19_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(0),
      Q => ap_return_1_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(1),
      Q => ap_return_1_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(2),
      Q => ap_return_1_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(3),
      Q => ap_return_1_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(4),
      Q => ap_return_1_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(5),
      Q => ap_return_1_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(6),
      Q => ap_return_1_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(7),
      Q => ap_return_1_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(0),
      Q => ap_return_20_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(10),
      Q => ap_return_20_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(11),
      Q => ap_return_20_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(12),
      Q => ap_return_20_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(13),
      Q => ap_return_20_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(14),
      Q => ap_return_20_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(15),
      Q => ap_return_20_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(1),
      Q => ap_return_20_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(2),
      Q => ap_return_20_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(3),
      Q => ap_return_20_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(4),
      Q => ap_return_20_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(5),
      Q => ap_return_20_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(6),
      Q => ap_return_20_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(7),
      Q => ap_return_20_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(8),
      Q => ap_return_20_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(9),
      Q => ap_return_20_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(0),
      Q => ap_return_21_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(10),
      Q => ap_return_21_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(11),
      Q => ap_return_21_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(12),
      Q => ap_return_21_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(13),
      Q => ap_return_21_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(14),
      Q => ap_return_21_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(15),
      Q => ap_return_21_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(1),
      Q => ap_return_21_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(2),
      Q => ap_return_21_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(3),
      Q => ap_return_21_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(4),
      Q => ap_return_21_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(5),
      Q => ap_return_21_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(6),
      Q => ap_return_21_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(7),
      Q => ap_return_21_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(8),
      Q => ap_return_21_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(9),
      Q => ap_return_21_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(0),
      Q => ap_return_22_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(10),
      Q => ap_return_22_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(11),
      Q => ap_return_22_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(12),
      Q => ap_return_22_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(13),
      Q => ap_return_22_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(14),
      Q => ap_return_22_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(15),
      Q => ap_return_22_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(1),
      Q => ap_return_22_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(2),
      Q => ap_return_22_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(3),
      Q => ap_return_22_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(4),
      Q => ap_return_22_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(5),
      Q => ap_return_22_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(6),
      Q => ap_return_22_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(7),
      Q => ap_return_22_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(8),
      Q => ap_return_22_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(9),
      Q => ap_return_22_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(0),
      Q => ap_return_23_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(10),
      Q => ap_return_23_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(11),
      Q => ap_return_23_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(12),
      Q => ap_return_23_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(13),
      Q => ap_return_23_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(14),
      Q => ap_return_23_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(15),
      Q => ap_return_23_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(1),
      Q => ap_return_23_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(2),
      Q => ap_return_23_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(3),
      Q => ap_return_23_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(4),
      Q => ap_return_23_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(5),
      Q => ap_return_23_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(6),
      Q => ap_return_23_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(7),
      Q => ap_return_23_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(8),
      Q => ap_return_23_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(9),
      Q => ap_return_23_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(0),
      Q => ap_return_24_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(10),
      Q => ap_return_24_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(11),
      Q => ap_return_24_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(12),
      Q => ap_return_24_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(13),
      Q => ap_return_24_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(14),
      Q => ap_return_24_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(15),
      Q => ap_return_24_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(1),
      Q => ap_return_24_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(2),
      Q => ap_return_24_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(3),
      Q => ap_return_24_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(4),
      Q => ap_return_24_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(5),
      Q => ap_return_24_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(6),
      Q => ap_return_24_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(7),
      Q => ap_return_24_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(8),
      Q => ap_return_24_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(9),
      Q => ap_return_24_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(0),
      Q => ap_return_25_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(10),
      Q => ap_return_25_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(11),
      Q => ap_return_25_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(12),
      Q => ap_return_25_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(13),
      Q => ap_return_25_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(14),
      Q => ap_return_25_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(15),
      Q => ap_return_25_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(1),
      Q => ap_return_25_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(2),
      Q => ap_return_25_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(3),
      Q => ap_return_25_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(4),
      Q => ap_return_25_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(5),
      Q => ap_return_25_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(6),
      Q => ap_return_25_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(7),
      Q => ap_return_25_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(8),
      Q => ap_return_25_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(9),
      Q => ap_return_25_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(0),
      Q => ap_return_26_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(10),
      Q => ap_return_26_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(11),
      Q => ap_return_26_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(12),
      Q => ap_return_26_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(13),
      Q => ap_return_26_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(14),
      Q => ap_return_26_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(15),
      Q => ap_return_26_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(1),
      Q => ap_return_26_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(2),
      Q => ap_return_26_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(3),
      Q => ap_return_26_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(4),
      Q => ap_return_26_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(5),
      Q => ap_return_26_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(6),
      Q => ap_return_26_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(7),
      Q => ap_return_26_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(8),
      Q => ap_return_26_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(9),
      Q => ap_return_26_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(0),
      Q => ap_return_27_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(10),
      Q => ap_return_27_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(11),
      Q => ap_return_27_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(12),
      Q => ap_return_27_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(13),
      Q => ap_return_27_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(14),
      Q => ap_return_27_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(15),
      Q => ap_return_27_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(1),
      Q => ap_return_27_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(2),
      Q => ap_return_27_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(3),
      Q => ap_return_27_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(4),
      Q => ap_return_27_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(5),
      Q => ap_return_27_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(6),
      Q => ap_return_27_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(7),
      Q => ap_return_27_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(8),
      Q => ap_return_27_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(9),
      Q => ap_return_27_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(0),
      Q => ap_return_28_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(10),
      Q => ap_return_28_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(11),
      Q => ap_return_28_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(12),
      Q => ap_return_28_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(13),
      Q => ap_return_28_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(14),
      Q => ap_return_28_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(15),
      Q => ap_return_28_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(1),
      Q => ap_return_28_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(2),
      Q => ap_return_28_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(3),
      Q => ap_return_28_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(4),
      Q => ap_return_28_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(5),
      Q => ap_return_28_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(6),
      Q => ap_return_28_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(7),
      Q => ap_return_28_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(8),
      Q => ap_return_28_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(9),
      Q => ap_return_28_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(0),
      Q => ap_return_29_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(10),
      Q => ap_return_29_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(11),
      Q => ap_return_29_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(12),
      Q => ap_return_29_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(13),
      Q => ap_return_29_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(1),
      Q => ap_return_29_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(2),
      Q => ap_return_29_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(3),
      Q => ap_return_29_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(4),
      Q => ap_return_29_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(5),
      Q => ap_return_29_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(6),
      Q => ap_return_29_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(7),
      Q => ap_return_29_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(8),
      Q => ap_return_29_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[13]_0\(9),
      Q => ap_return_29_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(0),
      Q => ap_return_2_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(10),
      Q => ap_return_2_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(11),
      Q => ap_return_2_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(12),
      Q => ap_return_2_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(13),
      Q => ap_return_2_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(14),
      Q => ap_return_2_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(15),
      Q => ap_return_2_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(1),
      Q => ap_return_2_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(2),
      Q => ap_return_2_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(3),
      Q => ap_return_2_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(4),
      Q => ap_return_2_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(5),
      Q => ap_return_2_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(6),
      Q => ap_return_2_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(7),
      Q => ap_return_2_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(8),
      Q => ap_return_2_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(9),
      Q => ap_return_2_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(0),
      Q => ap_return_30_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(10),
      Q => ap_return_30_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(11),
      Q => ap_return_30_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(12),
      Q => ap_return_30_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(13),
      Q => ap_return_30_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(1),
      Q => ap_return_30_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(2),
      Q => ap_return_30_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(3),
      Q => ap_return_30_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(4),
      Q => ap_return_30_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(5),
      Q => ap_return_30_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(6),
      Q => ap_return_30_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(7),
      Q => ap_return_30_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(8),
      Q => ap_return_30_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[13]_0\(9),
      Q => ap_return_30_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(0),
      Q => ap_return_31_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(10),
      Q => ap_return_31_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(11),
      Q => ap_return_31_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(12),
      Q => ap_return_31_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(13),
      Q => ap_return_31_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(1),
      Q => ap_return_31_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(2),
      Q => ap_return_31_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(3),
      Q => ap_return_31_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(4),
      Q => ap_return_31_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(5),
      Q => ap_return_31_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(6),
      Q => ap_return_31_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(7),
      Q => ap_return_31_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(8),
      Q => ap_return_31_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[13]_0\(9),
      Q => ap_return_31_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(0),
      Q => ap_return_32_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(10),
      Q => ap_return_32_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(11),
      Q => ap_return_32_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(1),
      Q => ap_return_32_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(2),
      Q => ap_return_32_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(3),
      Q => ap_return_32_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(4),
      Q => ap_return_32_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(5),
      Q => ap_return_32_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(6),
      Q => ap_return_32_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(7),
      Q => ap_return_32_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(8),
      Q => ap_return_32_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[11]_0\(9),
      Q => ap_return_32_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(0),
      Q => ap_return_33_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(10),
      Q => ap_return_33_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(11),
      Q => ap_return_33_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(1),
      Q => ap_return_33_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(2),
      Q => ap_return_33_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(3),
      Q => ap_return_33_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(4),
      Q => ap_return_33_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(5),
      Q => ap_return_33_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(6),
      Q => ap_return_33_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(7),
      Q => ap_return_33_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(8),
      Q => ap_return_33_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[11]_0\(9),
      Q => ap_return_33_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(0),
      Q => ap_return_34_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(10),
      Q => ap_return_34_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(11),
      Q => ap_return_34_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(1),
      Q => ap_return_34_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(2),
      Q => ap_return_34_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(3),
      Q => ap_return_34_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(4),
      Q => ap_return_34_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(5),
      Q => ap_return_34_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(6),
      Q => ap_return_34_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(7),
      Q => ap_return_34_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(8),
      Q => ap_return_34_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_34_preg_reg[11]_0\(9),
      Q => ap_return_34_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(0),
      Q => ap_return_35_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(10),
      Q => ap_return_35_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(11),
      Q => ap_return_35_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(1),
      Q => ap_return_35_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(2),
      Q => ap_return_35_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(3),
      Q => ap_return_35_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(4),
      Q => ap_return_35_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(5),
      Q => ap_return_35_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(6),
      Q => ap_return_35_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(7),
      Q => ap_return_35_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(8),
      Q => ap_return_35_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(9),
      Q => ap_return_35_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(0),
      Q => ap_return_3_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(10),
      Q => ap_return_3_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(11),
      Q => ap_return_3_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(12),
      Q => ap_return_3_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(13),
      Q => ap_return_3_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(14),
      Q => ap_return_3_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(15),
      Q => ap_return_3_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(1),
      Q => ap_return_3_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(2),
      Q => ap_return_3_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(3),
      Q => ap_return_3_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(4),
      Q => ap_return_3_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(5),
      Q => ap_return_3_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(6),
      Q => ap_return_3_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(7),
      Q => ap_return_3_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(8),
      Q => ap_return_3_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(9),
      Q => ap_return_3_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(0),
      Q => ap_return_4_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(10),
      Q => ap_return_4_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(11),
      Q => ap_return_4_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(12),
      Q => ap_return_4_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(13),
      Q => ap_return_4_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(14),
      Q => ap_return_4_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(15),
      Q => ap_return_4_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(1),
      Q => ap_return_4_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(2),
      Q => ap_return_4_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(3),
      Q => ap_return_4_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(4),
      Q => ap_return_4_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(5),
      Q => ap_return_4_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(6),
      Q => ap_return_4_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(7),
      Q => ap_return_4_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(8),
      Q => ap_return_4_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(9),
      Q => ap_return_4_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(0),
      Q => ap_return_5_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(10),
      Q => ap_return_5_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(11),
      Q => ap_return_5_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(12),
      Q => ap_return_5_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(13),
      Q => ap_return_5_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(14),
      Q => ap_return_5_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(15),
      Q => ap_return_5_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(1),
      Q => ap_return_5_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(2),
      Q => ap_return_5_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(3),
      Q => ap_return_5_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(4),
      Q => ap_return_5_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(5),
      Q => ap_return_5_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(6),
      Q => ap_return_5_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(7),
      Q => ap_return_5_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(8),
      Q => ap_return_5_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(9),
      Q => ap_return_5_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(0),
      Q => ap_return_6_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(10),
      Q => ap_return_6_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(11),
      Q => ap_return_6_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(12),
      Q => ap_return_6_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(13),
      Q => ap_return_6_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(14),
      Q => ap_return_6_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(15),
      Q => ap_return_6_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(1),
      Q => ap_return_6_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(2),
      Q => ap_return_6_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(3),
      Q => ap_return_6_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(4),
      Q => ap_return_6_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(5),
      Q => ap_return_6_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(6),
      Q => ap_return_6_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(7),
      Q => ap_return_6_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(8),
      Q => ap_return_6_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(9),
      Q => ap_return_6_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(0),
      Q => ap_return_7_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(10),
      Q => ap_return_7_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(11),
      Q => ap_return_7_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(12),
      Q => ap_return_7_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(13),
      Q => ap_return_7_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(14),
      Q => ap_return_7_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(15),
      Q => ap_return_7_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(1),
      Q => ap_return_7_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(2),
      Q => ap_return_7_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(3),
      Q => ap_return_7_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(4),
      Q => ap_return_7_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(5),
      Q => ap_return_7_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(6),
      Q => ap_return_7_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(7),
      Q => ap_return_7_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(8),
      Q => ap_return_7_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(9),
      Q => ap_return_7_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(0),
      Q => ap_return_8_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(10),
      Q => ap_return_8_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(11),
      Q => ap_return_8_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(12),
      Q => ap_return_8_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(13),
      Q => ap_return_8_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(14),
      Q => ap_return_8_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(15),
      Q => ap_return_8_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(1),
      Q => ap_return_8_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(2),
      Q => ap_return_8_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(3),
      Q => ap_return_8_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(4),
      Q => ap_return_8_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(5),
      Q => ap_return_8_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(6),
      Q => ap_return_8_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(7),
      Q => ap_return_8_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(8),
      Q => ap_return_8_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(9),
      Q => ap_return_8_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(0),
      Q => ap_return_9_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(10),
      Q => ap_return_9_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(11),
      Q => ap_return_9_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(12),
      Q => ap_return_9_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(13),
      Q => ap_return_9_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(14),
      Q => ap_return_9_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(15),
      Q => ap_return_9_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(1),
      Q => ap_return_9_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(2),
      Q => ap_return_9_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(3),
      Q => ap_return_9_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(4),
      Q => ap_return_9_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(5),
      Q => ap_return_9_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(6),
      Q => ap_return_9_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(7),
      Q => ap_return_9_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(8),
      Q => ap_return_9_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(9),
      Q => ap_return_9_preg(9),
      R => ap_rst_n_inv
    );
ap_sync_reg_channel_write_HwReg_BOffset_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_BOffset_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      O => ap_sync_channel_write_HwReg_BOffset_2_channel
    );
ap_sync_reg_channel_write_HwReg_BOffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_BOffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      O => ap_sync_channel_write_HwReg_BOffset_channel
    );
ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_ClampMin_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      O => ap_sync_channel_write_HwReg_ClampMin_2_channel
    );
ap_sync_reg_channel_write_HwReg_ClampMin_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_ClampMin_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      O => ap_sync_channel_write_HwReg_ClampMin_channel
    );
ap_sync_reg_channel_write_HwReg_ClipMax_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_ClipMax_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      O => ap_sync_channel_write_HwReg_ClipMax_2_channel
    );
ap_sync_reg_channel_write_HwReg_ClipMax_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_ClipMax_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      O => ap_sync_channel_write_HwReg_ClipMax_channel
    );
ap_sync_reg_channel_write_HwReg_ColEnd_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_ColEnd_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      O => ap_sync_channel_write_HwReg_ColEnd_channel
    );
ap_sync_reg_channel_write_HwReg_ColStart_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_ColStart_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      O => ap_sync_channel_write_HwReg_ColStart_channel
    );
ap_sync_reg_channel_write_HwReg_GOffset_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_GOffset_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      O => ap_sync_channel_write_HwReg_GOffset_2_channel
    );
ap_sync_reg_channel_write_HwReg_GOffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_GOffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      O => ap_sync_channel_write_HwReg_GOffset_channel
    );
ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => HwReg_InVideoFormat_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      O => \^ap_sync_channel_write_hwreg_invideoformat_channel\
    );
ap_sync_reg_channel_write_HwReg_K11_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_K11_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      O => ap_sync_channel_write_HwReg_K11_2_channel
    );
ap_sync_reg_channel_write_HwReg_K11_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_K11_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      O => ap_sync_channel_write_HwReg_K11_channel
    );
ap_sync_reg_channel_write_HwReg_K12_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_K12_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      O => ap_sync_channel_write_HwReg_K12_2_channel
    );
ap_sync_reg_channel_write_HwReg_K12_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg,
      I2 => HwReg_K12_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      O => ap_sync_channel_write_HwReg_K12_channel
    );
ap_sync_reg_channel_write_HwReg_K13_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K13_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      O => ap_sync_channel_write_HwReg_K13_2_channel
    );
ap_sync_reg_channel_write_HwReg_K13_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K13_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      O => ap_sync_channel_write_HwReg_K13_channel
    );
ap_sync_reg_channel_write_HwReg_K21_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K21_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      O => ap_sync_channel_write_HwReg_K21_2_channel
    );
ap_sync_reg_channel_write_HwReg_K21_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K21_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      O => ap_sync_channel_write_HwReg_K21_channel
    );
ap_sync_reg_channel_write_HwReg_K22_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_K22_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      O => ap_sync_channel_write_HwReg_K22_2_channel
    );
ap_sync_reg_channel_write_HwReg_K22_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_K22_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      O => ap_sync_channel_write_HwReg_K22_channel
    );
ap_sync_reg_channel_write_HwReg_K23_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_K23_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      O => ap_sync_channel_write_HwReg_K23_2_channel
    );
ap_sync_reg_channel_write_HwReg_K23_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_K23_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      O => ap_sync_channel_write_HwReg_K23_channel
    );
ap_sync_reg_channel_write_HwReg_K31_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K31_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      O => ap_sync_channel_write_HwReg_K31_2_channel
    );
ap_sync_reg_channel_write_HwReg_K31_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K31_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      O => ap_sync_channel_write_HwReg_K31_channel
    );
ap_sync_reg_channel_write_HwReg_K32_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K32_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      O => ap_sync_channel_write_HwReg_K32_2_channel
    );
ap_sync_reg_channel_write_HwReg_K32_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => HwReg_K32_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      O => ap_sync_channel_write_HwReg_K32_channel
    );
ap_sync_reg_channel_write_HwReg_K33_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_K33_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      O => ap_sync_channel_write_HwReg_K33_2_channel
    );
ap_sync_reg_channel_write_HwReg_K33_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_K33_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      O => ap_sync_channel_write_HwReg_K33_channel
    );
ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_OutVideoFormat_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      O => ap_sync_channel_write_HwReg_OutVideoFormat_channel
    );
ap_sync_reg_channel_write_HwReg_ROffset_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_ROffset_2_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      O => ap_sync_channel_write_HwReg_ROffset_2_channel
    );
ap_sync_reg_channel_write_HwReg_ROffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_ROffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      O => ap_sync_channel_write_HwReg_ROffset_channel
    );
ap_sync_reg_channel_write_HwReg_RowEnd_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_RowEnd_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      O => ap_sync_channel_write_HwReg_RowEnd_channel
    );
ap_sync_reg_channel_write_HwReg_RowStart_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_RowStart_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      O => ap_sync_channel_write_HwReg_RowStart_channel
    );
ap_sync_reg_channel_write_HwReg_height_c14_channel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000FFFFFFFF"
    )
        port map (
      I0 => ap_done_reg_i_3_n_5,
      I1 => ap_done_reg_i_4_n_5,
      I2 => ap_done_reg_i_5_n_5,
      I3 => ap_done_reg_i_6_n_5,
      I4 => \^ap_done_reg_reg_0\,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_height_c14_channel_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg,
      I2 => HwReg_height_c14_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_height_c14_channel,
      O => ap_sync_channel_write_HwReg_height_c14_channel
    );
ap_sync_reg_channel_write_HwReg_width_c12_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg,
      I2 => HwReg_width_c12_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_width_c12_channel_reg,
      O => ap_sync_channel_write_HwReg_width_c12_channel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_CTRL_s_axi is
  port (
    Block_entry3_proc_U0_ap_ready : out STD_LOGIC;
    int_ap_start_reg_rep_0 : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    ClampMin_2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ClipMax_2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    K33_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GOffset : out STD_LOGIC_VECTOR ( 13 downto 0 );
    BOffset : out STD_LOGIC_VECTOR ( 13 downto 0 );
    K31 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K32 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K33 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    int_ap_start_reg_0 : out STD_LOGIC;
    Block_entry3_proc_U0_ap_start : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    InVideoFormat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    OutVideoFormat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    width : out STD_LOGIC_VECTOR ( 11 downto 0 );
    height : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ColStart : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ColEnd : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RowStart : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RowEnd : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K12 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K13 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K21 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K22 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K23 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ROffset : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ClampMin : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ClipMax : out STD_LOGIC_VECTOR ( 11 downto 0 );
    K11_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K12_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K13_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K21_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K22_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K23_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K31_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K32_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ROffset_2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    GOffset_2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    BOffset_2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    interrupt : out STD_LOGIC;
    \int_ap_start_reg_rep__0_0\ : out STD_LOGIC;
    \int_ap_start_reg_rep__1_0\ : out STD_LOGIC;
    \int_ap_start_reg_rep__2_0\ : out STD_LOGIC;
    \int_ap_start_reg_rep__3_0\ : out STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_CTRL_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_CTRL_s_axi is
  signal \^boffset\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^boffset_2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^block_entry3_proc_u0_ap_start\ : STD_LOGIC;
  signal \^clampmin\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^clampmin_2\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^clipmax\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^clipmax_2\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^colend\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^colstart\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^goffset\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^goffset_2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^invideoformat\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^k11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k11_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k12_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k13_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k21_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k22_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k23_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k31_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k32\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k32_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k33\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k33_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^outvideoformat\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^roffset\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^roffset_2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^rowend\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rowstart\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal \^height\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal int_BOffset0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \int_BOffset[13]_i_1_n_5\ : STD_LOGIC;
  signal int_BOffset_20 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \int_BOffset_2[13]_i_1_n_5\ : STD_LOGIC;
  signal int_ClampMin0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \int_ClampMin[11]_i_1_n_5\ : STD_LOGIC;
  signal int_ClampMin_20 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \int_ClampMin_2[11]_i_1_n_5\ : STD_LOGIC;
  signal \int_ClampMin_2[11]_i_3_n_5\ : STD_LOGIC;
  signal int_ClipMax0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \int_ClipMax[11]_i_1_n_5\ : STD_LOGIC;
  signal int_ClipMax_20 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \int_ClipMax_2[11]_i_1_n_5\ : STD_LOGIC;
  signal int_ColEnd0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ColEnd[15]_i_1_n_5\ : STD_LOGIC;
  signal int_ColStart0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ColStart[15]_i_1_n_5\ : STD_LOGIC;
  signal int_GOffset0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \int_GOffset[13]_i_1_n_5\ : STD_LOGIC;
  signal int_GOffset_20 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \int_GOffset_2[13]_i_1_n_5\ : STD_LOGIC;
  signal \int_GOffset_2[13]_i_3_n_5\ : STD_LOGIC;
  signal int_InVideoFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_InVideoFormat[7]_i_1_n_5\ : STD_LOGIC;
  signal \int_InVideoFormat[7]_i_3_n_5\ : STD_LOGIC;
  signal int_K110 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K11[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K11_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K11_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K120 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K12[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K12_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K12_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K130 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K13[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K13_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K13_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K210 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K21[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K21_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K21_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K220 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K22[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K22_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K22_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K230 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K23[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K23_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K23_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K310 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K31[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K31_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K31_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K320 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K32[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K32_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K32_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K330 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K33[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K33_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K33_2[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_K33_2[15]_i_3_n_5\ : STD_LOGIC;
  signal \int_K33_2[15]_i_4_n_5\ : STD_LOGIC;
  signal int_OutVideoFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_OutVideoFormat[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ROffset0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \int_ROffset[13]_i_1_n_5\ : STD_LOGIC;
  signal int_ROffset_20 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \int_ROffset_2[13]_i_1_n_5\ : STD_LOGIC;
  signal int_RowEnd0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_RowEnd[15]_i_1_n_5\ : STD_LOGIC;
  signal int_RowStart0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_RowStart[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal \^int_ap_start_reg_rep_0\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__0_n_5\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__1_n_5\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__2_n_5\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__3_n_5\ : STD_LOGIC;
  signal int_ap_start_rep_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_2_n_5 : STD_LOGIC;
  signal int_gie_i_3_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_height_reg_n_5_[12]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[13]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[14]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[15]\ : STD_LOGIC;
  signal \int_ier[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[1]\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_5 : STD_LOGIC;
  signal int_task_ap_done_i_4_n_5 : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_width_reg_n_5_[12]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[13]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[14]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[15]\ : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_18_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_19_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_18_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_19_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_18_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_19_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[10]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[10]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[10]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[10]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_10_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_11_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[4]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[4]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[4]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[5]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[5]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[6]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[6]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[6]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[8]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[8]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[8]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[8]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[9]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[9]_i_6_n_5\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[7]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[8]\ : STD_LOGIC;
  signal \^width\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair84";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_return_0_preg[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_BOffset[0]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_BOffset[10]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_BOffset[11]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_BOffset[12]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_BOffset[13]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_BOffset[1]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_BOffset[2]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_BOffset[3]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_BOffset[4]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_BOffset[5]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_BOffset[6]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_BOffset[7]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_BOffset[8]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_BOffset[9]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_BOffset_2[0]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_BOffset_2[10]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_BOffset_2[11]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_BOffset_2[12]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_BOffset_2[13]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_BOffset_2[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_BOffset_2[2]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_BOffset_2[3]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_BOffset_2[4]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_BOffset_2[5]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_BOffset_2[6]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_BOffset_2[7]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_BOffset_2[8]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_BOffset_2[9]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_ClampMin[0]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_ClampMin[10]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_ClampMin[11]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_ClampMin[1]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_ClampMin[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_ClampMin[3]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_ClampMin[4]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_ClampMin[5]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_ClampMin[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_ClampMin[7]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_ClampMin[8]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_ClampMin[9]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_ClampMin_2[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_ClampMin_2[10]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_ClampMin_2[11]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_ClampMin_2[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_ClampMin_2[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_ClampMin_2[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_ClampMin_2[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_ClampMin_2[5]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_ClampMin_2[6]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_ClampMin_2[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_ClampMin_2[8]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_ClampMin_2[9]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_ClipMax[0]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_ClipMax[10]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_ClipMax[11]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_ClipMax[1]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_ClipMax[2]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_ClipMax[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_ClipMax[4]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_ClipMax[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_ClipMax[6]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_ClipMax[7]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_ClipMax[8]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_ClipMax[9]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_ClipMax_2[0]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_ClipMax_2[10]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_ClipMax_2[11]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_ClipMax_2[1]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_ClipMax_2[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_ClipMax_2[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_ClipMax_2[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_ClipMax_2[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_ClipMax_2[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_ClipMax_2[7]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_ClipMax_2[8]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_ClipMax_2[9]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_ColEnd[0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_ColEnd[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_ColEnd[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_ColEnd[12]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_ColEnd[13]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_ColEnd[14]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_ColEnd[15]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_ColEnd[1]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_ColEnd[2]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_ColEnd[3]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_ColEnd[4]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_ColEnd[5]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_ColEnd[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_ColEnd[7]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_ColEnd[8]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_ColEnd[9]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_ColStart[0]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \int_ColStart[10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_ColStart[11]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_ColStart[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_ColStart[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_ColStart[14]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_ColStart[15]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_ColStart[1]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \int_ColStart[2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_ColStart[3]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_ColStart[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_ColStart[5]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_ColStart[6]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_ColStart[7]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_ColStart[8]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_ColStart[9]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_GOffset[0]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_GOffset[10]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_GOffset[11]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_GOffset[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_GOffset[13]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_GOffset[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_GOffset[2]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_GOffset[3]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_GOffset[4]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_GOffset[5]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_GOffset[6]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_GOffset[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_GOffset[8]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_GOffset[9]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_GOffset_2[0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_GOffset_2[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_GOffset_2[11]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_GOffset_2[12]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_GOffset_2[13]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_GOffset_2[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_GOffset_2[2]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_GOffset_2[3]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_GOffset_2[4]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_GOffset_2[5]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_GOffset_2[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_GOffset_2[7]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_GOffset_2[8]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_GOffset_2[9]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_InVideoFormat[0]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_InVideoFormat[1]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_InVideoFormat[2]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_InVideoFormat[3]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_InVideoFormat[4]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_InVideoFormat[5]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_InVideoFormat[6]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_InVideoFormat[7]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_K11[0]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_K11[10]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_K11[11]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_K11[12]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_K11[13]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_K11[14]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_K11[15]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_K11[1]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_K11[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_K11[3]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_K11[4]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_K11[5]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_K11[6]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_K11[7]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_K11[8]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_K11[9]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_K11_2[0]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_K11_2[10]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_K11_2[11]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_K11_2[12]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_K11_2[13]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_K11_2[14]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_K11_2[15]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_K11_2[1]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_K11_2[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_K11_2[3]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_K11_2[4]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_K11_2[5]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_K11_2[6]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_K11_2[7]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_K11_2[8]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_K11_2[9]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_K12[0]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_K12[10]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_K12[11]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_K12[12]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_K12[13]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_K12[14]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_K12[15]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_K12[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_K12[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_K12[3]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_K12[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_K12[5]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_K12[6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_K12[7]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_K12[8]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_K12[9]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_K12_2[0]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_K12_2[10]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_K12_2[11]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_K12_2[12]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_K12_2[13]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_K12_2[14]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_K12_2[15]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_K12_2[1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_K12_2[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_K12_2[3]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_K12_2[4]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_K12_2[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_K12_2[6]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_K12_2[7]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_K12_2[8]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_K12_2[9]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_K13[0]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_K13[10]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_K13[11]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_K13[12]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_K13[13]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_K13[14]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_K13[15]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_K13[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_K13[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_K13[3]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_K13[4]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_K13[5]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_K13[6]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_K13[7]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_K13[8]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_K13[9]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_K13_2[0]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_K13_2[10]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_K13_2[11]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_K13_2[12]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_K13_2[13]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_K13_2[14]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_K13_2[15]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_K13_2[1]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_K13_2[2]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_K13_2[3]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_K13_2[4]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_K13_2[5]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_K13_2[6]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_K13_2[7]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_K13_2[8]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_K13_2[9]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_K21[0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_K21[10]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_K21[11]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_K21[12]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_K21[13]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_K21[14]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_K21[15]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_K21[1]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_K21[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_K21[3]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_K21[4]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_K21[5]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_K21[6]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_K21[7]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_K21[8]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_K21[9]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_K21_2[0]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_K21_2[10]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_K21_2[11]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_K21_2[12]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_K21_2[13]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_K21_2[14]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_K21_2[15]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_K21_2[1]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_K21_2[2]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_K21_2[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_K21_2[4]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_K21_2[5]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_K21_2[6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_K21_2[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_K21_2[8]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_K21_2[9]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_K22[0]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_K22[10]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_K22[11]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_K22[12]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_K22[13]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_K22[14]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_K22[15]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_K22[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_K22[2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_K22[3]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_K22[4]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_K22[5]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_K22[6]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_K22[7]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_K22[8]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_K22[9]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_K22_2[0]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_K22_2[10]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_K22_2[11]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_K22_2[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_K22_2[13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_K22_2[14]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_K22_2[15]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_K22_2[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_K22_2[2]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_K22_2[3]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_K22_2[4]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_K22_2[5]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_K22_2[6]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_K22_2[7]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_K22_2[8]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_K22_2[9]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_K23[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_K23[10]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_K23[11]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_K23[12]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_K23[13]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_K23[14]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_K23[15]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_K23[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_K23[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_K23[3]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_K23[4]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_K23[5]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_K23[6]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_K23[7]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_K23[8]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_K23[9]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_K23_2[0]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_K23_2[10]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_K23_2[11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_K23_2[12]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_K23_2[13]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_K23_2[14]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_K23_2[15]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_K23_2[1]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_K23_2[2]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_K23_2[3]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_K23_2[4]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_K23_2[5]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_K23_2[6]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_K23_2[7]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_K23_2[8]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_K23_2[9]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_K31[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_K31[10]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_K31[11]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_K31[12]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_K31[13]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_K31[14]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_K31[15]_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_K31[1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_K31[2]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_K31[3]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_K31[4]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_K31[5]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_K31[6]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_K31[7]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_K31[8]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_K31[9]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_K31_2[0]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_K31_2[10]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_K31_2[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_K31_2[12]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_K31_2[13]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_K31_2[14]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_K31_2[15]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_K31_2[1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_K31_2[2]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_K31_2[3]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_K31_2[4]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_K31_2[5]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_K31_2[6]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_K31_2[7]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_K31_2[8]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_K31_2[9]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_K32[0]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_K32[10]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_K32[11]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_K32[12]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_K32[13]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_K32[14]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_K32[15]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_K32[1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_K32[2]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_K32[3]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_K32[4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_K32[5]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_K32[6]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_K32[7]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_K32[8]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_K32[9]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_K32_2[0]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_K32_2[10]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_K32_2[11]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_K32_2[12]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_K32_2[13]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_K32_2[14]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_K32_2[15]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_K32_2[1]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_K32_2[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_K32_2[3]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_K32_2[4]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_K32_2[5]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_K32_2[6]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_K32_2[7]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_K32_2[8]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_K32_2[9]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_K33[0]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_K33[10]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_K33[11]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_K33[12]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_K33[13]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_K33[14]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_K33[15]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_K33[1]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_K33[2]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_K33[3]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_K33[4]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_K33[5]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_K33[6]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_K33[7]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_K33[8]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_K33[9]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_K33_2[0]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_K33_2[10]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_K33_2[11]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_K33_2[12]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_K33_2[13]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_K33_2[14]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_K33_2[15]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_K33_2[1]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_K33_2[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_K33_2[3]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_K33_2[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_K33_2[5]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_K33_2[6]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_K33_2[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_K33_2[8]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_K33_2[9]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[0]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[1]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[3]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[4]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[5]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[7]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_ROffset[0]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_ROffset[10]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_ROffset[11]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_ROffset[12]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_ROffset[13]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_ROffset[1]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_ROffset[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_ROffset[3]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_ROffset[4]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_ROffset[5]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_ROffset[6]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_ROffset[7]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_ROffset[8]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_ROffset[9]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_ROffset_2[0]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_ROffset_2[10]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_ROffset_2[11]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_ROffset_2[12]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_ROffset_2[13]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_ROffset_2[1]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_ROffset_2[2]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_ROffset_2[3]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_ROffset_2[4]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_ROffset_2[5]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_ROffset_2[6]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_ROffset_2[7]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_ROffset_2[8]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_ROffset_2[9]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_RowEnd[0]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_RowEnd[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_RowEnd[11]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_RowEnd[12]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_RowEnd[13]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_RowEnd[14]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_RowEnd[15]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_RowEnd[1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_RowEnd[2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_RowEnd[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_RowEnd[4]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_RowEnd[5]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_RowEnd[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_RowEnd[7]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_RowEnd[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_RowEnd[9]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_RowStart[0]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_RowStart[10]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_RowStart[11]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_RowStart[12]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_RowStart[13]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_RowStart[14]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_RowStart[15]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_RowStart[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_RowStart[2]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_RowStart[3]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_RowStart[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_RowStart[5]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_RowStart[6]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_RowStart[7]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_RowStart[8]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_RowStart[9]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair80";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of int_ap_start_reg : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of int_ap_start_reg_rep : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__0\ : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__1\ : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__2\ : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__3\ : label is "int_ap_start_reg";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of int_task_ap_done_i_4 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rdata[12]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rdata[13]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rdata[15]_i_7\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rdata[7]_i_10\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rdata[7]_i_9\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rdata[9]_i_7\ : label is "soft_lutpair81";
begin
  BOffset(13 downto 0) <= \^boffset\(13 downto 0);
  BOffset_2(13 downto 0) <= \^boffset_2\(13 downto 0);
  Block_entry3_proc_U0_ap_start <= \^block_entry3_proc_u0_ap_start\;
  ClampMin(11 downto 0) <= \^clampmin\(11 downto 0);
  ClampMin_2(11 downto 0) <= \^clampmin_2\(11 downto 0);
  ClipMax(11 downto 0) <= \^clipmax\(11 downto 0);
  ClipMax_2(11 downto 0) <= \^clipmax_2\(11 downto 0);
  ColEnd(15 downto 0) <= \^colend\(15 downto 0);
  ColStart(15 downto 0) <= \^colstart\(15 downto 0);
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  GOffset(13 downto 0) <= \^goffset\(13 downto 0);
  GOffset_2(13 downto 0) <= \^goffset_2\(13 downto 0);
  InVideoFormat(7 downto 0) <= \^invideoformat\(7 downto 0);
  K11(15 downto 0) <= \^k11\(15 downto 0);
  K11_2(15 downto 0) <= \^k11_2\(15 downto 0);
  K12(15 downto 0) <= \^k12\(15 downto 0);
  K12_2(15 downto 0) <= \^k12_2\(15 downto 0);
  K13(15 downto 0) <= \^k13\(15 downto 0);
  K13_2(15 downto 0) <= \^k13_2\(15 downto 0);
  K21(15 downto 0) <= \^k21\(15 downto 0);
  K21_2(15 downto 0) <= \^k21_2\(15 downto 0);
  K22(15 downto 0) <= \^k22\(15 downto 0);
  K22_2(15 downto 0) <= \^k22_2\(15 downto 0);
  K23(15 downto 0) <= \^k23\(15 downto 0);
  K23_2(15 downto 0) <= \^k23_2\(15 downto 0);
  K31(15 downto 0) <= \^k31\(15 downto 0);
  K31_2(15 downto 0) <= \^k31_2\(15 downto 0);
  K32(15 downto 0) <= \^k32\(15 downto 0);
  K32_2(15 downto 0) <= \^k32_2\(15 downto 0);
  K33(15 downto 0) <= \^k33\(15 downto 0);
  K33_2(15 downto 0) <= \^k33_2\(15 downto 0);
  OutVideoFormat(7 downto 0) <= \^outvideoformat\(7 downto 0);
  ROffset(13 downto 0) <= \^roffset\(13 downto 0);
  ROffset_2(13 downto 0) <= \^roffset_2\(13 downto 0);
  RowEnd(15 downto 0) <= \^rowend\(15 downto 0);
  RowStart(15 downto 0) <= \^rowstart\(15 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  height(11 downto 0) <= \^height\(11 downto 0);
  int_ap_start_reg_rep_0 <= \^int_ap_start_reg_rep_0\;
  interrupt <= \^interrupt\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
  width(11 downto 0) <= \^width\(11 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_ctrl_rvalid\,
      I3 => s_axi_CTRL_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^s_axi_ctrl_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_CTRL_AWVALID,
      O => \FSM_onehot_wstate[1]_i_2_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_BREADY,
      I3 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_ctrl_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ap_return_0_preg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      O => Block_entry3_proc_U0_ap_ready
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_36_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_BOffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(0),
      O => int_BOffset0(0)
    );
\int_BOffset[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset\(10),
      O => int_BOffset0(10)
    );
\int_BOffset[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset\(11),
      O => int_BOffset0(11)
    );
\int_BOffset[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset\(12),
      O => int_BOffset0(12)
    );
\int_BOffset[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_BOffset[13]_i_1_n_5\
    );
\int_BOffset[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset\(13),
      O => int_BOffset0(13)
    );
\int_BOffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(1),
      O => int_BOffset0(1)
    );
\int_BOffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(2),
      O => int_BOffset0(2)
    );
\int_BOffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(3),
      O => int_BOffset0(3)
    );
\int_BOffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(4),
      O => int_BOffset0(4)
    );
\int_BOffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(5),
      O => int_BOffset0(5)
    );
\int_BOffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(6),
      O => int_BOffset0(6)
    );
\int_BOffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(7),
      O => int_BOffset0(7)
    );
\int_BOffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset\(8),
      O => int_BOffset0(8)
    );
\int_BOffset[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset\(9),
      O => int_BOffset0(9)
    );
\int_BOffset_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(0),
      O => int_BOffset_20(0)
    );
\int_BOffset_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset_2\(10),
      O => int_BOffset_20(10)
    );
\int_BOffset_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset_2\(11),
      O => int_BOffset_20(11)
    );
\int_BOffset_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset_2\(12),
      O => int_BOffset_20(12)
    );
\int_BOffset_2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_GOffset_2[13]_i_3_n_5\,
      O => \int_BOffset_2[13]_i_1_n_5\
    );
\int_BOffset_2[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset_2\(13),
      O => int_BOffset_20(13)
    );
\int_BOffset_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(1),
      O => int_BOffset_20(1)
    );
\int_BOffset_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(2),
      O => int_BOffset_20(2)
    );
\int_BOffset_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(3),
      O => int_BOffset_20(3)
    );
\int_BOffset_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(4),
      O => int_BOffset_20(4)
    );
\int_BOffset_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(5),
      O => int_BOffset_20(5)
    );
\int_BOffset_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(6),
      O => int_BOffset_20(6)
    );
\int_BOffset_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(7),
      O => int_BOffset_20(7)
    );
\int_BOffset_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset_2\(8),
      O => int_BOffset_20(8)
    );
\int_BOffset_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset_2\(9),
      O => int_BOffset_20(9)
    );
\int_BOffset_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(0),
      Q => \^boffset_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(10),
      Q => \^boffset_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(11),
      Q => \^boffset_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(12),
      Q => \^boffset_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(13),
      Q => \^boffset_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(1),
      Q => \^boffset_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(2),
      Q => \^boffset_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(3),
      Q => \^boffset_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(4),
      Q => \^boffset_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(5),
      Q => \^boffset_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(6),
      Q => \^boffset_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(7),
      Q => \^boffset_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(8),
      Q => \^boffset_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[13]_i_1_n_5\,
      D => int_BOffset_20(9),
      Q => \^boffset_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(0),
      Q => \^boffset\(0),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(10),
      Q => \^boffset\(10),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(11),
      Q => \^boffset\(11),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(12),
      Q => \^boffset\(12),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(13),
      Q => \^boffset\(13),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(1),
      Q => \^boffset\(1),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(2),
      Q => \^boffset\(2),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(3),
      Q => \^boffset\(3),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(4),
      Q => \^boffset\(4),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(5),
      Q => \^boffset\(5),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(6),
      Q => \^boffset\(6),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(7),
      Q => \^boffset\(7),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(8),
      Q => \^boffset\(8),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[13]_i_1_n_5\,
      D => int_BOffset0(9),
      Q => \^boffset\(9),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(0),
      O => int_ClampMin0(0)
    );
\int_ClampMin[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clampmin\(10),
      O => int_ClampMin0(10)
    );
\int_ClampMin[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \int_InVideoFormat[7]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_ClampMin[11]_i_1_n_5\
    );
\int_ClampMin[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clampmin\(11),
      O => int_ClampMin0(11)
    );
\int_ClampMin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(1),
      O => int_ClampMin0(1)
    );
\int_ClampMin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(2),
      O => int_ClampMin0(2)
    );
\int_ClampMin[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(3),
      O => int_ClampMin0(3)
    );
\int_ClampMin[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(4),
      O => int_ClampMin0(4)
    );
\int_ClampMin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(5),
      O => int_ClampMin0(5)
    );
\int_ClampMin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(6),
      O => int_ClampMin0(6)
    );
\int_ClampMin[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(7),
      O => int_ClampMin0(7)
    );
\int_ClampMin[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clampmin\(8),
      O => int_ClampMin0(8)
    );
\int_ClampMin[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clampmin\(9),
      O => int_ClampMin0(9)
    );
\int_ClampMin_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(0),
      O => int_ClampMin_20(0)
    );
\int_ClampMin_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clampmin_2\(10),
      O => int_ClampMin_20(10)
    );
\int_ClampMin_2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_ClampMin_2[11]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[3]\,
      O => \int_ClampMin_2[11]_i_1_n_5\
    );
\int_ClampMin_2[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clampmin_2\(11),
      O => int_ClampMin_20(11)
    );
\int_ClampMin_2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[7]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[8]\,
      I3 => \int_K33_2[15]_i_4_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_ClampMin_2[11]_i_3_n_5\
    );
\int_ClampMin_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(1),
      O => int_ClampMin_20(1)
    );
\int_ClampMin_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(2),
      O => int_ClampMin_20(2)
    );
\int_ClampMin_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(3),
      O => int_ClampMin_20(3)
    );
\int_ClampMin_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(4),
      O => int_ClampMin_20(4)
    );
\int_ClampMin_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(5),
      O => int_ClampMin_20(5)
    );
\int_ClampMin_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(6),
      O => int_ClampMin_20(6)
    );
\int_ClampMin_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(7),
      O => int_ClampMin_20(7)
    );
\int_ClampMin_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clampmin_2\(8),
      O => int_ClampMin_20(8)
    );
\int_ClampMin_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clampmin_2\(9),
      O => int_ClampMin_20(9)
    );
\int_ClampMin_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(0),
      Q => \^clampmin_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(10),
      Q => \^clampmin_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(11),
      Q => \^clampmin_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(1),
      Q => \^clampmin_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(2),
      Q => \^clampmin_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(3),
      Q => \^clampmin_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(4),
      Q => \^clampmin_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(5),
      Q => \^clampmin_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(6),
      Q => \^clampmin_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(7),
      Q => \^clampmin_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(8),
      Q => \^clampmin_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[11]_i_1_n_5\,
      D => int_ClampMin_20(9),
      Q => \^clampmin_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(0),
      Q => \^clampmin\(0),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(10),
      Q => \^clampmin\(10),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(11),
      Q => \^clampmin\(11),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(1),
      Q => \^clampmin\(1),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(2),
      Q => \^clampmin\(2),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(3),
      Q => \^clampmin\(3),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(4),
      Q => \^clampmin\(4),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(5),
      Q => \^clampmin\(5),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(6),
      Q => \^clampmin\(6),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(7),
      Q => \^clampmin\(7),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(8),
      Q => \^clampmin\(8),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[11]_i_1_n_5\,
      D => int_ClampMin0(9),
      Q => \^clampmin\(9),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(0),
      O => int_ClipMax0(0)
    );
\int_ClipMax[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clipmax\(10),
      O => int_ClipMax0(10)
    );
\int_ClipMax[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_ClipMax[11]_i_1_n_5\
    );
\int_ClipMax[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clipmax\(11),
      O => int_ClipMax0(11)
    );
\int_ClipMax[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(1),
      O => int_ClipMax0(1)
    );
\int_ClipMax[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(2),
      O => int_ClipMax0(2)
    );
\int_ClipMax[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(3),
      O => int_ClipMax0(3)
    );
\int_ClipMax[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(4),
      O => int_ClipMax0(4)
    );
\int_ClipMax[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(5),
      O => int_ClipMax0(5)
    );
\int_ClipMax[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(6),
      O => int_ClipMax0(6)
    );
\int_ClipMax[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(7),
      O => int_ClipMax0(7)
    );
\int_ClipMax[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clipmax\(8),
      O => int_ClipMax0(8)
    );
\int_ClipMax[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clipmax\(9),
      O => int_ClipMax0(9)
    );
\int_ClipMax_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(0),
      O => int_ClipMax_20(0)
    );
\int_ClipMax_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clipmax_2\(10),
      O => int_ClipMax_20(10)
    );
\int_ClipMax_2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_ClampMin_2[11]_i_3_n_5\,
      O => \int_ClipMax_2[11]_i_1_n_5\
    );
\int_ClipMax_2[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clipmax_2\(11),
      O => int_ClipMax_20(11)
    );
\int_ClipMax_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(1),
      O => int_ClipMax_20(1)
    );
\int_ClipMax_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(2),
      O => int_ClipMax_20(2)
    );
\int_ClipMax_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(3),
      O => int_ClipMax_20(3)
    );
\int_ClipMax_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(4),
      O => int_ClipMax_20(4)
    );
\int_ClipMax_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(5),
      O => int_ClipMax_20(5)
    );
\int_ClipMax_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(6),
      O => int_ClipMax_20(6)
    );
\int_ClipMax_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(7),
      O => int_ClipMax_20(7)
    );
\int_ClipMax_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clipmax_2\(8),
      O => int_ClipMax_20(8)
    );
\int_ClipMax_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^clipmax_2\(9),
      O => int_ClipMax_20(9)
    );
\int_ClipMax_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(0),
      Q => \^clipmax_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(10),
      Q => \^clipmax_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(11),
      Q => \^clipmax_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(1),
      Q => \^clipmax_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(2),
      Q => \^clipmax_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(3),
      Q => \^clipmax_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(4),
      Q => \^clipmax_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(5),
      Q => \^clipmax_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(6),
      Q => \^clipmax_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(7),
      Q => \^clipmax_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(8),
      Q => \^clipmax_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[11]_i_1_n_5\,
      D => int_ClipMax_20(9),
      Q => \^clipmax_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(0),
      Q => \^clipmax\(0),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(10),
      Q => \^clipmax\(10),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(11),
      Q => \^clipmax\(11),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(1),
      Q => \^clipmax\(1),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(2),
      Q => \^clipmax\(2),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(3),
      Q => \^clipmax\(3),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(4),
      Q => \^clipmax\(4),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(5),
      Q => \^clipmax\(5),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(6),
      Q => \^clipmax\(6),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(7),
      Q => \^clipmax\(7),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(8),
      Q => \^clipmax\(8),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[11]_i_1_n_5\,
      D => int_ClipMax0(9),
      Q => \^clipmax\(9),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(0),
      O => int_ColEnd0(0)
    );
\int_ColEnd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(10),
      O => int_ColEnd0(10)
    );
\int_ColEnd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(11),
      O => int_ColEnd0(11)
    );
\int_ColEnd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(12),
      O => int_ColEnd0(12)
    );
\int_ColEnd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(13),
      O => int_ColEnd0(13)
    );
\int_ColEnd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(14),
      O => int_ColEnd0(14)
    );
\int_ColEnd[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_ColEnd[15]_i_1_n_5\
    );
\int_ColEnd[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(15),
      O => int_ColEnd0(15)
    );
\int_ColEnd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(1),
      O => int_ColEnd0(1)
    );
\int_ColEnd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(2),
      O => int_ColEnd0(2)
    );
\int_ColEnd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(3),
      O => int_ColEnd0(3)
    );
\int_ColEnd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(4),
      O => int_ColEnd0(4)
    );
\int_ColEnd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(5),
      O => int_ColEnd0(5)
    );
\int_ColEnd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(6),
      O => int_ColEnd0(6)
    );
\int_ColEnd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(7),
      O => int_ColEnd0(7)
    );
\int_ColEnd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(8),
      O => int_ColEnd0(8)
    );
\int_ColEnd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(9),
      O => int_ColEnd0(9)
    );
\int_ColEnd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(0),
      Q => \^colend\(0),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(10),
      Q => \^colend\(10),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(11),
      Q => \^colend\(11),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(12),
      Q => \^colend\(12),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(13),
      Q => \^colend\(13),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(14),
      Q => \^colend\(14),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(15),
      Q => \^colend\(15),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(1),
      Q => \^colend\(1),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(2),
      Q => \^colend\(2),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(3),
      Q => \^colend\(3),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(4),
      Q => \^colend\(4),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(5),
      Q => \^colend\(5),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(6),
      Q => \^colend\(6),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(7),
      Q => \^colend\(7),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(8),
      Q => \^colend\(8),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(9),
      Q => \^colend\(9),
      R => \^ap_rst_n_inv\
    );
\int_ColStart[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(0),
      O => int_ColStart0(0)
    );
\int_ColStart[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(10),
      O => int_ColStart0(10)
    );
\int_ColStart[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(11),
      O => int_ColStart0(11)
    );
\int_ColStart[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(12),
      O => int_ColStart0(12)
    );
\int_ColStart[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(13),
      O => int_ColStart0(13)
    );
\int_ColStart[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(14),
      O => int_ColStart0(14)
    );
\int_ColStart[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[6]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_ColStart[15]_i_1_n_5\
    );
\int_ColStart[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(15),
      O => int_ColStart0(15)
    );
\int_ColStart[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(1),
      O => int_ColStart0(1)
    );
\int_ColStart[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(2),
      O => int_ColStart0(2)
    );
\int_ColStart[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(3),
      O => int_ColStart0(3)
    );
\int_ColStart[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(4),
      O => int_ColStart0(4)
    );
\int_ColStart[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(5),
      O => int_ColStart0(5)
    );
\int_ColStart[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(6),
      O => int_ColStart0(6)
    );
\int_ColStart[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(7),
      O => int_ColStart0(7)
    );
\int_ColStart[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(8),
      O => int_ColStart0(8)
    );
\int_ColStart[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(9),
      O => int_ColStart0(9)
    );
\int_ColStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(0),
      Q => \^colstart\(0),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(10),
      Q => \^colstart\(10),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(11),
      Q => \^colstart\(11),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(12),
      Q => \^colstart\(12),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(13),
      Q => \^colstart\(13),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(14),
      Q => \^colstart\(14),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(15),
      Q => \^colstart\(15),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(1),
      Q => \^colstart\(1),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(2),
      Q => \^colstart\(2),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(3),
      Q => \^colstart\(3),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(4),
      Q => \^colstart\(4),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(5),
      Q => \^colstart\(5),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(6),
      Q => \^colstart\(6),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(7),
      Q => \^colstart\(7),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(8),
      Q => \^colstart\(8),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(9),
      Q => \^colstart\(9),
      R => \^ap_rst_n_inv\
    );
\int_GOffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(0),
      O => int_GOffset0(0)
    );
\int_GOffset[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset\(10),
      O => int_GOffset0(10)
    );
\int_GOffset[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset\(11),
      O => int_GOffset0(11)
    );
\int_GOffset[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset\(12),
      O => int_GOffset0(12)
    );
\int_GOffset[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_GOffset[13]_i_1_n_5\
    );
\int_GOffset[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset\(13),
      O => int_GOffset0(13)
    );
\int_GOffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(1),
      O => int_GOffset0(1)
    );
\int_GOffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(2),
      O => int_GOffset0(2)
    );
\int_GOffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(3),
      O => int_GOffset0(3)
    );
\int_GOffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(4),
      O => int_GOffset0(4)
    );
\int_GOffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(5),
      O => int_GOffset0(5)
    );
\int_GOffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(6),
      O => int_GOffset0(6)
    );
\int_GOffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(7),
      O => int_GOffset0(7)
    );
\int_GOffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset\(8),
      O => int_GOffset0(8)
    );
\int_GOffset[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset\(9),
      O => int_GOffset0(9)
    );
\int_GOffset_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(0),
      O => int_GOffset_20(0)
    );
\int_GOffset_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset_2\(10),
      O => int_GOffset_20(10)
    );
\int_GOffset_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset_2\(11),
      O => int_GOffset_20(11)
    );
\int_GOffset_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset_2\(12),
      O => int_GOffset_20(12)
    );
\int_GOffset_2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_GOffset_2[13]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[3]\,
      O => \int_GOffset_2[13]_i_1_n_5\
    );
\int_GOffset_2[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset_2\(13),
      O => int_GOffset_20(13)
    );
\int_GOffset_2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_K33_2[15]_i_4_n_5\,
      I3 => \waddr_reg_n_5_[8]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[7]\,
      O => \int_GOffset_2[13]_i_3_n_5\
    );
\int_GOffset_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(1),
      O => int_GOffset_20(1)
    );
\int_GOffset_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(2),
      O => int_GOffset_20(2)
    );
\int_GOffset_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(3),
      O => int_GOffset_20(3)
    );
\int_GOffset_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(4),
      O => int_GOffset_20(4)
    );
\int_GOffset_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(5),
      O => int_GOffset_20(5)
    );
\int_GOffset_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(6),
      O => int_GOffset_20(6)
    );
\int_GOffset_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(7),
      O => int_GOffset_20(7)
    );
\int_GOffset_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset_2\(8),
      O => int_GOffset_20(8)
    );
\int_GOffset_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset_2\(9),
      O => int_GOffset_20(9)
    );
\int_GOffset_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(0),
      Q => \^goffset_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(10),
      Q => \^goffset_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(11),
      Q => \^goffset_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(12),
      Q => \^goffset_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(13),
      Q => \^goffset_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(1),
      Q => \^goffset_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(2),
      Q => \^goffset_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(3),
      Q => \^goffset_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(4),
      Q => \^goffset_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(5),
      Q => \^goffset_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(6),
      Q => \^goffset_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(7),
      Q => \^goffset_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(8),
      Q => \^goffset_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[13]_i_1_n_5\,
      D => int_GOffset_20(9),
      Q => \^goffset_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(0),
      Q => \^goffset\(0),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(10),
      Q => \^goffset\(10),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(11),
      Q => \^goffset\(11),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(12),
      Q => \^goffset\(12),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(13),
      Q => \^goffset\(13),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(1),
      Q => \^goffset\(1),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(2),
      Q => \^goffset\(2),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(3),
      Q => \^goffset\(3),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(4),
      Q => \^goffset\(4),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(5),
      Q => \^goffset\(5),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(6),
      Q => \^goffset\(6),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(7),
      Q => \^goffset\(7),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(8),
      Q => \^goffset\(8),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[13]_i_1_n_5\,
      D => int_GOffset0(9),
      Q => \^goffset\(9),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(0),
      O => int_InVideoFormat0(0)
    );
\int_InVideoFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(1),
      O => int_InVideoFormat0(1)
    );
\int_InVideoFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(2),
      O => int_InVideoFormat0(2)
    );
\int_InVideoFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(3),
      O => int_InVideoFormat0(3)
    );
\int_InVideoFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(4),
      O => int_InVideoFormat0(4)
    );
\int_InVideoFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(5),
      O => int_InVideoFormat0(5)
    );
\int_InVideoFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(6),
      O => int_InVideoFormat0(6)
    );
\int_InVideoFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \int_InVideoFormat[7]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_InVideoFormat[7]_i_1_n_5\
    );
\int_InVideoFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(7),
      O => int_InVideoFormat0(7)
    );
\int_InVideoFormat[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \waddr_reg_n_5_[0]\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_5_[1]\,
      I5 => \waddr_reg_n_5_[8]\,
      O => \int_InVideoFormat[7]_i_3_n_5\
    );
\int_InVideoFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(0),
      Q => \^invideoformat\(0),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(1),
      Q => \^invideoformat\(1),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(2),
      Q => \^invideoformat\(2),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(3),
      Q => \^invideoformat\(3),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(4),
      Q => \^invideoformat\(4),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(5),
      Q => \^invideoformat\(5),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(6),
      Q => \^invideoformat\(6),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(7),
      Q => \^invideoformat\(7),
      R => \^ap_rst_n_inv\
    );
\int_K11[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(0),
      O => int_K110(0)
    );
\int_K11[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(10),
      O => int_K110(10)
    );
\int_K11[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(11),
      O => int_K110(11)
    );
\int_K11[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(12),
      O => int_K110(12)
    );
\int_K11[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(13),
      O => int_K110(13)
    );
\int_K11[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(14),
      O => int_K110(14)
    );
\int_K11[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \int_InVideoFormat[7]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K11[15]_i_1_n_5\
    );
\int_K11[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(15),
      O => int_K110(15)
    );
\int_K11[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(1),
      O => int_K110(1)
    );
\int_K11[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(2),
      O => int_K110(2)
    );
\int_K11[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(3),
      O => int_K110(3)
    );
\int_K11[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(4),
      O => int_K110(4)
    );
\int_K11[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(5),
      O => int_K110(5)
    );
\int_K11[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(6),
      O => int_K110(6)
    );
\int_K11[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(7),
      O => int_K110(7)
    );
\int_K11[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(8),
      O => int_K110(8)
    );
\int_K11[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(9),
      O => int_K110(9)
    );
\int_K11_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(0),
      O => int_K11_20(0)
    );
\int_K11_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(10),
      O => int_K11_20(10)
    );
\int_K11_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(11),
      O => int_K11_20(11)
    );
\int_K11_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(12),
      O => int_K11_20(12)
    );
\int_K11_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(13),
      O => int_K11_20(13)
    );
\int_K11_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(14),
      O => int_K11_20(14)
    );
\int_K11_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \int_InVideoFormat[7]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K11_2[15]_i_1_n_5\
    );
\int_K11_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(15),
      O => int_K11_20(15)
    );
\int_K11_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(1),
      O => int_K11_20(1)
    );
\int_K11_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(2),
      O => int_K11_20(2)
    );
\int_K11_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(3),
      O => int_K11_20(3)
    );
\int_K11_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(4),
      O => int_K11_20(4)
    );
\int_K11_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(5),
      O => int_K11_20(5)
    );
\int_K11_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(6),
      O => int_K11_20(6)
    );
\int_K11_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(7),
      O => int_K11_20(7)
    );
\int_K11_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(8),
      O => int_K11_20(8)
    );
\int_K11_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(9),
      O => int_K11_20(9)
    );
\int_K11_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(0),
      Q => \^k11_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(10),
      Q => \^k11_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(11),
      Q => \^k11_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(12),
      Q => \^k11_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(13),
      Q => \^k11_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(14),
      Q => \^k11_2\(14),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(15),
      Q => \^k11_2\(15),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(1),
      Q => \^k11_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(2),
      Q => \^k11_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(3),
      Q => \^k11_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(4),
      Q => \^k11_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(5),
      Q => \^k11_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(6),
      Q => \^k11_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(7),
      Q => \^k11_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(8),
      Q => \^k11_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(9),
      Q => \^k11_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(0),
      Q => \^k11\(0),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(10),
      Q => \^k11\(10),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(11),
      Q => \^k11\(11),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(12),
      Q => \^k11\(12),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(13),
      Q => \^k11\(13),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(14),
      Q => \^k11\(14),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(15),
      Q => \^k11\(15),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(1),
      Q => \^k11\(1),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(2),
      Q => \^k11\(2),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(3),
      Q => \^k11\(3),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(4),
      Q => \^k11\(4),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(5),
      Q => \^k11\(5),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(6),
      Q => \^k11\(6),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(7),
      Q => \^k11\(7),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(8),
      Q => \^k11\(8),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(9),
      Q => \^k11\(9),
      R => \^ap_rst_n_inv\
    );
\int_K12[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(0),
      O => int_K120(0)
    );
\int_K12[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(10),
      O => int_K120(10)
    );
\int_K12[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(11),
      O => int_K120(11)
    );
\int_K12[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(12),
      O => int_K120(12)
    );
\int_K12[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(13),
      O => int_K120(13)
    );
\int_K12[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(14),
      O => int_K120(14)
    );
\int_K12[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_K12[15]_i_1_n_5\
    );
\int_K12[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(15),
      O => int_K120(15)
    );
\int_K12[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(1),
      O => int_K120(1)
    );
\int_K12[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(2),
      O => int_K120(2)
    );
\int_K12[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(3),
      O => int_K120(3)
    );
\int_K12[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(4),
      O => int_K120(4)
    );
\int_K12[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(5),
      O => int_K120(5)
    );
\int_K12[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(6),
      O => int_K120(6)
    );
\int_K12[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(7),
      O => int_K120(7)
    );
\int_K12[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(8),
      O => int_K120(8)
    );
\int_K12[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(9),
      O => int_K120(9)
    );
\int_K12_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(0),
      O => int_K12_20(0)
    );
\int_K12_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(10),
      O => int_K12_20(10)
    );
\int_K12_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(11),
      O => int_K12_20(11)
    );
\int_K12_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(12),
      O => int_K12_20(12)
    );
\int_K12_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(13),
      O => int_K12_20(13)
    );
\int_K12_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(14),
      O => int_K12_20(14)
    );
\int_K12_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_K12_2[15]_i_1_n_5\
    );
\int_K12_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(15),
      O => int_K12_20(15)
    );
\int_K12_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(1),
      O => int_K12_20(1)
    );
\int_K12_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(2),
      O => int_K12_20(2)
    );
\int_K12_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(3),
      O => int_K12_20(3)
    );
\int_K12_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(4),
      O => int_K12_20(4)
    );
\int_K12_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(5),
      O => int_K12_20(5)
    );
\int_K12_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(6),
      O => int_K12_20(6)
    );
\int_K12_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(7),
      O => int_K12_20(7)
    );
\int_K12_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(8),
      O => int_K12_20(8)
    );
\int_K12_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(9),
      O => int_K12_20(9)
    );
\int_K12_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(0),
      Q => \^k12_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(10),
      Q => \^k12_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(11),
      Q => \^k12_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(12),
      Q => \^k12_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(13),
      Q => \^k12_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(14),
      Q => \^k12_2\(14),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(15),
      Q => \^k12_2\(15),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(1),
      Q => \^k12_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(2),
      Q => \^k12_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(3),
      Q => \^k12_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(4),
      Q => \^k12_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(5),
      Q => \^k12_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(6),
      Q => \^k12_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(7),
      Q => \^k12_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(8),
      Q => \^k12_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(9),
      Q => \^k12_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(0),
      Q => \^k12\(0),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(10),
      Q => \^k12\(10),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(11),
      Q => \^k12\(11),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(12),
      Q => \^k12\(12),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(13),
      Q => \^k12\(13),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(14),
      Q => \^k12\(14),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(15),
      Q => \^k12\(15),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(1),
      Q => \^k12\(1),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(2),
      Q => \^k12\(2),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(3),
      Q => \^k12\(3),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(4),
      Q => \^k12\(4),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(5),
      Q => \^k12\(5),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(6),
      Q => \^k12\(6),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(7),
      Q => \^k12\(7),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(8),
      Q => \^k12\(8),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(9),
      Q => \^k12\(9),
      R => \^ap_rst_n_inv\
    );
\int_K13[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(0),
      O => int_K130(0)
    );
\int_K13[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(10),
      O => int_K130(10)
    );
\int_K13[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(11),
      O => int_K130(11)
    );
\int_K13[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(12),
      O => int_K130(12)
    );
\int_K13[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(13),
      O => int_K130(13)
    );
\int_K13[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(14),
      O => int_K130(14)
    );
\int_K13[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K13[15]_i_1_n_5\
    );
\int_K13[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(15),
      O => int_K130(15)
    );
\int_K13[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(1),
      O => int_K130(1)
    );
\int_K13[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(2),
      O => int_K130(2)
    );
\int_K13[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(3),
      O => int_K130(3)
    );
\int_K13[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(4),
      O => int_K130(4)
    );
\int_K13[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(5),
      O => int_K130(5)
    );
\int_K13[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(6),
      O => int_K130(6)
    );
\int_K13[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(7),
      O => int_K130(7)
    );
\int_K13[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(8),
      O => int_K130(8)
    );
\int_K13[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(9),
      O => int_K130(9)
    );
\int_K13_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(0),
      O => int_K13_20(0)
    );
\int_K13_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(10),
      O => int_K13_20(10)
    );
\int_K13_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(11),
      O => int_K13_20(11)
    );
\int_K13_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(12),
      O => int_K13_20(12)
    );
\int_K13_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(13),
      O => int_K13_20(13)
    );
\int_K13_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(14),
      O => int_K13_20(14)
    );
\int_K13_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \int_InVideoFormat[7]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K13_2[15]_i_1_n_5\
    );
\int_K13_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(15),
      O => int_K13_20(15)
    );
\int_K13_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(1),
      O => int_K13_20(1)
    );
\int_K13_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(2),
      O => int_K13_20(2)
    );
\int_K13_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(3),
      O => int_K13_20(3)
    );
\int_K13_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(4),
      O => int_K13_20(4)
    );
\int_K13_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(5),
      O => int_K13_20(5)
    );
\int_K13_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(6),
      O => int_K13_20(6)
    );
\int_K13_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(7),
      O => int_K13_20(7)
    );
\int_K13_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(8),
      O => int_K13_20(8)
    );
\int_K13_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(9),
      O => int_K13_20(9)
    );
\int_K13_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(0),
      Q => \^k13_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(10),
      Q => \^k13_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(11),
      Q => \^k13_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(12),
      Q => \^k13_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(13),
      Q => \^k13_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(14),
      Q => \^k13_2\(14),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(15),
      Q => \^k13_2\(15),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(1),
      Q => \^k13_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(2),
      Q => \^k13_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(3),
      Q => \^k13_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(4),
      Q => \^k13_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(5),
      Q => \^k13_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(6),
      Q => \^k13_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(7),
      Q => \^k13_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(8),
      Q => \^k13_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(9),
      Q => \^k13_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(0),
      Q => \^k13\(0),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(10),
      Q => \^k13\(10),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(11),
      Q => \^k13\(11),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(12),
      Q => \^k13\(12),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(13),
      Q => \^k13\(13),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(14),
      Q => \^k13\(14),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(15),
      Q => \^k13\(15),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(1),
      Q => \^k13\(1),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(2),
      Q => \^k13\(2),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(3),
      Q => \^k13\(3),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(4),
      Q => \^k13\(4),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(5),
      Q => \^k13\(5),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(6),
      Q => \^k13\(6),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(7),
      Q => \^k13\(7),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(8),
      Q => \^k13\(8),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(9),
      Q => \^k13\(9),
      R => \^ap_rst_n_inv\
    );
\int_K21[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(0),
      O => int_K210(0)
    );
\int_K21[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(10),
      O => int_K210(10)
    );
\int_K21[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(11),
      O => int_K210(11)
    );
\int_K21[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(12),
      O => int_K210(12)
    );
\int_K21[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(13),
      O => int_K210(13)
    );
\int_K21[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(14),
      O => int_K210(14)
    );
\int_K21[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_K21[15]_i_1_n_5\
    );
\int_K21[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(15),
      O => int_K210(15)
    );
\int_K21[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(1),
      O => int_K210(1)
    );
\int_K21[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(2),
      O => int_K210(2)
    );
\int_K21[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(3),
      O => int_K210(3)
    );
\int_K21[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(4),
      O => int_K210(4)
    );
\int_K21[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(5),
      O => int_K210(5)
    );
\int_K21[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(6),
      O => int_K210(6)
    );
\int_K21[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(7),
      O => int_K210(7)
    );
\int_K21[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(8),
      O => int_K210(8)
    );
\int_K21[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(9),
      O => int_K210(9)
    );
\int_K21_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(0),
      O => int_K21_20(0)
    );
\int_K21_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(10),
      O => int_K21_20(10)
    );
\int_K21_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(11),
      O => int_K21_20(11)
    );
\int_K21_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(12),
      O => int_K21_20(12)
    );
\int_K21_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(13),
      O => int_K21_20(13)
    );
\int_K21_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(14),
      O => int_K21_20(14)
    );
\int_K21_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_K21_2[15]_i_1_n_5\
    );
\int_K21_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(15),
      O => int_K21_20(15)
    );
\int_K21_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(1),
      O => int_K21_20(1)
    );
\int_K21_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(2),
      O => int_K21_20(2)
    );
\int_K21_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(3),
      O => int_K21_20(3)
    );
\int_K21_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(4),
      O => int_K21_20(4)
    );
\int_K21_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(5),
      O => int_K21_20(5)
    );
\int_K21_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(6),
      O => int_K21_20(6)
    );
\int_K21_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(7),
      O => int_K21_20(7)
    );
\int_K21_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(8),
      O => int_K21_20(8)
    );
\int_K21_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(9),
      O => int_K21_20(9)
    );
\int_K21_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(0),
      Q => \^k21_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(10),
      Q => \^k21_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(11),
      Q => \^k21_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(12),
      Q => \^k21_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(13),
      Q => \^k21_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(14),
      Q => \^k21_2\(14),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(15),
      Q => \^k21_2\(15),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(1),
      Q => \^k21_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(2),
      Q => \^k21_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(3),
      Q => \^k21_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(4),
      Q => \^k21_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(5),
      Q => \^k21_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(6),
      Q => \^k21_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(7),
      Q => \^k21_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(8),
      Q => \^k21_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(9),
      Q => \^k21_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(0),
      Q => \^k21\(0),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(10),
      Q => \^k21\(10),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(11),
      Q => \^k21\(11),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(12),
      Q => \^k21\(12),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(13),
      Q => \^k21\(13),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(14),
      Q => \^k21\(14),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(15),
      Q => \^k21\(15),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(1),
      Q => \^k21\(1),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(2),
      Q => \^k21\(2),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(3),
      Q => \^k21\(3),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(4),
      Q => \^k21\(4),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(5),
      Q => \^k21\(5),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(6),
      Q => \^k21\(6),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(7),
      Q => \^k21\(7),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(8),
      Q => \^k21\(8),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(9),
      Q => \^k21\(9),
      R => \^ap_rst_n_inv\
    );
\int_K22[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(0),
      O => int_K220(0)
    );
\int_K22[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(10),
      O => int_K220(10)
    );
\int_K22[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(11),
      O => int_K220(11)
    );
\int_K22[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(12),
      O => int_K220(12)
    );
\int_K22[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(13),
      O => int_K220(13)
    );
\int_K22[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(14),
      O => int_K220(14)
    );
\int_K22[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_InVideoFormat[7]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K22[15]_i_1_n_5\
    );
\int_K22[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(15),
      O => int_K220(15)
    );
\int_K22[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(1),
      O => int_K220(1)
    );
\int_K22[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(2),
      O => int_K220(2)
    );
\int_K22[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(3),
      O => int_K220(3)
    );
\int_K22[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(4),
      O => int_K220(4)
    );
\int_K22[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(5),
      O => int_K220(5)
    );
\int_K22[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(6),
      O => int_K220(6)
    );
\int_K22[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(7),
      O => int_K220(7)
    );
\int_K22[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(8),
      O => int_K220(8)
    );
\int_K22[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(9),
      O => int_K220(9)
    );
\int_K22_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(0),
      O => int_K22_20(0)
    );
\int_K22_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(10),
      O => int_K22_20(10)
    );
\int_K22_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(11),
      O => int_K22_20(11)
    );
\int_K22_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(12),
      O => int_K22_20(12)
    );
\int_K22_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(13),
      O => int_K22_20(13)
    );
\int_K22_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(14),
      O => int_K22_20(14)
    );
\int_K22_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K22_2[15]_i_1_n_5\
    );
\int_K22_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(15),
      O => int_K22_20(15)
    );
\int_K22_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(1),
      O => int_K22_20(1)
    );
\int_K22_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(2),
      O => int_K22_20(2)
    );
\int_K22_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(3),
      O => int_K22_20(3)
    );
\int_K22_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(4),
      O => int_K22_20(4)
    );
\int_K22_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(5),
      O => int_K22_20(5)
    );
\int_K22_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(6),
      O => int_K22_20(6)
    );
\int_K22_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(7),
      O => int_K22_20(7)
    );
\int_K22_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(8),
      O => int_K22_20(8)
    );
\int_K22_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(9),
      O => int_K22_20(9)
    );
\int_K22_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(0),
      Q => \^k22_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(10),
      Q => \^k22_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(11),
      Q => \^k22_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(12),
      Q => \^k22_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(13),
      Q => \^k22_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(14),
      Q => \^k22_2\(14),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(15),
      Q => \^k22_2\(15),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(1),
      Q => \^k22_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(2),
      Q => \^k22_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(3),
      Q => \^k22_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(4),
      Q => \^k22_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(5),
      Q => \^k22_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(6),
      Q => \^k22_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(7),
      Q => \^k22_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(8),
      Q => \^k22_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(9),
      Q => \^k22_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(0),
      Q => \^k22\(0),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(10),
      Q => \^k22\(10),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(11),
      Q => \^k22\(11),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(12),
      Q => \^k22\(12),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(13),
      Q => \^k22\(13),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(14),
      Q => \^k22\(14),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(15),
      Q => \^k22\(15),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(1),
      Q => \^k22\(1),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(2),
      Q => \^k22\(2),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(3),
      Q => \^k22\(3),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(4),
      Q => \^k22\(4),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(5),
      Q => \^k22\(5),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(6),
      Q => \^k22\(6),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(7),
      Q => \^k22\(7),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(8),
      Q => \^k22\(8),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(9),
      Q => \^k22\(9),
      R => \^ap_rst_n_inv\
    );
\int_K23[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(0),
      O => int_K230(0)
    );
\int_K23[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(10),
      O => int_K230(10)
    );
\int_K23[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(11),
      O => int_K230(11)
    );
\int_K23[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(12),
      O => int_K230(12)
    );
\int_K23[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(13),
      O => int_K230(13)
    );
\int_K23[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(14),
      O => int_K230(14)
    );
\int_K23[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_K23[15]_i_1_n_5\
    );
\int_K23[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(15),
      O => int_K230(15)
    );
\int_K23[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(1),
      O => int_K230(1)
    );
\int_K23[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(2),
      O => int_K230(2)
    );
\int_K23[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(3),
      O => int_K230(3)
    );
\int_K23[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(4),
      O => int_K230(4)
    );
\int_K23[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(5),
      O => int_K230(5)
    );
\int_K23[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(6),
      O => int_K230(6)
    );
\int_K23[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(7),
      O => int_K230(7)
    );
\int_K23[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(8),
      O => int_K230(8)
    );
\int_K23[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(9),
      O => int_K230(9)
    );
\int_K23_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(0),
      O => int_K23_20(0)
    );
\int_K23_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(10),
      O => int_K23_20(10)
    );
\int_K23_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(11),
      O => int_K23_20(11)
    );
\int_K23_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(12),
      O => int_K23_20(12)
    );
\int_K23_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(13),
      O => int_K23_20(13)
    );
\int_K23_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(14),
      O => int_K23_20(14)
    );
\int_K23_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_K23_2[15]_i_1_n_5\
    );
\int_K23_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(15),
      O => int_K23_20(15)
    );
\int_K23_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(1),
      O => int_K23_20(1)
    );
\int_K23_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(2),
      O => int_K23_20(2)
    );
\int_K23_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(3),
      O => int_K23_20(3)
    );
\int_K23_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(4),
      O => int_K23_20(4)
    );
\int_K23_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(5),
      O => int_K23_20(5)
    );
\int_K23_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(6),
      O => int_K23_20(6)
    );
\int_K23_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(7),
      O => int_K23_20(7)
    );
\int_K23_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(8),
      O => int_K23_20(8)
    );
\int_K23_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(9),
      O => int_K23_20(9)
    );
\int_K23_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(0),
      Q => \^k23_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(10),
      Q => \^k23_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(11),
      Q => \^k23_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(12),
      Q => \^k23_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(13),
      Q => \^k23_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(14),
      Q => \^k23_2\(14),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(15),
      Q => \^k23_2\(15),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(1),
      Q => \^k23_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(2),
      Q => \^k23_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(3),
      Q => \^k23_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(4),
      Q => \^k23_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(5),
      Q => \^k23_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(6),
      Q => \^k23_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(7),
      Q => \^k23_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(8),
      Q => \^k23_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(9),
      Q => \^k23_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(0),
      Q => \^k23\(0),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(10),
      Q => \^k23\(10),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(11),
      Q => \^k23\(11),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(12),
      Q => \^k23\(12),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(13),
      Q => \^k23\(13),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(14),
      Q => \^k23\(14),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(15),
      Q => \^k23\(15),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(1),
      Q => \^k23\(1),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(2),
      Q => \^k23\(2),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(3),
      Q => \^k23\(3),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(4),
      Q => \^k23\(4),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(5),
      Q => \^k23\(5),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(6),
      Q => \^k23\(6),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(7),
      Q => \^k23\(7),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(8),
      Q => \^k23\(8),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(9),
      Q => \^k23\(9),
      R => \^ap_rst_n_inv\
    );
\int_K31[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(0),
      O => int_K310(0)
    );
\int_K31[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(10),
      O => int_K310(10)
    );
\int_K31[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(11),
      O => int_K310(11)
    );
\int_K31[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(12),
      O => int_K310(12)
    );
\int_K31[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(13),
      O => int_K310(13)
    );
\int_K31[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(14),
      O => int_K310(14)
    );
\int_K31[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K31[15]_i_1_n_5\
    );
\int_K31[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(15),
      O => int_K310(15)
    );
\int_K31[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(1),
      O => int_K310(1)
    );
\int_K31[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(2),
      O => int_K310(2)
    );
\int_K31[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(3),
      O => int_K310(3)
    );
\int_K31[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(4),
      O => int_K310(4)
    );
\int_K31[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(5),
      O => int_K310(5)
    );
\int_K31[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(6),
      O => int_K310(6)
    );
\int_K31[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(7),
      O => int_K310(7)
    );
\int_K31[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(8),
      O => int_K310(8)
    );
\int_K31[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(9),
      O => int_K310(9)
    );
\int_K31_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(0),
      O => int_K31_20(0)
    );
\int_K31_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(10),
      O => int_K31_20(10)
    );
\int_K31_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(11),
      O => int_K31_20(11)
    );
\int_K31_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(12),
      O => int_K31_20(12)
    );
\int_K31_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(13),
      O => int_K31_20(13)
    );
\int_K31_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(14),
      O => int_K31_20(14)
    );
\int_K31_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_InVideoFormat[7]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K31_2[15]_i_1_n_5\
    );
\int_K31_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(15),
      O => int_K31_20(15)
    );
\int_K31_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(1),
      O => int_K31_20(1)
    );
\int_K31_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(2),
      O => int_K31_20(2)
    );
\int_K31_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(3),
      O => int_K31_20(3)
    );
\int_K31_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(4),
      O => int_K31_20(4)
    );
\int_K31_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(5),
      O => int_K31_20(5)
    );
\int_K31_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(6),
      O => int_K31_20(6)
    );
\int_K31_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(7),
      O => int_K31_20(7)
    );
\int_K31_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(8),
      O => int_K31_20(8)
    );
\int_K31_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(9),
      O => int_K31_20(9)
    );
\int_K31_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(0),
      Q => \^k31_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(10),
      Q => \^k31_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(11),
      Q => \^k31_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(12),
      Q => \^k31_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(13),
      Q => \^k31_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(14),
      Q => \^k31_2\(14),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(15),
      Q => \^k31_2\(15),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(1),
      Q => \^k31_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(2),
      Q => \^k31_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(3),
      Q => \^k31_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(4),
      Q => \^k31_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(5),
      Q => \^k31_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(6),
      Q => \^k31_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(7),
      Q => \^k31_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(8),
      Q => \^k31_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(9),
      Q => \^k31_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(0),
      Q => \^k31\(0),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(10),
      Q => \^k31\(10),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(11),
      Q => \^k31\(11),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(12),
      Q => \^k31\(12),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(13),
      Q => \^k31\(13),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(14),
      Q => \^k31\(14),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(15),
      Q => \^k31\(15),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(1),
      Q => \^k31\(1),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(2),
      Q => \^k31\(2),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(3),
      Q => \^k31\(3),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(4),
      Q => \^k31\(4),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(5),
      Q => \^k31\(5),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(6),
      Q => \^k31\(6),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(7),
      Q => \^k31\(7),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(8),
      Q => \^k31\(8),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(9),
      Q => \^k31\(9),
      R => \^ap_rst_n_inv\
    );
\int_K32[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(0),
      O => int_K320(0)
    );
\int_K32[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(10),
      O => int_K320(10)
    );
\int_K32[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(11),
      O => int_K320(11)
    );
\int_K32[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(12),
      O => int_K320(12)
    );
\int_K32[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(13),
      O => int_K320(13)
    );
\int_K32[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(14),
      O => int_K320(14)
    );
\int_K32[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_K32[15]_i_1_n_5\
    );
\int_K32[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(15),
      O => int_K320(15)
    );
\int_K32[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(1),
      O => int_K320(1)
    );
\int_K32[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(2),
      O => int_K320(2)
    );
\int_K32[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(3),
      O => int_K320(3)
    );
\int_K32[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(4),
      O => int_K320(4)
    );
\int_K32[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(5),
      O => int_K320(5)
    );
\int_K32[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(6),
      O => int_K320(6)
    );
\int_K32[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(7),
      O => int_K320(7)
    );
\int_K32[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(8),
      O => int_K320(8)
    );
\int_K32[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(9),
      O => int_K320(9)
    );
\int_K32_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(0),
      O => int_K32_20(0)
    );
\int_K32_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(10),
      O => int_K32_20(10)
    );
\int_K32_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(11),
      O => int_K32_20(11)
    );
\int_K32_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(12),
      O => int_K32_20(12)
    );
\int_K32_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(13),
      O => int_K32_20(13)
    );
\int_K32_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(14),
      O => int_K32_20(14)
    );
\int_K32_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_K32_2[15]_i_1_n_5\
    );
\int_K32_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(15),
      O => int_K32_20(15)
    );
\int_K32_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(1),
      O => int_K32_20(1)
    );
\int_K32_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(2),
      O => int_K32_20(2)
    );
\int_K32_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(3),
      O => int_K32_20(3)
    );
\int_K32_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(4),
      O => int_K32_20(4)
    );
\int_K32_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(5),
      O => int_K32_20(5)
    );
\int_K32_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(6),
      O => int_K32_20(6)
    );
\int_K32_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(7),
      O => int_K32_20(7)
    );
\int_K32_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(8),
      O => int_K32_20(8)
    );
\int_K32_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(9),
      O => int_K32_20(9)
    );
\int_K32_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(0),
      Q => \^k32_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(10),
      Q => \^k32_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(11),
      Q => \^k32_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(12),
      Q => \^k32_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(13),
      Q => \^k32_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(14),
      Q => \^k32_2\(14),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(15),
      Q => \^k32_2\(15),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(1),
      Q => \^k32_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(2),
      Q => \^k32_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(3),
      Q => \^k32_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(4),
      Q => \^k32_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(5),
      Q => \^k32_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(6),
      Q => \^k32_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(7),
      Q => \^k32_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(8),
      Q => \^k32_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(9),
      Q => \^k32_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(0),
      Q => \^k32\(0),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(10),
      Q => \^k32\(10),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(11),
      Q => \^k32\(11),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(12),
      Q => \^k32\(12),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(13),
      Q => \^k32\(13),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(14),
      Q => \^k32\(14),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(15),
      Q => \^k32\(15),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(1),
      Q => \^k32\(1),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(2),
      Q => \^k32\(2),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(3),
      Q => \^k32\(3),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(4),
      Q => \^k32\(4),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(5),
      Q => \^k32\(5),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(6),
      Q => \^k32\(6),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(7),
      Q => \^k32\(7),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(8),
      Q => \^k32\(8),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(9),
      Q => \^k32\(9),
      R => \^ap_rst_n_inv\
    );
\int_K33[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(0),
      O => int_K330(0)
    );
\int_K33[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(10),
      O => int_K330(10)
    );
\int_K33[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(11),
      O => int_K330(11)
    );
\int_K33[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(12),
      O => int_K330(12)
    );
\int_K33[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(13),
      O => int_K330(13)
    );
\int_K33[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(14),
      O => int_K330(14)
    );
\int_K33[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \waddr_reg_n_5_[6]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K33[15]_i_1_n_5\
    );
\int_K33[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(15),
      O => int_K330(15)
    );
\int_K33[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(1),
      O => int_K330(1)
    );
\int_K33[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(2),
      O => int_K330(2)
    );
\int_K33[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(3),
      O => int_K330(3)
    );
\int_K33[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(4),
      O => int_K330(4)
    );
\int_K33[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(5),
      O => int_K330(5)
    );
\int_K33[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(6),
      O => int_K330(6)
    );
\int_K33[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(7),
      O => int_K330(7)
    );
\int_K33[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(8),
      O => int_K330(8)
    );
\int_K33[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(9),
      O => int_K330(9)
    );
\int_K33_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(0),
      O => int_K33_20(0)
    );
\int_K33_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(10),
      O => int_K33_20(10)
    );
\int_K33_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(11),
      O => int_K33_20(11)
    );
\int_K33_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(12),
      O => int_K33_20(12)
    );
\int_K33_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(13),
      O => int_K33_20(13)
    );
\int_K33_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(14),
      O => int_K33_20(14)
    );
\int_K33_2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_K33_2[15]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[3]\,
      O => \int_K33_2[15]_i_1_n_5\
    );
\int_K33_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(15),
      O => int_K33_20(15)
    );
\int_K33_2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_K33_2[15]_i_4_n_5\,
      I2 => \waddr_reg_n_5_[8]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_K33_2[15]_i_3_n_5\
    );
\int_K33_2[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[1]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \waddr_reg_n_5_[0]\,
      I4 => \waddr_reg_n_5_[2]\,
      O => \int_K33_2[15]_i_4_n_5\
    );
\int_K33_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(1),
      O => int_K33_20(1)
    );
\int_K33_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(2),
      O => int_K33_20(2)
    );
\int_K33_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(3),
      O => int_K33_20(3)
    );
\int_K33_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(4),
      O => int_K33_20(4)
    );
\int_K33_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(5),
      O => int_K33_20(5)
    );
\int_K33_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(6),
      O => int_K33_20(6)
    );
\int_K33_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(7),
      O => int_K33_20(7)
    );
\int_K33_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(8),
      O => int_K33_20(8)
    );
\int_K33_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(9),
      O => int_K33_20(9)
    );
\int_K33_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(0),
      Q => \^k33_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(10),
      Q => \^k33_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(11),
      Q => \^k33_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(12),
      Q => \^k33_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(13),
      Q => \^k33_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(14),
      Q => \^k33_2\(14),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(15),
      Q => \^k33_2\(15),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(1),
      Q => \^k33_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(2),
      Q => \^k33_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(3),
      Q => \^k33_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(4),
      Q => \^k33_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(5),
      Q => \^k33_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(6),
      Q => \^k33_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(7),
      Q => \^k33_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(8),
      Q => \^k33_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(9),
      Q => \^k33_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(0),
      Q => \^k33\(0),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(10),
      Q => \^k33\(10),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(11),
      Q => \^k33\(11),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(12),
      Q => \^k33\(12),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(13),
      Q => \^k33\(13),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(14),
      Q => \^k33\(14),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(15),
      Q => \^k33\(15),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(1),
      Q => \^k33\(1),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(2),
      Q => \^k33\(2),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(3),
      Q => \^k33\(3),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(4),
      Q => \^k33\(4),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(5),
      Q => \^k33\(5),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(6),
      Q => \^k33\(6),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(7),
      Q => \^k33\(7),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(8),
      Q => \^k33\(8),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(9),
      Q => \^k33\(9),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(0),
      O => int_OutVideoFormat0(0)
    );
\int_OutVideoFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(1),
      O => int_OutVideoFormat0(1)
    );
\int_OutVideoFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(2),
      O => int_OutVideoFormat0(2)
    );
\int_OutVideoFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(3),
      O => int_OutVideoFormat0(3)
    );
\int_OutVideoFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(4),
      O => int_OutVideoFormat0(4)
    );
\int_OutVideoFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(5),
      O => int_OutVideoFormat0(5)
    );
\int_OutVideoFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(6),
      O => int_OutVideoFormat0(6)
    );
\int_OutVideoFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_OutVideoFormat[7]_i_1_n_5\
    );
\int_OutVideoFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(7),
      O => int_OutVideoFormat0(7)
    );
\int_OutVideoFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(0),
      Q => \^outvideoformat\(0),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(1),
      Q => \^outvideoformat\(1),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(2),
      Q => \^outvideoformat\(2),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(3),
      Q => \^outvideoformat\(3),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(4),
      Q => \^outvideoformat\(4),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(5),
      Q => \^outvideoformat\(5),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(6),
      Q => \^outvideoformat\(6),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(7),
      Q => \^outvideoformat\(7),
      R => \^ap_rst_n_inv\
    );
\int_ROffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(0),
      O => int_ROffset0(0)
    );
\int_ROffset[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset\(10),
      O => int_ROffset0(10)
    );
\int_ROffset[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset\(11),
      O => int_ROffset0(11)
    );
\int_ROffset[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset\(12),
      O => int_ROffset0(12)
    );
\int_ROffset[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_ROffset[13]_i_1_n_5\
    );
\int_ROffset[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset\(13),
      O => int_ROffset0(13)
    );
\int_ROffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(1),
      O => int_ROffset0(1)
    );
\int_ROffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(2),
      O => int_ROffset0(2)
    );
\int_ROffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(3),
      O => int_ROffset0(3)
    );
\int_ROffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(4),
      O => int_ROffset0(4)
    );
\int_ROffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(5),
      O => int_ROffset0(5)
    );
\int_ROffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(6),
      O => int_ROffset0(6)
    );
\int_ROffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(7),
      O => int_ROffset0(7)
    );
\int_ROffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset\(8),
      O => int_ROffset0(8)
    );
\int_ROffset[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset\(9),
      O => int_ROffset0(9)
    );
\int_ROffset_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(0),
      O => int_ROffset_20(0)
    );
\int_ROffset_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset_2\(10),
      O => int_ROffset_20(10)
    );
\int_ROffset_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset_2\(11),
      O => int_ROffset_20(11)
    );
\int_ROffset_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset_2\(12),
      O => int_ROffset_20(12)
    );
\int_ROffset_2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K33_2[15]_i_3_n_5\,
      O => \int_ROffset_2[13]_i_1_n_5\
    );
\int_ROffset_2[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset_2\(13),
      O => int_ROffset_20(13)
    );
\int_ROffset_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(1),
      O => int_ROffset_20(1)
    );
\int_ROffset_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(2),
      O => int_ROffset_20(2)
    );
\int_ROffset_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(3),
      O => int_ROffset_20(3)
    );
\int_ROffset_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(4),
      O => int_ROffset_20(4)
    );
\int_ROffset_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(5),
      O => int_ROffset_20(5)
    );
\int_ROffset_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(6),
      O => int_ROffset_20(6)
    );
\int_ROffset_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(7),
      O => int_ROffset_20(7)
    );
\int_ROffset_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset_2\(8),
      O => int_ROffset_20(8)
    );
\int_ROffset_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset_2\(9),
      O => int_ROffset_20(9)
    );
\int_ROffset_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(0),
      Q => \^roffset_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(10),
      Q => \^roffset_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(11),
      Q => \^roffset_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(12),
      Q => \^roffset_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(13),
      Q => \^roffset_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(1),
      Q => \^roffset_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(2),
      Q => \^roffset_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(3),
      Q => \^roffset_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(4),
      Q => \^roffset_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(5),
      Q => \^roffset_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(6),
      Q => \^roffset_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(7),
      Q => \^roffset_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(8),
      Q => \^roffset_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[13]_i_1_n_5\,
      D => int_ROffset_20(9),
      Q => \^roffset_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(0),
      Q => \^roffset\(0),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(10),
      Q => \^roffset\(10),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(11),
      Q => \^roffset\(11),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(12),
      Q => \^roffset\(12),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(13),
      Q => \^roffset\(13),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(1),
      Q => \^roffset\(1),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(2),
      Q => \^roffset\(2),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(3),
      Q => \^roffset\(3),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(4),
      Q => \^roffset\(4),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(5),
      Q => \^roffset\(5),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(6),
      Q => \^roffset\(6),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(7),
      Q => \^roffset\(7),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(8),
      Q => \^roffset\(8),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[13]_i_1_n_5\,
      D => int_ROffset0(9),
      Q => \^roffset\(9),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(0),
      O => int_RowEnd0(0)
    );
\int_RowEnd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(10),
      O => int_RowEnd0(10)
    );
\int_RowEnd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(11),
      O => int_RowEnd0(11)
    );
\int_RowEnd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(12),
      O => int_RowEnd0(12)
    );
\int_RowEnd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(13),
      O => int_RowEnd0(13)
    );
\int_RowEnd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(14),
      O => int_RowEnd0(14)
    );
\int_RowEnd[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_RowEnd[15]_i_1_n_5\
    );
\int_RowEnd[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(15),
      O => int_RowEnd0(15)
    );
\int_RowEnd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(1),
      O => int_RowEnd0(1)
    );
\int_RowEnd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(2),
      O => int_RowEnd0(2)
    );
\int_RowEnd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(3),
      O => int_RowEnd0(3)
    );
\int_RowEnd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(4),
      O => int_RowEnd0(4)
    );
\int_RowEnd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(5),
      O => int_RowEnd0(5)
    );
\int_RowEnd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(6),
      O => int_RowEnd0(6)
    );
\int_RowEnd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(7),
      O => int_RowEnd0(7)
    );
\int_RowEnd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(8),
      O => int_RowEnd0(8)
    );
\int_RowEnd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(9),
      O => int_RowEnd0(9)
    );
\int_RowEnd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(0),
      Q => \^rowend\(0),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(10),
      Q => \^rowend\(10),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(11),
      Q => \^rowend\(11),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(12),
      Q => \^rowend\(12),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(13),
      Q => \^rowend\(13),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(14),
      Q => \^rowend\(14),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(15),
      Q => \^rowend\(15),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(1),
      Q => \^rowend\(1),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(2),
      Q => \^rowend\(2),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(3),
      Q => \^rowend\(3),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(4),
      Q => \^rowend\(4),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(5),
      Q => \^rowend\(5),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(6),
      Q => \^rowend\(6),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(7),
      Q => \^rowend\(7),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(8),
      Q => \^rowend\(8),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(9),
      Q => \^rowend\(9),
      R => \^ap_rst_n_inv\
    );
\int_RowStart[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(0),
      O => int_RowStart0(0)
    );
\int_RowStart[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(10),
      O => int_RowStart0(10)
    );
\int_RowStart[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(11),
      O => int_RowStart0(11)
    );
\int_RowStart[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(12),
      O => int_RowStart0(12)
    );
\int_RowStart[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(13),
      O => int_RowStart0(13)
    );
\int_RowStart[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(14),
      O => int_RowStart0(14)
    );
\int_RowStart[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \int_InVideoFormat[7]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_RowStart[15]_i_1_n_5\
    );
\int_RowStart[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(15),
      O => int_RowStart0(15)
    );
\int_RowStart[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(1),
      O => int_RowStart0(1)
    );
\int_RowStart[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(2),
      O => int_RowStart0(2)
    );
\int_RowStart[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(3),
      O => int_RowStart0(3)
    );
\int_RowStart[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(4),
      O => int_RowStart0(4)
    );
\int_RowStart[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(5),
      O => int_RowStart0(5)
    );
\int_RowStart[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(6),
      O => int_RowStart0(6)
    );
\int_RowStart[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(7),
      O => int_RowStart0(7)
    );
\int_RowStart[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(8),
      O => int_RowStart0(8)
    );
\int_RowStart[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(9),
      O => int_RowStart0(9)
    );
\int_RowStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(0),
      Q => \^rowstart\(0),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(10),
      Q => \^rowstart\(10),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(11),
      Q => \^rowstart\(11),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(12),
      Q => \^rowstart\(12),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(13),
      Q => \^rowstart\(13),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(14),
      Q => \^rowstart\(14),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(15),
      Q => \^rowstart\(15),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(1),
      Q => \^rowstart\(1),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(2),
      Q => \^rowstart\(2),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(3),
      Q => \^rowstart\(3),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(4),
      Q => \^rowstart\(4),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(5),
      Q => \^rowstart\(5),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(6),
      Q => \^rowstart\(6),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(7),
      Q => \^rowstart\(7),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(8),
      Q => \^rowstart\(8),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(9),
      Q => \^rowstart\(9),
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => Q(0),
      O => int_ap_start_reg_0
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_36_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => p_36_in(7),
      I3 => int_task_ap_done0,
      I4 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => \int_ap_ready__0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^block_entry3_proc_u0_ap_start\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_rep_i_1_n_5,
      Q => \^int_ap_start_reg_rep_0\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__0_n_5\,
      Q => \int_ap_start_reg_rep__0_0\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__1_n_5\,
      Q => \int_ap_start_reg_rep__1_0\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__2_n_5\,
      Q => \int_ap_start_reg_rep__2_0\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__3_n_5\,
      Q => \int_ap_start_reg_rep__3_0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => int_ap_start_rep_i_1_n_5
    );
\int_ap_start_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => \int_ap_start_rep_i_1__0_n_5\
    );
\int_ap_start_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => \int_ap_start_rep_i_1__1_n_5\
    );
\int_ap_start_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => \int_ap_start_rep_i_1__2_n_5\
    );
\int_ap_start_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => \int_ap_start_rep_i_1__3_n_5\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => p_36_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_36_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_5_[3]\,
      I3 => int_gie_i_2_n_5,
      I4 => int_gie_i_3_n_5,
      I5 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[1]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \waddr_reg_n_5_[0]\,
      I4 => \waddr_reg_n_5_[8]\,
      I5 => \waddr_reg_n_5_[7]\,
      O => int_gie_i_2_n_5
    );
int_gie_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_5_[6]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => int_gie_i_3_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^height\(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^height\(11),
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[12]\,
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[13]\,
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[14]\,
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_height[15]_i_1_n_5\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[15]\,
      O => int_height0(15)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^height\(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^height\(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(0),
      Q => \^height\(0),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(10),
      Q => \^height\(10),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(11),
      Q => \^height\(11),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(12),
      Q => \int_height_reg_n_5_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(13),
      Q => \int_height_reg_n_5_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(14),
      Q => \int_height_reg_n_5_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(15),
      Q => \int_height_reg_n_5_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(1),
      Q => \^height\(1),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(2),
      Q => \^height\(2),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(3),
      Q => \^height\(3),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(4),
      Q => \^height\(4),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(5),
      Q => \^height\(5),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(6),
      Q => \^height\(6),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(7),
      Q => \^height\(7),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(8),
      Q => \^height\(8),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(9),
      Q => \^height\(9),
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => \int_ier_reg_n_5_[0]\,
      O => \int_ier[0]_i_1_n_5\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_5\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[4]\,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_5\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => \int_isr_reg_n_5_[1]\,
      I2 => \int_isr_reg_n_5_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => int_gie_i_3_n_5,
      I2 => int_gie_i_2_n_5,
      I3 => \waddr_reg_n_5_[3]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF0FFFF444F000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => s_axi_CTRL_WDATA(1),
      I3 => int_isr7_out,
      I4 => p_0_in,
      I5 => \int_isr_reg_n_5_[1]\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[1]\,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520FFFF75207520"
    )
        port map (
      I0 => auto_restart_status_reg_n_5,
      I1 => p_36_in(2),
      I2 => ap_idle,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => int_task_ap_done_i_3_n_5,
      I1 => int_task_ap_done_i_4_n_5,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_CTRL_ARVALID,
      O => int_task_ap_done0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      O => int_task_ap_done_i_3_n_5
    );
int_task_ap_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      O => int_task_ap_done_i_4_n_5
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => \int_task_ap_done__0\,
      R => \^ap_rst_n_inv\
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^width\(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^width\(11),
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[12]\,
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[13]\,
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[14]\,
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_width[15]_i_1_n_5\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[15]\,
      O => int_width0(15)
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^width\(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^width\(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(0),
      Q => \^width\(0),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(10),
      Q => \^width\(10),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(11),
      Q => \^width\(11),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(12),
      Q => \int_width_reg_n_5_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(13),
      Q => \int_width_reg_n_5_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(14),
      Q => \int_width_reg_n_5_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(15),
      Q => \int_width_reg_n_5_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(1),
      Q => \^width\(1),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(2),
      Q => \^width\(2),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(3),
      Q => \^width\(3),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(4),
      Q => \^width\(4),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(5),
      Q => \^width\(5),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(6),
      Q => \^width\(6),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(7),
      Q => \^width\(7),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(8),
      Q => \^width\(8),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(9),
      Q => \^width\(9),
      R => \^ap_rst_n_inv\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[0]_i_2_n_5\,
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[15]_i_7_n_5\,
      I5 => \rdata[0]_i_3_n_5\,
      O => \rdata[0]_i_1_n_5\
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(0),
      I1 => \^k33\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(0),
      O => \rdata[0]_i_12_n_5\
    );
\rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(0),
      I1 => \^clampmin\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(0),
      O => \rdata[0]_i_13_n_5\
    );
\rdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(0),
      I1 => \^k13_2\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(0),
      O => \rdata[0]_i_14_n_5\
    );
\rdata[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(0),
      I1 => \^k31_2\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(0),
      O => \rdata[0]_i_15_n_5\
    );
\rdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^outvideoformat\(0),
      I1 => \^invideoformat\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ier_reg_n_5_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^block_entry3_proc_u0_ap_start\,
      O => \rdata[0]_i_16_n_5\
    );
\rdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(0),
      I1 => \^colstart\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(0),
      O => \rdata[0]_i_17_n_5\
    );
\rdata[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(0),
      I1 => \^k11\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(0),
      O => \rdata[0]_i_18_n_5\
    );
\rdata[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(0),
      I1 => \^k22\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(0),
      O => \rdata[0]_i_19_n_5\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_isr_reg_n_5_[0]\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata[0]_i_2_n_5\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[0]_i_4_n_5\,
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => \rdata_reg[0]_i_5_n_5\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[0]_i_6_n_5\,
      O => \rdata[0]_i_3_n_5\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[0]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clipmax_2\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clampmin_2\(0),
      O => \rdata[0]_i_4_n_5\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(0),
      I1 => \^goffset_2\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(0),
      O => \rdata[0]_i_7_n_5\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \rdata[10]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[10]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[10]_i_1_n_5\
    );
\rdata[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(10),
      I1 => \^k11\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(10),
      O => \rdata[10]_i_10_n_5\
    );
\rdata[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(10),
      I1 => \^k22\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(10),
      O => \rdata[10]_i_11_n_5\
    );
\rdata[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(10),
      I1 => \^k33\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(10),
      O => \rdata[10]_i_12_n_5\
    );
\rdata[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(10),
      I1 => \^clampmin\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(10),
      O => \rdata[10]_i_13_n_5\
    );
\rdata[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(10),
      I1 => \^k13_2\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(10),
      O => \rdata[10]_i_14_n_5\
    );
\rdata[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(10),
      I1 => \^k31_2\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(10),
      O => \rdata[10]_i_15_n_5\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \rdata_reg[10]_i_4_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata_reg[10]_i_5_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[10]_i_6_n_5\,
      O => \rdata[10]_i_2_n_5\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[10]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clipmax_2\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clampmin_2\(10),
      O => \rdata[10]_i_3_n_5\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(10),
      I1 => \^colstart\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(10),
      O => \rdata[10]_i_6_n_5\
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(10),
      I1 => \^goffset_2\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(10),
      O => \rdata[10]_i_7_n_5\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \rdata[11]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[11]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[11]_i_1_n_5\
    );
\rdata[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(11),
      I1 => \^k11\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(11),
      O => \rdata[11]_i_10_n_5\
    );
\rdata[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(11),
      I1 => \^k22\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(11),
      O => \rdata[11]_i_11_n_5\
    );
\rdata[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(11),
      I1 => \^k33\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(11),
      O => \rdata[11]_i_12_n_5\
    );
\rdata[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(11),
      I1 => \^clampmin\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(11),
      O => \rdata[11]_i_13_n_5\
    );
\rdata[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(11),
      I1 => \^k13_2\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(11),
      O => \rdata[11]_i_14_n_5\
    );
\rdata[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(11),
      I1 => \^k31_2\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(11),
      O => \rdata[11]_i_15_n_5\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \rdata_reg[11]_i_4_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata_reg[11]_i_5_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[11]_i_6_n_5\,
      O => \rdata[11]_i_2_n_5\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[11]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clipmax_2\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clampmin_2\(11),
      O => \rdata[11]_i_3_n_5\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(11),
      I1 => \^colstart\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(11),
      O => \rdata[11]_i_6_n_5\
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(11),
      I1 => \^goffset_2\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(11),
      O => \rdata[11]_i_7_n_5\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata[12]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[12]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[12]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[12]_i_1_n_5\
    );
\rdata[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^goffset\(12),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^boffset\(12),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[12]_i_10_n_5\
    );
\rdata[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(12),
      I1 => \^k33\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(12),
      O => \rdata[12]_i_11_n_5\
    );
\rdata[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(12),
      I1 => \^goffset_2\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(12),
      O => \rdata[12]_i_12_n_5\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rdata[12]_i_5_n_5\,
      I1 => \rdata[12]_i_6_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[12]_i_7_n_5\,
      O => \rdata[12]_i_2_n_5\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[12]_i_8_n_5\,
      I1 => \rdata[12]_i_9_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[12]_i_10_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[12]_i_11_n_5\,
      O => \rdata[12]_i_3_n_5\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[12]_i_12_n_5\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(7),
      O => \rdata[12]_i_4_n_5\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(12),
      I1 => \^k22\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(12),
      O => \rdata[12]_i_5_n_5\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(12),
      I1 => \^k11\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(12),
      O => \rdata[12]_i_6_n_5\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(12),
      I1 => \^colstart\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[12]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[12]\,
      O => \rdata[12]_i_7_n_5\
    );
\rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(12),
      I1 => \^k31_2\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(12),
      O => \rdata[12]_i_8_n_5\
    );
\rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(12),
      I1 => \^k13_2\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(12),
      O => \rdata[12]_i_9_n_5\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata[13]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[13]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[13]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[13]_i_1_n_5\
    );
\rdata[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^goffset\(13),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^boffset\(13),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[13]_i_10_n_5\
    );
\rdata[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(13),
      I1 => \^k33\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(13),
      O => \rdata[13]_i_11_n_5\
    );
\rdata[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(13),
      I1 => \^goffset_2\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(13),
      O => \rdata[13]_i_12_n_5\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rdata[13]_i_5_n_5\,
      I1 => \rdata[13]_i_6_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[13]_i_7_n_5\,
      O => \rdata[13]_i_2_n_5\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[13]_i_8_n_5\,
      I1 => \rdata[13]_i_9_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[13]_i_10_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[13]_i_11_n_5\,
      O => \rdata[13]_i_3_n_5\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[13]_i_12_n_5\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(7),
      O => \rdata[13]_i_4_n_5\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(13),
      I1 => \^k22\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(13),
      O => \rdata[13]_i_5_n_5\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(13),
      I1 => \^k11\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(13),
      O => \rdata[13]_i_6_n_5\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(13),
      I1 => \^colstart\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[13]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[13]\,
      O => \rdata[13]_i_7_n_5\
    );
\rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(13),
      I1 => \^k31_2\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(13),
      O => \rdata[13]_i_8_n_5\
    );
\rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(13),
      I1 => \^k13_2\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(13),
      O => \rdata[13]_i_9_n_5\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata[14]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[14]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[14]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[14]_i_1_n_5\
    );
\rdata[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(14),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(14),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(14),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[14]_i_10_n_5\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rdata[14]_i_5_n_5\,
      I1 => \rdata[14]_i_6_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[14]_i_7_n_5\,
      O => \rdata[14]_i_2_n_5\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[14]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[14]_i_9_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[14]_i_10_n_5\,
      O => \rdata[14]_i_3_n_5\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k33_2\(14),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[14]_i_4_n_5\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(14),
      I1 => \^k22\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(14),
      O => \rdata[14]_i_5_n_5\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(14),
      I1 => \^k11\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(14),
      O => \rdata[14]_i_6_n_5\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(14),
      I1 => \^colstart\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[14]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[14]\,
      O => \rdata[14]_i_7_n_5\
    );
\rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(14),
      I1 => \^k31_2\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(14),
      O => \rdata[14]_i_8_n_5\
    );
\rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(14),
      I1 => \^k13_2\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(14),
      O => \rdata[14]_i_9_n_5\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_ARVALID,
      O => \rdata[15]_i_1_n_5\
    );
\rdata[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(15),
      I1 => \^colstart\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[15]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[15]\,
      O => \rdata[15]_i_10_n_5\
    );
\rdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(15),
      I1 => \^k31_2\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(15),
      O => \rdata[15]_i_11_n_5\
    );
\rdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(15),
      I1 => \^k13_2\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(15),
      O => \rdata[15]_i_12_n_5\
    );
\rdata[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(15),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(15),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(15),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_13_n_5\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[15]_i_6_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[15]_i_3_n_5\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rdata[15]_i_8_n_5\,
      I1 => \rdata[15]_i_9_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[15]_i_10_n_5\,
      O => \rdata[15]_i_4_n_5\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[15]_i_11_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[15]_i_12_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[15]_i_13_n_5\,
      O => \rdata[15]_i_5_n_5\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k33_2\(15),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[15]_i_6_n_5\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(2),
      O => \rdata[15]_i_7_n_5\
    );
\rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(15),
      I1 => \^k22\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(15),
      O => \rdata[15]_i_8_n_5\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(15),
      I1 => \^k11\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(15),
      O => \rdata[15]_i_9_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[1]_i_2_n_5\,
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[15]_i_7_n_5\,
      I5 => \rdata[1]_i_3_n_5\,
      O => \rdata[1]_i_1_n_5\
    );
\rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(1),
      I1 => \^k33\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(1),
      O => \rdata[1]_i_12_n_5\
    );
\rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(1),
      I1 => \^clampmin\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(1),
      O => \rdata[1]_i_13_n_5\
    );
\rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(1),
      I1 => \^k13_2\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(1),
      O => \rdata[1]_i_14_n_5\
    );
\rdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(1),
      I1 => \^k31_2\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(1),
      O => \rdata[1]_i_15_n_5\
    );
\rdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^outvideoformat\(1),
      I1 => \^invideoformat\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_0_in,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_task_ap_done__0\,
      O => \rdata[1]_i_16_n_5\
    );
\rdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(1),
      I1 => \^colstart\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(1),
      O => \rdata[1]_i_17_n_5\
    );
\rdata[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(1),
      I1 => \^k11\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(1),
      O => \rdata[1]_i_18_n_5\
    );
\rdata[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(1),
      I1 => \^k22\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(1),
      O => \rdata[1]_i_19_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \int_isr_reg_n_5_[1]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[1]_i_2_n_5\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[1]_i_4_n_5\,
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => \rdata_reg[1]_i_5_n_5\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[1]_i_6_n_5\,
      O => \rdata[1]_i_3_n_5\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[1]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clipmax_2\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clampmin_2\(1),
      O => \rdata[1]_i_4_n_5\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(1),
      I1 => \^goffset_2\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(1),
      O => \rdata[1]_i_7_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \rdata_reg[2]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata_reg[2]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[2]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[2]_i_1_n_5\
    );
\rdata[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^outvideoformat\(2),
      I1 => \^invideoformat\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_36_in(2),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[2]_i_10_n_5\
    );
\rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(2),
      I1 => \^colstart\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(2),
      O => \rdata[2]_i_11_n_5\
    );
\rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(2),
      I1 => \^k11\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(2),
      O => \rdata[2]_i_12_n_5\
    );
\rdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(2),
      I1 => \^k22\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(2),
      O => \rdata[2]_i_13_n_5\
    );
\rdata[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(2),
      I1 => \^k33\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(2),
      O => \rdata[2]_i_14_n_5\
    );
\rdata[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(2),
      I1 => \^clampmin\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(2),
      O => \rdata[2]_i_15_n_5\
    );
\rdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(2),
      I1 => \^k13_2\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(2),
      O => \rdata[2]_i_16_n_5\
    );
\rdata[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(2),
      I1 => \^k31_2\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(2),
      O => \rdata[2]_i_17_n_5\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^clampmin_2\(2),
      I1 => \rdata[7]_i_9_n_5\,
      I2 => \^clipmax_2\(2),
      I3 => \rdata[7]_i_10_n_5\,
      I4 => \rdata[2]_i_9_n_5\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[2]_i_4_n_5\
    );
\rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(2),
      I1 => \^goffset_2\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(2),
      O => \rdata[2]_i_9_n_5\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \rdata_reg[3]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata_reg[3]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[3]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[3]_i_1_n_5\
    );
\rdata[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^outvideoformat\(3),
      I1 => \^invideoformat\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ap_ready__0\,
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[3]_i_10_n_5\
    );
\rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(3),
      I1 => \^colstart\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(3),
      O => \rdata[3]_i_11_n_5\
    );
\rdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(3),
      I1 => \^k11\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(3),
      O => \rdata[3]_i_12_n_5\
    );
\rdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(3),
      I1 => \^k22\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(3),
      O => \rdata[3]_i_13_n_5\
    );
\rdata[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(3),
      I1 => \^k33\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(3),
      O => \rdata[3]_i_14_n_5\
    );
\rdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(3),
      I1 => \^clampmin\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(3),
      O => \rdata[3]_i_15_n_5\
    );
\rdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(3),
      I1 => \^k13_2\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(3),
      O => \rdata[3]_i_16_n_5\
    );
\rdata[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(3),
      I1 => \^k31_2\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(3),
      O => \rdata[3]_i_17_n_5\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^clampmin_2\(3),
      I1 => \rdata[7]_i_9_n_5\,
      I2 => \^clipmax_2\(3),
      I3 => \rdata[7]_i_10_n_5\,
      I4 => \rdata[3]_i_9_n_5\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[3]_i_4_n_5\
    );
\rdata[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(3),
      I1 => \^goffset_2\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(3),
      O => \rdata[3]_i_9_n_5\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \rdata[4]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[4]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[4]_i_1_n_5\
    );
\rdata[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(4),
      I1 => \^k31_2\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(4),
      O => \rdata[4]_i_10_n_5\
    );
\rdata[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(4),
      I1 => \^k33\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(4),
      O => \rdata[4]_i_11_n_5\
    );
\rdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(4),
      I1 => \^clampmin\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(4),
      O => \rdata[4]_i_12_n_5\
    );
\rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(4),
      I1 => \^k11\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(4),
      O => \rdata[4]_i_13_n_5\
    );
\rdata[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(4),
      I1 => \^k22\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(4),
      O => \rdata[4]_i_14_n_5\
    );
\rdata[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(4),
      I1 => \^colstart\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(4),
      O => \rdata[4]_i_15_n_5\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata_reg[4]_i_4_n_5\,
      I1 => \rdata_reg[4]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata_reg[4]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[4]_i_7_n_5\,
      O => \rdata[4]_i_2_n_5\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[4]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clipmax_2\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clampmin_2\(4),
      O => \rdata[4]_i_3_n_5\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rdata[4]_i_15_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^invideoformat\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^outvideoformat\(4),
      O => \rdata[4]_i_7_n_5\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(4),
      I1 => \^goffset_2\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(4),
      O => \rdata[4]_i_8_n_5\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(4),
      I1 => \^k13_2\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(4),
      O => \rdata[4]_i_9_n_5\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \rdata[5]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[5]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[5]_i_1_n_5\
    );
\rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(5),
      I1 => \^k31_2\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(5),
      O => \rdata[5]_i_10_n_5\
    );
\rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(5),
      I1 => \^k33\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(5),
      O => \rdata[5]_i_11_n_5\
    );
\rdata[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(5),
      I1 => \^clampmin\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(5),
      O => \rdata[5]_i_12_n_5\
    );
\rdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(5),
      I1 => \^k11\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(5),
      O => \rdata[5]_i_13_n_5\
    );
\rdata[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(5),
      I1 => \^k22\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(5),
      O => \rdata[5]_i_14_n_5\
    );
\rdata[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(5),
      I1 => \^colstart\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(5),
      O => \rdata[5]_i_15_n_5\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata_reg[5]_i_4_n_5\,
      I1 => \rdata_reg[5]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata_reg[5]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[5]_i_7_n_5\,
      O => \rdata[5]_i_2_n_5\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[5]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clipmax_2\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clampmin_2\(5),
      O => \rdata[5]_i_3_n_5\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rdata[5]_i_15_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^invideoformat\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^outvideoformat\(5),
      O => \rdata[5]_i_7_n_5\
    );
\rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(5),
      I1 => \^goffset_2\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(5),
      O => \rdata[5]_i_8_n_5\
    );
\rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(5),
      I1 => \^k13_2\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(5),
      O => \rdata[5]_i_9_n_5\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \rdata[6]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[6]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[6]_i_1_n_5\
    );
\rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(6),
      I1 => \^k31_2\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(6),
      O => \rdata[6]_i_10_n_5\
    );
\rdata[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(6),
      I1 => \^k33\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(6),
      O => \rdata[6]_i_11_n_5\
    );
\rdata[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(6),
      I1 => \^clampmin\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(6),
      O => \rdata[6]_i_12_n_5\
    );
\rdata[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(6),
      I1 => \^k11\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(6),
      O => \rdata[6]_i_13_n_5\
    );
\rdata[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(6),
      I1 => \^k22\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(6),
      O => \rdata[6]_i_14_n_5\
    );
\rdata[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(6),
      I1 => \^colstart\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(6),
      O => \rdata[6]_i_15_n_5\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata_reg[6]_i_4_n_5\,
      I1 => \rdata_reg[6]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata_reg[6]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[6]_i_7_n_5\,
      O => \rdata[6]_i_2_n_5\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[6]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clipmax_2\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clampmin_2\(6),
      O => \rdata[6]_i_3_n_5\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rdata[6]_i_15_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^invideoformat\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^outvideoformat\(6),
      O => \rdata[6]_i_7_n_5\
    );
\rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(6),
      I1 => \^goffset_2\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(6),
      O => \rdata[6]_i_8_n_5\
    );
\rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(6),
      I1 => \^k13_2\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(6),
      O => \rdata[6]_i_9_n_5\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \rdata_reg[7]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata_reg[7]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[7]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[7]_i_1_n_5\
    );
\rdata[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      O => \rdata[7]_i_10_n_5\
    );
\rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(7),
      I1 => \^goffset_2\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(7),
      O => \rdata[7]_i_11_n_5\
    );
\rdata[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^outvideoformat\(7),
      I1 => \^invideoformat\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_36_in(7),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[7]_i_12_n_5\
    );
\rdata[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(7),
      I1 => \^colstart\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(7),
      O => \rdata[7]_i_13_n_5\
    );
\rdata[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(7),
      I1 => \^k11\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(7),
      O => \rdata[7]_i_14_n_5\
    );
\rdata[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(7),
      I1 => \^k22\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(7),
      O => \rdata[7]_i_15_n_5\
    );
\rdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(7),
      I1 => \^k33\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(7),
      O => \rdata[7]_i_16_n_5\
    );
\rdata[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(7),
      I1 => \^clampmin\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(7),
      O => \rdata[7]_i_17_n_5\
    );
\rdata[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(7),
      I1 => \^k13_2\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(7),
      O => \rdata[7]_i_18_n_5\
    );
\rdata[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(7),
      I1 => \^k31_2\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(7),
      O => \rdata[7]_i_19_n_5\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^clampmin_2\(7),
      I1 => \rdata[7]_i_9_n_5\,
      I2 => \^clipmax_2\(7),
      I3 => \rdata[7]_i_10_n_5\,
      I4 => \rdata[7]_i_11_n_5\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[7]_i_4_n_5\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(4),
      O => \rdata[7]_i_9_n_5\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \rdata[8]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[8]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[8]_i_1_n_5\
    );
\rdata[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(8),
      I1 => \^k11\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(8),
      O => \rdata[8]_i_10_n_5\
    );
\rdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(8),
      I1 => \^k22\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(8),
      O => \rdata[8]_i_11_n_5\
    );
\rdata[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(8),
      I1 => \^k33\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(8),
      O => \rdata[8]_i_12_n_5\
    );
\rdata[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(8),
      I1 => \^clampmin\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(8),
      O => \rdata[8]_i_13_n_5\
    );
\rdata[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(8),
      I1 => \^k13_2\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(8),
      O => \rdata[8]_i_14_n_5\
    );
\rdata[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(8),
      I1 => \^k31_2\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(8),
      O => \rdata[8]_i_15_n_5\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \rdata_reg[8]_i_4_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata_reg[8]_i_5_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[8]_i_6_n_5\,
      O => \rdata[8]_i_2_n_5\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[8]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clipmax_2\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clampmin_2\(8),
      O => \rdata[8]_i_3_n_5\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(8),
      I1 => \^colstart\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(8),
      O => \rdata[8]_i_6_n_5\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(8),
      I1 => \^goffset_2\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(8),
      O => \rdata[8]_i_7_n_5\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \rdata[9]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[9]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[9]_i_1_n_5\
    );
\rdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(9),
      I1 => \^k31_2\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(9),
      O => \rdata[9]_i_10_n_5\
    );
\rdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(9),
      I1 => \^k33\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(9),
      O => \rdata[9]_i_11_n_5\
    );
\rdata[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(9),
      I1 => \^clampmin\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(9),
      O => \rdata[9]_i_12_n_5\
    );
\rdata[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(9),
      I1 => \^k11\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(9),
      O => \rdata[9]_i_13_n_5\
    );
\rdata[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(9),
      I1 => \^k22\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(9),
      O => \rdata[9]_i_14_n_5\
    );
\rdata[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(9),
      I1 => \^colstart\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(9),
      O => \rdata[9]_i_15_n_5\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata_reg[9]_i_4_n_5\,
      I1 => \rdata_reg[9]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata_reg[9]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[9]_i_7_n_5\,
      O => \rdata[9]_i_2_n_5\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[9]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clipmax_2\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clampmin_2\(9),
      O => \rdata[9]_i_3_n_5\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \rdata[9]_i_15_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^interrupt\,
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata[9]_i_7_n_5\
    );
\rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(9),
      I1 => \^goffset_2\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(9),
      O => \rdata[9]_i_8_n_5\
    );
\rdata[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(9),
      I1 => \^k13_2\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(9),
      O => \rdata[9]_i_9_n_5\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(0),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_16_n_5\,
      I1 => \rdata[0]_i_17_n_5\,
      O => \rdata_reg[0]_i_10_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_18_n_5\,
      I1 => \rdata[0]_i_19_n_5\,
      O => \rdata_reg[0]_i_11_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[0]_i_8_n_5\,
      I1 => \rdata_reg[0]_i_9_n_5\,
      O => \rdata_reg[0]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[0]_i_10_n_5\,
      I1 => \rdata_reg[0]_i_11_n_5\,
      O => \rdata_reg[0]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_12_n_5\,
      I1 => \rdata[0]_i_13_n_5\,
      O => \rdata_reg[0]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_14_n_5\,
      I1 => \rdata[0]_i_15_n_5\,
      O => \rdata_reg[0]_i_9_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(10),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[10]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[10]_i_8_n_5\,
      I1 => \rdata_reg[10]_i_9_n_5\,
      O => \rdata_reg[10]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[10]_i_10_n_5\,
      I1 => \rdata[10]_i_11_n_5\,
      O => \rdata_reg[10]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[10]_i_12_n_5\,
      I1 => \rdata[10]_i_13_n_5\,
      O => \rdata_reg[10]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[10]_i_14_n_5\,
      I1 => \rdata[10]_i_15_n_5\,
      O => \rdata_reg[10]_i_9_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(11),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[11]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[11]_i_8_n_5\,
      I1 => \rdata_reg[11]_i_9_n_5\,
      O => \rdata_reg[11]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[11]_i_10_n_5\,
      I1 => \rdata[11]_i_11_n_5\,
      O => \rdata_reg[11]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[11]_i_12_n_5\,
      I1 => \rdata[11]_i_13_n_5\,
      O => \rdata_reg[11]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[11]_i_14_n_5\,
      I1 => \rdata[11]_i_15_n_5\,
      O => \rdata_reg[11]_i_9_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(12),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(13),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(14),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_3_n_5\,
      Q => s_axi_CTRL_RDATA(15),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(1),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_16_n_5\,
      I1 => \rdata[1]_i_17_n_5\,
      O => \rdata_reg[1]_i_10_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_18_n_5\,
      I1 => \rdata[1]_i_19_n_5\,
      O => \rdata_reg[1]_i_11_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[1]_i_8_n_5\,
      I1 => \rdata_reg[1]_i_9_n_5\,
      O => \rdata_reg[1]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[1]_i_10_n_5\,
      I1 => \rdata_reg[1]_i_11_n_5\,
      O => \rdata_reg[1]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_12_n_5\,
      I1 => \rdata[1]_i_13_n_5\,
      O => \rdata_reg[1]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_14_n_5\,
      I1 => \rdata[1]_i_15_n_5\,
      O => \rdata_reg[1]_i_9_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(2),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[2]_i_5_n_5\,
      I1 => \rdata_reg[2]_i_6_n_5\,
      O => \rdata_reg[2]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[2]_i_7_n_5\,
      I1 => \rdata_reg[2]_i_8_n_5\,
      O => \rdata_reg[2]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_10_n_5\,
      I1 => \rdata[2]_i_11_n_5\,
      O => \rdata_reg[2]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_12_n_5\,
      I1 => \rdata[2]_i_13_n_5\,
      O => \rdata_reg[2]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_14_n_5\,
      I1 => \rdata[2]_i_15_n_5\,
      O => \rdata_reg[2]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_16_n_5\,
      I1 => \rdata[2]_i_17_n_5\,
      O => \rdata_reg[2]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(3),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[3]_i_5_n_5\,
      I1 => \rdata_reg[3]_i_6_n_5\,
      O => \rdata_reg[3]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[3]_i_7_n_5\,
      I1 => \rdata_reg[3]_i_8_n_5\,
      O => \rdata_reg[3]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_10_n_5\,
      I1 => \rdata[3]_i_11_n_5\,
      O => \rdata_reg[3]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_12_n_5\,
      I1 => \rdata[3]_i_13_n_5\,
      O => \rdata_reg[3]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_14_n_5\,
      I1 => \rdata[3]_i_15_n_5\,
      O => \rdata_reg[3]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_16_n_5\,
      I1 => \rdata[3]_i_17_n_5\,
      O => \rdata_reg[3]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(4),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_9_n_5\,
      I1 => \rdata[4]_i_10_n_5\,
      O => \rdata_reg[4]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_11_n_5\,
      I1 => \rdata[4]_i_12_n_5\,
      O => \rdata_reg[4]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_13_n_5\,
      I1 => \rdata[4]_i_14_n_5\,
      O => \rdata_reg[4]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(5),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_9_n_5\,
      I1 => \rdata[5]_i_10_n_5\,
      O => \rdata_reg[5]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_11_n_5\,
      I1 => \rdata[5]_i_12_n_5\,
      O => \rdata_reg[5]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_13_n_5\,
      I1 => \rdata[5]_i_14_n_5\,
      O => \rdata_reg[5]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(6),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_9_n_5\,
      I1 => \rdata[6]_i_10_n_5\,
      O => \rdata_reg[6]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_11_n_5\,
      I1 => \rdata[6]_i_12_n_5\,
      O => \rdata_reg[6]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_13_n_5\,
      I1 => \rdata[6]_i_14_n_5\,
      O => \rdata_reg[6]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(7),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[7]_i_5_n_5\,
      I1 => \rdata_reg[7]_i_6_n_5\,
      O => \rdata_reg[7]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[7]_i_7_n_5\,
      I1 => \rdata_reg[7]_i_8_n_5\,
      O => \rdata_reg[7]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_12_n_5\,
      I1 => \rdata[7]_i_13_n_5\,
      O => \rdata_reg[7]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_14_n_5\,
      I1 => \rdata[7]_i_15_n_5\,
      O => \rdata_reg[7]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_16_n_5\,
      I1 => \rdata[7]_i_17_n_5\,
      O => \rdata_reg[7]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_18_n_5\,
      I1 => \rdata[7]_i_19_n_5\,
      O => \rdata_reg[7]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(8),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[8]_i_8_n_5\,
      I1 => \rdata_reg[8]_i_9_n_5\,
      O => \rdata_reg[8]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[8]_i_10_n_5\,
      I1 => \rdata[8]_i_11_n_5\,
      O => \rdata_reg[8]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[8]_i_12_n_5\,
      I1 => \rdata[8]_i_13_n_5\,
      O => \rdata_reg[8]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[8]_i_14_n_5\,
      I1 => \rdata[8]_i_15_n_5\,
      O => \rdata_reg[8]_i_9_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(9),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_9_n_5\,
      I1 => \rdata[9]_i_10_n_5\,
      O => \rdata_reg[9]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_11_n_5\,
      I1 => \rdata[9]_i_12_n_5\,
      O => \rdata_reg[9]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_13_n_5\,
      I1 => \rdata[9]_i_14_n_5\,
      O => \rdata_reg[9]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\waddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_5_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_5_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_5_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_5_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_5_[7]\,
      R => '0'
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(8),
      Q => \waddr_reg_n_5_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\d_read_reg_22[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\d_read_reg_22[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(11)
    );
\d_read_reg_22[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\d_read_reg_22[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\d_read_reg_22[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\d_read_reg_22[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\d_read_reg_22[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\d_read_reg_22[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\d_read_reg_22[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\d_read_reg_22[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\d_read_reg_22[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_43 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_43 : entity is "bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_43 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => if_din(0)
    );
\d_read_reg_22[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => if_din(10)
    );
\d_read_reg_22[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => if_din(11)
    );
\d_read_reg_22[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => if_din(1)
    );
\d_read_reg_22[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => if_din(2)
    );
\d_read_reg_22[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => if_din(3)
    );
\d_read_reg_22[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => if_din(4)
    );
\d_read_reg_22[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => if_din(5)
    );
\d_read_reg_22[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => if_din(6)
    );
\d_read_reg_22[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => if_din(7)
    );
\d_read_reg_22[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => if_din(8)
    );
\d_read_reg_22[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => if_din(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_44 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    width_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    HwReg_height_c13_full_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_height_c14_channel_empty_n : in STD_LOGIC;
    HwReg_width_c12_channel_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_44 : entity is "bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_44 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^srl_sig_reg[1][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
begin
  E(0) <= \^e\(0);
  \SRL_SIG_reg[0][0]_0\(0) <= \^srl_sig_reg[0][0]_0\(0);
  \SRL_SIG_reg[1][0]_0\(0) <= \^srl_sig_reg[1][0]_0\(0);
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^srl_sig_reg[1][0]_0\(0),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \^srl_sig_reg[0][0]_0\(0),
      O => width_dout(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(9)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_1\,
      I1 => HwReg_height_c13_full_n,
      I2 => HwReg_InVideoFormat_channel_empty_n,
      I3 => HwReg_height_c14_channel_empty_n,
      I4 => HwReg_width_c12_channel_empty_n,
      I5 => Q(0),
      O => \^e\(0)
    );
\SRL_SIG[0][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(10)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(0)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(1)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(2)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(3)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(4)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(5)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(6)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(7)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(8)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(0),
      Q => \^srl_sig_reg[0][0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^srl_sig_reg[0][0]_0\(0),
      Q => \^srl_sig_reg[1][0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\add_ln134_reg_616[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => width_dout(11)
    );
\add_ln134_reg_616[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => width_dout(10)
    );
\add_ln134_reg_616[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => width_dout(9)
    );
\add_ln134_reg_616[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => width_dout(4)
    );
\add_ln134_reg_616[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => width_dout(3)
    );
\add_ln134_reg_616[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => width_dout(2)
    );
\add_ln134_reg_616[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => width_dout(1)
    );
\add_ln134_reg_616[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => width_dout(8)
    );
\add_ln134_reg_616[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => width_dout(7)
    );
\add_ln134_reg_616[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => width_dout(6)
    );
\add_ln134_reg_616[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \SRL_SIG_reg[0][11]_1\,
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => width_dout(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_45 : entity is "bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_45 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\d_read_reg_22[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\d_read_reg_22[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(11)
    );
\d_read_reg_22[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\d_read_reg_22[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\d_read_reg_22[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\d_read_reg_22[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\d_read_reg_22[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\d_read_reg_22[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\d_read_reg_22[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\d_read_reg_22[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\d_read_reg_22[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_46 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_46 : entity is "bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_46 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => if_din(0)
    );
\d_read_reg_22[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => if_din(10)
    );
\d_read_reg_22[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => if_din(11)
    );
\d_read_reg_22[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => if_din(1)
    );
\d_read_reg_22[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => if_din(2)
    );
\d_read_reg_22[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => if_din(3)
    );
\d_read_reg_22[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => if_din(4)
    );
\d_read_reg_22[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => if_din(5)
    );
\d_read_reg_22[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => if_din(6)
    );
\d_read_reg_22[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => if_din(7)
    );
\d_read_reg_22[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => if_din(8)
    );
\d_read_reg_22[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => mOutPtr(0),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => if_din(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_47 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    height_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    HwReg_width_c11_empty_n : in STD_LOGIC;
    HwReg_width_c_full_n : in STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_2\ : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_47 : entity is "bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_47 is
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^srl_sig_reg[1][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
begin
  \SRL_SIG_reg[0][0]_0\(0) <= \^srl_sig_reg[0][0]_0\(0);
  \SRL_SIG_reg[1][0]_0\(0) <= \^srl_sig_reg[1][0]_0\(0);
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^srl_sig_reg[1][0]_0\(0),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \^srl_sig_reg[0][0]_0\(0),
      O => height_dout(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(9)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[0][11]_0\,
      I1 => HwReg_width_c11_empty_n,
      I2 => HwReg_width_c_full_n,
      I3 => HwReg_height_c_full_n,
      I4 => v_csc_core_U0_ap_start,
      I5 => Q(0),
      O => E(0)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(0)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(1)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(2)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(3)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(4)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(5)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(6)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(7)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(8)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(0),
      Q => \^srl_sig_reg[0][0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \^srl_sig_reg[0][0]_0\(0),
      Q => \^srl_sig_reg[1][0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][11]_1\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\add_ln134_1_reg_621[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => height_dout(11)
    );
\add_ln134_1_reg_621[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => height_dout(10)
    );
\add_ln134_1_reg_621[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => height_dout(9)
    );
\add_ln134_1_reg_621[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => height_dout(4)
    );
\add_ln134_1_reg_621[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => height_dout(3)
    );
\add_ln134_1_reg_621[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => height_dout(2)
    );
\add_ln134_1_reg_621[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => height_dout(1)
    );
\add_ln134_1_reg_621[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => height_dout(8)
    );
\add_ln134_1_reg_621[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => height_dout(7)
    );
\add_ln134_1_reg_621[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => height_dout(6)
    );
\add_ln134_1_reg_621[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0][11]_2\,
      I2 => \SRL_SIG_reg[0][11]_3\,
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => height_dout(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \max_val_reg_1229_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    or_ln150_2_reg_1128_pp0_iter3_reg : in STD_LOGIC;
    \SRL_SIG_reg[2][11]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][11]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][11]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg is
  signal HwReg_ClipMax_channel_dout : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__16\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__16\ : label is "soft_lutpair370";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
  attribute SOFT_HLUTNM of \max_val_reg_1229[0]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \max_val_reg_1229[10]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \max_val_reg_1229[11]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \max_val_reg_1229[1]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \max_val_reg_1229[2]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \max_val_reg_1229[3]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \max_val_reg_1229[4]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \max_val_reg_1229[5]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \max_val_reg_1229[6]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \max_val_reg_1229[7]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \max_val_reg_1229[8]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \max_val_reg_1229[9]_i_1\ : label is "soft_lutpair365";
begin
  \out\(5 downto 0) <= \^out\(5 downto 0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][11]_srl3_2\,
      I1 => \SRL_SIG_reg[2][11]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][11]_srl3_0\,
      I1 => \SRL_SIG_reg[2][11]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(5)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_ClipMax_channel_dout(11)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_ClipMax_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(1)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_ClipMax_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(2)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_ClipMax_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(3)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_ClipMax_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(4)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_ClipMax_channel_dout(9)
    );
\max_val_reg_1229[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(0),
      I1 => \max_val_reg_1229_reg[11]\(0),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(0)
    );
\max_val_reg_1229[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(5),
      I1 => \max_val_reg_1229_reg[11]\(10),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(10)
    );
\max_val_reg_1229[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_channel_dout(11),
      I1 => \max_val_reg_1229_reg[11]\(11),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(11)
    );
\max_val_reg_1229[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_channel_dout(1),
      I1 => \max_val_reg_1229_reg[11]\(1),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(1)
    );
\max_val_reg_1229[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(1),
      I1 => \max_val_reg_1229_reg[11]\(2),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(2)
    );
\max_val_reg_1229[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_channel_dout(3),
      I1 => \max_val_reg_1229_reg[11]\(3),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(3)
    );
\max_val_reg_1229[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(2),
      I1 => \max_val_reg_1229_reg[11]\(4),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(4)
    );
\max_val_reg_1229[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_channel_dout(5),
      I1 => \max_val_reg_1229_reg[11]\(5),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(5)
    );
\max_val_reg_1229[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(3),
      I1 => \max_val_reg_1229_reg[11]\(6),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(6)
    );
\max_val_reg_1229[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_channel_dout(7),
      I1 => \max_val_reg_1229_reg[11]\(7),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(7)
    );
\max_val_reg_1229[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(4),
      I1 => \max_val_reg_1229_reg[11]\(8),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(8)
    );
\max_val_reg_1229[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_channel_dout(9),
      I1 => \max_val_reg_1229_reg[11]\(9),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_72 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[2][11]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][11]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][11]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_72 : entity is "bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_72 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__30\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__30\ : label is "soft_lutpair363";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][11]_srl3_2\,
      I1 => \SRL_SIG_reg[2][11]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][11]_srl3_0\,
      I1 => \SRL_SIG_reg[2][11]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_73 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \min_val_reg_1236_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    or_ln150_2_reg_1128_pp0_iter3_reg : in STD_LOGIC;
    \SRL_SIG_reg[2][11]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][11]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][11]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_73 : entity is "bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_73 is
  signal HwReg_ClampMin_channel_dout : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__15\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__15\ : label is "soft_lutpair362";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
  attribute SOFT_HLUTNM of \min_val_reg_1236[0]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \min_val_reg_1236[10]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \min_val_reg_1236[11]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \min_val_reg_1236[1]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \min_val_reg_1236[2]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \min_val_reg_1236[3]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \min_val_reg_1236[4]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \min_val_reg_1236[5]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \min_val_reg_1236[6]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \min_val_reg_1236[7]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \min_val_reg_1236[8]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \min_val_reg_1236[9]_i_1\ : label is "soft_lutpair357";
begin
  \out\(5 downto 0) <= \^out\(5 downto 0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][11]_srl3_2\,
      I1 => \SRL_SIG_reg[2][11]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][11]_srl3_0\,
      I1 => \SRL_SIG_reg[2][11]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(5)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_ClampMin_channel_dout(11)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_ClampMin_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(1)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_ClampMin_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(2)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_ClampMin_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(3)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_ClampMin_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(4)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_ClampMin_channel_dout(9)
    );
\min_val_reg_1236[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(0),
      I1 => \min_val_reg_1236_reg[11]\(0),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(0)
    );
\min_val_reg_1236[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(5),
      I1 => \min_val_reg_1236_reg[11]\(10),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(10)
    );
\min_val_reg_1236[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_channel_dout(11),
      I1 => \min_val_reg_1236_reg[11]\(11),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(11)
    );
\min_val_reg_1236[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_channel_dout(1),
      I1 => \min_val_reg_1236_reg[11]\(1),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(1)
    );
\min_val_reg_1236[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(1),
      I1 => \min_val_reg_1236_reg[11]\(2),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(2)
    );
\min_val_reg_1236[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_channel_dout(3),
      I1 => \min_val_reg_1236_reg[11]\(3),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(3)
    );
\min_val_reg_1236[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(2),
      I1 => \min_val_reg_1236_reg[11]\(4),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(4)
    );
\min_val_reg_1236[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_channel_dout(5),
      I1 => \min_val_reg_1236_reg[11]\(5),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(5)
    );
\min_val_reg_1236[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(3),
      I1 => \min_val_reg_1236_reg[11]\(6),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(6)
    );
\min_val_reg_1236[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_channel_dout(7),
      I1 => \min_val_reg_1236_reg[11]\(7),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(7)
    );
\min_val_reg_1236[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(4),
      I1 => \min_val_reg_1236_reg[11]\(8),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(8)
    );
\min_val_reg_1236[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_channel_dout(9),
      I1 => \min_val_reg_1236_reg[11]\(9),
      I2 => or_ln150_2_reg_1128_pp0_iter3_reg,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_74 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[2][11]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][11]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][11]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_74 : entity is "bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_74 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__29\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__29\ : label is "soft_lutpair355";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][11]_srl3_2\,
      I1 => \SRL_SIG_reg[2][11]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][11]_srl3_0\,
      I1 => \SRL_SIG_reg[2][11]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg is
  port (
    C : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \SRL_SIG_reg[2][13]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg is
  signal HwReg_ROffset_channel_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__12\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__12\ : label is "soft_lutpair395";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_ROffset_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_2\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_0\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_ROffset_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_ROffset_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_ROffset_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_ROffset_channel_dout(13)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_ROffset_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_ROffset_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_ROffset_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_ROffset_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_ROffset_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_ROffset_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_ROffset_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_ROffset_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_ROffset_channel_dout(9)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(13),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(13),
      O => C(13)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(12),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(12),
      O => C(12)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(11),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(11),
      O => C(11)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(10),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(10),
      O => C(10)
    );
p_reg_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(9),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(9),
      O => C(9)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(8),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(8),
      O => C(8)
    );
p_reg_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(7),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(7),
      O => C(7)
    );
p_reg_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(6),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(6),
      O => C(6)
    );
p_reg_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(5),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(5),
      O => C(5)
    );
p_reg_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(4),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(4),
      O => C(4)
    );
p_reg_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(3),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(3),
      O => C(3)
    );
p_reg_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(2),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(2),
      O => C(2)
    );
p_reg_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(1),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(1),
      O => C(1)
    );
p_reg_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(0),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(0),
      O => C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_49 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \SRL_SIG_reg[2][13]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_49 : entity is "bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_49 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__26\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__26\ : label is "soft_lutpair394";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_2\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_0\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_68 is
  port (
    C : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \SRL_SIG_reg[2][13]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_68 : entity is "bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_68 is
  signal HwReg_GOffset_channel_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__13\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__13\ : label is "soft_lutpair374";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_GOffset_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_2\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_0\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_GOffset_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_GOffset_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_GOffset_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_GOffset_channel_dout(13)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_GOffset_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_GOffset_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_GOffset_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_GOffset_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_GOffset_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_GOffset_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_GOffset_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_GOffset_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_GOffset_channel_dout(9)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(13),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(13),
      O => C(13)
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(12),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(12),
      O => C(12)
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(11),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(11),
      O => C(11)
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(10),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(10),
      O => C(10)
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(9),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(9),
      O => C(9)
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(8),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(8),
      O => C(8)
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(7),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(7),
      O => C(7)
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(6),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(6),
      O => C(6)
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(5),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(5),
      O => C(5)
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(4),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(4),
      O => C(4)
    );
\p_reg_reg_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(3),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(3),
      O => C(3)
    );
\p_reg_reg_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(2),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(2),
      O => C(2)
    );
\p_reg_reg_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(1),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(1),
      O => C(1)
    );
\p_reg_reg_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(0),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(0),
      O => C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_69 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \SRL_SIG_reg[2][13]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_69 : entity is "bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_69 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__27\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__27\ : label is "soft_lutpair373";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_2\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_0\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_75 is
  port (
    C : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \SRL_SIG_reg[2][13]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_75 : entity is "bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_75 is
  signal HwReg_BOffset_channel_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__14\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__14\ : label is "soft_lutpair354";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_BOffset_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_2\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_0\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_BOffset_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_BOffset_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_BOffset_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_BOffset_channel_dout(13)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_BOffset_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_BOffset_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_BOffset_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_BOffset_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_BOffset_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_BOffset_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_BOffset_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_BOffset_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_BOffset_channel_dout(9)
    );
\p_reg_reg_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(13),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(13),
      O => C(13)
    );
\p_reg_reg_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(12),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(12),
      O => C(12)
    );
\p_reg_reg_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(11),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(11),
      O => C(11)
    );
\p_reg_reg_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(10),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(10),
      O => C(10)
    );
\p_reg_reg_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(9),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(9),
      O => C(9)
    );
\p_reg_reg_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(8),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(8),
      O => C(8)
    );
\p_reg_reg_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(7),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(7),
      O => C(7)
    );
\p_reg_reg_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(6),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(6),
      O => C(6)
    );
\p_reg_reg_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(5),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(5),
      O => C(5)
    );
\p_reg_reg_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(4),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(4),
      O => C(4)
    );
\p_reg_reg_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(3),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(3),
      O => C(3)
    );
\p_reg_reg_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(2),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(2),
      O => C(2)
    );
\p_reg_reg_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(1),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(1),
      O => C(1)
    );
\p_reg_reg_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(0),
      I1 => or_ln150_2_reg_1128_pp0_iter2_reg,
      I2 => \out\(0),
      O => C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_76 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \SRL_SIG_reg[2][13]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][13]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_76 : entity is "bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_76 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__28\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__28\ : label is "soft_lutpair353";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_2\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][13]_srl3_0\,
      I1 => \SRL_SIG_reg[2][13]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg is
  signal HwReg_RowStart_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cmp17_not_reg_629[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_15_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_16_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_18_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_19_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \NLW_cmp17_not_reg_629_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp17_not_reg_629_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__1\ : label is "soft_lutpair397";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp17_not_reg_629_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp17_not_reg_629_reg[0]_i_3\ : label is 11;
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_RowStart_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_RowStart_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_RowStart_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_RowStart_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_RowStart_channel_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_RowStart_channel_dout(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_RowStart_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_RowStart_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_RowStart_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_RowStart_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_RowStart_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_RowStart_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_RowStart_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_RowStart_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_RowStart_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_RowStart_channel_dout(9)
    );
\cmp17_not_reg_629[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(10),
      I1 => \out\(10),
      I2 => HwReg_RowStart_channel_dout(11),
      I3 => \out\(11),
      O => \cmp17_not_reg_629[0]_i_10_n_5\
    );
\cmp17_not_reg_629[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(8),
      I1 => \out\(8),
      I2 => HwReg_RowStart_channel_dout(9),
      I3 => \out\(9),
      O => \cmp17_not_reg_629[0]_i_11_n_5\
    );
\cmp17_not_reg_629[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(6),
      I1 => \out\(6),
      I2 => \out\(7),
      I3 => HwReg_RowStart_channel_dout(7),
      O => \cmp17_not_reg_629[0]_i_12_n_5\
    );
\cmp17_not_reg_629[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(4),
      I1 => \out\(4),
      I2 => \out\(5),
      I3 => HwReg_RowStart_channel_dout(5),
      O => \cmp17_not_reg_629[0]_i_13_n_5\
    );
\cmp17_not_reg_629[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(2),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => HwReg_RowStart_channel_dout(3),
      O => \cmp17_not_reg_629[0]_i_14_n_5\
    );
\cmp17_not_reg_629[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(0),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => HwReg_RowStart_channel_dout(1),
      O => \cmp17_not_reg_629[0]_i_15_n_5\
    );
\cmp17_not_reg_629[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(6),
      I1 => \out\(6),
      I2 => HwReg_RowStart_channel_dout(7),
      I3 => \out\(7),
      O => \cmp17_not_reg_629[0]_i_16_n_5\
    );
\cmp17_not_reg_629[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(4),
      I1 => \out\(4),
      I2 => HwReg_RowStart_channel_dout(5),
      I3 => \out\(5),
      O => \cmp17_not_reg_629[0]_i_17_n_5\
    );
\cmp17_not_reg_629[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(2),
      I1 => \out\(2),
      I2 => HwReg_RowStart_channel_dout(3),
      I3 => \out\(3),
      O => \cmp17_not_reg_629[0]_i_18_n_5\
    );
\cmp17_not_reg_629[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(0),
      I1 => \out\(0),
      I2 => HwReg_RowStart_channel_dout(1),
      I3 => \out\(1),
      O => \cmp17_not_reg_629[0]_i_19_n_5\
    );
\cmp17_not_reg_629[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(14),
      I1 => HwReg_RowStart_channel_dout(15),
      O => \cmp17_not_reg_629[0]_i_4_n_5\
    );
\cmp17_not_reg_629[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(12),
      I1 => \out\(12),
      I2 => HwReg_RowStart_channel_dout(13),
      O => \cmp17_not_reg_629[0]_i_5_n_5\
    );
\cmp17_not_reg_629[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(10),
      I1 => \out\(10),
      I2 => \out\(11),
      I3 => HwReg_RowStart_channel_dout(11),
      O => \cmp17_not_reg_629[0]_i_6_n_5\
    );
\cmp17_not_reg_629[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(8),
      I1 => \out\(8),
      I2 => \out\(9),
      I3 => HwReg_RowStart_channel_dout(9),
      O => \cmp17_not_reg_629[0]_i_7_n_5\
    );
\cmp17_not_reg_629[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(14),
      I1 => HwReg_RowStart_channel_dout(15),
      O => \cmp17_not_reg_629[0]_i_8_n_5\
    );
\cmp17_not_reg_629[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(12),
      I1 => \out\(12),
      I2 => HwReg_RowStart_channel_dout(13),
      O => \cmp17_not_reg_629[0]_i_9_n_5\
    );
\cmp17_not_reg_629_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp17_not_reg_629_reg[0]_i_3_n_5\,
      CO(3) => CO(0),
      CO(2) => \cmp17_not_reg_629_reg[0]_i_2_n_6\,
      CO(1) => \cmp17_not_reg_629_reg[0]_i_2_n_7\,
      CO(0) => \cmp17_not_reg_629_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \cmp17_not_reg_629[0]_i_4_n_5\,
      DI(2) => \cmp17_not_reg_629[0]_i_5_n_5\,
      DI(1) => \cmp17_not_reg_629[0]_i_6_n_5\,
      DI(0) => \cmp17_not_reg_629[0]_i_7_n_5\,
      O(3 downto 0) => \NLW_cmp17_not_reg_629_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp17_not_reg_629[0]_i_8_n_5\,
      S(2) => \cmp17_not_reg_629[0]_i_9_n_5\,
      S(1) => \cmp17_not_reg_629[0]_i_10_n_5\,
      S(0) => \cmp17_not_reg_629[0]_i_11_n_5\
    );
\cmp17_not_reg_629_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp17_not_reg_629_reg[0]_i_3_n_5\,
      CO(2) => \cmp17_not_reg_629_reg[0]_i_3_n_6\,
      CO(1) => \cmp17_not_reg_629_reg[0]_i_3_n_7\,
      CO(0) => \cmp17_not_reg_629_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \cmp17_not_reg_629[0]_i_12_n_5\,
      DI(2) => \cmp17_not_reg_629[0]_i_13_n_5\,
      DI(1) => \cmp17_not_reg_629[0]_i_14_n_5\,
      DI(0) => \cmp17_not_reg_629[0]_i_15_n_5\,
      O(3 downto 0) => \NLW_cmp17_not_reg_629_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp17_not_reg_629[0]_i_16_n_5\,
      S(2) => \cmp17_not_reg_629[0]_i_17_n_5\,
      S(1) => \cmp17_not_reg_629[0]_i_18_n_5\,
      S(0) => \cmp17_not_reg_629[0]_i_19_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_48 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_48 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_48 is
  signal HwReg_RowEnd_channel_dout : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__2\ : label is "soft_lutpair396";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => ap_clk_0(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => ap_clk_0(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => ap_clk_0(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_RowEnd_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_RowEnd_channel_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_RowEnd_channel_dout(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_RowEnd_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => ap_clk_0(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => ap_clk_0(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => ap_clk_0(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => ap_clk_0(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => ap_clk_0(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => ap_clk_0(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => ap_clk_0(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => ap_clk_0(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => ap_clk_0(9)
    );
\cmp20_not_reg_634[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => HwReg_RowEnd_channel_dout(12),
      I1 => \out\(0),
      I2 => HwReg_RowEnd_channel_dout(13),
      O => DI(0)
    );
\cmp20_not_reg_634[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_RowEnd_channel_dout(14),
      I1 => HwReg_RowEnd_channel_dout(15),
      O => S(1)
    );
\cmp20_not_reg_634[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \out\(0),
      I1 => HwReg_RowEnd_channel_dout(12),
      I2 => HwReg_RowEnd_channel_dout(13),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_50 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_50 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_50 is
  signal HwReg_K33_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__11\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__11\ : label is "soft_lutpair392";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K33_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K33_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K33_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K33_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K33_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K33_channel_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K33_channel_dout(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K33_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K33_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K33_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K33_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K33_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K33_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K33_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K33_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K33_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K33_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln150_2_reg_1128,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln150_2_reg_1128,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln150_2_reg_1128,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln150_2_reg_1128,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln150_2_reg_1128,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln150_2_reg_1128,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln150_2_reg_1128,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln150_2_reg_1128,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln150_2_reg_1128,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln150_2_reg_1128,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln150_2_reg_1128,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln150_2_reg_1128,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln150_2_reg_1128,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln150_2_reg_1128,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln150_2_reg_1128,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln150_2_reg_1128,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_51 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_51 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_51 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__25\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__25\ : label is "soft_lutpair391";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_52 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_52 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_52 is
  signal HwReg_K32_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__10\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__10\ : label is "soft_lutpair390";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K32_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K32_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K32_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K32_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K32_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K32_channel_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K32_channel_dout(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K32_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K32_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K32_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K32_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K32_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K32_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K32_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K32_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K32_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K32_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln196_1_reg_1223_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_53 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_53 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_53 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__24\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__24\ : label is "soft_lutpair389";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_54 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_54 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_54 is
  signal HwReg_K31_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__9\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__9\ : label is "soft_lutpair388";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K31_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K31_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K31_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K31_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K31_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K31_channel_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K31_channel_dout(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K31_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K31_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K31_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K31_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K31_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K31_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K31_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K31_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K31_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K31_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln196_reg_1263_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_55 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_55 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_55 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__23\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__23\ : label is "soft_lutpair387";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_56 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_56 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_56 is
  signal HwReg_K23_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__8\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__8\ : label is "soft_lutpair386";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K23_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K23_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K23_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K23_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K23_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K23_channel_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K23_channel_dout(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K23_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K23_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K23_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K23_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K23_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K23_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K23_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K23_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K23_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K23_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln150_2_reg_1128,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln150_2_reg_1128,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln150_2_reg_1128,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln150_2_reg_1128,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln150_2_reg_1128,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln150_2_reg_1128,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln150_2_reg_1128,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln150_2_reg_1128,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln150_2_reg_1128,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln150_2_reg_1128,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln150_2_reg_1128,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln150_2_reg_1128,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln150_2_reg_1128,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln150_2_reg_1128,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln150_2_reg_1128,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln150_2_reg_1128,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_57 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_57 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_57 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__22\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__22\ : label is "soft_lutpair385";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_58 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_58 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_58 is
  signal HwReg_K22_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__7\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__7\ : label is "soft_lutpair384";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K22_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K22_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K22_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K22_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K22_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K22_channel_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K22_channel_dout(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K22_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K22_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K22_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K22_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K22_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K22_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K22_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K22_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K22_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K22_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln194_1_reg_1206_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_59 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_59 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_59 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__21\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__21\ : label is "soft_lutpair383";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_60 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_60 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_60 is
  signal HwReg_K21_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__6\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__6\ : label is "soft_lutpair382";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K21_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K21_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K21_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K21_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K21_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K21_channel_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K21_channel_dout(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K21_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K21_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K21_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K21_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K21_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K21_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K21_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K21_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K21_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K21_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln194_reg_1253_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_61 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_61 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_61 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__20\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__20\ : label is "soft_lutpair381";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_62 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_62 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_62 is
  signal HwReg_K13_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__5\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__5\ : label is "soft_lutpair380";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K13_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K13_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K13_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K13_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K13_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K13_channel_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K13_channel_dout(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K13_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K13_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K13_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K13_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K13_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K13_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K13_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K13_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K13_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K13_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln150_2_reg_1128,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln150_2_reg_1128,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln150_2_reg_1128,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln150_2_reg_1128,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln150_2_reg_1128,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln150_2_reg_1128,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln150_2_reg_1128,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln150_2_reg_1128,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln150_2_reg_1128,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln150_2_reg_1128,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln150_2_reg_1128,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln150_2_reg_1128,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln150_2_reg_1128,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln150_2_reg_1128,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln150_2_reg_1128,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/p_reg_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln150_2_reg_1128,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_63 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_63 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_63 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__19\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__19\ : label is "soft_lutpair379";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_64 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_64 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_64 is
  signal HwReg_K12_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__4\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__4\ : label is "soft_lutpair378";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K12_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K12_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K12_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K12_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K12_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K12_channel_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K12_channel_dout(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K12_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K12_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K12_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K12_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K12_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K12_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K12_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K12_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K12_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K12_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/mul_ln192_1_reg_1189_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_65 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_65 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_65 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__18\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__18\ : label is "soft_lutpair377";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_66 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_66 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_66 is
  signal HwReg_K11_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__3\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__3\ : label is "soft_lutpair376";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K11_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K11_channel_dout(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K11_channel_dout(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K11_channel_dout(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K11_channel_dout(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K11_channel_dout(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K11_channel_dout(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K11_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K11_channel_dout(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K11_channel_dout(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K11_channel_dout(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K11_channel_dout(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K11_channel_dout(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K11_channel_dout(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K11_channel_dout(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K11_channel_dout(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K11_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/trunc_ln192_reg_1243_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln150_2_reg_1128_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_67 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_67 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_67 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__17\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__17\ : label is "soft_lutpair375";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_70 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_70 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_70 is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4\ : label is "soft_lutpair372";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  \out\(15 downto 0) <= \^out\(15 downto 0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\icmp_ln148_fu_369_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(15),
      O => S(0)
    );
\icmp_ln149_fu_387_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(14),
      I1 => \^out\(15),
      O => ap_clk_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_71 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[2][15]_srl3_0\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_1\ : in STD_LOGIC;
    \SRL_SIG_reg[2][15]_srl3_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_71 : entity is "bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_71 is
  signal HwReg_ColEnd_channel_dout : STD_LOGIC_VECTOR ( 15 to 15 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__0\ : label is "soft_lutpair371";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  \out\(14 downto 0) <= \^out\(14 downto 0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_2\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[2][15]_srl3_0\,
      I1 => \SRL_SIG_reg[2][15]_srl3_1\,
      O => addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_ColEnd_channel_dout(15)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\icmp_ln148_1_fu_375_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_ColEnd_channel_dout(15),
      O => S(0)
    );
\icmp_ln149_1_fu_393_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(14),
      I1 => HwReg_ColEnd_channel_dout(15),
      O => DI(0)
    );
\icmp_ln149_1_fu_393_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(14),
      I1 => HwReg_ColEnd_channel_dout(15),
      O => ap_clk_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg_39 is
  port (
    \icmp_ln664_reg_384_reg[0]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg_39 : entity is "bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg_39 is
  signal addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_csc_U/U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
  \out\(35 downto 0) <= \^out\(35 downto 0);
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \^out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \^out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \^out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \^out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \^out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \^out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \^out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \^out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \^out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \^out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \^out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \^out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \^out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \^out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \^out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \^out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \^out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \^out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \^out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \^out\(35)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(0),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(12),
      O => \icmp_ln664_reg_384_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(10),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(22),
      O => \icmp_ln664_reg_384_reg[0]\(10)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(11),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(23),
      O => \icmp_ln664_reg_384_reg[0]\(11)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(1),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(13),
      O => \icmp_ln664_reg_384_reg[0]\(1)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(2),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(14),
      O => \icmp_ln664_reg_384_reg[0]\(2)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(3),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(15),
      O => \icmp_ln664_reg_384_reg[0]\(3)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(4),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(16),
      O => \icmp_ln664_reg_384_reg[0]\(4)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(5),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(17),
      O => \icmp_ln664_reg_384_reg[0]\(5)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(6),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(18),
      O => \icmp_ln664_reg_384_reg[0]\(6)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(7),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(19),
      O => \icmp_ln664_reg_384_reg[0]\(7)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(8),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(20),
      O => \icmp_ln664_reg_384_reg[0]\(8)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => \^out\(9),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      I3 => \^out\(21),
      O => \icmp_ln664_reg_384_reg[0]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg is
  port (
    \cond_reg_343_reg[0]\ : out STD_LOGIC;
    \cond_reg_343_reg[0]_0\ : in STD_LOGIC;
    \cond_reg_343_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cond_reg_343_reg[0]_2\ : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cond_reg_343[0]_i_2_n_5\ : STD_LOGIC;
  signal \cond_reg_343[0]_i_3_n_5\ : STD_LOGIC;
  signal \cond_reg_343[0]_i_4_n_5\ : STD_LOGIC;
  signal \cond_reg_343[0]_i_5_n_5\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\cond_reg_343[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \cond_reg_343_reg[0]_0\,
      I1 => \cond_reg_343[0]_i_2_n_5\,
      I2 => \cond_reg_343[0]_i_3_n_5\,
      I3 => \cond_reg_343[0]_i_4_n_5\,
      I4 => \cond_reg_343[0]_i_5_n_5\,
      I5 => \cond_reg_343_reg[0]_1\(0),
      O => \cond_reg_343_reg[0]\
    );
\cond_reg_343[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \SRL_SIG_reg[1]_1\(1),
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => mOutPtr(0),
      I4 => \cond_reg_343_reg[0]_2\,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => \cond_reg_343[0]_i_2_n_5\
    );
\cond_reg_343[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[1]_1\(2),
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => mOutPtr(0),
      I4 => \cond_reg_343_reg[0]_2\,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => \cond_reg_343[0]_i_3_n_5\
    );
\cond_reg_343[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \SRL_SIG_reg[1]_1\(0),
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => mOutPtr(0),
      I4 => \cond_reg_343_reg[0]_2\,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => \cond_reg_343[0]_i_4_n_5\
    );
\cond_reg_343[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \SRL_SIG_reg[1]_1\(5),
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => mOutPtr(0),
      I4 => \cond_reg_343_reg[0]_2\,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => \cond_reg_343[0]_i_5_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg is
  port (
    ap_clk_0 : out STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg is
  signal HwReg_OutVideoFormat_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_4_n_5\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4\ : label is "soft_lutpair393";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_OutVideoFormat_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_OutVideoFormat_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_OutVideoFormat_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_OutVideoFormat_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_OutVideoFormat_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_OutVideoFormat_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_OutVideoFormat_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_OutVideoFormat_channel_dout(7)
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => HwReg_OutVideoFormat_channel_dout(1),
      I1 => HwReg_OutVideoFormat_channel_dout(0),
      I2 => HwReg_OutVideoFormat_channel_dout(3),
      I3 => HwReg_OutVideoFormat_channel_dout(2),
      I4 => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_4_n_5\,
      O => ap_clk_0
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => HwReg_OutVideoFormat_channel_dout(6),
      I1 => HwReg_OutVideoFormat_channel_dout(7),
      I2 => HwReg_OutVideoFormat_channel_dout(4),
      I3 => HwReg_OutVideoFormat_channel_dout(5),
      O => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_4_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_136_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln134_reg_616_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_136_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_136_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_136_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_136_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_fu_136_reg[12]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_fu_136_reg[12]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_fu_136_reg[12]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_136_reg[12]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready : out STD_LOGIC;
    or_ln150_2_fu_429_p2 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_136_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_136_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_136_reg[12]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \add_ln134_reg_616_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg : out STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_fu_136_reg : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln148_fu_369_p2_carry__0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \icmp_ln148_1_fu_375_p2_carry__0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter4_reg : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    cmp20_not_reg_634 : in STD_LOGIC;
    \or_ln150_2_reg_1128_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln150_2_reg_1128_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln150_2_reg_1128_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln150_2_reg_1128_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp17_not_reg_629 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init is
  signal \ap_CS_fsm[2]_i_3_n_5\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  signal icmp_ln148_fu_369_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln148_fu_369_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln148_fu_369_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln148_fu_369_p2_carry_i_9_n_5 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \x_fu_136[0]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_136[0]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_136[0]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_136[0]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_136[4]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_136[4]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_136[4]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_136[4]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_136[8]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_136[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_136[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_136[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_136_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_136_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \x_fu_136_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \x_fu_136_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_136_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_136_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_136_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_136_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_136_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_136_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_136_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_136_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_x_fu_136_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_fu_136_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of icmp_ln136_fu_359_p2_carry_i_10 : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of icmp_ln136_fu_359_p2_carry_i_11 : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of icmp_ln136_fu_359_p2_carry_i_12 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of icmp_ln136_fu_359_p2_carry_i_13 : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of icmp_ln136_fu_359_p2_carry_i_14 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of icmp_ln136_fu_359_p2_carry_i_15 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of icmp_ln136_fu_359_p2_carry_i_16 : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of icmp_ln136_fu_359_p2_carry_i_5 : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of icmp_ln136_fu_359_p2_carry_i_7 : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of icmp_ln136_fu_359_p2_carry_i_8 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of icmp_ln136_fu_359_p2_carry_i_9 : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of icmp_ln148_fu_369_p2_carry_i_5 : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of icmp_ln148_fu_369_p2_carry_i_6 : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of icmp_ln148_fu_369_p2_carry_i_7 : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of icmp_ln148_fu_369_p2_carry_i_8 : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of icmp_ln148_fu_369_p2_carry_i_9 : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \x_fu_136[0]_i_1\ : label is "soft_lutpair467";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_136_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \x_fu_136_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_fu_136_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_fu_136_reg[8]_i_1\ : label is 11;
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(1),
      I1 => \ap_CS_fsm[2]_i_3_n_5\,
      I2 => \ap_CS_fsm_reg[1]_0\(0),
      I3 => clear,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1015"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(0),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_1(0),
      I2 => \ap_CS_fsm_reg[1]_0\(1),
      I3 => \ap_CS_fsm[2]_i_3_n_5\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(2),
      I1 => ap_done_cache,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter4_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_CS_fsm[2]_i_3_n_5\
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter4_reg,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => CO(0),
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A00000000"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I1 => stream_csc_full_n,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => stream_in_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => CO(0),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter4_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_1(0),
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => CO(0),
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln136_fu_359_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I3 => x_fu_136_reg(12),
      O => \add_ln134_reg_616_reg[12]\(0)
    );
icmp_ln136_fu_359_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => p_0_in(11),
      I4 => Q(10),
      I5 => p_0_in(10),
      O => \add_ln134_reg_616_reg[9]\(3)
    );
icmp_ln136_fu_359_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(7),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(7)
    );
icmp_ln136_fu_359_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(3),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(3)
    );
icmp_ln136_fu_359_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(5),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(5)
    );
icmp_ln136_fu_359_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(4),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(4)
    );
icmp_ln136_fu_359_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => x_fu_136_reg(0),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(0)
    );
icmp_ln136_fu_359_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(2),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(2)
    );
icmp_ln136_fu_359_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(1),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(1)
    );
icmp_ln136_fu_359_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => p_0_in(8),
      I4 => Q(7),
      I5 => p_0_in(7),
      O => \add_ln134_reg_616_reg[9]\(2)
    );
icmp_ln136_fu_359_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => p_0_in(5),
      I4 => Q(4),
      I5 => p_0_in(4),
      O => \add_ln134_reg_616_reg[9]\(1)
    );
icmp_ln136_fu_359_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => p_0_in(2),
      I4 => Q(1),
      I5 => p_0_in(1),
      O => \add_ln134_reg_616_reg[9]\(0)
    );
icmp_ln136_fu_359_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(9),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(9)
    );
icmp_ln136_fu_359_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(11),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(11)
    );
icmp_ln136_fu_359_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(10),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(10)
    );
icmp_ln136_fu_359_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(6),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(6)
    );
icmp_ln136_fu_359_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(8),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(8)
    );
\icmp_ln148_1_fu_375_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AD5"
    )
        port map (
      I0 => x_fu_136_reg(12),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln148_1_fu_375_p2_carry__0\(12),
      I4 => \icmp_ln148_1_fu_375_p2_carry__0\(14),
      I5 => \icmp_ln148_1_fu_375_p2_carry__0\(13),
      O => \x_fu_136_reg[12]_2\(0)
    );
icmp_ln148_1_fu_375_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \icmp_ln148_1_fu_375_p2_carry__0\(9),
      I2 => \icmp_ln148_1_fu_375_p2_carry__0\(11),
      I3 => p_0_in(11),
      I4 => \icmp_ln148_1_fu_375_p2_carry__0\(10),
      I5 => p_0_in(10),
      O => S(3)
    );
icmp_ln148_1_fu_375_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \icmp_ln148_1_fu_375_p2_carry__0\(6),
      I2 => \icmp_ln148_1_fu_375_p2_carry__0\(8),
      I3 => p_0_in(8),
      I4 => \icmp_ln148_1_fu_375_p2_carry__0\(7),
      I5 => p_0_in(7),
      O => S(2)
    );
icmp_ln148_1_fu_375_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \icmp_ln148_1_fu_375_p2_carry__0\(3),
      I2 => \icmp_ln148_1_fu_375_p2_carry__0\(5),
      I3 => p_0_in(5),
      I4 => \icmp_ln148_1_fu_375_p2_carry__0\(4),
      I5 => p_0_in(4),
      O => S(1)
    );
icmp_ln148_1_fu_375_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \icmp_ln148_1_fu_375_p2_carry__0\(0),
      I2 => \icmp_ln148_1_fu_375_p2_carry__0\(2),
      I3 => p_0_in(2),
      I4 => \icmp_ln148_1_fu_375_p2_carry__0\(1),
      I5 => p_0_in(1),
      O => S(0)
    );
\icmp_ln148_fu_369_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AD5"
    )
        port map (
      I0 => x_fu_136_reg(12),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln148_fu_369_p2_carry__0\(12),
      I4 => \icmp_ln148_fu_369_p2_carry__0\(14),
      I5 => \icmp_ln148_fu_369_p2_carry__0\(13),
      O => \x_fu_136_reg[12]_3\(0)
    );
icmp_ln148_fu_369_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0802202000002822"
    )
        port map (
      I0 => icmp_ln148_fu_369_p2_carry_i_5_n_5,
      I1 => \icmp_ln148_fu_369_p2_carry__0\(11),
      I2 => ap_loop_init,
      I3 => x_fu_136_reg(11),
      I4 => \icmp_ln148_fu_369_p2_carry__0\(10),
      I5 => x_fu_136_reg(10),
      O => \x_fu_136_reg[11]\(3)
    );
icmp_ln148_fu_369_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0390030900000000"
    )
        port map (
      I0 => x_fu_136_reg(6),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(6),
      I2 => \icmp_ln148_fu_369_p2_carry__0\(8),
      I3 => ap_loop_init,
      I4 => x_fu_136_reg(8),
      I5 => icmp_ln148_fu_369_p2_carry_i_7_n_5,
      O => \x_fu_136_reg[11]\(2)
    );
icmp_ln148_fu_369_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0802202000002822"
    )
        port map (
      I0 => icmp_ln148_fu_369_p2_carry_i_8_n_5,
      I1 => \icmp_ln148_fu_369_p2_carry__0\(5),
      I2 => ap_loop_init,
      I3 => x_fu_136_reg(5),
      I4 => \icmp_ln148_fu_369_p2_carry__0\(4),
      I5 => x_fu_136_reg(4),
      O => \x_fu_136_reg[11]\(1)
    );
icmp_ln148_fu_369_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C900C0900000000"
    )
        port map (
      I0 => x_fu_136_reg(0),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(0),
      I2 => \icmp_ln148_fu_369_p2_carry__0\(2),
      I3 => ap_loop_init,
      I4 => x_fu_136_reg(2),
      I5 => icmp_ln148_fu_369_p2_carry_i_9_n_5,
      O => \x_fu_136_reg[11]\(0)
    );
icmp_ln148_fu_369_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \icmp_ln148_fu_369_p2_carry__0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I3 => x_fu_136_reg(9),
      O => icmp_ln148_fu_369_p2_carry_i_5_n_5
    );
icmp_ln148_fu_369_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      O => ap_loop_init
    );
icmp_ln148_fu_369_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \icmp_ln148_fu_369_p2_carry__0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I3 => x_fu_136_reg(7),
      O => icmp_ln148_fu_369_p2_carry_i_7_n_5
    );
icmp_ln148_fu_369_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \icmp_ln148_fu_369_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I3 => x_fu_136_reg(3),
      O => icmp_ln148_fu_369_p2_carry_i_8_n_5
    );
icmp_ln148_fu_369_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \icmp_ln148_fu_369_p2_carry__0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I3 => x_fu_136_reg(1),
      O => icmp_ln148_fu_369_p2_carry_i_9_n_5
    );
\icmp_ln149_1_fu_393_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80AA"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I3 => x_fu_136_reg(12),
      I4 => \icmp_ln148_1_fu_375_p2_carry__0\(13),
      O => ap_loop_init_int_reg_0(2)
    );
\icmp_ln149_1_fu_393_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(10),
      I1 => x_fu_136_reg(10),
      I2 => x_fu_136_reg(11),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_1_fu_375_p2_carry__0\(11),
      O => ap_loop_init_int_reg_0(1)
    );
\icmp_ln149_1_fu_393_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(8),
      I1 => x_fu_136_reg(8),
      I2 => x_fu_136_reg(9),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_1_fu_375_p2_carry__0\(9),
      O => ap_loop_init_int_reg_0(0)
    );
\icmp_ln149_1_fu_393_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005999"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(12),
      I1 => x_fu_136_reg(12),
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln148_1_fu_375_p2_carry__0\(13),
      O => \x_fu_136_reg[12]_0\(2)
    );
\icmp_ln149_1_fu_393_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(10),
      I1 => x_fu_136_reg(10),
      I2 => \icmp_ln148_1_fu_375_p2_carry__0\(11),
      I3 => x_fu_136_reg(11),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_136_reg[12]_0\(1)
    );
\icmp_ln149_1_fu_393_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(8),
      I1 => x_fu_136_reg(8),
      I2 => \icmp_ln148_1_fu_375_p2_carry__0\(9),
      I3 => x_fu_136_reg(9),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_136_reg[12]_0\(0)
    );
icmp_ln149_1_fu_393_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(6),
      I1 => x_fu_136_reg(6),
      I2 => x_fu_136_reg(7),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_1_fu_375_p2_carry__0\(7),
      O => \x_fu_136_reg[6]\(3)
    );
icmp_ln149_1_fu_393_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(4),
      I1 => x_fu_136_reg(4),
      I2 => x_fu_136_reg(5),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_1_fu_375_p2_carry__0\(5),
      O => \x_fu_136_reg[6]\(2)
    );
icmp_ln149_1_fu_393_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(2),
      I1 => x_fu_136_reg(2),
      I2 => x_fu_136_reg(3),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_1_fu_375_p2_carry__0\(3),
      O => \x_fu_136_reg[6]\(1)
    );
icmp_ln149_1_fu_393_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2F00020202"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(0),
      I1 => x_fu_136_reg(0),
      I2 => x_fu_136_reg(1),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_1_fu_375_p2_carry__0\(1),
      O => \x_fu_136_reg[6]\(0)
    );
icmp_ln149_1_fu_393_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(6),
      I1 => x_fu_136_reg(6),
      I2 => \icmp_ln148_1_fu_375_p2_carry__0\(7),
      I3 => x_fu_136_reg(7),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_136_reg[6]_0\(3)
    );
icmp_ln149_1_fu_393_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(4),
      I1 => x_fu_136_reg(4),
      I2 => \icmp_ln148_1_fu_375_p2_carry__0\(5),
      I3 => x_fu_136_reg(5),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_136_reg[6]_0\(2)
    );
icmp_ln149_1_fu_393_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(2),
      I1 => x_fu_136_reg(2),
      I2 => \icmp_ln148_1_fu_375_p2_carry__0\(3),
      I3 => x_fu_136_reg(3),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_136_reg[6]_0\(1)
    );
icmp_ln149_1_fu_393_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A900990099009"
    )
        port map (
      I0 => \icmp_ln148_1_fu_375_p2_carry__0\(0),
      I1 => x_fu_136_reg(0),
      I2 => \icmp_ln148_1_fu_375_p2_carry__0\(1),
      I3 => x_fu_136_reg(1),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_136_reg[6]_0\(0)
    );
\icmp_ln149_fu_387_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => \icmp_ln148_fu_369_p2_carry__0\(12),
      I1 => x_fu_136_reg(12),
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln148_fu_369_p2_carry__0\(13),
      O => \x_fu_136_reg[12]\(2)
    );
\icmp_ln149_fu_387_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => x_fu_136_reg(10),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(10),
      I2 => \icmp_ln148_fu_369_p2_carry__0\(11),
      I3 => x_fu_136_reg(11),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_136_reg[12]\(1)
    );
\icmp_ln149_fu_387_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => x_fu_136_reg(8),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(8),
      I2 => \icmp_ln148_fu_369_p2_carry__0\(9),
      I3 => x_fu_136_reg(9),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_136_reg[12]\(0)
    );
\icmp_ln149_fu_387_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AD5"
    )
        port map (
      I0 => x_fu_136_reg(12),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln148_fu_369_p2_carry__0\(12),
      I4 => \icmp_ln148_fu_369_p2_carry__0\(13),
      O => \x_fu_136_reg[12]_1\(2)
    );
\icmp_ln149_fu_387_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_136_reg(10),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(10),
      I2 => x_fu_136_reg(11),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_fu_369_p2_carry__0\(11),
      O => \x_fu_136_reg[12]_1\(1)
    );
\icmp_ln149_fu_387_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_136_reg(8),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(8),
      I2 => x_fu_136_reg(9),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_fu_369_p2_carry__0\(9),
      O => \x_fu_136_reg[12]_1\(0)
    );
icmp_ln149_fu_387_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => x_fu_136_reg(6),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(6),
      I2 => \icmp_ln148_fu_369_p2_carry__0\(7),
      I3 => x_fu_136_reg(7),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(3)
    );
icmp_ln149_fu_387_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => x_fu_136_reg(4),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(4),
      I2 => \icmp_ln148_fu_369_p2_carry__0\(5),
      I3 => x_fu_136_reg(5),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(2)
    );
icmp_ln149_fu_387_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => x_fu_136_reg(2),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(2),
      I2 => \icmp_ln148_fu_369_p2_carry__0\(3),
      I3 => x_fu_136_reg(3),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(1)
    );
icmp_ln149_fu_387_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03032F022F022F02"
    )
        port map (
      I0 => x_fu_136_reg(0),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(0),
      I2 => \icmp_ln148_fu_369_p2_carry__0\(1),
      I3 => x_fu_136_reg(1),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(0)
    );
icmp_ln149_fu_387_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_136_reg(6),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(6),
      I2 => x_fu_136_reg(7),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_fu_369_p2_carry__0\(7),
      O => \x_fu_136_reg[6]_1\(3)
    );
icmp_ln149_fu_387_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_136_reg(4),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(4),
      I2 => x_fu_136_reg(5),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_fu_369_p2_carry__0\(5),
      O => \x_fu_136_reg[6]_1\(2)
    );
icmp_ln149_fu_387_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_136_reg(2),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(2),
      I2 => x_fu_136_reg(3),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_fu_369_p2_carry__0\(3),
      O => \x_fu_136_reg[6]_1\(1)
    );
icmp_ln149_fu_387_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00909090CC090909"
    )
        port map (
      I0 => x_fu_136_reg(0),
      I1 => \icmp_ln148_fu_369_p2_carry__0\(0),
      I2 => x_fu_136_reg(1),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln148_fu_369_p2_carry__0\(1),
      O => \x_fu_136_reg[6]_1\(0)
    );
\or_ln150_2_reg_1128[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAEEE"
    )
        port map (
      I0 => cmp20_not_reg_634,
      I1 => \or_ln150_2_reg_1128_reg[0]\(0),
      I2 => \or_ln150_2_reg_1128_reg[0]_0\(0),
      I3 => \or_ln150_2_reg_1128_reg[0]_1\(0),
      I4 => \or_ln150_2_reg_1128_reg[0]_2\(0),
      I5 => cmp17_not_reg_629,
      O => or_ln150_2_fu_429_p2
    );
\x_fu_136[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg
    );
\x_fu_136[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404440400004404"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_in_empty_n,
      I4 => ap_enable_reg_pp0_iter5,
      I5 => stream_csc_full_n,
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_0
    );
\x_fu_136[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stream_csc_full_n,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => stream_in_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      O => \^ap_block_pp0_stage0_11001__0\
    );
\x_fu_136[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(3),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_136[0]_i_5_n_5\
    );
\x_fu_136[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(2),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_136[0]_i_6_n_5\
    );
\x_fu_136[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(1),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_136[0]_i_7_n_5\
    );
\x_fu_136[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => x_fu_136_reg(0),
      O => \x_fu_136[0]_i_8_n_5\
    );
\x_fu_136[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(12),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \p_0_in__0\(12)
    );
\x_fu_136[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(7),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_136[4]_i_2_n_5\
    );
\x_fu_136[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(6),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_136[4]_i_3_n_5\
    );
\x_fu_136[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(5),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_136[4]_i_4_n_5\
    );
\x_fu_136[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(4),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_136[4]_i_5_n_5\
    );
\x_fu_136[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(11),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_136[8]_i_2_n_5\
    );
\x_fu_136[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(10),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_136[8]_i_3_n_5\
    );
\x_fu_136[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(9),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_136[8]_i_4_n_5\
    );
\x_fu_136[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_136_reg(8),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_136[8]_i_5_n_5\
    );
\x_fu_136_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_fu_136_reg[0]_i_3_n_5\,
      CO(2) => \x_fu_136_reg[0]_i_3_n_6\,
      CO(1) => \x_fu_136_reg[0]_i_3_n_7\,
      CO(0) => \x_fu_136_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => O(3 downto 0),
      S(3) => \x_fu_136[0]_i_5_n_5\,
      S(2) => \x_fu_136[0]_i_6_n_5\,
      S(1) => \x_fu_136[0]_i_7_n_5\,
      S(0) => \x_fu_136[0]_i_8_n_5\
    );
\x_fu_136_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_136_reg[8]_i_1_n_5\,
      CO(3 downto 0) => \NLW_x_fu_136_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x_fu_136_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \x_fu_136_reg[12]_4\(0),
      S(3 downto 1) => B"000",
      S(0) => \p_0_in__0\(12)
    );
\x_fu_136_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_136_reg[0]_i_3_n_5\,
      CO(3) => \x_fu_136_reg[4]_i_1_n_5\,
      CO(2) => \x_fu_136_reg[4]_i_1_n_6\,
      CO(1) => \x_fu_136_reg[4]_i_1_n_7\,
      CO(0) => \x_fu_136_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_136_reg[7]\(3 downto 0),
      S(3) => \x_fu_136[4]_i_2_n_5\,
      S(2) => \x_fu_136[4]_i_3_n_5\,
      S(1) => \x_fu_136[4]_i_4_n_5\,
      S(0) => \x_fu_136[4]_i_5_n_5\
    );
\x_fu_136_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_136_reg[4]_i_1_n_5\,
      CO(3) => \x_fu_136_reg[8]_i_1_n_5\,
      CO(2) => \x_fu_136_reg[8]_i_1_n_6\,
      CO(1) => \x_fu_136_reg[8]_i_1_n_7\,
      CO(0) => \x_fu_136_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_136_reg[11]_0\(3 downto 0),
      S(3) => \x_fu_136[8]_i_2_n_5\,
      S(2) => \x_fu_136[8]_i_3_n_5\,
      S(1) => \x_fu_136[8]_i_4_n_5\,
      S(0) => \x_fu_136[8]_i_5_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_42 is
  port (
    \sof_2_reg_163_reg[0]\ : out STD_LOGIC;
    \icmp_ln664_reg_384_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_reg_106_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_100_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sub_reg_209_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready : out STD_LOGIC;
    \j_fu_100_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_100_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_100_reg[11]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sof_2_reg_163 : in STD_LOGIC;
    sof_reg_106 : in STD_LOGIC;
    \sof_2_reg_163_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_done_reg1 : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \icmp_ln664_reg_384_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_last_reg_388_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \j_fu_100_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_42 : entity is "bd_d92b_csc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_42 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^icmp_ln664_reg_384_reg[0]\ : STD_LOGIC;
  signal \j_fu_100[11]_i_4_n_5\ : STD_LOGIC;
  signal \^j_fu_100_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sof_2_reg_163[0]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_i_1 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of icmp_ln664_fu_216_p2_carry_i_10 : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of icmp_ln664_fu_216_p2_carry_i_11 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of icmp_ln664_fu_216_p2_carry_i_12 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of icmp_ln664_fu_216_p2_carry_i_13 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of icmp_ln664_fu_216_p2_carry_i_14 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of icmp_ln664_fu_216_p2_carry_i_15 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of icmp_ln664_fu_216_p2_carry_i_5 : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of icmp_ln664_fu_216_p2_carry_i_6 : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of icmp_ln664_fu_216_p2_carry_i_7 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of icmp_ln664_fu_216_p2_carry_i_8 : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of icmp_ln664_fu_216_p2_carry_i_9 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \j_fu_100[11]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \j_fu_100[11]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \sof_2_reg_163[0]_i_2\ : label is "soft_lutpair401";
begin
  \icmp_ln664_reg_384_reg[0]\ <= \^icmp_ln664_reg_384_reg[0]\;
  \j_fu_100_reg[0]\(0) <= \^j_fu_100_reg[0]\(0);
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABAAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^icmp_ln664_reg_384_reg[0]\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      I1 => \^icmp_ln664_reg_384_reg[0]\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => D(1)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => \^icmp_ln664_reg_384_reg[0]\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF33BB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_rst_n,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I3 => \^icmp_ln664_reg_384_reg[0]\,
      I4 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
axi_last_fu_228_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \axi_last_reg_388_reg[0]\(10),
      I1 => ap_sig_allocacmp_j_1(10),
      I2 => \axi_last_reg_388_reg[0]\(11),
      I3 => ap_sig_allocacmp_j_1(11),
      I4 => ap_sig_allocacmp_j_1(9),
      I5 => \axi_last_reg_388_reg[0]\(9),
      O => \sub_reg_209_reg[10]\(3)
    );
axi_last_fu_228_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \axi_last_reg_388_reg[0]\(7),
      I1 => ap_sig_allocacmp_j_1(7),
      I2 => \axi_last_reg_388_reg[0]\(8),
      I3 => ap_sig_allocacmp_j_1(8),
      I4 => ap_sig_allocacmp_j_1(6),
      I5 => \axi_last_reg_388_reg[0]\(6),
      O => \sub_reg_209_reg[10]\(2)
    );
axi_last_fu_228_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \axi_last_reg_388_reg[0]\(4),
      I1 => ap_sig_allocacmp_j_1(4),
      I2 => \axi_last_reg_388_reg[0]\(5),
      I3 => ap_sig_allocacmp_j_1(5),
      I4 => ap_sig_allocacmp_j_1(3),
      I5 => \axi_last_reg_388_reg[0]\(3),
      O => \sub_reg_209_reg[10]\(1)
    );
axi_last_fu_228_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^j_fu_100_reg[0]\(0),
      I1 => \axi_last_reg_388_reg[0]\(0),
      I2 => \axi_last_reg_388_reg[0]\(1),
      I3 => ap_sig_allocacmp_j_1(1),
      I4 => \axi_last_reg_388_reg[0]\(2),
      I5 => ap_sig_allocacmp_j_1(2),
      O => \sub_reg_209_reg[10]\(0)
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F444FF44"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg(0),
      I1 => Q(1),
      I2 => \^icmp_ln664_reg_384_reg[0]\,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I4 => CO(0),
      O => \ap_CS_fsm_reg[2]\
    );
icmp_ln664_fu_216_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln664_reg_384_reg[0]_0\(10),
      I1 => ap_sig_allocacmp_j_1(10),
      I2 => \icmp_ln664_reg_384_reg[0]_0\(11),
      I3 => ap_sig_allocacmp_j_1(11),
      I4 => ap_sig_allocacmp_j_1(9),
      I5 => \icmp_ln664_reg_384_reg[0]_0\(9),
      O => S(3)
    );
icmp_ln664_fu_216_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(6)
    );
icmp_ln664_fu_216_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(4)
    );
icmp_ln664_fu_216_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(5)
    );
icmp_ln664_fu_216_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(3)
    );
icmp_ln664_fu_216_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(1)
    );
icmp_ln664_fu_216_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(2)
    );
icmp_ln664_fu_216_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln664_reg_384_reg[0]_0\(7),
      I1 => ap_sig_allocacmp_j_1(7),
      I2 => \icmp_ln664_reg_384_reg[0]_0\(8),
      I3 => ap_sig_allocacmp_j_1(8),
      I4 => ap_sig_allocacmp_j_1(6),
      I5 => \icmp_ln664_reg_384_reg[0]_0\(6),
      O => S(2)
    );
icmp_ln664_fu_216_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln664_reg_384_reg[0]_0\(4),
      I1 => ap_sig_allocacmp_j_1(4),
      I2 => \icmp_ln664_reg_384_reg[0]_0\(5),
      I3 => ap_sig_allocacmp_j_1(5),
      I4 => ap_sig_allocacmp_j_1(3),
      I5 => \icmp_ln664_reg_384_reg[0]_0\(3),
      O => S(1)
    );
icmp_ln664_fu_216_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^j_fu_100_reg[0]\(0),
      I1 => \icmp_ln664_reg_384_reg[0]_0\(0),
      I2 => \icmp_ln664_reg_384_reg[0]_0\(1),
      I3 => ap_sig_allocacmp_j_1(1),
      I4 => \icmp_ln664_reg_384_reg[0]_0\(2),
      I5 => ap_sig_allocacmp_j_1(2),
      O => S(0)
    );
icmp_ln664_fu_216_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(10)
    );
icmp_ln664_fu_216_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(11)
    );
icmp_ln664_fu_216_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(9)
    );
icmp_ln664_fu_216_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(7)
    );
icmp_ln664_fu_216_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(8)
    );
\j_2_fu_222_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100_reg[8]\(3)
    );
\j_2_fu_222_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100_reg[8]\(2)
    );
\j_2_fu_222_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100_reg[8]\(1)
    );
\j_2_fu_222_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100_reg[8]\(0)
    );
\j_2_fu_222_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100_reg[11]\(2)
    );
\j_2_fu_222_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100_reg[11]\(1)
    );
\j_2_fu_222_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100_reg[11]\(0)
    );
j_2_fu_222_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \^j_fu_100_reg[0]\(0)
    );
j_2_fu_222_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100_reg[4]\(3)
    );
j_2_fu_222_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100_reg[4]\(2)
    );
j_2_fu_222_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100_reg[4]\(1)
    );
j_2_fu_222_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_100_reg[11]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      O => \j_fu_100_reg[4]\(0)
    );
\j_fu_100[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_100_reg[11]_0\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\j_fu_100[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \^icmp_ln664_reg_384_reg[0]\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I3 => CO(0),
      O => SR(0)
    );
\j_fu_100[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I2 => \^icmp_ln664_reg_384_reg[0]\,
      O => E(0)
    );
\j_fu_100[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FFFFFF"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => stream_csc_empty_n,
      I3 => m_axis_video_TREADY_int_regslice,
      I4 => Q(2),
      I5 => \j_fu_100[11]_i_4_n_5\,
      O => \^icmp_ln664_reg_384_reg[0]\
    );
\j_fu_100[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sof_2_reg_163_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter2,
      O => \j_fu_100[11]_i_4_n_5\
    );
\sof_2_reg_163[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAE2AA00AAE2AAE2"
    )
        port map (
      I0 => sof_2_reg_163,
      I1 => \sof_2_reg_163[0]_i_2_n_5\,
      I2 => sof_reg_106,
      I3 => \^icmp_ln664_reg_384_reg[0]\,
      I4 => \sof_2_reg_163_reg[0]_0\,
      I5 => ap_enable_reg_pp0_iter2,
      O => \sof_2_reg_163_reg[0]\
    );
\sof_2_reg_163[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \sof_2_reg_163[0]_i_2_n_5\
    );
\sof_reg_106[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E0EEEEEEEEE"
    )
        port map (
      I0 => sof_reg_106,
      I1 => Q(0),
      I2 => ap_done_reg1,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => \sof_reg_106_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_82 is
  port (
    \axi_last_fu_104_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    B_V_data_1_sel0 : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_j_3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    B_V_data_1_sel_rd_reg : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \eol_reg_177_reg[0]\ : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    \eol_reg_177_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    \axi_last_fu_104_reg[0]_0\ : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    \j_fu_96_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln545_fu_217_p2_carry_i_1_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    pop : in STD_LOGIC;
    sof_reg_150 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_82 : entity is "bd_d92b_csc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_82 is
  signal \^b_v_data_1_sel0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_5 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_init_int_i_2_n_5 : STD_LOGIC;
  signal \axi_data_fu_100[35]_i_3_n_5\ : STD_LOGIC;
  signal \eol_reg_177[0]_i_2_n_5\ : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\ : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_i_8_n_5 : STD_LOGIC;
  signal \j_fu_96[11]_i_4_n_5\ : STD_LOGIC;
  signal \j_fu_96[11]_i_5_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_data_fu_100[35]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_fu_96[11]_i_1\ : label is "soft_lutpair4";
begin
  B_V_data_1_sel0 <= \^b_v_data_1_sel0\;
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\;
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_reg
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000004370437"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_i_2_n_5,
      I1 => Q(1),
      I2 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I3 => B_V_data_1_sel_rd_reg_0,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
      I5 => Q(2),
      O => \^b_v_data_1_sel0\
    );
\SRL_SIG_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E00000000000"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I2 => stream_in_full_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \axi_last_fu_104_reg[0]_0\,
      I5 => Q(1),
      O => push
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F44444444"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(0),
      I1 => Q(0),
      I2 => ap_done_reg1,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888088800000"
    )
        port map (
      I0 => CO(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => \j_fu_96[11]_i_4_n_5\,
      I3 => stream_in_full_n,
      I4 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I5 => s_axis_video_TVALID_int_regslice,
      O => ap_done_reg1
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880C00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => ap_enable_reg_pp0_iter1_i_2_n_5,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \j_fu_96[11]_i_5_n_5\,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => ap_enable_reg_pp0_iter1_reg_1,
      I5 => s_axis_video_TVALID_int_regslice,
      O => ap_enable_reg_pp0_iter1_i_2_n_5
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF3"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_rst_n,
      I2 => CO(0),
      I3 => ap_loop_init_int_i_2_n_5,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111F11FFFFFFFF"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I2 => stream_in_full_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \axi_last_fu_104_reg[0]_0\,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_loop_init_int_i_2_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_100[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFCFAA8AAA8A"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => stream_in_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \axi_last_fu_104_reg[0]_0\,
      I4 => \axi_data_fu_100[35]_i_3_n_5\,
      I5 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      O => \B_V_data_1_state_reg[0]\(0)
    );
\axi_data_fu_100[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \axi_data_fu_100[35]_i_3_n_5\
    );
\eol_reg_177[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000B8B8F0F0F0F0"
    )
        port map (
      I0 => \eol_reg_177_reg[0]\,
      I1 => stream_in_full_n,
      I2 => \eol_reg_177_reg[0]_0\,
      I3 => \axi_data_fu_100[35]_i_3_n_5\,
      I4 => \j_fu_96[11]_i_4_n_5\,
      I5 => \eol_reg_177[0]_i_2_n_5\,
      O => \axi_last_fu_104_reg[0]\
    );
\eol_reg_177[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAFF"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => \j_fu_96[11]_i_4_n_5\,
      I2 => \eol_reg_177_reg[0]\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => CO(0),
      I5 => \j_fu_96[11]_i_5_n_5\,
      O => \eol_reg_177[0]_i_2_n_5\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(0),
      I2 => Q(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => \ap_CS_fsm_reg[4]\
    );
icmp_ln545_fu_217_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln545_fu_217_p2_carry_i_5_n_5,
      I1 => \j_fu_96_reg[11]\(9),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => icmp_ln545_fu_217_p2_carry_i_1_0(9),
      O => S(3)
    );
icmp_ln545_fu_217_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln545_fu_217_p2_carry_i_6_n_5,
      I1 => \j_fu_96_reg[11]\(6),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => icmp_ln545_fu_217_p2_carry_i_1_0(6),
      O => S(2)
    );
icmp_ln545_fu_217_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A222"
    )
        port map (
      I0 => icmp_ln545_fu_217_p2_carry_i_7_n_5,
      I1 => \j_fu_96_reg[11]\(3),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => icmp_ln545_fu_217_p2_carry_i_1_0(3),
      O => S(1)
    );
icmp_ln545_fu_217_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AD5"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => icmp_ln545_fu_217_p2_carry_i_1_0(0),
      I4 => icmp_ln545_fu_217_p2_carry_i_8_n_5,
      O => S(0)
    );
icmp_ln545_fu_217_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(11),
      I1 => icmp_ln545_fu_217_p2_carry_i_1_0(11),
      I2 => \j_fu_96_reg[11]\(10),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I5 => icmp_ln545_fu_217_p2_carry_i_1_0(10),
      O => icmp_ln545_fu_217_p2_carry_i_5_n_5
    );
icmp_ln545_fu_217_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(8),
      I1 => icmp_ln545_fu_217_p2_carry_i_1_0(8),
      I2 => \j_fu_96_reg[11]\(7),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I5 => icmp_ln545_fu_217_p2_carry_i_1_0(7),
      O => icmp_ln545_fu_217_p2_carry_i_6_n_5
    );
icmp_ln545_fu_217_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(5),
      I1 => icmp_ln545_fu_217_p2_carry_i_1_0(5),
      I2 => \j_fu_96_reg[11]\(4),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I5 => icmp_ln545_fu_217_p2_carry_i_1_0(4),
      O => icmp_ln545_fu_217_p2_carry_i_7_n_5
    );
icmp_ln545_fu_217_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(2),
      I1 => icmp_ln545_fu_217_p2_carry_i_1_0(2),
      I2 => \j_fu_96_reg[11]\(1),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I5 => icmp_ln545_fu_217_p2_carry_i_1_0(1),
      O => icmp_ln545_fu_217_p2_carry_i_8_n_5
    );
\icmp_ln545_reg_357[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABA800A8A8"
    )
        port map (
      I0 => CO(0),
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I3 => stream_in_full_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \axi_last_fu_104_reg[0]_0\,
      O => \B_V_data_1_state_reg[0]_0\
    );
\j_4_fu_223_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(8)
    );
\j_4_fu_223_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(7)
    );
\j_4_fu_223_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(6)
    );
\j_4_fu_223_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(5)
    );
\j_4_fu_223_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(11)
    );
\j_4_fu_223_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(10)
    );
\j_4_fu_223_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(9)
    );
j_4_fu_223_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(0)
    );
j_4_fu_223_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(4)
    );
j_4_fu_223_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(3)
    );
j_4_fu_223_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(2)
    );
j_4_fu_223_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_sig_allocacmp_j_3(1)
    );
\j_fu_96[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_96_reg[11]\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\j_fu_96[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_done_reg1,
      O => SR(0)
    );
\j_fu_96[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222022200000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => CO(0),
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I4 => stream_in_full_n,
      I5 => \j_fu_96[11]_i_4_n_5\,
      O => E(0)
    );
\j_fu_96[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFFFEFEFEF"
    )
        port map (
      I0 => \j_fu_96[11]_i_5_n_5\,
      I1 => CO(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => \eol_reg_177_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \axi_last_fu_104_reg[0]_0\,
      O => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\
    );
\j_fu_96[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \axi_last_fu_104_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1,
      O => \j_fu_96[11]_i_4_n_5\
    );
\j_fu_96[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF800000BF80"
    )
        port map (
      I0 => sof_reg_150,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => \eol_reg_177_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \axi_last_fu_104_reg[0]_0\,
      O => \j_fu_96[11]_i_5_n_5\
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020202000"
    )
        port map (
      I0 => Q(1),
      I1 => \j_fu_96[11]_i_4_n_5\,
      I2 => stream_in_full_n,
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_ap_start_reg_reg\,
      I4 => s_axis_video_TVALID_int_regslice,
      I5 => pop,
      O => mOutPtr16_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_83 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_reg_unsigned_short_s_fu_257_ap_ce : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg : in STD_LOGIC;
    \axi_last_fu_54_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    axi_last_fu_54 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_83 : entity is "bd_d92b_csc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_83 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_data_13_fu_96[35]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sof_reg_83[0]_i_2\ : label is "soft_lutpair2";
begin
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \axi_last_fu_54_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A80808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_last_fu_54_reg[0]\,
      O => D(1)
    );
ap_ce_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAAAAAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \axi_last_fu_54_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => grp_reg_unsigned_short_s_fu_257_ap_ce
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \axi_last_fu_54_reg[0]\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_5
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_5,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF57F55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \axi_last_fu_54_reg[0]\,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_13_fu_96[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F7FFFF"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => \axi_last_fu_54_reg[0]\,
      I3 => ap_loop_init_int,
      I4 => Q(1),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg
    );
\axi_last_fu_54[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFBF80800080"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => \axi_last_fu_54_reg[0]\,
      I4 => ap_loop_init_int,
      I5 => axi_last_fu_54,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg_0
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAE"
    )
        port map (
      I0 => Q(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I2 => \axi_last_fu_54_reg[0]\,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[1]\
    );
\sof_reg_83[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \axi_last_fu_54_reg[0]\,
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      O => ap_loop_init_int_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_84 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \sof_reg_150_reg[0]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \axi_data_13_fu_96_reg[0]\ : in STD_LOGIC;
    axi_last_reg_84 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    sof_reg_150 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_84 : entity is "bd_d92b_csc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_84 is
  signal \ap_CS_fsm[8]_i_2_n_5\ : STD_LOGIC;
  signal ap_block_state1_pp0_stage0_iter0 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_13_fu_96[35]_i_4\ : label is "soft_lutpair0";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002A00"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I4 => axi_last_reg_84,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \ap_CS_fsm[8]_i_2_n_5\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I4 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[8]_i_2_n_5\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => axi_last_reg_84,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      O => \ap_CS_fsm[8]_i_2_n_5\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => axi_last_reg_84,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFF55F755FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I5 => axi_last_reg_84,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\axi_data_13_fu_96[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5DD5555"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[0]\,
      I1 => ap_block_state1_pp0_stage0_iter0,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => axi_last_reg_84,
      I4 => Q(2),
      O => E(0)
    );
\axi_data_13_fu_96[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC808"
    )
        port map (
      I0 => axi_last_reg_84,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I4 => s_axis_video_TVALID_int_regslice,
      O => ap_block_state1_pp0_stage0_iter0
    );
\axi_last_2_reg_164[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2EEE22200000000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => axi_last_reg_84,
      I5 => Q(2),
      O => ap_done_cache_reg_0
    );
\axi_last_reg_84[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08880000"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I5 => axi_last_reg_84,
      O => \B_V_data_1_state_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEEEAE"
    )
        port map (
      I0 => Q(1),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I2 => axi_last_reg_84,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      O => \ap_CS_fsm_reg[7]\
    );
\sof_reg_150[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE0E0E0EEEEEEE"
    )
        port map (
      I0 => sof_reg_150,
      I1 => Q(0),
      I2 => Q(2),
      I3 => \ap_CS_fsm[8]_i_2_n_5\,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I5 => ap_done_cache,
      O => \sof_reg_150_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_760_p2__83_carry__6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_760_p2__83_carry__6_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_760_p2__83_carry__6_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_8 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln194_4_fu_750_p1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln194_2_fu_760_p2__83_carry__6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(27 downto 0) <= \^p\(27 downto 0);
\add_ln194_2_fu_760_p2__83_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => sext_ln194_4_fu_750_p1(7),
      O => p_reg_reg_0(3)
    );
\add_ln194_2_fu_760_p2__83_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => sext_ln194_4_fu_750_p1(6),
      O => p_reg_reg_0(2)
    );
\add_ln194_2_fu_760_p2__83_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => sext_ln194_4_fu_750_p1(5),
      O => p_reg_reg_0(1)
    );
\add_ln194_2_fu_760_p2__83_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => sext_ln194_4_fu_750_p1(4),
      O => p_reg_reg_0(0)
    );
\add_ln194_2_fu_760_p2__83_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => sext_ln194_4_fu_750_p1(11),
      O => p_reg_reg_1(3)
    );
\add_ln194_2_fu_760_p2__83_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => sext_ln194_4_fu_750_p1(10),
      O => p_reg_reg_1(2)
    );
\add_ln194_2_fu_760_p2__83_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => sext_ln194_4_fu_750_p1(9),
      O => p_reg_reg_1(1)
    );
\add_ln194_2_fu_760_p2__83_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => sext_ln194_4_fu_750_p1(8),
      O => p_reg_reg_1(0)
    );
\add_ln194_2_fu_760_p2__83_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => sext_ln194_4_fu_750_p1(15),
      O => p_reg_reg_2(3)
    );
\add_ln194_2_fu_760_p2__83_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => sext_ln194_4_fu_750_p1(14),
      O => p_reg_reg_2(2)
    );
\add_ln194_2_fu_760_p2__83_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => sext_ln194_4_fu_750_p1(13),
      O => p_reg_reg_2(1)
    );
\add_ln194_2_fu_760_p2__83_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => sext_ln194_4_fu_750_p1(12),
      O => p_reg_reg_2(0)
    );
\add_ln194_2_fu_760_p2__83_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => sext_ln194_4_fu_750_p1(19),
      O => p_reg_reg_3(3)
    );
\add_ln194_2_fu_760_p2__83_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => sext_ln194_4_fu_750_p1(18),
      O => p_reg_reg_3(2)
    );
\add_ln194_2_fu_760_p2__83_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => sext_ln194_4_fu_750_p1(17),
      O => p_reg_reg_3(1)
    );
\add_ln194_2_fu_760_p2__83_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => sext_ln194_4_fu_750_p1(16),
      O => p_reg_reg_3(0)
    );
\add_ln194_2_fu_760_p2__83_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => sext_ln194_4_fu_750_p1(23),
      O => p_reg_reg_4(3)
    );
\add_ln194_2_fu_760_p2__83_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => sext_ln194_4_fu_750_p1(22),
      O => p_reg_reg_4(2)
    );
\add_ln194_2_fu_760_p2__83_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => sext_ln194_4_fu_750_p1(21),
      O => p_reg_reg_4(1)
    );
\add_ln194_2_fu_760_p2__83_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => sext_ln194_4_fu_750_p1(20),
      O => p_reg_reg_4(0)
    );
\add_ln194_2_fu_760_p2__83_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => sext_ln194_4_fu_750_p1(27),
      O => p_reg_reg_5(3)
    );
\add_ln194_2_fu_760_p2__83_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => sext_ln194_4_fu_750_p1(26),
      O => p_reg_reg_5(2)
    );
\add_ln194_2_fu_760_p2__83_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => sext_ln194_4_fu_750_p1(25),
      O => p_reg_reg_5(1)
    );
\add_ln194_2_fu_760_p2__83_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => sext_ln194_4_fu_750_p1(24),
      O => p_reg_reg_5(0)
    );
\add_ln194_2_fu_760_p2__83_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_82,
      I1 => \add_ln194_2_fu_760_p2__83_carry__6_2\(0),
      O => p_reg_reg_6(0)
    );
\add_ln194_2_fu_760_p2__83_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => sext_ln194_4_fu_750_p1(3),
      O => S(3)
    );
\add_ln194_2_fu_760_p2__83_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => sext_ln194_4_fu_750_p1(2),
      O => S(2)
    );
\add_ln194_2_fu_760_p2__83_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => sext_ln194_4_fu_750_p1(1),
      O => S(1)
    );
\add_ln194_2_fu_760_p2__83_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => sext_ln194_4_fu_750_p1(0),
      O => S(0)
    );
\icmp_ln199_1_fu_840_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln194_2_fu_760_p2__83_carry__6\(0)
    );
\icmp_ln199_1_fu_840_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln194_2_fu_760_p2__83_carry__6_1\(0)
    );
\icmp_ln199_fu_834_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => DI(0)
    );
\icmp_ln199_fu_834_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln194_2_fu_760_p2__83_carry__6_0\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 12) => B"000000000000000000",
      A(11 downto 0) => \out\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_7(15),
      B(16) => p_reg_reg_7(15),
      B(15 downto 0) => p_reg_reg_7(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_8(13),
      C(46) => p_reg_reg_8(13),
      C(45) => p_reg_reg_8(13),
      C(44) => p_reg_reg_8(13),
      C(43) => p_reg_reg_8(13),
      C(42) => p_reg_reg_8(13),
      C(41) => p_reg_reg_8(13),
      C(40) => p_reg_reg_8(13),
      C(39) => p_reg_reg_8(13),
      C(38) => p_reg_reg_8(13),
      C(37) => p_reg_reg_8(13),
      C(36) => p_reg_reg_8(13),
      C(35) => p_reg_reg_8(13),
      C(34) => p_reg_reg_8(13),
      C(33) => p_reg_reg_8(13),
      C(32) => p_reg_reg_8(13),
      C(31) => p_reg_reg_8(13),
      C(30) => p_reg_reg_8(13),
      C(29) => p_reg_reg_8(13),
      C(28) => p_reg_reg_8(13),
      C(27) => p_reg_reg_8(13),
      C(26) => p_reg_reg_8(13),
      C(25 downto 12) => p_reg_reg_8(13 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 29),
      P(28) => p_reg_reg_n_82,
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_714_p2__83_carry__6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_714_p2__83_carry__6_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_714_p2__83_carry__6_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    C : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln192_4_fu_704_p1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln192_2_fu_714_p2__83_carry__6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_37 : entity is "bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_37 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(27 downto 0) <= \^p\(27 downto 0);
\add_ln192_2_fu_714_p2__83_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => sext_ln192_4_fu_704_p1(7),
      O => p_reg_reg_0(3)
    );
\add_ln192_2_fu_714_p2__83_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => sext_ln192_4_fu_704_p1(6),
      O => p_reg_reg_0(2)
    );
\add_ln192_2_fu_714_p2__83_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => sext_ln192_4_fu_704_p1(5),
      O => p_reg_reg_0(1)
    );
\add_ln192_2_fu_714_p2__83_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => sext_ln192_4_fu_704_p1(4),
      O => p_reg_reg_0(0)
    );
\add_ln192_2_fu_714_p2__83_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => sext_ln192_4_fu_704_p1(11),
      O => p_reg_reg_1(3)
    );
\add_ln192_2_fu_714_p2__83_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => sext_ln192_4_fu_704_p1(10),
      O => p_reg_reg_1(2)
    );
\add_ln192_2_fu_714_p2__83_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => sext_ln192_4_fu_704_p1(9),
      O => p_reg_reg_1(1)
    );
\add_ln192_2_fu_714_p2__83_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => sext_ln192_4_fu_704_p1(8),
      O => p_reg_reg_1(0)
    );
\add_ln192_2_fu_714_p2__83_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => sext_ln192_4_fu_704_p1(15),
      O => p_reg_reg_2(3)
    );
\add_ln192_2_fu_714_p2__83_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => sext_ln192_4_fu_704_p1(14),
      O => p_reg_reg_2(2)
    );
\add_ln192_2_fu_714_p2__83_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => sext_ln192_4_fu_704_p1(13),
      O => p_reg_reg_2(1)
    );
\add_ln192_2_fu_714_p2__83_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => sext_ln192_4_fu_704_p1(12),
      O => p_reg_reg_2(0)
    );
\add_ln192_2_fu_714_p2__83_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => sext_ln192_4_fu_704_p1(19),
      O => p_reg_reg_3(3)
    );
\add_ln192_2_fu_714_p2__83_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => sext_ln192_4_fu_704_p1(18),
      O => p_reg_reg_3(2)
    );
\add_ln192_2_fu_714_p2__83_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => sext_ln192_4_fu_704_p1(17),
      O => p_reg_reg_3(1)
    );
\add_ln192_2_fu_714_p2__83_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => sext_ln192_4_fu_704_p1(16),
      O => p_reg_reg_3(0)
    );
\add_ln192_2_fu_714_p2__83_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => sext_ln192_4_fu_704_p1(23),
      O => p_reg_reg_4(3)
    );
\add_ln192_2_fu_714_p2__83_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => sext_ln192_4_fu_704_p1(22),
      O => p_reg_reg_4(2)
    );
\add_ln192_2_fu_714_p2__83_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => sext_ln192_4_fu_704_p1(21),
      O => p_reg_reg_4(1)
    );
\add_ln192_2_fu_714_p2__83_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => sext_ln192_4_fu_704_p1(20),
      O => p_reg_reg_4(0)
    );
\add_ln192_2_fu_714_p2__83_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => sext_ln192_4_fu_704_p1(27),
      O => p_reg_reg_5(3)
    );
\add_ln192_2_fu_714_p2__83_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => sext_ln192_4_fu_704_p1(26),
      O => p_reg_reg_5(2)
    );
\add_ln192_2_fu_714_p2__83_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => sext_ln192_4_fu_704_p1(25),
      O => p_reg_reg_5(1)
    );
\add_ln192_2_fu_714_p2__83_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => sext_ln192_4_fu_704_p1(24),
      O => p_reg_reg_5(0)
    );
\add_ln192_2_fu_714_p2__83_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_82,
      I1 => \add_ln192_2_fu_714_p2__83_carry__6_2\(0),
      O => p_reg_reg_6(0)
    );
\add_ln192_2_fu_714_p2__83_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => sext_ln192_4_fu_704_p1(3),
      O => S(3)
    );
\add_ln192_2_fu_714_p2__83_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => sext_ln192_4_fu_704_p1(2),
      O => S(2)
    );
\add_ln192_2_fu_714_p2__83_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => sext_ln192_4_fu_704_p1(1),
      O => S(1)
    );
\add_ln192_2_fu_714_p2__83_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => sext_ln192_4_fu_704_p1(0),
      O => S(0)
    );
\icmp_ln198_1_fu_828_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln192_2_fu_714_p2__83_carry__6\(0)
    );
\icmp_ln198_1_fu_828_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln192_2_fu_714_p2__83_carry__6_1\(0)
    );
\icmp_ln198_fu_822_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => DI(0)
    );
\icmp_ln198_fu_822_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln192_2_fu_714_p2__83_carry__6_0\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 12) => B"000000000000000000",
      A(11 downto 0) => \out\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(13),
      C(46) => C(13),
      C(45) => C(13),
      C(44) => C(13),
      C(43) => C(13),
      C(42) => C(13),
      C(41) => C(13),
      C(40) => C(13),
      C(39) => C(13),
      C(38) => C(13),
      C(37) => C(13),
      C(36) => C(13),
      C(35) => C(13),
      C(34) => C(13),
      C(33) => C(13),
      C(32) => C(13),
      C(31) => C(13),
      C(30) => C(13),
      C(29) => C(13),
      C(28) => C(13),
      C(27) => C(13),
      C(26) => C(13),
      C(25 downto 12) => C(13 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 29),
      P(28) => p_reg_reg_n_82,
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_38 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_806_p2__83_carry__6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_806_p2__83_carry__6_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_806_p2__83_carry__6_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_8 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln196_4_fu_796_p1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln196_2_fu_806_p2__83_carry__6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_38 : entity is "bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_38 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(27 downto 0) <= \^p\(27 downto 0);
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
\add_ln196_2_fu_806_p2__83_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => sext_ln196_4_fu_796_p1(7),
      O => p_reg_reg_0(3)
    );
\add_ln196_2_fu_806_p2__83_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => sext_ln196_4_fu_796_p1(6),
      O => p_reg_reg_0(2)
    );
\add_ln196_2_fu_806_p2__83_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => sext_ln196_4_fu_796_p1(5),
      O => p_reg_reg_0(1)
    );
\add_ln196_2_fu_806_p2__83_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => sext_ln196_4_fu_796_p1(4),
      O => p_reg_reg_0(0)
    );
\add_ln196_2_fu_806_p2__83_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => sext_ln196_4_fu_796_p1(11),
      O => p_reg_reg_1(3)
    );
\add_ln196_2_fu_806_p2__83_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => sext_ln196_4_fu_796_p1(10),
      O => p_reg_reg_1(2)
    );
\add_ln196_2_fu_806_p2__83_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => sext_ln196_4_fu_796_p1(9),
      O => p_reg_reg_1(1)
    );
\add_ln196_2_fu_806_p2__83_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => sext_ln196_4_fu_796_p1(8),
      O => p_reg_reg_1(0)
    );
\add_ln196_2_fu_806_p2__83_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => sext_ln196_4_fu_796_p1(15),
      O => p_reg_reg_2(3)
    );
\add_ln196_2_fu_806_p2__83_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => sext_ln196_4_fu_796_p1(14),
      O => p_reg_reg_2(2)
    );
\add_ln196_2_fu_806_p2__83_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => sext_ln196_4_fu_796_p1(13),
      O => p_reg_reg_2(1)
    );
\add_ln196_2_fu_806_p2__83_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => sext_ln196_4_fu_796_p1(12),
      O => p_reg_reg_2(0)
    );
\add_ln196_2_fu_806_p2__83_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => sext_ln196_4_fu_796_p1(19),
      O => p_reg_reg_3(3)
    );
\add_ln196_2_fu_806_p2__83_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => sext_ln196_4_fu_796_p1(18),
      O => p_reg_reg_3(2)
    );
\add_ln196_2_fu_806_p2__83_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => sext_ln196_4_fu_796_p1(17),
      O => p_reg_reg_3(1)
    );
\add_ln196_2_fu_806_p2__83_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => sext_ln196_4_fu_796_p1(16),
      O => p_reg_reg_3(0)
    );
\add_ln196_2_fu_806_p2__83_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => sext_ln196_4_fu_796_p1(23),
      O => p_reg_reg_4(3)
    );
\add_ln196_2_fu_806_p2__83_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => sext_ln196_4_fu_796_p1(22),
      O => p_reg_reg_4(2)
    );
\add_ln196_2_fu_806_p2__83_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => sext_ln196_4_fu_796_p1(21),
      O => p_reg_reg_4(1)
    );
\add_ln196_2_fu_806_p2__83_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => sext_ln196_4_fu_796_p1(20),
      O => p_reg_reg_4(0)
    );
\add_ln196_2_fu_806_p2__83_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => sext_ln196_4_fu_796_p1(27),
      O => p_reg_reg_5(3)
    );
\add_ln196_2_fu_806_p2__83_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(26),
      I1 => sext_ln196_4_fu_796_p1(26),
      O => p_reg_reg_5(2)
    );
\add_ln196_2_fu_806_p2__83_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => sext_ln196_4_fu_796_p1(25),
      O => p_reg_reg_5(1)
    );
\add_ln196_2_fu_806_p2__83_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => sext_ln196_4_fu_796_p1(24),
      O => p_reg_reg_5(0)
    );
\add_ln196_2_fu_806_p2__83_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_82,
      I1 => \add_ln196_2_fu_806_p2__83_carry__6_2\(0),
      O => p_reg_reg_6(0)
    );
\add_ln196_2_fu_806_p2__83_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => sext_ln196_4_fu_796_p1(3),
      O => S(3)
    );
\add_ln196_2_fu_806_p2__83_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => sext_ln196_4_fu_796_p1(2),
      O => S(2)
    );
\add_ln196_2_fu_806_p2__83_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => sext_ln196_4_fu_796_p1(1),
      O => S(1)
    );
\add_ln196_2_fu_806_p2__83_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => sext_ln196_4_fu_796_p1(0),
      O => S(0)
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_in_empty_n,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => stream_csc_full_n,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\icmp_ln200_1_fu_852_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln196_2_fu_806_p2__83_carry__6\(0)
    );
\icmp_ln200_1_fu_852_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln196_2_fu_806_p2__83_carry__6_1\(0)
    );
\icmp_ln200_fu_846_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => DI(0)
    );
\icmp_ln200_fu_846_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln196_2_fu_806_p2__83_carry__6_0\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 12) => B"000000000000000000",
      A(11 downto 0) => \out\(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_7(15),
      B(16) => p_reg_reg_7(15),
      B(15 downto 0) => p_reg_reg_7(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_8(13),
      C(46) => p_reg_reg_8(13),
      C(45) => p_reg_reg_8(13),
      C(44) => p_reg_reg_8(13),
      C(43) => p_reg_reg_8(13),
      C(42) => p_reg_reg_8(13),
      C(41) => p_reg_reg_8(13),
      C(40) => p_reg_reg_8(13),
      C(39) => p_reg_reg_8(13),
      C(38) => p_reg_reg_8(13),
      C(37) => p_reg_reg_8(13),
      C(36) => p_reg_reg_8(13),
      C(35) => p_reg_reg_8(13),
      C(34) => p_reg_reg_8(13),
      C(33) => p_reg_reg_8(13),
      C(32) => p_reg_reg_8(13),
      C(31) => p_reg_reg_8(13),
      C(30) => p_reg_reg_8(13),
      C(29) => p_reg_reg_8(13),
      C(28) => p_reg_reg_8(13),
      C(27) => p_reg_reg_8(13),
      C(26) => p_reg_reg_8(13),
      C(25 downto 12) => p_reg_reg_8(13 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_enable_reg_pp0_iter1_reg\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ap_enable_reg_pp0_iter1_reg\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_enable_reg_pp0_iter1_reg\,
      CEP => \^ap_enable_reg_pp0_iter1_reg\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 29),
      P(28) => p_reg_reg_n_82,
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s is
  port (
    ap_ce_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HwReg_width_c_empty_n : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s is
  signal \^ap_ce_reg\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_reg_unsigned_short_s_fu_151_ap_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rows_reg_199[0]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \rows_reg_199[10]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \rows_reg_199[11]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \rows_reg_199[1]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \rows_reg_199[2]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \rows_reg_199[3]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \rows_reg_199[4]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \rows_reg_199[5]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \rows_reg_199[6]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \rows_reg_199[7]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \rows_reg_199[8]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \rows_reg_199[9]_i_1\ : label is "soft_lutpair427";
begin
  ap_ce_reg <= \^ap_ce_reg\;
\ap_ce_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => HwReg_width_c_empty_n,
      I2 => HwReg_height_c_empty_n,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => Q(0),
      O => grp_reg_unsigned_short_s_fu_151_ap_ce
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_151_ap_ce,
      Q => \^ap_ce_reg\,
      R => '0'
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => d_read_reg_22(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => d_read_reg_22(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => d_read_reg_22(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => d_read_reg_22(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => d_read_reg_22(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => d_read_reg_22(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => d_read_reg_22(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => d_read_reg_22(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => d_read_reg_22(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => d_read_reg_22(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => d_read_reg_22(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => d_read_reg_22(9),
      R => '0'
    );
\rows_reg_199[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(0),
      I1 => ap_return_int_reg(0),
      I2 => \^ap_ce_reg\,
      O => D(0)
    );
\rows_reg_199[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(10),
      I1 => ap_return_int_reg(10),
      I2 => \^ap_ce_reg\,
      O => D(10)
    );
\rows_reg_199[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(11),
      I1 => ap_return_int_reg(11),
      I2 => \^ap_ce_reg\,
      O => D(11)
    );
\rows_reg_199[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(1),
      I1 => ap_return_int_reg(1),
      I2 => \^ap_ce_reg\,
      O => D(1)
    );
\rows_reg_199[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(2),
      I1 => ap_return_int_reg(2),
      I2 => \^ap_ce_reg\,
      O => D(2)
    );
\rows_reg_199[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(3),
      I1 => ap_return_int_reg(3),
      I2 => \^ap_ce_reg\,
      O => D(3)
    );
\rows_reg_199[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(4),
      I1 => ap_return_int_reg(4),
      I2 => \^ap_ce_reg\,
      O => D(4)
    );
\rows_reg_199[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(5),
      I1 => ap_return_int_reg(5),
      I2 => \^ap_ce_reg\,
      O => D(5)
    );
\rows_reg_199[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(6),
      I1 => ap_return_int_reg(6),
      I2 => \^ap_ce_reg\,
      O => D(6)
    );
\rows_reg_199[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(7),
      I1 => ap_return_int_reg(7),
      I2 => \^ap_ce_reg\,
      O => D(7)
    );
\rows_reg_199[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(8),
      I1 => ap_return_int_reg(8),
      I2 => \^ap_ce_reg\,
      O => D(8)
    );
\rows_reg_199[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(9),
      I1 => ap_return_int_reg(9),
      I2 => \^ap_ce_reg\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_read_reg_22_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    \d_read_reg_22_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_40 : entity is "bd_d92b_csc_0_reg_unsigned_short_s";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_40 is
  signal \ap_return_int_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[10]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[11]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[8]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[9]\ : STD_LOGIC;
  signal \^d_read_reg_22_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \d_read_reg_22_reg_n_5_[0]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[10]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[11]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[1]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[2]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[3]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[4]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[5]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[6]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[7]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[8]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[9]\ : STD_LOGIC;
  signal \sub_reg_209[11]_i_2_n_5\ : STD_LOGIC;
  signal \sub_reg_209[11]_i_3_n_5\ : STD_LOGIC;
  signal \sub_reg_209[11]_i_4_n_5\ : STD_LOGIC;
  signal \sub_reg_209[4]_i_2_n_5\ : STD_LOGIC;
  signal \sub_reg_209[4]_i_3_n_5\ : STD_LOGIC;
  signal \sub_reg_209[4]_i_4_n_5\ : STD_LOGIC;
  signal \sub_reg_209[4]_i_5_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_2_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_3_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_4_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_5_n_5\ : STD_LOGIC;
  signal \sub_reg_209_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sub_reg_209_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \sub_reg_209_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_reg_209_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_reg_209_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sub_reg_209_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_sub_reg_209_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_reg_209_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cols_reg_204[10]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \cols_reg_204[11]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \cols_reg_204[1]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \cols_reg_204[2]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \cols_reg_204[3]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \cols_reg_204[4]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \cols_reg_204[5]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \cols_reg_204[6]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \cols_reg_204[7]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \cols_reg_204[8]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \cols_reg_204[9]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \sub_reg_209[0]_i_1\ : label is "soft_lutpair429";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_reg_209_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_209_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_209_reg[8]_i_1\ : label is 35;
begin
  \d_read_reg_22_reg[11]_0\(11 downto 0) <= \^d_read_reg_22_reg[11]_0\(11 downto 0);
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[0]\,
      Q => \ap_return_int_reg_reg_n_5_[0]\,
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[10]\,
      Q => \ap_return_int_reg_reg_n_5_[10]\,
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[11]\,
      Q => \ap_return_int_reg_reg_n_5_[11]\,
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[1]\,
      Q => \ap_return_int_reg_reg_n_5_[1]\,
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[2]\,
      Q => \ap_return_int_reg_reg_n_5_[2]\,
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[3]\,
      Q => \ap_return_int_reg_reg_n_5_[3]\,
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[4]\,
      Q => \ap_return_int_reg_reg_n_5_[4]\,
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[5]\,
      Q => \ap_return_int_reg_reg_n_5_[5]\,
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[6]\,
      Q => \ap_return_int_reg_reg_n_5_[6]\,
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[7]\,
      Q => \ap_return_int_reg_reg_n_5_[7]\,
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[8]\,
      Q => \ap_return_int_reg_reg_n_5_[8]\,
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[9]\,
      Q => \ap_return_int_reg_reg_n_5_[9]\,
      R => '0'
    );
\cols_reg_204[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[0]\,
      I1 => \ap_return_int_reg_reg_n_5_[0]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(0)
    );
\cols_reg_204[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[10]\,
      I1 => \ap_return_int_reg_reg_n_5_[10]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(10)
    );
\cols_reg_204[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[11]\,
      I1 => \ap_return_int_reg_reg_n_5_[11]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(11)
    );
\cols_reg_204[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[1]\,
      I1 => \ap_return_int_reg_reg_n_5_[1]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(1)
    );
\cols_reg_204[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[2]\,
      I1 => \ap_return_int_reg_reg_n_5_[2]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(2)
    );
\cols_reg_204[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[3]\,
      I1 => \ap_return_int_reg_reg_n_5_[3]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(3)
    );
\cols_reg_204[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[4]\,
      I1 => \ap_return_int_reg_reg_n_5_[4]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(4)
    );
\cols_reg_204[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[5]\,
      I1 => \ap_return_int_reg_reg_n_5_[5]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(5)
    );
\cols_reg_204[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[6]\,
      I1 => \ap_return_int_reg_reg_n_5_[6]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(6)
    );
\cols_reg_204[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[7]\,
      I1 => \ap_return_int_reg_reg_n_5_[7]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(7)
    );
\cols_reg_204[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[8]\,
      I1 => \ap_return_int_reg_reg_n_5_[8]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(8)
    );
\cols_reg_204[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[9]\,
      I1 => \ap_return_int_reg_reg_n_5_[9]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(9)
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(0),
      Q => \d_read_reg_22_reg_n_5_[0]\,
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(10),
      Q => \d_read_reg_22_reg_n_5_[10]\,
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(11),
      Q => \d_read_reg_22_reg_n_5_[11]\,
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(1),
      Q => \d_read_reg_22_reg_n_5_[1]\,
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(2),
      Q => \d_read_reg_22_reg_n_5_[2]\,
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(3),
      Q => \d_read_reg_22_reg_n_5_[3]\,
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(4),
      Q => \d_read_reg_22_reg_n_5_[4]\,
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(5),
      Q => \d_read_reg_22_reg_n_5_[5]\,
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(6),
      Q => \d_read_reg_22_reg_n_5_[6]\,
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(7),
      Q => \d_read_reg_22_reg_n_5_[7]\,
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(8),
      Q => \d_read_reg_22_reg_n_5_[8]\,
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(9),
      Q => \d_read_reg_22_reg_n_5_[9]\,
      R => '0'
    );
\sub_reg_209[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[0]\,
      I2 => \d_read_reg_22_reg_n_5_[0]\,
      O => D(0)
    );
\sub_reg_209[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[11]\,
      I2 => \d_read_reg_22_reg_n_5_[11]\,
      O => \sub_reg_209[11]_i_2_n_5\
    );
\sub_reg_209[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[10]\,
      I2 => \d_read_reg_22_reg_n_5_[10]\,
      O => \sub_reg_209[11]_i_3_n_5\
    );
\sub_reg_209[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[9]\,
      I2 => \d_read_reg_22_reg_n_5_[9]\,
      O => \sub_reg_209[11]_i_4_n_5\
    );
\sub_reg_209[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[4]\,
      I2 => \d_read_reg_22_reg_n_5_[4]\,
      O => \sub_reg_209[4]_i_2_n_5\
    );
\sub_reg_209[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[3]\,
      I2 => \d_read_reg_22_reg_n_5_[3]\,
      O => \sub_reg_209[4]_i_3_n_5\
    );
\sub_reg_209[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[2]\,
      I2 => \d_read_reg_22_reg_n_5_[2]\,
      O => \sub_reg_209[4]_i_4_n_5\
    );
\sub_reg_209[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[1]\,
      I2 => \d_read_reg_22_reg_n_5_[1]\,
      O => \sub_reg_209[4]_i_5_n_5\
    );
\sub_reg_209[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[8]\,
      I2 => \d_read_reg_22_reg_n_5_[8]\,
      O => \sub_reg_209[8]_i_2_n_5\
    );
\sub_reg_209[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[7]\,
      I2 => \d_read_reg_22_reg_n_5_[7]\,
      O => \sub_reg_209[8]_i_3_n_5\
    );
\sub_reg_209[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[6]\,
      I2 => \d_read_reg_22_reg_n_5_[6]\,
      O => \sub_reg_209[8]_i_4_n_5\
    );
\sub_reg_209[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[5]\,
      I2 => \d_read_reg_22_reg_n_5_[5]\,
      O => \sub_reg_209[8]_i_5_n_5\
    );
\sub_reg_209_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_209_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_sub_reg_209_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_reg_209_reg[11]_i_1_n_7\,
      CO(0) => \sub_reg_209_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3) => \NLW_sub_reg_209_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(11 downto 9),
      S(3) => '0',
      S(2) => \sub_reg_209[11]_i_2_n_5\,
      S(1) => \sub_reg_209[11]_i_3_n_5\,
      S(0) => \sub_reg_209[11]_i_4_n_5\
    );
\sub_reg_209_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_reg_209_reg[4]_i_1_n_5\,
      CO(2) => \sub_reg_209_reg[4]_i_1_n_6\,
      CO(1) => \sub_reg_209_reg[4]_i_1_n_7\,
      CO(0) => \sub_reg_209_reg[4]_i_1_n_8\,
      CYINIT => \^d_read_reg_22_reg[11]_0\(0),
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => D(4 downto 1),
      S(3) => \sub_reg_209[4]_i_2_n_5\,
      S(2) => \sub_reg_209[4]_i_3_n_5\,
      S(1) => \sub_reg_209[4]_i_4_n_5\,
      S(0) => \sub_reg_209[4]_i_5_n_5\
    );
\sub_reg_209_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_209_reg[4]_i_1_n_5\,
      CO(3) => \sub_reg_209_reg[8]_i_1_n_5\,
      CO(2) => \sub_reg_209_reg[8]_i_1_n_6\,
      CO(1) => \sub_reg_209_reg[8]_i_1_n_7\,
      CO(0) => \sub_reg_209_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => D(8 downto 5),
      S(3) => \sub_reg_209[8]_i_2_n_5\,
      S(2) => \sub_reg_209[8]_i_3_n_5\,
      S(1) => \sub_reg_209[8]_i_4_n_5\,
      S(0) => \sub_reg_209[8]_i_5_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_77 is
  port (
    ap_ce_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_reg_unsigned_short_s_fu_257_ap_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_77 : entity is "bd_d92b_csc_0_reg_unsigned_short_s";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_77 is
  signal \^ap_ce_reg\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rows_reg_348[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rows_reg_348[10]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rows_reg_348[11]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rows_reg_348[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rows_reg_348[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rows_reg_348[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rows_reg_348[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rows_reg_348[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rows_reg_348[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rows_reg_348[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rows_reg_348[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rows_reg_348[9]_i_1\ : label is "soft_lutpair30";
begin
  ap_ce_reg <= \^ap_ce_reg\;
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_257_ap_ce,
      Q => \^ap_ce_reg\,
      R => '0'
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => d_read_reg_22(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => d_read_reg_22(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => d_read_reg_22(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => d_read_reg_22(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => d_read_reg_22(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => d_read_reg_22(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => d_read_reg_22(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => d_read_reg_22(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => d_read_reg_22(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => d_read_reg_22(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => d_read_reg_22(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => d_read_reg_22(9),
      R => '0'
    );
\rows_reg_348[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(0),
      I1 => ap_return_int_reg(0),
      I2 => \^ap_ce_reg\,
      O => D(0)
    );
\rows_reg_348[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(10),
      I1 => ap_return_int_reg(10),
      I2 => \^ap_ce_reg\,
      O => D(10)
    );
\rows_reg_348[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(11),
      I1 => ap_return_int_reg(11),
      I2 => \^ap_ce_reg\,
      O => D(11)
    );
\rows_reg_348[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(1),
      I1 => ap_return_int_reg(1),
      I2 => \^ap_ce_reg\,
      O => D(1)
    );
\rows_reg_348[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(2),
      I1 => ap_return_int_reg(2),
      I2 => \^ap_ce_reg\,
      O => D(2)
    );
\rows_reg_348[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(3),
      I1 => ap_return_int_reg(3),
      I2 => \^ap_ce_reg\,
      O => D(3)
    );
\rows_reg_348[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(4),
      I1 => ap_return_int_reg(4),
      I2 => \^ap_ce_reg\,
      O => D(4)
    );
\rows_reg_348[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(5),
      I1 => ap_return_int_reg(5),
      I2 => \^ap_ce_reg\,
      O => D(5)
    );
\rows_reg_348[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(6),
      I1 => ap_return_int_reg(6),
      I2 => \^ap_ce_reg\,
      O => D(6)
    );
\rows_reg_348[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(7),
      I1 => ap_return_int_reg(7),
      I2 => \^ap_ce_reg\,
      O => D(7)
    );
\rows_reg_348[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(8),
      I1 => ap_return_int_reg(8),
      I2 => \^ap_ce_reg\,
      O => D(8)
    );
\rows_reg_348[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(9),
      I1 => ap_return_int_reg(9),
      I2 => \^ap_ce_reg\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_78 is
  port (
    \d_read_reg_22_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_ce_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_78 : entity is "bd_d92b_csc_0_reg_unsigned_short_s";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_78 is
  signal \ap_return_int_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[10]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[11]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[8]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[9]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[0]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[10]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[11]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[1]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[2]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[3]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[4]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[5]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[6]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[7]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[8]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cols_reg_353[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cols_reg_353[10]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cols_reg_353[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cols_reg_353[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cols_reg_353[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \cols_reg_353[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \cols_reg_353[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \cols_reg_353[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \cols_reg_353[6]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \cols_reg_353[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \cols_reg_353[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cols_reg_353[9]_i_1\ : label is "soft_lutpair36";
begin
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[0]\,
      Q => \ap_return_int_reg_reg_n_5_[0]\,
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[10]\,
      Q => \ap_return_int_reg_reg_n_5_[10]\,
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[11]\,
      Q => \ap_return_int_reg_reg_n_5_[11]\,
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[1]\,
      Q => \ap_return_int_reg_reg_n_5_[1]\,
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[2]\,
      Q => \ap_return_int_reg_reg_n_5_[2]\,
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[3]\,
      Q => \ap_return_int_reg_reg_n_5_[3]\,
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[4]\,
      Q => \ap_return_int_reg_reg_n_5_[4]\,
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[5]\,
      Q => \ap_return_int_reg_reg_n_5_[5]\,
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[6]\,
      Q => \ap_return_int_reg_reg_n_5_[6]\,
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[7]\,
      Q => \ap_return_int_reg_reg_n_5_[7]\,
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[8]\,
      Q => \ap_return_int_reg_reg_n_5_[8]\,
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[9]\,
      Q => \ap_return_int_reg_reg_n_5_[9]\,
      R => '0'
    );
\cols_reg_353[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[0]\,
      I1 => \ap_return_int_reg_reg_n_5_[0]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(0)
    );
\cols_reg_353[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[10]\,
      I1 => \ap_return_int_reg_reg_n_5_[10]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(10)
    );
\cols_reg_353[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[11]\,
      I1 => \ap_return_int_reg_reg_n_5_[11]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(11)
    );
\cols_reg_353[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[1]\,
      I1 => \ap_return_int_reg_reg_n_5_[1]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(1)
    );
\cols_reg_353[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[2]\,
      I1 => \ap_return_int_reg_reg_n_5_[2]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(2)
    );
\cols_reg_353[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[3]\,
      I1 => \ap_return_int_reg_reg_n_5_[3]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(3)
    );
\cols_reg_353[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[4]\,
      I1 => \ap_return_int_reg_reg_n_5_[4]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(4)
    );
\cols_reg_353[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[5]\,
      I1 => \ap_return_int_reg_reg_n_5_[5]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(5)
    );
\cols_reg_353[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[6]\,
      I1 => \ap_return_int_reg_reg_n_5_[6]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(6)
    );
\cols_reg_353[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[7]\,
      I1 => \ap_return_int_reg_reg_n_5_[7]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(7)
    );
\cols_reg_353[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[8]\,
      I1 => \ap_return_int_reg_reg_n_5_[8]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(8)
    );
\cols_reg_353[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[9]\,
      I1 => \ap_return_int_reg_reg_n_5_[9]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(9)
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \d_read_reg_22_reg_n_5_[0]\,
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => \d_read_reg_22_reg_n_5_[10]\,
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(11),
      Q => \d_read_reg_22_reg_n_5_[11]\,
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => \d_read_reg_22_reg_n_5_[1]\,
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => \d_read_reg_22_reg_n_5_[2]\,
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => \d_read_reg_22_reg_n_5_[3]\,
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => \d_read_reg_22_reg_n_5_[4]\,
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => \d_read_reg_22_reg_n_5_[5]\,
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => \d_read_reg_22_reg_n_5_[6]\,
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => \d_read_reg_22_reg_n_5_[7]\,
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => \d_read_reg_22_reg_n_5_[8]\,
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => \d_read_reg_22_reg_n_5_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    \mOutPtr0__9\ : out STD_LOGIC;
    mOutPtr16_out_0 : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[35]_0\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[0]_INST_0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[10]_INST_0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[11]_INST_0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[12]_INST_0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[13]_INST_0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[14]_INST_0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[15]_INST_0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[16]_INST_0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[17]_INST_0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[18]_INST_0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[19]_INST_0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[1]_INST_0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[20]_INST_0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[21]_INST_0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[22]_INST_0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[23]_INST_0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[24]_INST_0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[25]_INST_0\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[26]_INST_0\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[27]_INST_0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[28]_INST_0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[29]_INST_0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[2]_INST_0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[30]_INST_0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[31]_INST_0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[32]_INST_0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[33]_INST_0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[34]_INST_0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[3]_INST_0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[4]_INST_0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[5]_INST_0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[6]_INST_0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[7]_INST_0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[8]_INST_0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[9]_INST_0\ : label is "soft_lutpair441";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
\B_V_data_1_payload_A[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(24),
      Q => \B_V_data_1_payload_A_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(25),
      Q => \B_V_data_1_payload_A_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(26),
      Q => \B_V_data_1_payload_A_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(27),
      Q => \B_V_data_1_payload_A_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(28),
      Q => \B_V_data_1_payload_A_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(29),
      Q => \B_V_data_1_payload_A_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(30),
      Q => \B_V_data_1_payload_A_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(31),
      Q => \B_V_data_1_payload_A_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(32),
      Q => \B_V_data_1_payload_A_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(33),
      Q => \B_V_data_1_payload_A_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(34),
      Q => \B_V_data_1_payload_A_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(35),
      Q => \B_V_data_1_payload_A_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[35]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(24),
      Q => \B_V_data_1_payload_B_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(25),
      Q => \B_V_data_1_payload_B_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(26),
      Q => \B_V_data_1_payload_B_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(27),
      Q => \B_V_data_1_payload_B_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(28),
      Q => \B_V_data_1_payload_B_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(29),
      Q => \B_V_data_1_payload_B_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(30),
      Q => \B_V_data_1_payload_B_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(31),
      Q => \B_V_data_1_payload_B_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(32),
      Q => \B_V_data_1_payload_B_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(33),
      Q => \B_V_data_1_payload_B_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(34),
      Q => \B_V_data_1_payload_B_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(35),
      Q => \B_V_data_1_payload_B_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[35]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00AAAA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => m_axis_video_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__2_n_5\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \^m_axis_video_tready_int_regslice\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_5\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^m_axis_video_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF8F008F00"
    )
        port map (
      I0 => \^m_axis_video_tready_int_regslice\,
      I1 => m_axis_video_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF888888888888"
    )
        port map (
      I0 => Q(1),
      I1 => CO(0),
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => m_axis_video_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => Q(2),
      O => D(1)
    );
\full_n_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2A2A2AAAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => Q(2),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => m_axis_video_TREADY,
      I4 => \^m_axis_video_tready_int_regslice\,
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => mOutPtr16_out_0
    );
\full_n_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2220000"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      I5 => push_1,
      O => \mOutPtr0__9\
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      O => MultiPixStream2AXIvideo_U0_ap_done
    );
\m_axis_video_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(0)
    );
\m_axis_video_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(10)
    );
\m_axis_video_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(11)
    );
\m_axis_video_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(12)
    );
\m_axis_video_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(13)
    );
\m_axis_video_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(14)
    );
\m_axis_video_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(15)
    );
\m_axis_video_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(16)
    );
\m_axis_video_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(17)
    );
\m_axis_video_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(18)
    );
\m_axis_video_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(19)
    );
\m_axis_video_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(1)
    );
\m_axis_video_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(20)
    );
\m_axis_video_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(21)
    );
\m_axis_video_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(22)
    );
\m_axis_video_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(23)
    );
\m_axis_video_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[24]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(24)
    );
\m_axis_video_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[25]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(25)
    );
\m_axis_video_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[26]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(26)
    );
\m_axis_video_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[27]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(27)
    );
\m_axis_video_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[28]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(28)
    );
\m_axis_video_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[29]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(29)
    );
\m_axis_video_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(2)
    );
\m_axis_video_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[30]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(30)
    );
\m_axis_video_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[31]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(31)
    );
\m_axis_video_TDATA[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[32]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(32)
    );
\m_axis_video_TDATA[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[33]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(33)
    );
\m_axis_video_TDATA[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[34]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(34)
    );
\m_axis_video_TDATA[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[35]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(35)
    );
\m_axis_video_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(3)
    );
\m_axis_video_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(4)
    );
\m_axis_video_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(5)
    );
\m_axis_video_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(6)
    );
\m_axis_video_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(7)
    );
\m_axis_video_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(8)
    );
\m_axis_video_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both_79 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    s_axis_video_TVALID_int_regslice : out STD_LOGIC;
    \axi_data_13_fu_96_reg[35]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \axi_data_fu_100_reg[0]\ : in STD_LOGIC;
    \axi_data_13_fu_96_reg[35]_0\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \axi_data_13_fu_96_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both_79 : entity is "bd_d92b_csc_0_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both_79 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^s_axis_video_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_wr_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair38";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  s_axis_video_TVALID_int_regslice <= \^s_axis_video_tvalid_int_regslice\;
\B_V_data_1_payload_A[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_5
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_5,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^s_axis_video_tvalid_int_regslice\,
      I4 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__1_n_5\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^s_axis_video_tvalid_int_regslice\,
      I1 => B_V_data_1_sel0,
      I2 => s_axis_video_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_5\,
      Q => \^s_axis_video_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\axi_data_13_fu_96[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(0),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      O => D(0)
    );
\axi_data_13_fu_96[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(10),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      O => D(10)
    );
\axi_data_13_fu_96[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(11),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      O => D(11)
    );
\axi_data_13_fu_96[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(12),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      O => D(12)
    );
\axi_data_13_fu_96[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(13),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      O => D(13)
    );
\axi_data_13_fu_96[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(14),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      O => D(14)
    );
\axi_data_13_fu_96[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(15),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      O => D(15)
    );
\axi_data_13_fu_96[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(16),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      O => D(16)
    );
\axi_data_13_fu_96[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(17),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      O => D(17)
    );
\axi_data_13_fu_96[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(18),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      O => D(18)
    );
\axi_data_13_fu_96[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(19),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      O => D(19)
    );
\axi_data_13_fu_96[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(1),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      O => D(1)
    );
\axi_data_13_fu_96[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(20),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      O => D(20)
    );
\axi_data_13_fu_96[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(21),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      O => D(21)
    );
\axi_data_13_fu_96[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(22),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      O => D(22)
    );
\axi_data_13_fu_96[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(23),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      O => D(23)
    );
\axi_data_13_fu_96[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(24),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[24]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[24]\,
      O => D(24)
    );
\axi_data_13_fu_96[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(25),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[25]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[25]\,
      O => D(25)
    );
\axi_data_13_fu_96[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(26),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[26]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[26]\,
      O => D(26)
    );
\axi_data_13_fu_96[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(27),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[27]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[27]\,
      O => D(27)
    );
\axi_data_13_fu_96[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(28),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[28]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[28]\,
      O => D(28)
    );
\axi_data_13_fu_96[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(29),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[29]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[29]\,
      O => D(29)
    );
\axi_data_13_fu_96[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(2),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      O => D(2)
    );
\axi_data_13_fu_96[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(30),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[30]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[30]\,
      O => D(30)
    );
\axi_data_13_fu_96[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(31),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[31]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[31]\,
      O => D(31)
    );
\axi_data_13_fu_96[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(32),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[32]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[32]\,
      O => D(32)
    );
\axi_data_13_fu_96[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(33),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[33]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[33]\,
      O => D(33)
    );
\axi_data_13_fu_96[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(34),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[34]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[34]\,
      O => D(34)
    );
\axi_data_13_fu_96[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(35),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[35]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[35]\,
      O => D(35)
    );
\axi_data_13_fu_96[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(3),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      O => D(3)
    );
\axi_data_13_fu_96[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(4),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      O => D(4)
    );
\axi_data_13_fu_96[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(5),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      O => D(5)
    );
\axi_data_13_fu_96[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(6),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      O => D(6)
    );
\axi_data_13_fu_96[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(7),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      O => D(7)
    );
\axi_data_13_fu_96[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(8),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      O => D(8)
    );
\axi_data_13_fu_96[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[35]_0\(9),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      O => D(9)
    );
\axi_data_fu_100[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      O => \axi_data_13_fu_96_reg[35]\(0)
    );
\axi_data_fu_100[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(10),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      O => \axi_data_13_fu_96_reg[35]\(10)
    );
\axi_data_fu_100[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(11),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      O => \axi_data_13_fu_96_reg[35]\(11)
    );
\axi_data_fu_100[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(12),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      O => \axi_data_13_fu_96_reg[35]\(12)
    );
\axi_data_fu_100[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(13),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      O => \axi_data_13_fu_96_reg[35]\(13)
    );
\axi_data_fu_100[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(14),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      O => \axi_data_13_fu_96_reg[35]\(14)
    );
\axi_data_fu_100[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(15),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      O => \axi_data_13_fu_96_reg[35]\(15)
    );
\axi_data_fu_100[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(16),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      O => \axi_data_13_fu_96_reg[35]\(16)
    );
\axi_data_fu_100[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(17),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      O => \axi_data_13_fu_96_reg[35]\(17)
    );
\axi_data_fu_100[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(18),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      O => \axi_data_13_fu_96_reg[35]\(18)
    );
\axi_data_fu_100[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(19),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      O => \axi_data_13_fu_96_reg[35]\(19)
    );
\axi_data_fu_100[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      O => \axi_data_13_fu_96_reg[35]\(1)
    );
\axi_data_fu_100[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(20),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      O => \axi_data_13_fu_96_reg[35]\(20)
    );
\axi_data_fu_100[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(21),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      O => \axi_data_13_fu_96_reg[35]\(21)
    );
\axi_data_fu_100[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(22),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      O => \axi_data_13_fu_96_reg[35]\(22)
    );
\axi_data_fu_100[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(23),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      O => \axi_data_13_fu_96_reg[35]\(23)
    );
\axi_data_fu_100[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(24),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[24]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[24]\,
      O => \axi_data_13_fu_96_reg[35]\(24)
    );
\axi_data_fu_100[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(25),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[25]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[25]\,
      O => \axi_data_13_fu_96_reg[35]\(25)
    );
\axi_data_fu_100[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(26),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[26]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[26]\,
      O => \axi_data_13_fu_96_reg[35]\(26)
    );
\axi_data_fu_100[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(27),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[27]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[27]\,
      O => \axi_data_13_fu_96_reg[35]\(27)
    );
\axi_data_fu_100[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(28),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[28]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[28]\,
      O => \axi_data_13_fu_96_reg[35]\(28)
    );
\axi_data_fu_100[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(29),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[29]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[29]\,
      O => \axi_data_13_fu_96_reg[35]\(29)
    );
\axi_data_fu_100[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      O => \axi_data_13_fu_96_reg[35]\(2)
    );
\axi_data_fu_100[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(30),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[30]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[30]\,
      O => \axi_data_13_fu_96_reg[35]\(30)
    );
\axi_data_fu_100[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(31),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[31]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[31]\,
      O => \axi_data_13_fu_96_reg[35]\(31)
    );
\axi_data_fu_100[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(32),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[32]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[32]\,
      O => \axi_data_13_fu_96_reg[35]\(32)
    );
\axi_data_fu_100[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(33),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[33]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[33]\,
      O => \axi_data_13_fu_96_reg[35]\(33)
    );
\axi_data_fu_100[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(34),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[34]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[34]\,
      O => \axi_data_13_fu_96_reg[35]\(34)
    );
\axi_data_fu_100[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(35),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[35]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[35]\,
      O => \axi_data_13_fu_96_reg[35]\(35)
    );
\axi_data_fu_100[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      O => \axi_data_13_fu_96_reg[35]\(3)
    );
\axi_data_fu_100[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      O => \axi_data_13_fu_96_reg[35]\(4)
    );
\axi_data_fu_100[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      O => \axi_data_13_fu_96_reg[35]\(5)
    );
\axi_data_fu_100[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      O => \axi_data_13_fu_96_reg[35]\(6)
    );
\axi_data_fu_100[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      O => \axi_data_13_fu_96_reg[35]\(7)
    );
\axi_data_fu_100[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(8),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      O => \axi_data_13_fu_96_reg[35]\(8)
    );
\axi_data_fu_100[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(9),
      I1 => \axi_data_fu_100_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      O => \axi_data_13_fu_96_reg[35]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1\ is
  port (
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    axi_last_reg_388_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1\ : entity is "bd_d92b_csc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair454";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => axi_last_reg_388_pp0_iter1_reg,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => axi_last_reg_388_pp0_iter1_reg,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA0808"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg_n_5_[0]\,
      O => \B_V_data_1_state[0]_i_1__3_n_5\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\m_axis_video_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_41\ is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    sof_2_reg_163 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_41\ : entity is "bd_d92b_csc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_41\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair455";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => sof_2_reg_163,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => sof_2_reg_163,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA0808"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg_n_5_[0]\,
      O => \B_V_data_1_state[0]_i_1__4_n_5\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\m_axis_video_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_80\ is
  port (
    \axi_last_2_reg_164_reg[0]\ : out STD_LOGIC;
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    axi_last_2_reg_164 : in STD_LOGIC;
    \axi_last_fu_104_reg[0]\ : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_80\ : entity is "bd_d92b_csc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_80\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_80\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_last_fu_104[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_last_reg_84[0]_i_2\ : label is "soft_lutpair39";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel0,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_5
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_5,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1_n_5\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => B_V_data_1_sel0,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\axi_last_fu_104[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_last_2_reg_164,
      I1 => \axi_last_fu_104_reg[0]\,
      I2 => B_V_data_1_payload_B,
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A,
      O => \axi_last_2_reg_164_reg[0]\
    );
\axi_last_reg_84[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => s_axis_video_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_81\ is
  port (
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sof_reg_83_reg[0]\ : in STD_LOGIC;
    sof_reg_83 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_81\ : entity is "bd_d92b_csc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_81\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair41";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel0,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__0_n_5\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => B_V_data_1_sel0,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\sof_reg_83[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => \sof_reg_83_reg[0]\,
      I4 => sof_reg_83,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  port (
    ap_loop_init_int : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \sof_reg_150_reg[0]\ : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \axi_data_13_fu_96_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    sof_reg_150 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  signal axi_last_reg_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
begin
\axi_last_reg_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => axi_last_reg_84,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_84
     port map (
      \B_V_data_1_state_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_11,
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_13_fu_96_reg[0]\ => \axi_data_13_fu_96_reg[0]\,
      axi_last_reg_84 => axi_last_reg_84,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_150 => sof_reg_150,
      \sof_reg_150_reg[0]\ => \sof_reg_150_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  port (
    sof_reg_83 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_reg_unsigned_short_s_fu_257_ap_ce : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \axi_last_2_reg_164_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \sof_reg_83_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    axi_last_2_reg_164 : in STD_LOGIC;
    \axi_last_2_reg_164_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  signal axi_last_fu_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal \^sof_reg_83\ : STD_LOGIC;
begin
  sof_reg_83 <= \^sof_reg_83\;
\axi_last_2_reg_164[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => axi_last_2_reg_164,
      I1 => Q(2),
      I2 => axi_last_fu_54,
      I3 => \axi_last_2_reg_164_reg[0]_0\,
      O => \axi_last_2_reg_164_reg[0]\
    );
\axi_last_fu_54_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => axi_last_fu_54,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_83
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_fu_54 => axi_last_fu_54,
      \axi_last_fu_54_reg[0]\ => \^sof_reg_83\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_11,
      grp_reg_unsigned_short_s_fu_257_ap_ce => grp_reg_unsigned_short_s_fu_257_ap_ce,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
\sof_reg_83_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_reg_83_reg[0]_0\,
      Q => \^sof_reg_83\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : out STD_LOGIC;
    B_V_data_1_sel0 : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \axi_data_fu_100_reg[35]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    B_V_data_1_sel_rd_reg : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    push : out STD_LOGIC;
    \axi_last_fu_104_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln545_fu_217_p2_carry_i_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mul_ln196_reg_1217_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    pop : in STD_LOGIC;
    sof_reg_150 : in STD_LOGIC;
    \axi_data_fu_100_reg[35]_1\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_3_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_4_n_5 : STD_LOGIC;
  signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^axi_data_fu_100_reg[35]_0\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal axi_last_fu_1043_out : STD_LOGIC;
  signal \axi_last_fu_104_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\ : STD_LOGIC;
  signal icmp_ln545_fu_217_p2 : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln545_fu_217_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln545_reg_357_reg_n_5_[0]\ : STD_LOGIC;
  signal j_4_fu_223_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_4_fu_223_p2_carry__0_n_5\ : STD_LOGIC;
  signal \j_4_fu_223_p2_carry__0_n_6\ : STD_LOGIC;
  signal \j_4_fu_223_p2_carry__0_n_7\ : STD_LOGIC;
  signal \j_4_fu_223_p2_carry__0_n_8\ : STD_LOGIC;
  signal \j_4_fu_223_p2_carry__1_n_7\ : STD_LOGIC;
  signal \j_4_fu_223_p2_carry__1_n_8\ : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_5 : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_6 : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_7 : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_8 : STD_LOGIC;
  signal j_fu_96 : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[11]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln545_fu_217_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_4_fu_223_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_4_fu_223_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][24]_srl16_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][25]_srl16_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][26]_srl16_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][27]_srl16_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][28]_srl16_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][29]_srl16_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][30]_srl16_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][31]_srl16_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][32]_srl16_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][33]_srl16_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][34]_srl16_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][35]_srl16_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_3 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_4 : label is "soft_lutpair7";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_4_fu_223_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_4_fu_223_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \j_4_fu_223_p2_carry__1\ : label is 35;
begin
  \axi_data_fu_100_reg[35]_0\(35 downto 0) <= \^axi_data_fu_100_reg[35]_0\(35 downto 0);
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\;
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(24),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(34),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(10),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(35),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(11),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(0),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(12),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(1),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(13),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(2),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(14),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(3),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(15),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(4),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(16),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(5),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(17),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(6),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(18),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(7),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(19),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(25),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(8),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(20),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(9),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(21),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(10),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(22),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(11),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(23),
      O => \in\(23)
    );
\SRL_SIG_reg[15][24]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(12),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(24),
      O => \in\(24)
    );
\SRL_SIG_reg[15][25]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(13),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(25),
      O => \in\(25)
    );
\SRL_SIG_reg[15][26]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(14),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(26),
      O => \in\(26)
    );
\SRL_SIG_reg[15][27]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(15),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(27),
      O => \in\(27)
    );
\SRL_SIG_reg[15][28]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(16),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(28),
      O => \in\(28)
    );
\SRL_SIG_reg[15][29]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(17),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(29),
      O => \in\(29)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(26),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][30]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(18),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(30),
      O => \in\(30)
    );
\SRL_SIG_reg[15][31]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(19),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(31),
      O => \in\(31)
    );
\SRL_SIG_reg[15][32]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(20),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(32),
      O => \in\(32)
    );
\SRL_SIG_reg[15][33]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(21),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(33),
      O => \in\(33)
    );
\SRL_SIG_reg[15][34]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(22),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(34),
      O => \in\(34)
    );
\SRL_SIG_reg[15][35]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(23),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(35),
      O => \in\(35)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(27),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(28),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(29),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(30),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(31),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(32),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(8),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[35]_0\(33),
      I1 => mul_ln196_reg_1217_reg,
      I2 => \^axi_data_fu_100_reg[35]_0\(9),
      O => \in\(9)
    );
ap_enable_reg_pp0_iter1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => stream_in_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln545_reg_357_reg_n_5_[0]\,
      O => ap_enable_reg_pp0_iter1_i_3_n_5
    );
ap_enable_reg_pp0_iter1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \axi_last_fu_104_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln545_reg_357_reg_n_5_[0]\,
      O => ap_enable_reg_pp0_iter1_i_4_n_5
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_13_fu_96[35]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      I2 => Q(2),
      I3 => ap_loop_init_int,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg
    );
\axi_data_fu_100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(0),
      Q => \^axi_data_fu_100_reg[35]_0\(0),
      R => '0'
    );
\axi_data_fu_100_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(10),
      Q => \^axi_data_fu_100_reg[35]_0\(10),
      R => '0'
    );
\axi_data_fu_100_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(11),
      Q => \^axi_data_fu_100_reg[35]_0\(11),
      R => '0'
    );
\axi_data_fu_100_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(12),
      Q => \^axi_data_fu_100_reg[35]_0\(12),
      R => '0'
    );
\axi_data_fu_100_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(13),
      Q => \^axi_data_fu_100_reg[35]_0\(13),
      R => '0'
    );
\axi_data_fu_100_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(14),
      Q => \^axi_data_fu_100_reg[35]_0\(14),
      R => '0'
    );
\axi_data_fu_100_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(15),
      Q => \^axi_data_fu_100_reg[35]_0\(15),
      R => '0'
    );
\axi_data_fu_100_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(16),
      Q => \^axi_data_fu_100_reg[35]_0\(16),
      R => '0'
    );
\axi_data_fu_100_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(17),
      Q => \^axi_data_fu_100_reg[35]_0\(17),
      R => '0'
    );
\axi_data_fu_100_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(18),
      Q => \^axi_data_fu_100_reg[35]_0\(18),
      R => '0'
    );
\axi_data_fu_100_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(19),
      Q => \^axi_data_fu_100_reg[35]_0\(19),
      R => '0'
    );
\axi_data_fu_100_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(1),
      Q => \^axi_data_fu_100_reg[35]_0\(1),
      R => '0'
    );
\axi_data_fu_100_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(20),
      Q => \^axi_data_fu_100_reg[35]_0\(20),
      R => '0'
    );
\axi_data_fu_100_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(21),
      Q => \^axi_data_fu_100_reg[35]_0\(21),
      R => '0'
    );
\axi_data_fu_100_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(22),
      Q => \^axi_data_fu_100_reg[35]_0\(22),
      R => '0'
    );
\axi_data_fu_100_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(23),
      Q => \^axi_data_fu_100_reg[35]_0\(23),
      R => '0'
    );
\axi_data_fu_100_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(24),
      Q => \^axi_data_fu_100_reg[35]_0\(24),
      R => '0'
    );
\axi_data_fu_100_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(25),
      Q => \^axi_data_fu_100_reg[35]_0\(25),
      R => '0'
    );
\axi_data_fu_100_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(26),
      Q => \^axi_data_fu_100_reg[35]_0\(26),
      R => '0'
    );
\axi_data_fu_100_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(27),
      Q => \^axi_data_fu_100_reg[35]_0\(27),
      R => '0'
    );
\axi_data_fu_100_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(28),
      Q => \^axi_data_fu_100_reg[35]_0\(28),
      R => '0'
    );
\axi_data_fu_100_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(29),
      Q => \^axi_data_fu_100_reg[35]_0\(29),
      R => '0'
    );
\axi_data_fu_100_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(2),
      Q => \^axi_data_fu_100_reg[35]_0\(2),
      R => '0'
    );
\axi_data_fu_100_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(30),
      Q => \^axi_data_fu_100_reg[35]_0\(30),
      R => '0'
    );
\axi_data_fu_100_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(31),
      Q => \^axi_data_fu_100_reg[35]_0\(31),
      R => '0'
    );
\axi_data_fu_100_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(32),
      Q => \^axi_data_fu_100_reg[35]_0\(32),
      R => '0'
    );
\axi_data_fu_100_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(33),
      Q => \^axi_data_fu_100_reg[35]_0\(33),
      R => '0'
    );
\axi_data_fu_100_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(34),
      Q => \^axi_data_fu_100_reg[35]_0\(34),
      R => '0'
    );
\axi_data_fu_100_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(35),
      Q => \^axi_data_fu_100_reg[35]_0\(35),
      R => '0'
    );
\axi_data_fu_100_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(3),
      Q => \^axi_data_fu_100_reg[35]_0\(3),
      R => '0'
    );
\axi_data_fu_100_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(4),
      Q => \^axi_data_fu_100_reg[35]_0\(4),
      R => '0'
    );
\axi_data_fu_100_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(5),
      Q => \^axi_data_fu_100_reg[35]_0\(5),
      R => '0'
    );
\axi_data_fu_100_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(6),
      Q => \^axi_data_fu_100_reg[35]_0\(6),
      R => '0'
    );
\axi_data_fu_100_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(7),
      Q => \^axi_data_fu_100_reg[35]_0\(7),
      R => '0'
    );
\axi_data_fu_100_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(8),
      Q => \^axi_data_fu_100_reg[35]_0\(8),
      R => '0'
    );
\axi_data_fu_100_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[35]_1\(9),
      Q => \^axi_data_fu_100_reg[35]_0\(9),
      R => '0'
    );
\axi_last_fu_104_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_last_fu_104_reg[0]_0\,
      Q => \axi_last_fu_104_reg_n_5_[0]\,
      R => '0'
    );
\eol_reg_177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_82
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg => B_V_data_1_sel_rd_reg,
      B_V_data_1_sel_rd_reg_0 => B_V_data_1_sel_rd_reg_0,
      \B_V_data_1_state_reg[0]\(0) => axi_last_fu_1043_out,
      \B_V_data_1_state_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_33,
      CO(0) => icmp_ln545_fu_217_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_96,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_6,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_i_3_n_5,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter1_i_4_n_5,
      ap_loop_init_int_reg_0(0) => j_4_fu_223_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_j_3(11 downto 0) => ap_sig_allocacmp_j_3(11 downto 0),
      \axi_last_fu_104_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \axi_last_fu_104_reg[0]_0\ => \icmp_ln545_reg_357_reg_n_5_[0]\,
      \eol_reg_177_reg[0]\ => \axi_last_fu_104_reg_n_5_[0]\,
      \eol_reg_177_reg[0]_0\ => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(0) => CO(0),
      icmp_ln545_fu_217_p2_carry_i_1_0(11 downto 0) => icmp_ln545_fu_217_p2_carry_i_1(11 downto 0),
      \j_fu_96_reg[11]\(11) => \j_fu_96_reg_n_5_[11]\,
      \j_fu_96_reg[11]\(10) => \j_fu_96_reg_n_5_[10]\,
      \j_fu_96_reg[11]\(9) => \j_fu_96_reg_n_5_[9]\,
      \j_fu_96_reg[11]\(8) => \j_fu_96_reg_n_5_[8]\,
      \j_fu_96_reg[11]\(7) => \j_fu_96_reg_n_5_[7]\,
      \j_fu_96_reg[11]\(6) => \j_fu_96_reg_n_5_[6]\,
      \j_fu_96_reg[11]\(5) => \j_fu_96_reg_n_5_[5]\,
      \j_fu_96_reg[11]\(4) => \j_fu_96_reg_n_5_[4]\,
      \j_fu_96_reg[11]\(3) => \j_fu_96_reg_n_5_[3]\,
      \j_fu_96_reg[11]\(2) => \j_fu_96_reg_n_5_[2]\,
      \j_fu_96_reg[11]\(1) => \j_fu_96_reg_n_5_[1]\,
      \j_fu_96_reg[11]\(0) => \j_fu_96_reg_n_5_[0]\,
      mOutPtr16_out => mOutPtr16_out,
      pop => pop,
      push => push,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_150 => sof_reg_150,
      stream_in_full_n => stream_in_full_n
    );
icmp_ln545_fu_217_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln545_fu_217_p2,
      CO(2) => icmp_ln545_fu_217_p2_carry_n_6,
      CO(1) => icmp_ln545_fu_217_p2_carry_n_7,
      CO(0) => icmp_ln545_fu_217_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln545_fu_217_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17
    );
\icmp_ln545_reg_357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \icmp_ln545_reg_357_reg_n_5_[0]\,
      R => '0'
    );
j_4_fu_223_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => j_4_fu_223_p2_carry_n_5,
      CO(2) => j_4_fu_223_p2_carry_n_6,
      CO(1) => j_4_fu_223_p2_carry_n_7,
      CO(0) => j_4_fu_223_p2_carry_n_8,
      CYINIT => ap_sig_allocacmp_j_3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_4_fu_223_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_j_3(4 downto 1)
    );
\j_4_fu_223_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => j_4_fu_223_p2_carry_n_5,
      CO(3) => \j_4_fu_223_p2_carry__0_n_5\,
      CO(2) => \j_4_fu_223_p2_carry__0_n_6\,
      CO(1) => \j_4_fu_223_p2_carry__0_n_7\,
      CO(0) => \j_4_fu_223_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_4_fu_223_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_j_3(8 downto 5)
    );
\j_4_fu_223_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_4_fu_223_p2_carry__0_n_5\,
      CO(3 downto 2) => \NLW_j_4_fu_223_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_4_fu_223_p2_carry__1_n_7\,
      CO(0) => \j_4_fu_223_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_4_fu_223_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => j_4_fu_223_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_j_3(11 downto 9)
    );
\j_fu_96_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(0),
      Q => \j_fu_96_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_96_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(10),
      Q => \j_fu_96_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_96_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(11),
      Q => \j_fu_96_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_96_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(1),
      Q => \j_fu_96_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_96_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(2),
      Q => \j_fu_96_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_96_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(3),
      Q => \j_fu_96_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_96_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(4),
      Q => \j_fu_96_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_96_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(5),
      Q => \j_fu_96_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_96_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(6),
      Q => \j_fu_96_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_96_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(7),
      Q => \j_fu_96_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_96_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(8),
      Q => \j_fu_96_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\j_fu_96_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(9),
      Q => \j_fu_96_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is
  port (
    \icmp_ln664_reg_384_reg[0]_0\ : out STD_LOGIC;
    axi_last_reg_388_pp0_iter1_reg : out STD_LOGIC;
    sof_2_reg_163 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_reg_106_reg[0]\ : out STD_LOGIC;
    \pix_444_reg_404_reg[11]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr16_out : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    B_V_data_1_sel_wr_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    sof_reg_106 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_csc_empty_n : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \icmp_ln664_reg_384_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_last_reg_388_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \B_V_data_1_payload_A_reg[35]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_148 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5 : STD_LOGIC;
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_last_fu_228_p2 : STD_LOGIC;
  signal axi_last_fu_228_p2_carry_n_6 : STD_LOGIC;
  signal axi_last_fu_228_p2_carry_n_7 : STD_LOGIC;
  signal axi_last_fu_228_p2_carry_n_8 : STD_LOGIC;
  signal axi_last_reg_388 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 23 downto 12 );
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready : STD_LOGIC;
  signal icmp_ln664_fu_216_p2 : STD_LOGIC;
  signal icmp_ln664_fu_216_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln664_fu_216_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln664_fu_216_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln664_reg_384_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \^icmp_ln664_reg_384_reg[0]_0\ : STD_LOGIC;
  signal j_2_fu_222_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_2_fu_222_p2_carry__0_n_5\ : STD_LOGIC;
  signal \j_2_fu_222_p2_carry__0_n_6\ : STD_LOGIC;
  signal \j_2_fu_222_p2_carry__0_n_7\ : STD_LOGIC;
  signal \j_2_fu_222_p2_carry__0_n_8\ : STD_LOGIC;
  signal \j_2_fu_222_p2_carry__1_n_7\ : STD_LOGIC;
  signal \j_2_fu_222_p2_carry__1_n_8\ : STD_LOGIC;
  signal j_2_fu_222_p2_carry_n_5 : STD_LOGIC;
  signal j_2_fu_222_p2_carry_n_6 : STD_LOGIC;
  signal j_2_fu_222_p2_carry_n_7 : STD_LOGIC;
  signal j_2_fu_222_p2_carry_n_8 : STD_LOGIC;
  signal j_fu_100 : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[11]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[9]\ : STD_LOGIC;
  signal \^moutptr0\ : STD_LOGIC;
  signal \^moutptr16_out\ : STD_LOGIC;
  signal pix_444_reg_404 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal pix_rgb_reg_393 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^sof_2_reg_163\ : STD_LOGIC;
  signal NLW_axi_last_fu_228_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln664_fu_216_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_2_fu_222_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_2_fu_222_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[13]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[14]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[16]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[17]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[18]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[19]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[20]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[21]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[22]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[23]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[24]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[25]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[26]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[27]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[28]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[29]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[30]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[31]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[32]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[33]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[34]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[35]_i_2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_1 : label is "soft_lutpair422";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_2_fu_222_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_2_fu_222_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \j_2_fu_222_p2_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \sof_reg_106[0]_i_2\ : label is "soft_lutpair422";
begin
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  \icmp_ln664_reg_384_reg[0]_0\ <= \^icmp_ln664_reg_384_reg[0]_0\;
  mOutPtr0 <= \^moutptr0\;
  mOutPtr16_out <= \^moutptr16_out\;
  sof_2_reg_163 <= \^sof_2_reg_163\;
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(0),
      O => \pix_444_reg_404_reg[11]_0\(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(1),
      O => \pix_444_reg_404_reg[11]_0\(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(2),
      O => \pix_444_reg_404_reg[11]_0\(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(3),
      O => \pix_444_reg_404_reg[11]_0\(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(4),
      O => \pix_444_reg_404_reg[11]_0\(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(5),
      O => \pix_444_reg_404_reg[11]_0\(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(6),
      O => \pix_444_reg_404_reg[11]_0\(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(7),
      O => \pix_444_reg_404_reg[11]_0\(19)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(8),
      O => \pix_444_reg_404_reg[11]_0\(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(9),
      O => \pix_444_reg_404_reg[11]_0\(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(10),
      O => \pix_444_reg_404_reg[11]_0\(22)
    );
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_444_reg_404(11),
      O => \pix_444_reg_404_reg[11]_0\(23)
    );
\B_V_data_1_payload_A[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(0),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(0),
      O => \pix_444_reg_404_reg[11]_0\(24)
    );
\B_V_data_1_payload_A[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(1),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(1),
      O => \pix_444_reg_404_reg[11]_0\(25)
    );
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(2),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(2),
      O => \pix_444_reg_404_reg[11]_0\(26)
    );
\B_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(3),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(3),
      O => \pix_444_reg_404_reg[11]_0\(27)
    );
\B_V_data_1_payload_A[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(4),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(4),
      O => \pix_444_reg_404_reg[11]_0\(28)
    );
\B_V_data_1_payload_A[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(5),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(5),
      O => \pix_444_reg_404_reg[11]_0\(29)
    );
\B_V_data_1_payload_A[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(6),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(6),
      O => \pix_444_reg_404_reg[11]_0\(30)
    );
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(7),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(7),
      O => \pix_444_reg_404_reg[11]_0\(31)
    );
\B_V_data_1_payload_A[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(8),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(8),
      O => \pix_444_reg_404_reg[11]_0\(32)
    );
\B_V_data_1_payload_A[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(9),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(9),
      O => \pix_444_reg_404_reg[11]_0\(33)
    );
\B_V_data_1_payload_A[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(10),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(10),
      O => \pix_444_reg_404_reg[11]_0\(34)
    );
\B_V_data_1_payload_A[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_reg_404(11),
      I1 => \B_V_data_1_payload_A_reg[35]\,
      I2 => pix_rgb_reg_393(11),
      O => \pix_444_reg_404_reg[11]_0\(35)
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I1 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_reg
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \icmp_ln664_reg_384_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => flow_control_loop_pipe_sequential_init_U_n_6,
      O => \^ap_enable_reg_pp0_iter2_reg_0\
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_6,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_6,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => flow_control_loop_pipe_sequential_init_U_n_6,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => flow_control_loop_pipe_sequential_init_U_n_6,
      O => ap_condition_148
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(0),
      Q => \pix_444_reg_404_reg[11]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(10),
      Q => \pix_444_reg_404_reg[11]_0\(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(11),
      Q => \pix_444_reg_404_reg[11]_0\(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(1),
      Q => \pix_444_reg_404_reg[11]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(2),
      Q => \pix_444_reg_404_reg[11]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(3),
      Q => \pix_444_reg_404_reg[11]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(4),
      Q => \pix_444_reg_404_reg[11]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(5),
      Q => \pix_444_reg_404_reg[11]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(6),
      Q => \pix_444_reg_404_reg[11]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(7),
      Q => \pix_444_reg_404_reg[11]_0\(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(8),
      Q => \pix_444_reg_404_reg[11]_0\(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_148,
      D => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(9),
      Q => \pix_444_reg_404_reg[11]_0\(9),
      R => '0'
    );
axi_last_fu_228_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_last_fu_228_p2,
      CO(2) => axi_last_fu_228_p2_carry_n_6,
      CO(1) => axi_last_fu_228_p2_carry_n_7,
      CO(0) => axi_last_fu_228_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_axi_last_fu_228_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_20
    );
\axi_last_reg_388_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => axi_last_reg_388,
      Q => axi_last_reg_388_pp0_iter1_reg,
      R => '0'
    );
\axi_last_reg_388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => axi_last_fu_228_p2,
      Q => axi_last_reg_388,
      R => '0'
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^moutptr16_out\,
      I1 => empty_n_reg_0,
      I2 => \^moutptr0\,
      I3 => stream_csc_empty_n,
      O => empty_n_reg
    );
empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_6,
      I1 => Q(2),
      I2 => \^icmp_ln664_reg_384_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => stream_csc_empty_n,
      I5 => push,
      O => \^moutptr0\
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init_42
     port map (
      CO(0) => icmp_ln664_fu_216_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_100,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \^icmp_ln664_reg_384_reg[0]_0\,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init_int_reg_0(0) => j_2_fu_222_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_last_reg_388_reg[0]\(11 downto 0) => \axi_last_reg_388_reg[0]_0\(11 downto 0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_ready,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg(0) => CO(0),
      \icmp_ln664_reg_384_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \icmp_ln664_reg_384_reg[0]_0\(11 downto 0) => \icmp_ln664_reg_384_reg[0]_1\(11 downto 0),
      \j_fu_100_reg[0]\(0) => ap_sig_allocacmp_j_1(0),
      \j_fu_100_reg[11]\(2) => flow_control_loop_pipe_sequential_init_U_n_31,
      \j_fu_100_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_32,
      \j_fu_100_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_33,
      \j_fu_100_reg[11]_0\(11) => \j_fu_100_reg_n_5_[11]\,
      \j_fu_100_reg[11]_0\(10) => \j_fu_100_reg_n_5_[10]\,
      \j_fu_100_reg[11]_0\(9) => \j_fu_100_reg_n_5_[9]\,
      \j_fu_100_reg[11]_0\(8) => \j_fu_100_reg_n_5_[8]\,
      \j_fu_100_reg[11]_0\(7) => \j_fu_100_reg_n_5_[7]\,
      \j_fu_100_reg[11]_0\(6) => \j_fu_100_reg_n_5_[6]\,
      \j_fu_100_reg[11]_0\(5) => \j_fu_100_reg_n_5_[5]\,
      \j_fu_100_reg[11]_0\(4) => \j_fu_100_reg_n_5_[4]\,
      \j_fu_100_reg[11]_0\(3) => \j_fu_100_reg_n_5_[3]\,
      \j_fu_100_reg[11]_0\(2) => \j_fu_100_reg_n_5_[2]\,
      \j_fu_100_reg[11]_0\(1) => \j_fu_100_reg_n_5_[1]\,
      \j_fu_100_reg[11]_0\(0) => \j_fu_100_reg_n_5_[0]\,
      \j_fu_100_reg[4]\(3) => flow_control_loop_pipe_sequential_init_U_n_23,
      \j_fu_100_reg[4]\(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      \j_fu_100_reg[4]\(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      \j_fu_100_reg[4]\(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      \j_fu_100_reg[8]\(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      \j_fu_100_reg[8]\(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      \j_fu_100_reg[8]\(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      \j_fu_100_reg[8]\(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      sof_2_reg_163 => \^sof_2_reg_163\,
      \sof_2_reg_163_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \sof_2_reg_163_reg[0]_0\ => \icmp_ln664_reg_384_pp0_iter1_reg_reg_n_5_[0]\,
      sof_reg_106 => sof_reg_106,
      \sof_reg_106_reg[0]\ => \sof_reg_106_reg[0]\,
      stream_csc_empty_n => stream_csc_empty_n,
      \sub_reg_209_reg[10]\(3) => flow_control_loop_pipe_sequential_init_U_n_17,
      \sub_reg_209_reg[10]\(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      \sub_reg_209_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      \sub_reg_209_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_20
    );
icmp_ln664_fu_216_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln664_fu_216_p2,
      CO(2) => icmp_ln664_fu_216_p2_carry_n_6,
      CO(1) => icmp_ln664_fu_216_p2_carry_n_7,
      CO(0) => icmp_ln664_fu_216_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln664_fu_216_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_15
    );
\icmp_ln664_reg_384[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_6,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln664_reg_384_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln664_reg_384_reg[0]_0\,
      Q => \icmp_ln664_reg_384_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln664_reg_384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln664_fu_216_p2,
      Q => \^icmp_ln664_reg_384_reg[0]_0\,
      R => '0'
    );
j_2_fu_222_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => j_2_fu_222_p2_carry_n_5,
      CO(2) => j_2_fu_222_p2_carry_n_6,
      CO(1) => j_2_fu_222_p2_carry_n_7,
      CO(0) => j_2_fu_222_p2_carry_n_8,
      CYINIT => ap_sig_allocacmp_j_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_2_fu_222_p2(4 downto 1),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_26
    );
\j_2_fu_222_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => j_2_fu_222_p2_carry_n_5,
      CO(3) => \j_2_fu_222_p2_carry__0_n_5\,
      CO(2) => \j_2_fu_222_p2_carry__0_n_6\,
      CO(1) => \j_2_fu_222_p2_carry__0_n_7\,
      CO(0) => \j_2_fu_222_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => j_2_fu_222_p2(8 downto 5),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_2_fu_222_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_2_fu_222_p2_carry__0_n_5\,
      CO(3 downto 2) => \NLW_j_2_fu_222_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_2_fu_222_p2_carry__1_n_7\,
      CO(0) => \j_2_fu_222_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_2_fu_222_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => j_2_fu_222_p2(11 downto 9),
      S(3) => '0',
      S(2) => flow_control_loop_pipe_sequential_init_U_n_31,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_32,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_33
    );
\j_fu_100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(0),
      Q => \j_fu_100_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_100_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(10),
      Q => \j_fu_100_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_100_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(11),
      Q => \j_fu_100_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_100_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(1),
      Q => \j_fu_100_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_100_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(2),
      Q => \j_fu_100_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_100_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(3),
      Q => \j_fu_100_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_100_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(4),
      Q => \j_fu_100_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_100_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(5),
      Q => \j_fu_100_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_100_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(6),
      Q => \j_fu_100_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_100_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(7),
      Q => \j_fu_100_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_100_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(8),
      Q => \j_fu_100_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_100_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_222_p2(9),
      Q => \j_fu_100_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA6AAAAA"
    )
        port map (
      I0 => push,
      I1 => stream_csc_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^icmp_ln664_reg_384_reg[0]_0\,
      I4 => Q(2),
      I5 => flow_control_loop_pipe_sequential_init_U_n_6,
      O => E(0)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => flow_control_loop_pipe_sequential_init_U_n_6,
      I2 => Q(2),
      I3 => \^icmp_ln664_reg_384_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => stream_csc_empty_n,
      O => \^moutptr16_out\
    );
\pix_444_1_reg_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(12),
      Q => data1(12),
      R => '0'
    );
\pix_444_1_reg_398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(22),
      Q => data1(22),
      R => '0'
    );
\pix_444_1_reg_398_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(23),
      Q => data1(23),
      R => '0'
    );
\pix_444_1_reg_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(13),
      Q => data1(13),
      R => '0'
    );
\pix_444_1_reg_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(14),
      Q => data1(14),
      R => '0'
    );
\pix_444_1_reg_398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(15),
      Q => data1(15),
      R => '0'
    );
\pix_444_1_reg_398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(16),
      Q => data1(16),
      R => '0'
    );
\pix_444_1_reg_398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(17),
      Q => data1(17),
      R => '0'
    );
\pix_444_1_reg_398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(18),
      Q => data1(18),
      R => '0'
    );
\pix_444_1_reg_398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(19),
      Q => data1(19),
      R => '0'
    );
\pix_444_1_reg_398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(20),
      Q => data1(20),
      R => '0'
    );
\pix_444_1_reg_398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(21),
      Q => data1(21),
      R => '0'
    );
\pix_444_reg_404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(24),
      Q => pix_444_reg_404(0),
      R => '0'
    );
\pix_444_reg_404_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(34),
      Q => pix_444_reg_404(10),
      R => '0'
    );
\pix_444_reg_404_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(35),
      Q => pix_444_reg_404(11),
      R => '0'
    );
\pix_444_reg_404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(25),
      Q => pix_444_reg_404(1),
      R => '0'
    );
\pix_444_reg_404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(26),
      Q => pix_444_reg_404(2),
      R => '0'
    );
\pix_444_reg_404_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(27),
      Q => pix_444_reg_404(3),
      R => '0'
    );
\pix_444_reg_404_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(28),
      Q => pix_444_reg_404(4),
      R => '0'
    );
\pix_444_reg_404_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(29),
      Q => pix_444_reg_404(5),
      R => '0'
    );
\pix_444_reg_404_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(30),
      Q => pix_444_reg_404(6),
      R => '0'
    );
\pix_444_reg_404_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(31),
      Q => pix_444_reg_404(7),
      R => '0'
    );
\pix_444_reg_404_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(32),
      Q => pix_444_reg_404(8),
      R => '0'
    );
\pix_444_reg_404_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(33),
      Q => pix_444_reg_404(9),
      R => '0'
    );
\pix_rgb_reg_393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(0),
      Q => pix_rgb_reg_393(0),
      R => '0'
    );
\pix_rgb_reg_393_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(10),
      Q => pix_rgb_reg_393(10),
      R => '0'
    );
\pix_rgb_reg_393_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(11),
      Q => pix_rgb_reg_393(11),
      R => '0'
    );
\pix_rgb_reg_393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(1),
      Q => pix_rgb_reg_393(1),
      R => '0'
    );
\pix_rgb_reg_393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(2),
      Q => pix_rgb_reg_393(2),
      R => '0'
    );
\pix_rgb_reg_393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(3),
      Q => pix_rgb_reg_393(3),
      R => '0'
    );
\pix_rgb_reg_393_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(4),
      Q => pix_rgb_reg_393(4),
      R => '0'
    );
\pix_rgb_reg_393_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(5),
      Q => pix_rgb_reg_393(5),
      R => '0'
    );
\pix_rgb_reg_393_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(6),
      Q => pix_rgb_reg_393(6),
      R => '0'
    );
\pix_rgb_reg_393_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(7),
      Q => pix_rgb_reg_393(7),
      R => '0'
    );
\pix_rgb_reg_393_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(8),
      Q => pix_rgb_reg_393(8),
      R => '0'
    );
\pix_rgb_reg_393_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(9),
      Q => pix_rgb_reg_393(9),
      R => '0'
    );
\sof_2_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^sof_2_reg_163\,
      R => '0'
    );
\sof_reg_106[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_6,
      O => ap_done_reg1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S is
  port (
    \mOutPtr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c13_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    height_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    HwReg_height_c13_full_n : out STD_LOGIC;
    HwReg_width_c11_empty_n : in STD_LOGIC;
    HwReg_width_c_full_n : in STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S is
  signal \^hwreg_height_c13_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c13_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_5\ : STD_LOGIC;
  signal \full_n_i_1__3_n_5\ : STD_LOGIC;
  signal \full_n_i_2__38_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_5\ : STD_LOGIC;
  signal \^moutptr_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair398";
begin
  HwReg_height_c13_empty_n <= \^hwreg_height_c13_empty_n\;
  HwReg_height_c13_full_n <= \^hwreg_height_c13_full_n\;
  \mOutPtr_reg[2]_0\(1 downto 0) <= \^moutptr_reg[2]_0\(1 downto 0);
U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_47
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c11_empty_n => HwReg_width_c11_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\(0) => \SRL_SIG_reg[0][0]\(0),
      \SRL_SIG_reg[0][11]_0\ => \^hwreg_height_c13_empty_n\,
      \SRL_SIG_reg[0][11]_1\(0) => \SRL_SIG_reg[0][11]\(0),
      \SRL_SIG_reg[0][11]_2\ => \^moutptr_reg[2]_0\(0),
      \SRL_SIG_reg[0][11]_3\ => \^moutptr_reg[2]_0\(1),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk,
      height_dout(11 downto 0) => height_dout(11 downto 0),
      if_din(11 downto 0) => if_din(11 downto 0),
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(1),
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[2]_0\(0),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_height_c13_empty_n\,
      I5 => \SRL_SIG_reg[0][11]\(0),
      O => \empty_n_i_1__3_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_5\,
      Q => \^hwreg_height_c13_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \full_n_i_2__38_n_5\,
      I1 => \SRL_SIG_reg[0][11]\(0),
      I2 => \^hwreg_height_c13_empty_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_height_c13_full_n\,
      O => \full_n_i_1__3_n_5\
    );
\full_n_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(1),
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[2]_0\(0),
      O => \full_n_i_2__38_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_5\,
      Q => \^hwreg_height_c13_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_height_c13_empty_n\,
      I2 => \SRL_SIG_reg[0][11]\(0),
      I3 => \^moutptr_reg[2]_0\(0),
      O => \mOutPtr[0]_i_1__4_n_5\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(0),
      I1 => \SRL_SIG_reg[0][11]\(0),
      I2 => \^hwreg_height_c13_empty_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__3_n_5\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(0),
      I1 => mOutPtr(1),
      I2 => \SRL_SIG_reg[0][11]\(0),
      I3 => \^hwreg_height_c13_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^moutptr_reg[2]_0\(1),
      O => \mOutPtr[2]_i_1__4_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_5\,
      Q => \^moutptr_reg[2]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__4_n_5\,
      Q => \^moutptr_reg[2]_0\(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_29 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c14_channel_empty_n : out STD_LOGIC;
    HwReg_height_c14_channel_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c14_channel : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_ColStart_channel_empty_n : in STD_LOGIC;
    int_ap_idle_i_6 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_29 : entity is "bd_d92b_csc_0_fifo_w12_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_29 is
  signal \^hwreg_height_c14_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c14_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal \full_n_i_1__0_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  HwReg_height_c14_channel_empty_n <= \^hwreg_height_c14_channel_empty_n\;
  HwReg_height_c14_channel_full_n <= \^hwreg_height_c14_channel_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_46
     port map (
      D(11 downto 0) => D(11 downto 0),
      \SRL_SIG_reg[0][11]_0\ => \^moutptr_reg[0]_0\(0),
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0),
      mOutPtr(0) => mOutPtr(2),
      push => push
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^hwreg_height_c14_channel_empty_n\,
      I5 => push,
      O => \empty_n_i_1__0_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_5\,
      Q => \^hwreg_height_c14_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_height_c14_channel_full_n\,
      O => \full_n_i_1__0_n_5\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202020202020"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => ap_sync_reg_channel_write_HwReg_height_c14_channel,
      I2 => \^hwreg_height_c14_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_height_c14_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_5\,
      Q => \^hwreg_height_c14_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^hwreg_height_c14_channel_empty_n\,
      I1 => HwReg_InVideoFormat_channel_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => HwReg_ColStart_channel_empty_n,
      I4 => int_ap_idle_i_6,
      O => empty_n_reg_0
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => push,
      I2 => \^hwreg_height_c14_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__1_n_5\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => push,
      I3 => \^hwreg_height_c14_channel_empty_n\,
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__1_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_30 is
  port (
    HwReg_height_c_full_n : out STD_LOGIC;
    HwReg_height_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    pop : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_30 : entity is "bd_d92b_csc_0_fifo_w12_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_30 is
  signal \^hwreg_height_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_5\ : STD_LOGIC;
  signal \full_n_i_1__6_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_5\ : STD_LOGIC;
begin
  HwReg_height_c_empty_n <= \^hwreg_height_c_empty_n\;
  HwReg_height_c_full_n <= \^hwreg_height_c_full_n\;
U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_45
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0),
      mOutPtr(1) => mOutPtr(2),
      mOutPtr(0) => mOutPtr(0)
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => ap_NS_fsm(0),
      I4 => \^hwreg_height_c_empty_n\,
      I5 => E(0),
      O => \empty_n_i_1__6_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_5\,
      Q => \^hwreg_height_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \^hwreg_height_c_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => pop,
      O => \full_n_i_1__6_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_5\,
      Q => \^hwreg_height_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => \^hwreg_height_c_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^hwreg_height_c_full_n\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__7_n_5\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^hwreg_height_c_full_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^hwreg_height_c_empty_n\,
      I4 => ap_NS_fsm(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__5_n_5\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => E(0),
      I3 => \^hwreg_height_c_empty_n\,
      I4 => ap_NS_fsm(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__7_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__7_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_31 is
  port (
    full_n_reg_0 : out STD_LOGIC;
    HwReg_width_c11_full_n : out STD_LOGIC;
    \mOutPtr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c11_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    width_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    HwReg_height_c13_full_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_height_c14_channel_empty_n : in STD_LOGIC;
    HwReg_width_c12_channel_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_31 : entity is "bd_d92b_csc_0_fifo_w12_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_31 is
  signal \^hwreg_width_c11_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c11_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal \full_n_i_1__2_n_5\ : STD_LOGIC;
  signal \full_n_i_2__37_n_5\ : STD_LOGIC;
  signal \^full_n_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_5\ : STD_LOGIC;
  signal \^moutptr_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair399";
begin
  HwReg_width_c11_empty_n <= \^hwreg_width_c11_empty_n\;
  HwReg_width_c11_full_n <= \^hwreg_width_c11_full_n\;
  full_n_reg_1(0) <= \^full_n_reg_1\(0);
  \mOutPtr_reg[2]_0\(1 downto 0) <= \^moutptr_reg[2]_0\(1 downto 0);
U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_44
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => \^full_n_reg_1\(0),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c13_full_n => HwReg_height_c13_full_n,
      HwReg_height_c14_channel_empty_n => HwReg_height_c14_channel_empty_n,
      HwReg_width_c12_channel_empty_n => HwReg_width_c12_channel_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\(0) => \SRL_SIG_reg[0][0]\(0),
      \SRL_SIG_reg[0][11]_0\ => \^moutptr_reg[2]_0\(0),
      \SRL_SIG_reg[0][11]_1\ => \^moutptr_reg[2]_0\(1),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      \SRL_SIG_reg[1][0]_1\ => \^hwreg_width_c11_full_n\,
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0),
      width_dout(11 downto 0) => width_dout(11 downto 0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^hwreg_width_c11_full_n\,
      I1 => HwReg_height_c13_full_n,
      I2 => HwReg_InVideoFormat_channel_empty_n,
      I3 => HwReg_height_c14_channel_empty_n,
      I4 => HwReg_width_c12_channel_empty_n,
      O => full_n_reg_0
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(1),
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[2]_0\(0),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_width_c11_empty_n\,
      I5 => \^full_n_reg_1\(0),
      O => \empty_n_i_1__2_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_5\,
      Q => \^hwreg_width_c11_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \full_n_i_2__37_n_5\,
      I1 => \^full_n_reg_1\(0),
      I2 => \^hwreg_width_c11_empty_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_width_c11_full_n\,
      O => \full_n_i_1__2_n_5\
    );
\full_n_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(1),
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[2]_0\(0),
      O => \full_n_i_2__37_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_5\,
      Q => \^hwreg_width_c11_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_width_c11_empty_n\,
      I2 => \^full_n_reg_1\(0),
      I3 => \^moutptr_reg[2]_0\(0),
      O => \mOutPtr[0]_i_1__3_n_5\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(0),
      I1 => \^full_n_reg_1\(0),
      I2 => \^hwreg_width_c11_empty_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__2_n_5\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \^moutptr_reg[2]_0\(0),
      I1 => mOutPtr(1),
      I2 => \^full_n_reg_1\(0),
      I3 => \^hwreg_width_c11_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^moutptr_reg[2]_0\(1),
      O => \mOutPtr[2]_i_1__3_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_5\,
      Q => \^moutptr_reg[2]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__3_n_5\,
      Q => \^moutptr_reg[2]_0\(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_32 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c12_channel_empty_n : out STD_LOGIC;
    HwReg_width_c12_channel_full_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    HwReg_ClipMax_2_channel_empty_n : in STD_LOGIC;
    HwReg_ClampMin_2_channel_empty_n : in STD_LOGIC;
    HwReg_BOffset_2_channel_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_32 : entity is "bd_d92b_csc_0_fifo_w12_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_32 is
  signal \^hwreg_width_c12_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c12_channel_full_n\ : STD_LOGIC;
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal full_n_i_1_n_5 : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  HwReg_width_c12_channel_empty_n <= \^hwreg_width_c12_channel_empty_n\;
  HwReg_width_c12_channel_full_n <= \^hwreg_width_c12_channel_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg_43
     port map (
      D(11 downto 0) => D(11 downto 0),
      \SRL_SIG_reg[0][11]_0\ => \^moutptr_reg[0]_0\(0),
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0),
      mOutPtr(0) => mOutPtr(2),
      push => push
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^hwreg_width_c12_channel_empty_n\,
      I5 => push,
      O => empty_n_i_1_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => \^hwreg_width_c12_channel_empty_n\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_width_c12_channel_full_n\,
      O => full_n_i_1_n_5
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202020202020"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => full_n_reg_1,
      I2 => \^hwreg_width_c12_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_width_c12_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_5,
      Q => \^hwreg_width_c12_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hwreg_width_c12_channel_empty_n\,
      I1 => HwReg_ClipMax_2_channel_empty_n,
      I2 => HwReg_ClampMin_2_channel_empty_n,
      I3 => HwReg_BOffset_2_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => push,
      I2 => \^hwreg_width_c12_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__0_n_5\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => push,
      I3 => \^hwreg_width_c12_channel_empty_n\,
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__0_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_33 is
  port (
    pop : out STD_LOGIC;
    HwReg_width_c_empty_n : out STD_LOGIC;
    HwReg_width_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_height_c_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_33 : entity is "bd_d92b_csc_0_fifo_w12_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_33 is
  signal \^hwreg_width_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_5\ : STD_LOGIC;
  signal \full_n_i_1__5_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_5\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
begin
  HwReg_width_c_empty_n <= \^hwreg_width_c_empty_n\;
  HwReg_width_c_full_n <= \^hwreg_width_c_full_n\;
  pop <= \^pop\;
U_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_ShiftReg
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0),
      mOutPtr(1) => mOutPtr(2),
      mOutPtr(0) => mOutPtr(0)
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => ap_NS_fsm(0),
      I4 => \^hwreg_width_c_empty_n\,
      I5 => E(0),
      O => \empty_n_i_1__5_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_5\,
      Q => \^hwreg_width_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \^hwreg_width_c_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^pop\,
      O => \full_n_i_1__5_n_5\
    );
\full_n_i_2__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^hwreg_width_c_empty_n\,
      I1 => HwReg_height_c_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => Q(0),
      O => \^pop\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_5\,
      Q => \^hwreg_width_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => \^hwreg_width_c_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^hwreg_width_c_full_n\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__6_n_5\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^hwreg_width_c_full_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^hwreg_width_c_empty_n\,
      I4 => ap_NS_fsm(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__4_n_5\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => E(0),
      I3 => \^hwreg_width_c_empty_n\,
      I4 => ap_NS_fsm(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__6_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__6_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S is
  port (
    HwReg_ClampMin_2_channel_empty_n : out STD_LOGIC;
    HwReg_ClampMin_2_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_BOffset_channel_empty_n : in STD_LOGIC;
    HwReg_BOffset_2_channel_empty_n : in STD_LOGIC;
    HwReg_RowStart_channel_empty_n : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S is
  signal \^hwreg_clampmin_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clampmin_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__38_n_5\ : STD_LOGIC;
  signal \full_n_i_1__38_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_ClampMin_2_channel_empty_n <= \^hwreg_clampmin_2_channel_empty_n\;
  HwReg_ClampMin_2_channel_full_n <= \^hwreg_clampmin_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_74
     port map (
      \SRL_SIG_reg[2][11]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][11]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][11]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(11 downto 0) => \in\(11 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0),
      push => push
    );
\empty_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_clampmin_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__38_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__38_n_5\,
      Q => \^hwreg_clampmin_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_clampmin_2_channel_full_n\,
      O => \full_n_i_1__38_n_5\
    );
\full_n_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_clampmin_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_clampmin_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__38_n_5\,
      Q => \^hwreg_clampmin_2_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^hwreg_clampmin_2_channel_empty_n\,
      I1 => HwReg_BOffset_channel_empty_n,
      I2 => HwReg_BOffset_2_channel_empty_n,
      I3 => HwReg_RowStart_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_clampmin_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_clampmin_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_clampmin_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_clampmin_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_1 is
  port (
    HwReg_ClampMin_channel_empty_n : out STD_LOGIC;
    HwReg_ClampMin_channel_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \min_val_reg_1236_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    or_ln150_2_reg_1128_pp0_iter3_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_ClipMax_2_channel_empty_n : in STD_LOGIC;
    HwReg_ClipMax_channel_empty_n : in STD_LOGIC;
    HwReg_ColEnd_channel_empty_n : in STD_LOGIC;
    \add_ln134_reg_616[12]_i_3\ : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_1 : entity is "bd_d92b_csc_0_fifo_w12_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_1 is
  signal \^hwreg_clampmin_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clampmin_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__24_n_5\ : STD_LOGIC;
  signal \full_n_i_1__24_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_ClampMin_channel_empty_n <= \^hwreg_clampmin_channel_empty_n\;
  HwReg_ClampMin_channel_full_n <= \^hwreg_clampmin_channel_full_n\;
U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_73
     port map (
      D(11 downto 0) => D(11 downto 0),
      \SRL_SIG_reg[2][11]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][11]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][11]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(11 downto 0) => \in\(11 downto 0),
      \min_val_reg_1236_reg[11]\(11 downto 0) => \min_val_reg_1236_reg[11]\(11 downto 0),
      or_ln150_2_reg_1128_pp0_iter3_reg => or_ln150_2_reg_1128_pp0_iter3_reg,
      \out\(5 downto 0) => \out\(5 downto 0),
      push => push
    );
\empty_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_clampmin_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__24_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__24_n_5\,
      Q => \^hwreg_clampmin_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_clampmin_channel_full_n\,
      O => \full_n_i_1__24_n_5\
    );
\full_n_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_clampmin_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_clampmin_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__24_n_5\,
      Q => \^hwreg_clampmin_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^hwreg_clampmin_channel_empty_n\,
      I1 => HwReg_ClipMax_2_channel_empty_n,
      I2 => HwReg_ClipMax_channel_empty_n,
      I3 => HwReg_ColEnd_channel_empty_n,
      I4 => \add_ln134_reg_616[12]_i_3\,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_clampmin_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_clampmin_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_clampmin_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_clampmin_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_2 is
  port (
    HwReg_ClipMax_2_channel_empty_n : out STD_LOGIC;
    HwReg_ClipMax_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_2 : entity is "bd_d92b_csc_0_fifo_w12_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_2 is
  signal \^hwreg_clipmax_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clipmax_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__39_n_5\ : STD_LOGIC;
  signal \full_n_i_1__39_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_ClipMax_2_channel_empty_n <= \^hwreg_clipmax_2_channel_empty_n\;
  HwReg_ClipMax_2_channel_full_n <= \^hwreg_clipmax_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg_72
     port map (
      \SRL_SIG_reg[2][11]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][11]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][11]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(11 downto 0) => \in\(11 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0),
      push => push
    );
\empty_n_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_clipmax_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__39_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__39_n_5\,
      Q => \^hwreg_clipmax_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_clipmax_2_channel_full_n\,
      O => \full_n_i_1__39_n_5\
    );
\full_n_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_clipmax_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_clipmax_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__39_n_5\,
      Q => \^hwreg_clipmax_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_clipmax_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_clipmax_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_clipmax_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_clipmax_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_3 is
  port (
    HwReg_ClipMax_channel_empty_n : out STD_LOGIC;
    HwReg_ClipMax_channel_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \max_val_reg_1229_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    or_ln150_2_reg_1128_pp0_iter3_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_K23_2_channel_empty_n : in STD_LOGIC;
    HwReg_K31_2_channel_empty_n : in STD_LOGIC;
    HwReg_K21_2_channel_empty_n : in STD_LOGIC;
    HwReg_K22_2_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    HwReg_K11_2_channel_empty_n : in STD_LOGIC;
    HwReg_K12_2_channel_empty_n : in STD_LOGIC;
    HwReg_K13_2_channel_empty_n : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_3 : entity is "bd_d92b_csc_0_fifo_w12_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_3 is
  signal \^hwreg_clipmax_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clipmax_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__25_n_5\ : STD_LOGIC;
  signal \full_n_i_1__25_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_12_n_5 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_ClipMax_channel_empty_n <= \^hwreg_clipmax_channel_empty_n\;
  HwReg_ClipMax_channel_full_n <= \^hwreg_clipmax_channel_full_n\;
U_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_ShiftReg
     port map (
      D(11 downto 0) => D(11 downto 0),
      \SRL_SIG_reg[2][11]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][11]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][11]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(11 downto 0) => \in\(11 downto 0),
      \max_val_reg_1229_reg[11]\(11 downto 0) => \max_val_reg_1229_reg[11]\(11 downto 0),
      or_ln150_2_reg_1128_pp0_iter3_reg => or_ln150_2_reg_1128_pp0_iter3_reg,
      \out\(5 downto 0) => \out\(5 downto 0),
      push => push
    );
\empty_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_clipmax_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__25_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__25_n_5\,
      Q => \^hwreg_clipmax_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_clipmax_channel_full_n\,
      O => \full_n_i_1__25_n_5\
    );
\full_n_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_clipmax_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_clipmax_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__25_n_5\,
      Q => \^hwreg_clipmax_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^hwreg_clipmax_channel_empty_n\,
      I1 => HwReg_K11_2_channel_empty_n,
      I2 => HwReg_K12_2_channel_empty_n,
      I3 => HwReg_K13_2_channel_empty_n,
      O => int_ap_idle_i_12_n_5
    );
int_ap_idle_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => int_ap_idle_i_12_n_5,
      I1 => HwReg_K23_2_channel_empty_n,
      I2 => HwReg_K31_2_channel_empty_n,
      I3 => HwReg_K21_2_channel_empty_n,
      I4 => HwReg_K22_2_channel_empty_n,
      I5 => int_ap_idle_reg,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_clipmax_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_clipmax_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_clipmax_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_clipmax_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S is
  port (
    HwReg_BOffset_2_channel_empty_n : out STD_LOGIC;
    HwReg_BOffset_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S is
  signal \^hwreg_boffset_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_boffset_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__37_n_5\ : STD_LOGIC;
  signal \full_n_i_1__37_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_BOffset_2_channel_empty_n <= \^hwreg_boffset_2_channel_empty_n\;
  HwReg_BOffset_2_channel_full_n <= \^hwreg_boffset_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_76
     port map (
      \SRL_SIG_reg[2][13]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][13]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][13]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(13 downto 0) => \in\(13 downto 0),
      \out\(13 downto 0) => \out\(13 downto 0),
      push => push
    );
\empty_n_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_boffset_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__37_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__37_n_5\,
      Q => \^hwreg_boffset_2_channel_empty_n\,
      R => SS(0)
    );
\full_n_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_boffset_2_channel_full_n\,
      O => \full_n_i_1__37_n_5\
    );
\full_n_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_boffset_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_boffset_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__37_n_5\,
      Q => \^hwreg_boffset_2_channel_full_n\,
      S => SS(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_boffset_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_boffset_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_boffset_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_boffset_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_0 is
  port (
    HwReg_BOffset_channel_empty_n : out STD_LOGIC;
    HwReg_BOffset_channel_full_n : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_0 : entity is "bd_d92b_csc_0_fifo_w14_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_0 is
  signal \^hwreg_boffset_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_boffset_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__23_n_5\ : STD_LOGIC;
  signal \full_n_i_1__23_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_BOffset_channel_empty_n <= \^hwreg_boffset_channel_empty_n\;
  HwReg_BOffset_channel_full_n <= \^hwreg_boffset_channel_full_n\;
U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_75
     port map (
      C(13 downto 0) => C(13 downto 0),
      \SRL_SIG_reg[2][13]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][13]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][13]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(13 downto 0) => \in\(13 downto 0),
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(13 downto 0) => \out\(13 downto 0),
      push => push
    );
\empty_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_boffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__23_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__23_n_5\,
      Q => \^hwreg_boffset_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_boffset_channel_full_n\,
      O => \full_n_i_1__23_n_5\
    );
\full_n_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_boffset_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_boffset_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__23_n_5\,
      Q => \^hwreg_boffset_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_boffset_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_boffset_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_boffset_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_boffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_25 is
  port (
    HwReg_ROffset_2_channel_empty_n : out STD_LOGIC;
    HwReg_ROffset_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_25 : entity is "bd_d92b_csc_0_fifo_w14_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_25 is
  signal \^hwreg_roffset_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_roffset_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__35_n_5\ : STD_LOGIC;
  signal \full_n_i_1__35_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_ROffset_2_channel_empty_n <= \^hwreg_roffset_2_channel_empty_n\;
  HwReg_ROffset_2_channel_full_n <= \^hwreg_roffset_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_49
     port map (
      \SRL_SIG_reg[2][13]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][13]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][13]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(13 downto 0) => \in\(13 downto 0),
      \out\(13 downto 0) => \out\(13 downto 0),
      push => push
    );
\empty_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_roffset_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__35_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__35_n_5\,
      Q => \^hwreg_roffset_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_roffset_2_channel_full_n\,
      O => \full_n_i_1__35_n_5\
    );
\full_n_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_roffset_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_roffset_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__35_n_5\,
      Q => \^hwreg_roffset_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_roffset_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_roffset_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_roffset_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_roffset_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_26 is
  port (
    HwReg_ROffset_channel_empty_n : out STD_LOGIC;
    HwReg_ROffset_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_GOffset_channel_empty_n : in STD_LOGIC;
    HwReg_BOffset_channel_empty_n : in STD_LOGIC;
    HwReg_ClampMin_channel_empty_n : in STD_LOGIC;
    HwReg_K21_2_channel_empty_n : in STD_LOGIC;
    HwReg_K22_2_channel_empty_n : in STD_LOGIC;
    HwReg_K23_2_channel_empty_n : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_26 : entity is "bd_d92b_csc_0_fifo_w14_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_26 is
  signal \^hwreg_roffset_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_roffset_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__21_n_5\ : STD_LOGIC;
  signal \full_n_i_1__21_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_ROffset_channel_empty_n <= \^hwreg_roffset_channel_empty_n\;
  HwReg_ROffset_channel_full_n <= \^hwreg_roffset_channel_full_n\;
U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg
     port map (
      C(13 downto 0) => C(13 downto 0),
      \SRL_SIG_reg[2][13]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][13]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][13]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(13 downto 0) => \in\(13 downto 0),
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(13 downto 0) => \out\(13 downto 0),
      push => push
    );
\empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_roffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__21_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__21_n_5\,
      Q => \^hwreg_roffset_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_roffset_channel_full_n\,
      O => \full_n_i_1__21_n_5\
    );
\full_n_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_roffset_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_roffset_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__21_n_5\,
      Q => \^hwreg_roffset_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^hwreg_roffset_channel_empty_n\,
      I1 => HwReg_K21_2_channel_empty_n,
      I2 => HwReg_K22_2_channel_empty_n,
      I3 => HwReg_K23_2_channel_empty_n,
      O => empty_n_reg_1
    );
int_ap_idle_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^hwreg_roffset_channel_empty_n\,
      I1 => HwReg_GOffset_channel_empty_n,
      I2 => HwReg_BOffset_channel_empty_n,
      I3 => HwReg_ClampMin_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_roffset_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_roffset_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_roffset_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_roffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_5 is
  port (
    HwReg_GOffset_2_channel_empty_n : out STD_LOGIC;
    HwReg_GOffset_2_channel_full_n : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_ROffset_2_channel_empty_n : in STD_LOGIC;
    HwReg_K33_2_channel_empty_n : in STD_LOGIC;
    HwReg_K32_2_channel_empty_n : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_5 : entity is "bd_d92b_csc_0_fifo_w14_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_5 is
  signal \^hwreg_goffset_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_goffset_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__36_n_5\ : STD_LOGIC;
  signal \full_n_i_1__36_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_5 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_GOffset_2_channel_empty_n <= \^hwreg_goffset_2_channel_empty_n\;
  HwReg_GOffset_2_channel_full_n <= \^hwreg_goffset_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_69
     port map (
      \SRL_SIG_reg[2][13]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][13]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][13]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(13 downto 0) => \in\(13 downto 0),
      \out\(13 downto 0) => \out\(13 downto 0),
      push => push
    );
\empty_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_goffset_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__36_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__36_n_5\,
      Q => \^hwreg_goffset_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_goffset_2_channel_full_n\,
      O => \full_n_i_1__36_n_5\
    );
\full_n_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_goffset_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_goffset_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__36_n_5\,
      Q => \^hwreg_goffset_2_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => int_ap_idle_i_2_n_5,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0,
      I3 => int_ap_idle_reg_1,
      I4 => int_ap_idle_reg_2,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hwreg_goffset_2_channel_empty_n\,
      I1 => HwReg_ROffset_2_channel_empty_n,
      I2 => HwReg_K33_2_channel_empty_n,
      I3 => HwReg_K32_2_channel_empty_n,
      O => int_ap_idle_i_2_n_5
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_goffset_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_goffset_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_goffset_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_goffset_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_6 is
  port (
    HwReg_GOffset_channel_empty_n : out STD_LOGIC;
    HwReg_GOffset_channel_full_n : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_6 : entity is "bd_d92b_csc_0_fifo_w14_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_6 is
  signal \^hwreg_goffset_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_goffset_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__22_n_5\ : STD_LOGIC;
  signal \full_n_i_1__22_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_GOffset_channel_empty_n <= \^hwreg_goffset_channel_empty_n\;
  HwReg_GOffset_channel_full_n <= \^hwreg_goffset_channel_full_n\;
U_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_ShiftReg_68
     port map (
      C(13 downto 0) => C(13 downto 0),
      \SRL_SIG_reg[2][13]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][13]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][13]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(13 downto 0) => \in\(13 downto 0),
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(13 downto 0) => \out\(13 downto 0),
      push => push
    );
\empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_goffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__22_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__22_n_5\,
      Q => \^hwreg_goffset_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_goffset_channel_full_n\,
      O => \full_n_i_1__22_n_5\
    );
\full_n_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_goffset_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_goffset_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__22_n_5\,
      Q => \^hwreg_goffset_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_goffset_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_goffset_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_goffset_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_goffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S is
  port (
    HwReg_ColEnd_channel_empty_n : out STD_LOGIC;
    HwReg_ColEnd_channel_full_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColEnd_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S is
  signal \^hwreg_colend_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_colend_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_5\ : STD_LOGIC;
  signal \full_n_i_1__9_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_ColEnd_channel_empty_n <= \^hwreg_colend_channel_empty_n\;
  HwReg_ColEnd_channel_full_n <= \^hwreg_colend_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_71
     port map (
      DI(0) => DI(0),
      S(0) => S(0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_clk_0(0) => ap_clk_0(0),
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(14 downto 0) => \out\(14 downto 0),
      push => push
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_colend_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__9_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_5\,
      Q => \^hwreg_colend_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_colend_channel_full_n\,
      O => \full_n_i_1__9_n_5\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_colend_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_colend_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_5\,
      Q => \^hwreg_colend_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_colend_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_colend_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_colend_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_colend_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_10 is
  port (
    HwReg_K12_channel_empty_n : out STD_LOGIC;
    HwReg_K12_channel_full_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_10 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_10 is
  signal \^hwreg_k12_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k12_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__13_n_5\ : STD_LOGIC;
  signal \full_n_i_1__13_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K12_channel_empty_n <= \^hwreg_k12_channel_empty_n\;
  HwReg_K12_channel_full_n <= \^hwreg_k12_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_64
     port map (
      A(15 downto 0) => A(15 downto 0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k12_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__13_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_5\,
      Q => \^hwreg_k12_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k12_channel_full_n\,
      O => \full_n_i_1__13_n_5\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k12_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k12_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_5\,
      Q => \^hwreg_k12_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k12_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k12_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k12_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k12_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_11 is
  port (
    HwReg_K13_2_channel_empty_n : out STD_LOGIC;
    HwReg_K13_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_11 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_11 is
  signal \^hwreg_k13_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k13_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__28_n_5\ : STD_LOGIC;
  signal \full_n_i_1__28_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K13_2_channel_empty_n <= \^hwreg_k13_2_channel_empty_n\;
  HwReg_K13_2_channel_full_n <= \^hwreg_k13_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_63
     port map (
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k13_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__28_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__28_n_5\,
      Q => \^hwreg_k13_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k13_2_channel_full_n\,
      O => \full_n_i_1__28_n_5\
    );
\full_n_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k13_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k13_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__28_n_5\,
      Q => \^hwreg_k13_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k13_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k13_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k13_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k13_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_12 is
  port (
    HwReg_K13_channel_empty_n : out STD_LOGIC;
    HwReg_K13_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_12 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_12 is
  signal \^hwreg_k13_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k13_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__14_n_5\ : STD_LOGIC;
  signal \full_n_i_1__14_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K13_channel_empty_n <= \^hwreg_k13_channel_empty_n\;
  HwReg_K13_channel_full_n <= \^hwreg_k13_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_62
     port map (
      B(15 downto 0) => B(15 downto 0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      or_ln150_2_reg_1128 => or_ln150_2_reg_1128,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k13_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__14_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__14_n_5\,
      Q => \^hwreg_k13_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k13_channel_full_n\,
      O => \full_n_i_1__14_n_5\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k13_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k13_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_5\,
      Q => \^hwreg_k13_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k13_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k13_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k13_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k13_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_13 is
  port (
    HwReg_K21_2_channel_empty_n : out STD_LOGIC;
    HwReg_K21_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_13 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_13 is
  signal \^hwreg_k21_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k21_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__29_n_5\ : STD_LOGIC;
  signal \full_n_i_1__29_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K21_2_channel_empty_n <= \^hwreg_k21_2_channel_empty_n\;
  HwReg_K21_2_channel_full_n <= \^hwreg_k21_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_61
     port map (
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k21_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__29_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__29_n_5\,
      Q => \^hwreg_k21_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k21_2_channel_full_n\,
      O => \full_n_i_1__29_n_5\
    );
\full_n_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k21_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k21_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__29_n_5\,
      Q => \^hwreg_k21_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k21_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k21_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k21_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k21_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_14 is
  port (
    HwReg_K21_channel_empty_n : out STD_LOGIC;
    HwReg_K21_channel_full_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_14 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_14 is
  signal \^hwreg_k21_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k21_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__15_n_5\ : STD_LOGIC;
  signal \full_n_i_1__15_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K21_channel_empty_n <= \^hwreg_k21_channel_empty_n\;
  HwReg_K21_channel_full_n <= \^hwreg_k21_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_60
     port map (
      A(15 downto 0) => A(15 downto 0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k21_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__15_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__15_n_5\,
      Q => \^hwreg_k21_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k21_channel_full_n\,
      O => \full_n_i_1__15_n_5\
    );
\full_n_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k21_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k21_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_5\,
      Q => \^hwreg_k21_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k21_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k21_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k21_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k21_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_15 is
  port (
    HwReg_K22_2_channel_empty_n : out STD_LOGIC;
    HwReg_K22_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_15 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_15 is
  signal \^hwreg_k22_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k22_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__30_n_5\ : STD_LOGIC;
  signal \full_n_i_1__30_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K22_2_channel_empty_n <= \^hwreg_k22_2_channel_empty_n\;
  HwReg_K22_2_channel_full_n <= \^hwreg_k22_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_59
     port map (
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k22_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__30_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__30_n_5\,
      Q => \^hwreg_k22_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k22_2_channel_full_n\,
      O => \full_n_i_1__30_n_5\
    );
\full_n_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k22_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k22_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__30_n_5\,
      Q => \^hwreg_k22_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k22_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k22_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k22_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k22_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_16 is
  port (
    HwReg_K22_channel_empty_n : out STD_LOGIC;
    HwReg_K22_channel_full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    v_csc_core_U0_ap_start : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXIvideo2MultiPixStream_U0_ap_idle : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_K21_channel_empty_n : in STD_LOGIC;
    HwReg_K13_channel_empty_n : in STD_LOGIC;
    HwReg_RowEnd_channel_empty_n : in STD_LOGIC;
    int_ap_idle_i_3_0 : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_16 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_16 is
  signal \^hwreg_k22_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k22_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__16_n_5\ : STD_LOGIC;
  signal \full_n_i_1__16_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_7_n_5 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K22_channel_empty_n <= \^hwreg_k22_channel_empty_n\;
  HwReg_K22_channel_full_n <= \^hwreg_k22_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_58
     port map (
      A(15 downto 0) => A(15 downto 0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\add_ln134_reg_616[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => int_ap_idle_i_7_n_5,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0,
      I3 => int_ap_idle_reg_1,
      O => v_csc_core_U0_ap_start
    );
\empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k22_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__16_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__16_n_5\,
      Q => \^hwreg_k22_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k22_channel_full_n\,
      O => \full_n_i_1__16_n_5\
    );
\full_n_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k22_channel_full_n\,
      I3 => CO(0),
      I4 => Q(1),
      I5 => \^hwreg_k22_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__16_n_5\,
      Q => \^hwreg_k22_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFFFFFFFFFF"
    )
        port map (
      I0 => int_ap_idle_i_7_n_5,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0,
      I3 => int_ap_idle_reg_1,
      I4 => Q(0),
      I5 => AXIvideo2MultiPixStream_U0_ap_idle,
      O => \ap_CS_fsm_reg[0]\
    );
int_ap_idle_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^hwreg_k22_channel_empty_n\,
      I1 => HwReg_K21_channel_empty_n,
      I2 => HwReg_K13_channel_empty_n,
      I3 => HwReg_RowEnd_channel_empty_n,
      I4 => int_ap_idle_i_3_0,
      O => int_ap_idle_i_7_n_5
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k22_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k22_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k22_channel_empty_n\,
      I3 => Q(1),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k22_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_17 is
  port (
    HwReg_K23_2_channel_empty_n : out STD_LOGIC;
    HwReg_K23_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_17 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_17 is
  signal \^hwreg_k23_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k23_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__31_n_5\ : STD_LOGIC;
  signal \full_n_i_1__31_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K23_2_channel_empty_n <= \^hwreg_k23_2_channel_empty_n\;
  HwReg_K23_2_channel_full_n <= \^hwreg_k23_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_57
     port map (
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k23_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__31_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__31_n_5\,
      Q => \^hwreg_k23_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k23_2_channel_full_n\,
      O => \full_n_i_1__31_n_5\
    );
\full_n_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k23_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k23_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__31_n_5\,
      Q => \^hwreg_k23_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k23_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k23_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k23_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k23_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_18 is
  port (
    HwReg_K23_channel_empty_n : out STD_LOGIC;
    HwReg_K23_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_K31_channel_empty_n : in STD_LOGIC;
    HwReg_K32_channel_empty_n : in STD_LOGIC;
    HwReg_K33_channel_empty_n : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_18 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_18 is
  signal \^hwreg_k23_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k23_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__17_n_5\ : STD_LOGIC;
  signal \full_n_i_1__17_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K23_channel_empty_n <= \^hwreg_k23_channel_empty_n\;
  HwReg_K23_channel_full_n <= \^hwreg_k23_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_56
     port map (
      B(15 downto 0) => B(15 downto 0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      or_ln150_2_reg_1128 => or_ln150_2_reg_1128,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k23_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__17_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__17_n_5\,
      Q => \^hwreg_k23_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k23_channel_full_n\,
      O => \full_n_i_1__17_n_5\
    );
\full_n_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k23_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k23_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__17_n_5\,
      Q => \^hwreg_k23_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^hwreg_k23_channel_empty_n\,
      I1 => HwReg_K31_channel_empty_n,
      I2 => HwReg_K32_channel_empty_n,
      I3 => HwReg_K33_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k23_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k23_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k23_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k23_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_19 is
  port (
    HwReg_K31_2_channel_empty_n : out STD_LOGIC;
    HwReg_K31_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_19 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_19 is
  signal \^hwreg_k31_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k31_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__32_n_5\ : STD_LOGIC;
  signal \full_n_i_1__32_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K31_2_channel_empty_n <= \^hwreg_k31_2_channel_empty_n\;
  HwReg_K31_2_channel_full_n <= \^hwreg_k31_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_55
     port map (
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k31_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__32_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__32_n_5\,
      Q => \^hwreg_k31_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k31_2_channel_full_n\,
      O => \full_n_i_1__32_n_5\
    );
\full_n_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k31_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k31_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__32_n_5\,
      Q => \^hwreg_k31_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k31_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k31_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k31_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k31_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_20 is
  port (
    HwReg_K31_channel_empty_n : out STD_LOGIC;
    HwReg_K31_channel_full_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_20 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_20 is
  signal \^hwreg_k31_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k31_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__18_n_5\ : STD_LOGIC;
  signal \full_n_i_1__18_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K31_channel_empty_n <= \^hwreg_k31_channel_empty_n\;
  HwReg_K31_channel_full_n <= \^hwreg_k31_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_54
     port map (
      A(15 downto 0) => A(15 downto 0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k31_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__18_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__18_n_5\,
      Q => \^hwreg_k31_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k31_channel_full_n\,
      O => \full_n_i_1__18_n_5\
    );
\full_n_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k31_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k31_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__18_n_5\,
      Q => \^hwreg_k31_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k31_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k31_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k31_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k31_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_21 is
  port (
    HwReg_K32_2_channel_empty_n : out STD_LOGIC;
    HwReg_K32_2_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_K31_2_channel_empty_n : in STD_LOGIC;
    HwReg_ROffset_2_channel_empty_n : in STD_LOGIC;
    HwReg_K33_2_channel_empty_n : in STD_LOGIC;
    \add_ln134_reg_616[12]_i_3\ : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_21 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_21 is
  signal \^hwreg_k32_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k32_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__33_n_5\ : STD_LOGIC;
  signal \full_n_i_1__33_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K32_2_channel_empty_n <= \^hwreg_k32_2_channel_empty_n\;
  HwReg_K32_2_channel_full_n <= \^hwreg_k32_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_53
     port map (
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k32_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__33_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__33_n_5\,
      Q => \^hwreg_k32_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k32_2_channel_full_n\,
      O => \full_n_i_1__33_n_5\
    );
\full_n_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k32_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k32_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__33_n_5\,
      Q => \^hwreg_k32_2_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^hwreg_k32_2_channel_empty_n\,
      I1 => HwReg_K31_2_channel_empty_n,
      I2 => HwReg_ROffset_2_channel_empty_n,
      I3 => HwReg_K33_2_channel_empty_n,
      I4 => \add_ln134_reg_616[12]_i_3\,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k32_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k32_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k32_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k32_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_22 is
  port (
    HwReg_K32_channel_empty_n : out STD_LOGIC;
    HwReg_K32_channel_full_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_22 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_22 is
  signal \^hwreg_k32_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k32_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__19_n_5\ : STD_LOGIC;
  signal \full_n_i_1__19_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K32_channel_empty_n <= \^hwreg_k32_channel_empty_n\;
  HwReg_K32_channel_full_n <= \^hwreg_k32_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_52
     port map (
      A(15 downto 0) => A(15 downto 0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k32_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__19_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__19_n_5\,
      Q => \^hwreg_k32_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k32_channel_full_n\,
      O => \full_n_i_1__19_n_5\
    );
\full_n_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k32_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k32_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__19_n_5\,
      Q => \^hwreg_k32_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k32_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k32_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k32_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k32_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_23 is
  port (
    HwReg_K33_2_channel_empty_n : out STD_LOGIC;
    HwReg_K33_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_23 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_23 is
  signal \^hwreg_k33_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k33_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__34_n_5\ : STD_LOGIC;
  signal \full_n_i_1__34_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K33_2_channel_empty_n <= \^hwreg_k33_2_channel_empty_n\;
  HwReg_K33_2_channel_full_n <= \^hwreg_k33_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_51
     port map (
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k33_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__34_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__34_n_5\,
      Q => \^hwreg_k33_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k33_2_channel_full_n\,
      O => \full_n_i_1__34_n_5\
    );
\full_n_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k33_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k33_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__34_n_5\,
      Q => \^hwreg_k33_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k33_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k33_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k33_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k33_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_24 is
  port (
    HwReg_K33_channel_empty_n : out STD_LOGIC;
    HwReg_K33_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_K32_channel_empty_n : in STD_LOGIC;
    HwReg_K31_channel_empty_n : in STD_LOGIC;
    HwReg_K23_channel_empty_n : in STD_LOGIC;
    int_ap_idle_i_5 : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_24 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_24 is
  signal \^hwreg_k33_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k33_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__20_n_5\ : STD_LOGIC;
  signal \full_n_i_1__20_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K33_channel_empty_n <= \^hwreg_k33_channel_empty_n\;
  HwReg_K33_channel_full_n <= \^hwreg_k33_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_50
     port map (
      B(15 downto 0) => B(15 downto 0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      or_ln150_2_reg_1128 => or_ln150_2_reg_1128,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k33_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__20_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__20_n_5\,
      Q => \^hwreg_k33_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k33_channel_full_n\,
      O => \full_n_i_1__20_n_5\
    );
\full_n_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k33_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k33_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__20_n_5\,
      Q => \^hwreg_k33_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^hwreg_k33_channel_empty_n\,
      I1 => HwReg_K32_channel_empty_n,
      I2 => HwReg_K31_channel_empty_n,
      I3 => HwReg_K23_channel_empty_n,
      I4 => int_ap_idle_i_5,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k33_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k33_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k33_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k33_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_27 is
  port (
    HwReg_RowEnd_channel_empty_n : out STD_LOGIC;
    HwReg_RowEnd_channel_full_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowEnd_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_27 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_27 is
  signal \^hwreg_rowend_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_rowend_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__11_n_5\ : STD_LOGIC;
  signal \full_n_i_1__11_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_RowEnd_channel_empty_n <= \^hwreg_rowend_channel_empty_n\;
  HwReg_RowEnd_channel_full_n <= \^hwreg_rowend_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_48
     port map (
      DI(0) => DI(0),
      S(1 downto 0) => S(1 downto 0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_clk_0(11 downto 0) => ap_clk_0(11 downto 0),
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(0) => \out\(0),
      push => push
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_rowend_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__11_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_5\,
      Q => \^hwreg_rowend_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_rowend_channel_full_n\,
      O => \full_n_i_1__11_n_5\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_rowend_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_rowend_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_5\,
      Q => \^hwreg_rowend_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_rowend_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_rowend_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_rowend_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_rowend_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_28 is
  port (
    HwReg_RowStart_channel_empty_n : out STD_LOGIC;
    HwReg_RowStart_channel_full_n : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_sync_reg_channel_write_HwReg_RowStart_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_28 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_28 is
  signal \^hwreg_rowstart_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_rowstart_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__10_n_5\ : STD_LOGIC;
  signal \full_n_i_1__10_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_RowStart_channel_empty_n <= \^hwreg_rowstart_channel_empty_n\;
  HwReg_RowStart_channel_full_n <= \^hwreg_rowstart_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg
     port map (
      CO(0) => CO(0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(12 downto 0) => \out\(12 downto 0),
      push => push
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_rowstart_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__10_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_5\,
      Q => \^hwreg_rowstart_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_rowstart_channel_full_n\,
      O => \full_n_i_1__10_n_5\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_rowstart_channel_full_n\,
      I3 => \mOutPtr_reg[1]_0\(0),
      I4 => Q(0),
      I5 => \^hwreg_rowstart_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_5\,
      Q => \^hwreg_rowstart_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_rowstart_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_rowstart_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_rowstart_channel_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg[1]_0\(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_rowstart_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_4 is
  port (
    HwReg_ColStart_channel_empty_n : out STD_LOGIC;
    HwReg_ColStart_channel_full_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColStart_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_4 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_4 is
  signal \^hwreg_colstart_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_colstart_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_5\ : STD_LOGIC;
  signal \full_n_i_1__8_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_ColStart_channel_empty_n <= \^hwreg_colstart_channel_empty_n\;
  HwReg_ColStart_channel_full_n <= \^hwreg_colstart_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_70
     port map (
      S(0) => S(0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_clk_0(0) => ap_clk_0(0),
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_colstart_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__8_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_5\,
      Q => \^hwreg_colstart_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_colstart_channel_full_n\,
      O => \full_n_i_1__8_n_5\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_colstart_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_colstart_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_5\,
      Q => \^hwreg_colstart_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_colstart_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_colstart_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_colstart_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_colstart_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_7 is
  port (
    HwReg_K11_2_channel_empty_n : out STD_LOGIC;
    HwReg_K11_2_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_GOffset_channel_empty_n : in STD_LOGIC;
    HwReg_GOffset_2_channel_empty_n : in STD_LOGIC;
    HwReg_ColStart_channel_empty_n : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_7 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_7 is
  signal \^hwreg_k11_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k11_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__26_n_5\ : STD_LOGIC;
  signal \full_n_i_1__26_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K11_2_channel_empty_n <= \^hwreg_k11_2_channel_empty_n\;
  HwReg_K11_2_channel_full_n <= \^hwreg_k11_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_67
     port map (
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k11_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__26_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__26_n_5\,
      Q => \^hwreg_k11_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k11_2_channel_full_n\,
      O => \full_n_i_1__26_n_5\
    );
\full_n_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k11_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k11_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__26_n_5\,
      Q => \^hwreg_k11_2_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^hwreg_k11_2_channel_empty_n\,
      I1 => HwReg_GOffset_channel_empty_n,
      I2 => HwReg_GOffset_2_channel_empty_n,
      I3 => HwReg_ColStart_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k11_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k11_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k11_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k11_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_8 is
  port (
    HwReg_K11_channel_empty_n : out STD_LOGIC;
    HwReg_K11_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_K22_channel_empty_n : in STD_LOGIC;
    HwReg_K21_channel_empty_n : in STD_LOGIC;
    HwReg_K13_channel_empty_n : in STD_LOGIC;
    HwReg_K12_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    HwReg_RowEnd_channel_empty_n : in STD_LOGIC;
    HwReg_RowStart_channel_empty_n : in STD_LOGIC;
    HwReg_ColEnd_channel_empty_n : in STD_LOGIC;
    HwReg_K12_2_channel_empty_n : in STD_LOGIC;
    HwReg_K13_2_channel_empty_n : in STD_LOGIC;
    \add_ln134_reg_616[12]_i_3\ : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln150_2_reg_1128_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_8 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_8 is
  signal \^hwreg_k11_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k11_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__12_n_5\ : STD_LOGIC;
  signal \full_n_i_1__12_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_14_n_5 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K11_channel_empty_n <= \^hwreg_k11_channel_empty_n\;
  HwReg_K11_channel_full_n <= \^hwreg_k11_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_66
     port map (
      A(15 downto 0) => A(15 downto 0),
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k11_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__12_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_5\,
      Q => \^hwreg_k11_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k11_channel_full_n\,
      O => \full_n_i_1__12_n_5\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k11_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k11_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_5\,
      Q => \^hwreg_k11_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^hwreg_k11_channel_empty_n\,
      I1 => HwReg_K12_2_channel_empty_n,
      I2 => HwReg_K12_channel_empty_n,
      I3 => HwReg_K13_2_channel_empty_n,
      I4 => \add_ln134_reg_616[12]_i_3\,
      O => empty_n_reg_1
    );
int_ap_idle_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hwreg_k11_channel_empty_n\,
      I1 => HwReg_RowEnd_channel_empty_n,
      I2 => HwReg_RowStart_channel_empty_n,
      I3 => HwReg_ColEnd_channel_empty_n,
      O => int_ap_idle_i_14_n_5
    );
int_ap_idle_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => int_ap_idle_i_14_n_5,
      I1 => HwReg_K22_channel_empty_n,
      I2 => HwReg_K21_channel_empty_n,
      I3 => HwReg_K13_channel_empty_n,
      I4 => HwReg_K12_channel_empty_n,
      I5 => int_ap_idle_reg,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k11_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k11_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k11_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k11_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_9 is
  port (
    HwReg_K12_2_channel_empty_n : out STD_LOGIC;
    HwReg_K12_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_2_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr0__9\ : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_9 : entity is "bd_d92b_csc_0_fifo_w16_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_9 is
  signal \^hwreg_k12_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k12_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__27_n_5\ : STD_LOGIC;
  signal \full_n_i_1__27_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
begin
  HwReg_K12_2_channel_empty_n <= \^hwreg_k12_2_channel_empty_n\;
  HwReg_K12_2_channel_full_n <= \^hwreg_k12_2_channel_full_n\;
U_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_ShiftReg_65
     port map (
      \SRL_SIG_reg[2][15]_srl3_0\ => \mOutPtr_reg_n_5_[1]\,
      \SRL_SIG_reg[2][15]_srl3_1\ => \mOutPtr_reg_n_5_[2]\,
      \SRL_SIG_reg[2][15]_srl3_2\ => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => \^hwreg_k12_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__27_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__27_n_5\,
      Q => \^hwreg_k12_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_k12_2_channel_full_n\,
      O => \full_n_i_1__27_n_5\
    );
\full_n_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^hwreg_k12_2_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_k12_2_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__27_n_5\,
      Q => \^hwreg_k12_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k12_2_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_k12_2_channel_full_n\,
      I5 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^hwreg_k12_2_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => push,
      I3 => \^hwreg_k12_2_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \mOutPtr_reg_n_5_[2]\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S is
  port (
    stream_csc_empty_n : out STD_LOGIC;
    stream_csc_full_n : out STD_LOGIC;
    \icmp_ln664_reg_384_reg[0]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \mOutPtr_reg[4]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\ : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S is
  signal full_n1 : STD_LOGIC;
  signal \full_n_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_csc_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__5\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair456";
begin
  stream_csc_full_n <= \^stream_csc_full_n\;
U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg_39
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\ => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\ => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\,
      \icmp_ln664_reg_384_reg[0]\(11 downto 0) => \icmp_ln664_reg_384_reg[0]\(11 downto 0),
      \in\(35 downto 0) => \in\(35 downto 0),
      \out\(35 downto 0) => \out\(35 downto 0),
      push => push
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(3),
      O => \mOutPtr_reg[4]_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_reg_0,
      Q => stream_csc_empty_n,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => full_n1,
      I1 => mOutPtr0,
      I2 => \^stream_csc_full_n\,
      O => \full_n_i_1__4_n_5\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => full_n1
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_5\,
      Q => \^stream_csc_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__5_n_5\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__7_n_5\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__5_n_5\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__0_n_5\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr16_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__5_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__7_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__5_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__0_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__0_n_5\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_34 is
  port (
    stream_in_empty_n : out STD_LOGIC;
    stream_in_full_n : out STD_LOGIC;
    \mOutPtr_reg[4]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    push : in STD_LOGIC;
    pop : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_34 : entity is "bd_d92b_csc_0_fifo_w36_d16_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_34 is
  signal full_n2 : STD_LOGIC;
  signal \full_n_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_in_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair458";
begin
  stream_in_full_n <= \^stream_in_full_n\;
U_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_ShiftReg
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(35 downto 0) => \in\(35 downto 0),
      \out\(35 downto 0) => \out\(35 downto 0),
      push => push
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(3),
      O => \mOutPtr_reg[4]_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_reg_0,
      Q => stream_in_empty_n,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F730"
    )
        port map (
      I0 => full_n2,
      I1 => push,
      I2 => pop,
      I3 => \^stream_in_full_n\,
      O => \full_n_i_1__1_n_5\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(4),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      O => full_n2
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_5\,
      Q => \^stream_in_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__2_n_5\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__6_n_5\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__2_n_5\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1_n_5\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr16_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__6_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__2_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2_n_5\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d2_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_InVideoFormat_channel_empty_n : out STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : out STD_LOGIC;
    \cond_reg_343_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \cond_reg_343_reg[0]_0\ : in STD_LOGIC;
    \cond_reg_343_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \mOutPtr0__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d2_S is
  signal \^hwreg_invideoformat_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_invideoformat_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_5\ : STD_LOGIC;
  signal \full_n_i_1__7_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  HwReg_InVideoFormat_channel_empty_n <= \^hwreg_invideoformat_channel_empty_n\;
  HwReg_InVideoFormat_channel_full_n <= \^hwreg_invideoformat_channel_full_n\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d2_S_ShiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      ap_clk => ap_clk,
      \cond_reg_343_reg[0]\ => \cond_reg_343_reg[0]\,
      \cond_reg_343_reg[0]_0\ => \cond_reg_343_reg[0]_0\,
      \cond_reg_343_reg[0]_1\(0) => \cond_reg_343_reg[0]_1\(0),
      \cond_reg_343_reg[0]_2\ => \^moutptr_reg[0]_0\(0),
      mOutPtr(0) => mOutPtr(2),
      push => push
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => \^hwreg_invideoformat_channel_empty_n\,
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__7_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_5\,
      Q => \^hwreg_invideoformat_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr16_out,
      I4 => \mOutPtr0__0\,
      I5 => \^hwreg_invideoformat_channel_full_n\,
      O => \full_n_i_1__7_n_5\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404040404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I1 => full_n_reg_0,
      I2 => \^hwreg_invideoformat_channel_full_n\,
      I3 => CO(0),
      I4 => Q(0),
      I5 => \^hwreg_invideoformat_channel_empty_n\,
      O => mOutPtr16_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_5\,
      Q => \^hwreg_invideoformat_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => push,
      I2 => \^hwreg_invideoformat_channel_empty_n\,
      I3 => Q(0),
      I4 => CO(0),
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => push,
      I3 => \^hwreg_invideoformat_channel_empty_n\,
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d4_S is
  port (
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    HwReg_OutVideoFormat_channel_full_n : out STD_LOGIC;
    ap_clk_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d4_S is
  signal \^hwreg_outvideoformat_channel_full_n\ : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__40_n_5\ : STD_LOGIC;
  signal \full_n_i_1__40_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
begin
  HwReg_OutVideoFormat_channel_full_n <= \^hwreg_outvideoformat_channel_full_n\;
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
U_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d4_S_ShiftReg
     port map (
      ap_clk => ap_clk,
      ap_clk_0 => ap_clk_0,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      push => push
    );
\empty_n_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => \^multipixstream2axivideo_u0_ap_start\,
      I4 => MultiPixStream2AXIvideo_U0_ap_done,
      I5 => push,
      O => \empty_n_i_1__40_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__40_n_5\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \mOutPtr0__9\,
      I5 => \^hwreg_outvideoformat_channel_full_n\,
      O => \full_n_i_1__40_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__40_n_5\,
      Q => \^hwreg_outvideoformat_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_done,
      I1 => \^multipixstream2axivideo_u0_ap_start\,
      I2 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^hwreg_outvideoformat_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => push,
      I2 => \^multipixstream2axivideo_u0_ap_start\,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => \^multipixstream2axivideo_u0_ap_start\,
      I4 => MultiPixStream2AXIvideo_U0_ap_done,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_806_p2__83_carry__6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_806_p2__83_carry__6_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_806_p2__83_carry__6_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_7 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln196_4_fu_796_p1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln196_2_fu_806_p2__83_carry__6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1 is
begin
bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_38
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      O(0) => O(0),
      P(27 downto 0) => P(27 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \add_ln196_2_fu_806_p2__83_carry__6\(0) => \add_ln196_2_fu_806_p2__83_carry__6\(0),
      \add_ln196_2_fu_806_p2__83_carry__6_0\(0) => \add_ln196_2_fu_806_p2__83_carry__6_0\(0),
      \add_ln196_2_fu_806_p2__83_carry__6_1\(0) => \add_ln196_2_fu_806_p2__83_carry__6_1\(0),
      \add_ln196_2_fu_806_p2__83_carry__6_2\(0) => \add_ln196_2_fu_806_p2__83_carry__6_2\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => ap_block_pp0_stage0_subdone,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \out\(11 downto 0) => \out\(11 downto 0),
      p_reg_reg_0(3 downto 0) => p_reg_reg(3 downto 0),
      p_reg_reg_1(3 downto 0) => p_reg_reg_0(3 downto 0),
      p_reg_reg_2(3 downto 0) => p_reg_reg_1(3 downto 0),
      p_reg_reg_3(3 downto 0) => p_reg_reg_2(3 downto 0),
      p_reg_reg_4(3 downto 0) => p_reg_reg_3(3 downto 0),
      p_reg_reg_5(3 downto 0) => p_reg_reg_4(3 downto 0),
      p_reg_reg_6(0) => p_reg_reg_5(0),
      p_reg_reg_7(15 downto 0) => p_reg_reg_6(15 downto 0),
      p_reg_reg_8(13 downto 0) => p_reg_reg_7(13 downto 0),
      sext_ln196_4_fu_796_p1(27 downto 0) => sext_ln196_4_fu_796_p1(27 downto 0),
      stream_csc_full_n => stream_csc_full_n,
      stream_in_empty_n => stream_in_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_714_p2__83_carry__6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_714_p2__83_carry__6_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_714_p2__83_carry__6_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    C : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln192_4_fu_704_p1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln192_2_fu_714_p2__83_carry__6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_35 : entity is "bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_35 is
begin
bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_37
     port map (
      B(15 downto 0) => B(15 downto 0),
      C(13 downto 0) => C(13 downto 0),
      CO(0) => CO(0),
      DI(0) => DI(0),
      O(0) => O(0),
      P(27 downto 0) => P(27 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \add_ln192_2_fu_714_p2__83_carry__6\(0) => \add_ln192_2_fu_714_p2__83_carry__6\(0),
      \add_ln192_2_fu_714_p2__83_carry__6_0\(0) => \add_ln192_2_fu_714_p2__83_carry__6_0\(0),
      \add_ln192_2_fu_714_p2__83_carry__6_1\(0) => \add_ln192_2_fu_714_p2__83_carry__6_1\(0),
      \add_ln192_2_fu_714_p2__83_carry__6_2\(0) => \add_ln192_2_fu_714_p2__83_carry__6_2\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(11 downto 0) => \out\(11 downto 0),
      p_reg_reg_0(3 downto 0) => p_reg_reg(3 downto 0),
      p_reg_reg_1(3 downto 0) => p_reg_reg_0(3 downto 0),
      p_reg_reg_2(3 downto 0) => p_reg_reg_1(3 downto 0),
      p_reg_reg_3(3 downto 0) => p_reg_reg_2(3 downto 0),
      p_reg_reg_4(3 downto 0) => p_reg_reg_3(3 downto 0),
      p_reg_reg_5(3 downto 0) => p_reg_reg_4(3 downto 0),
      p_reg_reg_6(0) => p_reg_reg_5(0),
      sext_ln192_4_fu_704_p1(27 downto 0) => sext_ln192_4_fu_704_p1(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_36 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_760_p2__83_carry__6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_760_p2__83_carry__6_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_760_p2__83_carry__6_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_7 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln194_4_fu_750_p1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \add_ln194_2_fu_760_p2__83_carry__6_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_36 : entity is "bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_36 is
begin
bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_DSP48_0
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      O(0) => O(0),
      P(27 downto 0) => P(27 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \add_ln194_2_fu_760_p2__83_carry__6\(0) => \add_ln194_2_fu_760_p2__83_carry__6\(0),
      \add_ln194_2_fu_760_p2__83_carry__6_0\(0) => \add_ln194_2_fu_760_p2__83_carry__6_0\(0),
      \add_ln194_2_fu_760_p2__83_carry__6_1\(0) => \add_ln194_2_fu_760_p2__83_carry__6_1\(0),
      \add_ln194_2_fu_760_p2__83_carry__6_2\(0) => \add_ln194_2_fu_760_p2__83_carry__6_2\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(11 downto 0) => \out\(11 downto 0),
      p_reg_reg_0(3 downto 0) => p_reg_reg(3 downto 0),
      p_reg_reg_1(3 downto 0) => p_reg_reg_0(3 downto 0),
      p_reg_reg_2(3 downto 0) => p_reg_reg_1(3 downto 0),
      p_reg_reg_3(3 downto 0) => p_reg_reg_2(3 downto 0),
      p_reg_reg_4(3 downto 0) => p_reg_reg_3(3 downto 0),
      p_reg_reg_5(3 downto 0) => p_reg_reg_4(3 downto 0),
      p_reg_reg_6(0) => p_reg_reg_5(0),
      p_reg_reg_7(15 downto 0) => p_reg_reg_6(15 downto 0),
      p_reg_reg_8(13 downto 0) => p_reg_reg_7(13 downto 0),
      sext_ln194_4_fu_750_p1(27 downto 0) => sext_ln194_4_fu_750_p1(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cond_reg_343_reg[0]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXIvideo2MultiPixStream_U0_ap_ready : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_idle : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC;
    mOutPtr0_0 : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    push : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \cond_reg_343_reg[0]_1\ : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    HwReg_width_c12_channel_empty_n : in STD_LOGIC;
    HwReg_height_c14_channel_empty_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_height_c13_full_n : in STD_LOGIC;
    HwReg_width_c11_full_n : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_1 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_2 : in STD_LOGIC;
    mOutPtr_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    HwReg_width_c12_channel_full_n : in STD_LOGIC;
    push_4 : in STD_LOGIC;
    mOutPtr_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_HwReg_height_c14_channel : in STD_LOGIC;
    HwReg_height_c14_channel_full_n : in STD_LOGIC;
    pop : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \d_read_reg_22_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel0 : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_ce_reg : STD_LOGIC;
  signal axi_data_13_fu_96 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal axi_last_2_reg_164 : STD_LOGIC;
  signal cols_reg_353 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^cond_reg_343_reg[0]_0\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_12 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_7 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_70 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_71 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_72 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_73 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_74 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_75 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_76 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_77 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_78 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_79 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_80 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_81 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_82 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_83 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_84 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_257_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_257_ap_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_reg_unsigned_short_s_fu_262_ap_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_100[0]_i_3_n_5\ : STD_LOGIC;
  signal i_fu_100_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_100_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_fu_100_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_100_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_100_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_fu_100_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \i_fu_100_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \i_fu_100_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \i_fu_100_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \i_fu_100_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_100_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_100_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_100_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_100_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_100_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_100_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_100_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal regslice_both_s_axis_video_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_5 : STD_LOGIC;
  signal rows_reg_348 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal sof_reg_150 : STD_LOGIC;
  signal sof_reg_83 : STD_LOGIC;
  signal tmp_1_fu_289_p4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_s_fu_268_p4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_100_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_100_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_100_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_100_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair42";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  \cond_reg_343_reg[0]_0\ <= \^cond_reg_343_reg[0]_0\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => \ap_CS_fsm_reg[0]_1\,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_width_c12_channel_empty_n,
      I2 => HwReg_height_c14_channel_empty_n,
      I3 => HwReg_InVideoFormat_channel_empty_n,
      I4 => HwReg_height_c13_full_n,
      I5 => HwReg_width_c11_full_n,
      O => \^ap_cs_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_100_reg(9),
      I1 => rows_reg_348(9),
      I2 => i_fu_100_reg(10),
      I3 => rows_reg_348(10),
      I4 => rows_reg_348(11),
      I5 => i_fu_100_reg(11),
      O => \ap_CS_fsm[5]_i_3_n_5\
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_100_reg(6),
      I1 => rows_reg_348(6),
      I2 => i_fu_100_reg(7),
      I3 => rows_reg_348(7),
      I4 => rows_reg_348(8),
      I5 => i_fu_100_reg(8),
      O => \ap_CS_fsm[5]_i_4_n_5\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_100_reg(3),
      I1 => rows_reg_348(3),
      I2 => i_fu_100_reg(4),
      I3 => rows_reg_348(4),
      I4 => rows_reg_348(5),
      I5 => i_fu_100_reg(5),
      O => \ap_CS_fsm[5]_i_5_n_5\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_100_reg(2),
      I1 => rows_reg_348(2),
      I2 => i_fu_100_reg(0),
      I3 => rows_reg_348(0),
      I4 => rows_reg_348(1),
      I5 => i_fu_100_reg(1),
      O => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[0]_0\(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[5]_i_2_n_6\,
      CO(1) => \ap_CS_fsm_reg[5]_i_2_n_7\,
      CO(0) => \ap_CS_fsm_reg[5]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_3_n_5\,
      S(2) => \ap_CS_fsm[5]_i_4_n_5\,
      S(1) => \ap_CS_fsm[5]_i_5_n_5\,
      S(0) => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8,
      Q => \ap_CS_fsm_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_5_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\axi_data_13_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(0),
      Q => axi_data_13_fu_96(0),
      R => '0'
    );
\axi_data_13_fu_96_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(10),
      Q => axi_data_13_fu_96(10),
      R => '0'
    );
\axi_data_13_fu_96_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(11),
      Q => axi_data_13_fu_96(11),
      R => '0'
    );
\axi_data_13_fu_96_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(12),
      Q => axi_data_13_fu_96(12),
      R => '0'
    );
\axi_data_13_fu_96_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(13),
      Q => axi_data_13_fu_96(13),
      R => '0'
    );
\axi_data_13_fu_96_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(14),
      Q => axi_data_13_fu_96(14),
      R => '0'
    );
\axi_data_13_fu_96_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(15),
      Q => axi_data_13_fu_96(15),
      R => '0'
    );
\axi_data_13_fu_96_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(16),
      Q => axi_data_13_fu_96(16),
      R => '0'
    );
\axi_data_13_fu_96_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(17),
      Q => axi_data_13_fu_96(17),
      R => '0'
    );
\axi_data_13_fu_96_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(18),
      Q => axi_data_13_fu_96(18),
      R => '0'
    );
\axi_data_13_fu_96_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(19),
      Q => axi_data_13_fu_96(19),
      R => '0'
    );
\axi_data_13_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(1),
      Q => axi_data_13_fu_96(1),
      R => '0'
    );
\axi_data_13_fu_96_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(20),
      Q => axi_data_13_fu_96(20),
      R => '0'
    );
\axi_data_13_fu_96_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(21),
      Q => axi_data_13_fu_96(21),
      R => '0'
    );
\axi_data_13_fu_96_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(22),
      Q => axi_data_13_fu_96(22),
      R => '0'
    );
\axi_data_13_fu_96_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(23),
      Q => axi_data_13_fu_96(23),
      R => '0'
    );
\axi_data_13_fu_96_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(24),
      Q => axi_data_13_fu_96(24),
      R => '0'
    );
\axi_data_13_fu_96_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(25),
      Q => axi_data_13_fu_96(25),
      R => '0'
    );
\axi_data_13_fu_96_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(26),
      Q => axi_data_13_fu_96(26),
      R => '0'
    );
\axi_data_13_fu_96_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(27),
      Q => axi_data_13_fu_96(27),
      R => '0'
    );
\axi_data_13_fu_96_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(28),
      Q => axi_data_13_fu_96(28),
      R => '0'
    );
\axi_data_13_fu_96_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(29),
      Q => axi_data_13_fu_96(29),
      R => '0'
    );
\axi_data_13_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(2),
      Q => axi_data_13_fu_96(2),
      R => '0'
    );
\axi_data_13_fu_96_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(30),
      Q => axi_data_13_fu_96(30),
      R => '0'
    );
\axi_data_13_fu_96_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(31),
      Q => axi_data_13_fu_96(31),
      R => '0'
    );
\axi_data_13_fu_96_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(32),
      Q => axi_data_13_fu_96(32),
      R => '0'
    );
\axi_data_13_fu_96_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(33),
      Q => axi_data_13_fu_96(33),
      R => '0'
    );
\axi_data_13_fu_96_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(34),
      Q => axi_data_13_fu_96(34),
      R => '0'
    );
\axi_data_13_fu_96_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(35),
      Q => axi_data_13_fu_96(35),
      R => '0'
    );
\axi_data_13_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(3),
      Q => axi_data_13_fu_96(3),
      R => '0'
    );
\axi_data_13_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(4),
      Q => axi_data_13_fu_96(4),
      R => '0'
    );
\axi_data_13_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(5),
      Q => axi_data_13_fu_96(5),
      R => '0'
    );
\axi_data_13_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(6),
      Q => axi_data_13_fu_96(6),
      R => '0'
    );
\axi_data_13_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(7),
      Q => axi_data_13_fu_96(7),
      R => '0'
    );
\axi_data_13_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(8),
      Q => axi_data_13_fu_96(8),
      R => '0'
    );
\axi_data_13_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      D => p_1_in(9),
      Q => axi_data_13_fu_96(9),
      R => '0'
    );
\axi_last_2_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_12,
      Q => axi_last_2_reg_164,
      R => '0'
    );
\cols_reg_353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(0),
      Q => cols_reg_353(0),
      R => '0'
    );
\cols_reg_353_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(10),
      Q => cols_reg_353(10),
      R => '0'
    );
\cols_reg_353_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(11),
      Q => cols_reg_353(11),
      R => '0'
    );
\cols_reg_353_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(1),
      Q => cols_reg_353(1),
      R => '0'
    );
\cols_reg_353_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(2),
      Q => cols_reg_353(2),
      R => '0'
    );
\cols_reg_353_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(3),
      Q => cols_reg_353(3),
      R => '0'
    );
\cols_reg_353_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(4),
      Q => cols_reg_353(4),
      R => '0'
    );
\cols_reg_353_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(5),
      Q => cols_reg_353(5),
      R => '0'
    );
\cols_reg_353_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(6),
      Q => cols_reg_353(6),
      R => '0'
    );
\cols_reg_353_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(7),
      Q => cols_reg_353(7),
      R => '0'
    );
\cols_reg_353_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(8),
      Q => cols_reg_353(8),
      R => '0'
    );
\cols_reg_353_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(9),
      Q => cols_reg_353(9),
      R => '0'
    );
\cond_reg_343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cond_reg_343_reg[0]_1\,
      Q => \^cond_reg_343_reg[0]_0\,
      R => '0'
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => HwReg_width_c12_channel_empty_n,
      I3 => full_n_reg,
      I4 => full_n_reg_0,
      I5 => HwReg_width_c12_channel_full_n,
      O => mOutPtr0
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => HwReg_height_c14_channel_empty_n,
      I3 => full_n_reg,
      I4 => ap_sync_reg_channel_write_HwReg_height_c14_channel,
      I5 => HwReg_height_c14_channel_full_n,
      O => mOutPtr0_0
    );
\full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => HwReg_InVideoFormat_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I4 => full_n_reg,
      I5 => HwReg_InVideoFormat_channel_full_n,
      O => \mOutPtr0__0\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
     port map (
      D(1) => ap_NS_fsm(8),
      D(0) => ap_NS_fsm(4),
      E(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[7]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_10,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_13_fu_96_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_150 => sof_reg_150,
      \sof_reg_150_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_10,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11,
      ap_clk => ap_clk,
      ap_loop_init_int_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_2_reg_164 => axi_last_2_reg_164,
      \axi_last_2_reg_164_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_12,
      \axi_last_2_reg_164_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_12,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9,
      grp_reg_unsigned_short_s_fu_257_ap_ce => grp_reg_unsigned_short_s_fu_257_ap_ce,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_83 => sof_reg_83,
      \sof_reg_83_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_5
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_84,
      B_V_data_1_sel_rd_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_9,
      CO(0) => \^co\(0),
      D(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_8,
      D(0) => ap_NS_fsm(5),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => \^q\(1),
      \ap_CS_fsm_reg[4]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_83,
      ap_clk => ap_clk,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_fu_100_reg[35]_0\(35 downto 24) => tmp_s_fu_268_p4(11 downto 0),
      \axi_data_fu_100_reg[35]_0\(23 downto 12) => tmp_1_fu_289_p4(11 downto 0),
      \axi_data_fu_100_reg[35]_0\(11) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_70,
      \axi_data_fu_100_reg[35]_0\(10) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_71,
      \axi_data_fu_100_reg[35]_0\(9) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_72,
      \axi_data_fu_100_reg[35]_0\(8) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_73,
      \axi_data_fu_100_reg[35]_0\(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_74,
      \axi_data_fu_100_reg[35]_0\(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_75,
      \axi_data_fu_100_reg[35]_0\(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_76,
      \axi_data_fu_100_reg[35]_0\(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_77,
      \axi_data_fu_100_reg[35]_0\(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_78,
      \axi_data_fu_100_reg[35]_0\(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_79,
      \axi_data_fu_100_reg[35]_0\(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_80,
      \axi_data_fu_100_reg[35]_0\(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_81,
      \axi_data_fu_100_reg[35]_1\(35 downto 0) => p_0_in(35 downto 0),
      \axi_last_fu_104_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_5,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_82,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_7,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      icmp_ln545_fu_217_p2_carry_i_1(11 downto 0) => cols_reg_353(11 downto 0),
      \in\(35 downto 0) => \in\(35 downto 0),
      mOutPtr16_out => mOutPtr16_out,
      mul_ln196_reg_1217_reg => \^cond_reg_343_reg[0]_0\,
      pop => pop,
      push => push,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_150 => sof_reg_150,
      stream_in_full_n => stream_in_full_n
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_83,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_257: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_77
     port map (
      D(11 downto 0) => grp_reg_unsigned_short_s_fu_257_ap_return(11 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => \d_read_reg_22_reg[11]\(11 downto 0),
      grp_reg_unsigned_short_s_fu_257_ap_ce => grp_reg_unsigned_short_s_fu_257_ap_ce
    );
grp_reg_unsigned_short_s_fu_262: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_78
     port map (
      D(11 downto 0) => D(11 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => grp_reg_unsigned_short_s_fu_262_ap_return(11 downto 0)
    );
\i_fu_100[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0
    );
\i_fu_100[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_100_reg(0),
      O => \i_fu_100[0]_i_3_n_5\
    );
\i_fu_100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[0]_i_2_n_12\,
      Q => i_fu_100_reg(0),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_100_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_100_reg[0]_i_2_n_5\,
      CO(2) => \i_fu_100_reg[0]_i_2_n_6\,
      CO(1) => \i_fu_100_reg[0]_i_2_n_7\,
      CO(0) => \i_fu_100_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_100_reg[0]_i_2_n_9\,
      O(2) => \i_fu_100_reg[0]_i_2_n_10\,
      O(1) => \i_fu_100_reg[0]_i_2_n_11\,
      O(0) => \i_fu_100_reg[0]_i_2_n_12\,
      S(3 downto 1) => i_fu_100_reg(3 downto 1),
      S(0) => \i_fu_100[0]_i_3_n_5\
    );
\i_fu_100_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[8]_i_1_n_10\,
      Q => i_fu_100_reg(10),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_100_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[8]_i_1_n_9\,
      Q => i_fu_100_reg(11),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_100_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[0]_i_2_n_11\,
      Q => i_fu_100_reg(1),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_100_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[0]_i_2_n_10\,
      Q => i_fu_100_reg(2),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_100_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[0]_i_2_n_9\,
      Q => i_fu_100_reg(3),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_100_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[4]_i_1_n_12\,
      Q => i_fu_100_reg(4),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_100_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_100_reg[0]_i_2_n_5\,
      CO(3) => \i_fu_100_reg[4]_i_1_n_5\,
      CO(2) => \i_fu_100_reg[4]_i_1_n_6\,
      CO(1) => \i_fu_100_reg[4]_i_1_n_7\,
      CO(0) => \i_fu_100_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_100_reg[4]_i_1_n_9\,
      O(2) => \i_fu_100_reg[4]_i_1_n_10\,
      O(1) => \i_fu_100_reg[4]_i_1_n_11\,
      O(0) => \i_fu_100_reg[4]_i_1_n_12\,
      S(3 downto 0) => i_fu_100_reg(7 downto 4)
    );
\i_fu_100_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[4]_i_1_n_11\,
      Q => i_fu_100_reg(5),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_100_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[4]_i_1_n_10\,
      Q => i_fu_100_reg(6),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_100_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[4]_i_1_n_9\,
      Q => i_fu_100_reg(7),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_100_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[8]_i_1_n_12\,
      Q => i_fu_100_reg(8),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_100_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_100_reg[4]_i_1_n_5\,
      CO(3) => \NLW_i_fu_100_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_100_reg[8]_i_1_n_6\,
      CO(1) => \i_fu_100_reg[8]_i_1_n_7\,
      CO(0) => \i_fu_100_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_100_reg[8]_i_1_n_9\,
      O(2) => \i_fu_100_reg[8]_i_1_n_10\,
      O(1) => \i_fu_100_reg[8]_i_1_n_11\,
      O(0) => \i_fu_100_reg[8]_i_1_n_12\,
      S(3 downto 0) => i_fu_100_reg(11 downto 8)
    );
\i_fu_100_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => \i_fu_100_reg[8]_i_1_n_11\,
      Q => i_fu_100_reg(9),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
int_ap_idle_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_width_c12_channel_empty_n,
      I2 => HwReg_height_c14_channel_empty_n,
      I3 => HwReg_InVideoFormat_channel_empty_n,
      O => AXIvideo2MultiPixStream_U0_ap_idle
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => HwReg_InVideoFormat_channel_empty_n,
      I3 => push_1,
      I4 => mOutPtr(0),
      O => \ap_CS_fsm_reg[4]_0\
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => HwReg_width_c12_channel_empty_n,
      I3 => push_2,
      I4 => mOutPtr_3(0),
      O => \ap_CS_fsm_reg[4]_1\
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => HwReg_height_c14_channel_empty_n,
      I3 => push_4,
      I4 => mOutPtr_5(0),
      O => \ap_CS_fsm_reg[4]_2\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => AXIvideo2MultiPixStream_U0_ap_ready
    );
regslice_both_s_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both_79
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_84,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      D(35 downto 0) => p_1_in(35 downto 0),
      Q(35 downto 0) => axi_data_13_fu_96(35 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_13_fu_96_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_82,
      \axi_data_13_fu_96_reg[35]\(35 downto 0) => p_0_in(35 downto 0),
      \axi_data_13_fu_96_reg[35]_0\(35 downto 24) => tmp_s_fu_268_p4(11 downto 0),
      \axi_data_13_fu_96_reg[35]_0\(23 downto 12) => tmp_1_fu_289_p4(11 downto 0),
      \axi_data_13_fu_96_reg[35]_0\(11) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_70,
      \axi_data_13_fu_96_reg[35]_0\(10) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_71,
      \axi_data_13_fu_96_reg[35]_0\(9) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_72,
      \axi_data_13_fu_96_reg[35]_0\(8) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_73,
      \axi_data_13_fu_96_reg[35]_0\(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_74,
      \axi_data_13_fu_96_reg[35]_0\(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_75,
      \axi_data_13_fu_96_reg[35]_0\(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_76,
      \axi_data_13_fu_96_reg[35]_0\(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_77,
      \axi_data_13_fu_96_reg[35]_0\(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_78,
      \axi_data_13_fu_96_reg[35]_0\(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_79,
      \axi_data_13_fu_96_reg[35]_0\(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_80,
      \axi_data_13_fu_96_reg[35]_0\(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_81,
      \axi_data_fu_100_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_7,
      s_axis_video_TDATA(35 downto 0) => s_axis_video_TDATA(35 downto 0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_80\
     port map (
      B_V_data_1_sel0 => B_V_data_1_sel0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_2_reg_164 => axi_last_2_reg_164,
      \axi_last_2_reg_164_reg[0]\ => regslice_both_s_axis_video_V_last_V_U_n_5,
      \axi_last_fu_104_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_7,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_81\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_5,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      sof_reg_83 => sof_reg_83,
      \sof_reg_83_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_10
    );
\rows_reg_348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(0),
      Q => rows_reg_348(0),
      R => '0'
    );
\rows_reg_348_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(10),
      Q => rows_reg_348(10),
      R => '0'
    );
\rows_reg_348_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(11),
      Q => rows_reg_348(11),
      R => '0'
    );
\rows_reg_348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(1),
      Q => rows_reg_348(1),
      R => '0'
    );
\rows_reg_348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(2),
      Q => rows_reg_348(2),
      R => '0'
    );
\rows_reg_348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(3),
      Q => rows_reg_348(3),
      R => '0'
    );
\rows_reg_348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(4),
      Q => rows_reg_348(4),
      R => '0'
    );
\rows_reg_348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(5),
      Q => rows_reg_348(5),
      R => '0'
    );
\rows_reg_348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(6),
      Q => rows_reg_348(6),
      R => '0'
    );
\rows_reg_348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(7),
      Q => rows_reg_348(7),
      R => '0'
    );
\rows_reg_348_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(8),
      Q => rows_reg_348(8),
      R => '0'
    );
\rows_reg_348_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(9),
      Q => rows_reg_348(9),
      R => '0'
    );
\sof_reg_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_11,
      Q => sof_reg_150,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_MultiPixStream2AXIvideo is
  port (
    \icmp_ln664_reg_384_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr16_out : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    \mOutPtr0__9\ : out STD_LOGIC;
    mOutPtr16_out_0 : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[35]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \d_read_reg_22_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_MultiPixStream2AXIvideo is
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[4]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_6_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_ce_reg : STD_LOGIC;
  signal ap_phi_mux_axi_data_11_phi_fu_200_p6 : STD_LOGIC_VECTOR ( 35 downto 24 );
  signal ap_phi_mux_axi_data_7_phi_fu_189_p6 : STD_LOGIC_VECTOR ( 23 downto 12 );
  signal axi_last_reg_388_pp0_iter1_reg : STD_LOGIC;
  signal cols_reg_204 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_11 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_48 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_53 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_145_ap_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_reg_unsigned_short_s_fu_151_ap_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_84[0]_i_3_n_5\ : STD_LOGIC;
  signal i_fu_84_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_84_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \i_fu_84_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_84_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_84_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_fu_84_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \i_fu_84_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \i_fu_84_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \i_fu_84_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \i_fu_84_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_84_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_84_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_84_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_84_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_84_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_84_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_84_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal icmp_ln662_fu_171_p2 : STD_LOGIC;
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal rows_reg_199 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sof_2_reg_163 : STD_LOGIC;
  signal sof_reg_106 : STD_LOGIC;
  signal sub_fu_162_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_reg_209 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_fu_84_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_84_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_84_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_84_reg[8]_i_1\ : label is 11;
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => HwReg_height_c_empty_n,
      I3 => HwReg_width_c_empty_n,
      O => \^ap_cs_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_84_reg(9),
      I1 => rows_reg_199(9),
      I2 => i_fu_84_reg(10),
      I3 => rows_reg_199(10),
      I4 => rows_reg_199(11),
      I5 => i_fu_84_reg(11),
      O => \ap_CS_fsm[4]_i_3_n_5\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_84_reg(6),
      I1 => rows_reg_199(6),
      I2 => i_fu_84_reg(7),
      I3 => rows_reg_199(7),
      I4 => rows_reg_199(8),
      I5 => i_fu_84_reg(8),
      O => \ap_CS_fsm[4]_i_4_n_5\
    );
\ap_CS_fsm[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_84_reg(5),
      I1 => rows_reg_199(5),
      I2 => i_fu_84_reg(3),
      I3 => rows_reg_199(3),
      I4 => rows_reg_199(4),
      I5 => i_fu_84_reg(4),
      O => \ap_CS_fsm[4]_i_5_n_5\
    );
\ap_CS_fsm[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_84_reg(0),
      I1 => rows_reg_199(0),
      I2 => i_fu_84_reg(1),
      I3 => rows_reg_199(1),
      I4 => rows_reg_199(2),
      I5 => i_fu_84_reg(2),
      O => \ap_CS_fsm[4]_i_6_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[0]_0\(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln662_fu_171_p2,
      CO(2) => \ap_CS_fsm_reg[4]_i_2_n_6\,
      CO(1) => \ap_CS_fsm_reg[4]_i_2_n_7\,
      CO(0) => \ap_CS_fsm_reg[4]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[4]_i_3_n_5\,
      S(2) => \ap_CS_fsm[4]_i_4_n_5\,
      S(1) => \ap_CS_fsm[4]_i_5_n_5\,
      S(0) => \ap_CS_fsm[4]_i_6_n_5\
    );
\cols_reg_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(0),
      Q => cols_reg_204(0),
      R => '0'
    );
\cols_reg_204_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(10),
      Q => cols_reg_204(10),
      R => '0'
    );
\cols_reg_204_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(11),
      Q => cols_reg_204(11),
      R => '0'
    );
\cols_reg_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(1),
      Q => cols_reg_204(1),
      R => '0'
    );
\cols_reg_204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(2),
      Q => cols_reg_204(2),
      R => '0'
    );
\cols_reg_204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(3),
      Q => cols_reg_204(3),
      R => '0'
    );
\cols_reg_204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(4),
      Q => cols_reg_204(4),
      R => '0'
    );
\cols_reg_204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(5),
      Q => cols_reg_204(5),
      R => '0'
    );
\cols_reg_204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(6),
      Q => cols_reg_204(6),
      R => '0'
    );
\cols_reg_204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(7),
      Q => cols_reg_204(7),
      R => '0'
    );
\cols_reg_204_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(8),
      Q => cols_reg_204(8),
      R => '0'
    );
\cols_reg_204_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(9),
      Q => cols_reg_204(9),
      R => '0'
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
     port map (
      \B_V_data_1_payload_A_reg[35]\ => \B_V_data_1_payload_A_reg[35]\,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_53,
      CO(0) => icmp_ln662_fu_171_p2,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[2]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_48,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]_0\(11 downto 0) => \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(11 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_388_pp0_iter1_reg => axi_last_reg_388_pp0_iter1_reg,
      \axi_last_reg_388_reg[0]_0\(11 downto 0) => sub_reg_209(11 downto 0),
      empty_n_reg => empty_n_reg,
      empty_n_reg_0 => empty_n_reg_0,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      \icmp_ln664_reg_384_reg[0]_0\ => \icmp_ln664_reg_384_reg[0]\,
      \icmp_ln664_reg_384_reg[0]_1\(11 downto 0) => cols_reg_204(11 downto 0),
      mOutPtr0 => mOutPtr0,
      mOutPtr16_out => mOutPtr16_out,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \out\(35 downto 0) => \out\(35 downto 0),
      \pix_444_reg_404_reg[11]_0\(35 downto 24) => ap_phi_mux_axi_data_11_phi_fu_200_p6(35 downto 24),
      \pix_444_reg_404_reg[11]_0\(23 downto 12) => ap_phi_mux_axi_data_7_phi_fu_189_p6(23 downto 12),
      \pix_444_reg_404_reg[11]_0\(11 downto 0) => data1(11 downto 0),
      push => push,
      sof_2_reg_163 => sof_2_reg_163,
      sof_reg_106 => sof_reg_106,
      \sof_reg_106_reg[0]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_11,
      stream_csc_empty_n => stream_csc_empty_n
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_48,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_145: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s
     port map (
      D(11 downto 0) => grp_reg_unsigned_short_s_fu_145_ap_return(11 downto 0),
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => \d_read_reg_22_reg[11]\(11 downto 0)
    );
grp_reg_unsigned_short_s_fu_151: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_reg_unsigned_short_s_40
     port map (
      D(11 downto 0) => sub_fu_162_p2(11 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => grp_reg_unsigned_short_s_fu_151_ap_return(11 downto 0),
      \d_read_reg_22_reg[11]_1\(11 downto 0) => D(11 downto 0)
    );
\i_fu_84[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln662_fu_171_p2,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0
    );
\i_fu_84[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_84_reg(0),
      O => \i_fu_84[0]_i_3_n_5\
    );
\i_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[0]_i_2_n_12\,
      Q => i_fu_84_reg(0),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_84_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_84_reg[0]_i_2_n_5\,
      CO(2) => \i_fu_84_reg[0]_i_2_n_6\,
      CO(1) => \i_fu_84_reg[0]_i_2_n_7\,
      CO(0) => \i_fu_84_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_fu_84_reg[0]_i_2_n_9\,
      O(2) => \i_fu_84_reg[0]_i_2_n_10\,
      O(1) => \i_fu_84_reg[0]_i_2_n_11\,
      O(0) => \i_fu_84_reg[0]_i_2_n_12\,
      S(3 downto 1) => i_fu_84_reg(3 downto 1),
      S(0) => \i_fu_84[0]_i_3_n_5\
    );
\i_fu_84_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[8]_i_1_n_10\,
      Q => i_fu_84_reg(10),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_84_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[8]_i_1_n_9\,
      Q => i_fu_84_reg(11),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[0]_i_2_n_11\,
      Q => i_fu_84_reg(1),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[0]_i_2_n_10\,
      Q => i_fu_84_reg(2),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[0]_i_2_n_9\,
      Q => i_fu_84_reg(3),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[4]_i_1_n_12\,
      Q => i_fu_84_reg(4),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_84_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_84_reg[0]_i_2_n_5\,
      CO(3) => \i_fu_84_reg[4]_i_1_n_5\,
      CO(2) => \i_fu_84_reg[4]_i_1_n_6\,
      CO(1) => \i_fu_84_reg[4]_i_1_n_7\,
      CO(0) => \i_fu_84_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_84_reg[4]_i_1_n_9\,
      O(2) => \i_fu_84_reg[4]_i_1_n_10\,
      O(1) => \i_fu_84_reg[4]_i_1_n_11\,
      O(0) => \i_fu_84_reg[4]_i_1_n_12\,
      S(3 downto 0) => i_fu_84_reg(7 downto 4)
    );
\i_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[4]_i_1_n_11\,
      Q => i_fu_84_reg(5),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[4]_i_1_n_10\,
      Q => i_fu_84_reg(6),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[4]_i_1_n_9\,
      Q => i_fu_84_reg(7),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_84_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[8]_i_1_n_12\,
      Q => i_fu_84_reg(8),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
\i_fu_84_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_84_reg[4]_i_1_n_5\,
      CO(3) => \NLW_i_fu_84_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_84_reg[8]_i_1_n_6\,
      CO(1) => \i_fu_84_reg[8]_i_1_n_7\,
      CO(0) => \i_fu_84_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_fu_84_reg[8]_i_1_n_9\,
      O(2) => \i_fu_84_reg[8]_i_1_n_10\,
      O(1) => \i_fu_84_reg[8]_i_1_n_11\,
      O(0) => \i_fu_84_reg[8]_i_1_n_12\,
      S(3 downto 0) => i_fu_84_reg(11 downto 8)
    );
\i_fu_84_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_ap_start_reg0,
      D => \i_fu_84_reg[8]_i_1_n_11\,
      Q => i_fu_84_reg(9),
      R => \^ap_cs_fsm_reg[0]_0\(0)
    );
regslice_both_m_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[35]_0\(35 downto 24) => ap_phi_mux_axi_data_11_phi_fu_200_p6(35 downto 24),
      \B_V_data_1_payload_A_reg[35]_0\(23 downto 12) => ap_phi_mux_axi_data_7_phi_fu_189_p6(23 downto 12),
      \B_V_data_1_payload_A_reg[35]_0\(11 downto 0) => data1(11 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_53,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8,
      CO(0) => icmp_ln662_fu_171_p2,
      D(1) => ap_NS_fsm(4),
      D(0) => ap_NS_fsm(0),
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[0]\(0) => \^ap_cs_fsm_reg[0]_0\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr0__9\ => \mOutPtr0__9\,
      mOutPtr16_out_0 => mOutPtr16_out_0,
      m_axis_video_TDATA(35 downto 0) => m_axis_video_TDATA(35 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      push_1 => push_1
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1\
     port map (
      \B_V_data_1_state_reg[1]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_388_pp0_iter1_reg => axi_last_reg_388_pp0_iter1_reg,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_regslice_both__parameterized1_41\
     port map (
      \B_V_data_1_state_reg[1]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      sof_2_reg_163 => sof_2_reg_163
    );
\rows_reg_199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(0),
      Q => rows_reg_199(0),
      R => '0'
    );
\rows_reg_199_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(10),
      Q => rows_reg_199(10),
      R => '0'
    );
\rows_reg_199_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(11),
      Q => rows_reg_199(11),
      R => '0'
    );
\rows_reg_199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(1),
      Q => rows_reg_199(1),
      R => '0'
    );
\rows_reg_199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(2),
      Q => rows_reg_199(2),
      R => '0'
    );
\rows_reg_199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(3),
      Q => rows_reg_199(3),
      R => '0'
    );
\rows_reg_199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(4),
      Q => rows_reg_199(4),
      R => '0'
    );
\rows_reg_199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(5),
      Q => rows_reg_199(5),
      R => '0'
    );
\rows_reg_199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(6),
      Q => rows_reg_199(6),
      R => '0'
    );
\rows_reg_199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(7),
      Q => rows_reg_199(7),
      R => '0'
    );
\rows_reg_199_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(8),
      Q => rows_reg_199(8),
      R => '0'
    );
\rows_reg_199_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(9),
      Q => rows_reg_199(9),
      R => '0'
    );
\sof_reg_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_120_n_11,
      Q => sof_reg_106,
      R => '0'
    );
\sub_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(0),
      Q => sub_reg_209(0),
      R => '0'
    );
\sub_reg_209_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(10),
      Q => sub_reg_209(10),
      R => '0'
    );
\sub_reg_209_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(11),
      Q => sub_reg_209(11),
      R => '0'
    );
\sub_reg_209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(1),
      Q => sub_reg_209(1),
      R => '0'
    );
\sub_reg_209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(2),
      Q => sub_reg_209(2),
      R => '0'
    );
\sub_reg_209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(3),
      Q => sub_reg_209(3),
      R => '0'
    );
\sub_reg_209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(4),
      Q => sub_reg_209(4),
      R => '0'
    );
\sub_reg_209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(5),
      Q => sub_reg_209(5),
      R => '0'
    );
\sub_reg_209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(6),
      Q => sub_reg_209(6),
      R => '0'
    );
\sub_reg_209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(7),
      Q => sub_reg_209(7),
      R => '0'
    );
\sub_reg_209_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(8),
      Q => sub_reg_209(8),
      R => '0'
    );
\sub_reg_209_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(9),
      Q => sub_reg_209(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is
  port (
    or_ln150_2_reg_1128 : out STD_LOGIC;
    or_ln150_2_reg_1128_pp0_iter2_reg : out STD_LOGIC;
    \or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln192_reg_1183_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C : in STD_LOGIC_VECTOR ( 13 downto 0 );
    mul_ln194_1_reg_1206_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln194_reg_1200_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    mul_ln196_1_reg_1223_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln196_reg_1217_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \or_ln150_2_reg_1128_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \or_ln150_2_reg_1128_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln150_2_reg_1128_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln150_2_reg_1128_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg : in STD_LOGIC;
    \icmp_ln148_1_fu_375_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    stream_in_empty_n : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    cmp20_not_reg_634 : in STD_LOGIC;
    cmp17_not_reg_629 : in STD_LOGIC;
    \icmp_ln198_1_fu_828_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln198_1_fu_828_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \max_val_reg_1229_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln198_fu_822_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln198_fu_822_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \min_val_reg_1236_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    push_31 : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is
  signal Bres_fu_812_p4 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Gres_fu_766_p4 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Rres_fu_720_p4 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \add_ln192_2_fu_714_p2__83_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__4_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__5_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__5_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__5_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__5_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__6_i_1_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry__6_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2__83_carry_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__4_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__4_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__4_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__4_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__4_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__5_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__5_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__5_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__5_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__5_i_5_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__5_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__5_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__5_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_714_p2_carry__5_n_8\ : STD_LOGIC;
  signal add_ln192_2_fu_714_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln192_2_fu_714_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln192_2_fu_714_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln192_2_fu_714_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln192_2_fu_714_p2_carry_n_5 : STD_LOGIC;
  signal add_ln192_2_fu_714_p2_carry_n_6 : STD_LOGIC;
  signal add_ln192_2_fu_714_p2_carry_n_7 : STD_LOGIC;
  signal add_ln192_2_fu_714_p2_carry_n_8 : STD_LOGIC;
  signal add_ln192_3_fu_858_p2 : STD_LOGIC_VECTOR ( 23 downto 12 );
  signal \add_ln192_3_fu_858_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__4_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__4_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__4_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__4_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln192_3_fu_858_p2_carry__4_n_8\ : STD_LOGIC;
  signal add_ln192_3_fu_858_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln192_3_fu_858_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln192_3_fu_858_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln192_3_fu_858_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln192_3_fu_858_p2_carry_n_5 : STD_LOGIC;
  signal add_ln192_3_fu_858_p2_carry_n_6 : STD_LOGIC;
  signal add_ln192_3_fu_858_p2_carry_n_7 : STD_LOGIC;
  signal add_ln192_3_fu_858_p2_carry_n_8 : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__4_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__5_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__5_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__5_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__5_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__6_i_1_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry__6_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2__83_carry_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__4_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__4_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__4_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__4_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__4_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__5_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__5_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__5_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__5_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__5_i_5_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__5_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__5_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__5_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_760_p2_carry__5_n_8\ : STD_LOGIC;
  signal add_ln194_2_fu_760_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln194_2_fu_760_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln194_2_fu_760_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln194_2_fu_760_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln194_2_fu_760_p2_carry_n_5 : STD_LOGIC;
  signal add_ln194_2_fu_760_p2_carry_n_6 : STD_LOGIC;
  signal add_ln194_2_fu_760_p2_carry_n_7 : STD_LOGIC;
  signal add_ln194_2_fu_760_p2_carry_n_8 : STD_LOGIC;
  signal add_ln194_3_fu_862_p2 : STD_LOGIC_VECTOR ( 23 downto 12 );
  signal \add_ln194_3_fu_862_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__4_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__4_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__4_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__4_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln194_3_fu_862_p2_carry__4_n_8\ : STD_LOGIC;
  signal add_ln194_3_fu_862_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln194_3_fu_862_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln194_3_fu_862_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln194_3_fu_862_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln194_3_fu_862_p2_carry_n_5 : STD_LOGIC;
  signal add_ln194_3_fu_862_p2_carry_n_6 : STD_LOGIC;
  signal add_ln194_3_fu_862_p2_carry_n_7 : STD_LOGIC;
  signal add_ln194_3_fu_862_p2_carry_n_8 : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__4_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__5_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__5_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__5_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__5_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__6_i_1_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry__6_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2__83_carry_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__4_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__4_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__4_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__4_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__4_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__5_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__5_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__5_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__5_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__5_i_5_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__5_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__5_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__5_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_806_p2_carry__5_n_8\ : STD_LOGIC;
  signal add_ln196_2_fu_806_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln196_2_fu_806_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln196_2_fu_806_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln196_2_fu_806_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln196_2_fu_806_p2_carry_n_5 : STD_LOGIC;
  signal add_ln196_2_fu_806_p2_carry_n_6 : STD_LOGIC;
  signal add_ln196_2_fu_806_p2_carry_n_7 : STD_LOGIC;
  signal add_ln196_2_fu_806_p2_carry_n_8 : STD_LOGIC;
  signal add_ln196_3_fu_866_p2 : STD_LOGIC_VECTOR ( 23 downto 12 );
  signal \add_ln196_3_fu_866_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__3_n_8\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__4_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__4_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__4_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__4_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln196_3_fu_866_p2_carry__4_n_8\ : STD_LOGIC;
  signal add_ln196_3_fu_866_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln196_3_fu_866_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln196_3_fu_866_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln196_3_fu_866_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln196_3_fu_866_p2_carry_n_5 : STD_LOGIC;
  signal add_ln196_3_fu_866_p2_carry_n_6 : STD_LOGIC;
  signal add_ln196_3_fu_866_p2_carry_n_7 : STD_LOGIC;
  signal add_ln196_3_fu_866_p2_carry_n_8 : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready : STD_LOGIC;
  signal icmp_ln136_fu_359_p2 : STD_LOGIC;
  signal icmp_ln136_fu_359_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln136_fu_359_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln136_fu_359_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln136_fu_359_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln148_1_fu_375_p2 : STD_LOGIC;
  signal \icmp_ln148_1_fu_375_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln148_1_fu_375_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln148_1_fu_375_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln148_1_fu_375_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln148_1_fu_375_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln148_fu_369_p2 : STD_LOGIC;
  signal \icmp_ln148_fu_369_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln148_fu_369_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln148_fu_369_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln148_fu_369_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln148_fu_369_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln149_1_fu_393_p2 : STD_LOGIC;
  signal \icmp_ln149_1_fu_393_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln149_1_fu_393_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln149_1_fu_393_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln149_1_fu_393_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln149_1_fu_393_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln149_1_fu_393_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln149_1_fu_393_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln149_fu_387_p2 : STD_LOGIC;
  signal \icmp_ln149_fu_387_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln149_fu_387_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln149_fu_387_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln149_fu_387_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln149_fu_387_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln149_fu_387_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln149_fu_387_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2 : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln198_1_fu_828_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln198_1_fu_828_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln198_1_reg_1278 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2 : STD_LOGIC;
  signal \icmp_ln198_fu_822_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln198_fu_822_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln198_fu_822_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln198_fu_822_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln198_fu_822_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln198_fu_822_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln198_fu_822_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln198_fu_822_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln198_fu_822_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln198_fu_822_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln198_fu_822_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln198_reg_1273 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2 : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln199_1_fu_840_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln199_1_fu_840_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln199_1_reg_1288 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2 : STD_LOGIC;
  signal \icmp_ln199_fu_834_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln199_fu_834_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln199_fu_834_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln199_fu_834_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln199_fu_834_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln199_fu_834_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln199_fu_834_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln199_fu_834_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln199_fu_834_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln199_fu_834_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln199_fu_834_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln199_reg_1283 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2 : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln200_1_fu_852_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln200_1_fu_852_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln200_1_reg_1298 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2 : STD_LOGIC;
  signal \icmp_ln200_fu_846_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln200_fu_846_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln200_fu_846_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln200_fu_846_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln200_fu_846_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln200_fu_846_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln200_fu_846_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln200_fu_846_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln200_fu_846_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln200_fu_846_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln200_fu_846_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln200_reg_1293 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_10 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_11 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_12 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_13 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_14 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_15 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_16 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_17 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_18 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_19 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_20 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_21 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_22 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_23 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_24 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_25 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_26 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_27 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_28 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_29 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_30 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_31 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_32 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_35 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_36 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_37 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_38 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_39 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_40 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_41 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_42 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_43 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_44 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_45 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_46 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_47 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_48 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_49 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_5 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_50 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_51 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_52 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_53 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_54 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_55 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_56 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_57 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_58 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_59 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_6 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_60 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_61 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_62 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_63 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_64 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_65 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_66 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_7 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_8 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U100_n_9 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_10 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_11 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_12 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_13 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_14 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_15 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_16 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_17 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_18 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_19 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_20 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_21 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_22 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_23 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_24 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_25 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_26 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_27 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_28 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_29 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_30 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_31 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_32 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_34 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_35 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_36 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_37 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_38 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_39 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_40 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_41 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_42 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_43 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_44 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_45 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_46 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_47 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_48 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_49 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_5 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_50 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_51 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_52 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_53 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_54 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_55 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_56 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_57 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_58 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_59 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_6 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_60 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_61 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_62 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_63 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_64 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_65 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_7 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_8 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U98_n_9 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_10 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_11 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_12 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_13 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_14 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_15 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_16 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_17 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_18 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_19 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_20 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_21 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_22 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_23 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_24 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_25 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_26 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_27 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_28 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_29 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_30 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_31 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_32 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_34 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_35 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_36 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_37 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_38 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_39 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_40 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_41 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_42 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_43 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_44 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_45 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_46 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_47 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_48 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_49 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_5 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_50 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_51 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_52 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_53 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_54 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_55 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_56 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_57 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_58 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_59 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_6 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_60 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_61 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_62 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_63 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_64 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_65 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_7 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_8 : STD_LOGIC;
  signal mac_muladd_12ns_16s_26s_29_4_1_U99_n_9 : STD_LOGIC;
  signal max_val_reg_1229 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal min_val_reg_1236 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln192_1_reg_1189_reg_n_100 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_101 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_102 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_103 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_104 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_105 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_106 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_107 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_108 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_109 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_110 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_83 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_84 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_85 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_86 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_87 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_88 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_89 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_90 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_91 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_92 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_93 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_94 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_95 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_96 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_97 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_98 : STD_LOGIC;
  signal mul_ln192_1_reg_1189_reg_n_99 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_100 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_101 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_102 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_103 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_104 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_105 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_106 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_107 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_108 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_109 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_110 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_83 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_84 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_85 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_86 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_87 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_88 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_89 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_90 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_91 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_92 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_93 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_94 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_95 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_96 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_97 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_98 : STD_LOGIC;
  signal mul_ln192_reg_1183_reg_n_99 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_100 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_101 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_102 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_103 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_104 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_105 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_106 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_107 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_108 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_109 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_110 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_83 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_84 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_85 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_86 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_87 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_88 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_89 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_90 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_91 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_92 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_93 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_94 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_95 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_96 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_97 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_98 : STD_LOGIC;
  signal mul_ln194_1_reg_1206_reg_n_99 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_100 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_101 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_102 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_103 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_104 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_105 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_106 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_107 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_108 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_109 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_110 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_83 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_84 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_85 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_86 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_87 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_88 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_89 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_90 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_91 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_92 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_93 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_94 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_95 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_96 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_97 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_98 : STD_LOGIC;
  signal mul_ln194_reg_1200_reg_n_99 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_100 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_101 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_102 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_103 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_104 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_105 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_106 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_107 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_108 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_109 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_110 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_83 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_84 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_85 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_86 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_87 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_88 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_89 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_90 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_91 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_92 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_93 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_94 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_95 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_96 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_97 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_98 : STD_LOGIC;
  signal mul_ln196_1_reg_1223_reg_n_99 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_100 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_101 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_102 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_103 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_104 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_105 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_106 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_107 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_108 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_109 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_110 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_83 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_84 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_85 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_86 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_87 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_88 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_89 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_90 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_91 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_92 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_93 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_94 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_95 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_96 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_97 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_98 : STD_LOGIC;
  signal mul_ln196_reg_1217_reg_n_99 : STD_LOGIC;
  signal or_ln150_2_fu_429_p2 : STD_LOGIC;
  signal \^or_ln150_2_reg_1128\ : STD_LOGIC;
  signal or_ln150_2_reg_1128_pp0_iter1_reg : STD_LOGIC;
  signal \^or_ln150_2_reg_1128_pp0_iter2_reg\ : STD_LOGIC;
  signal \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\ : STD_LOGIC;
  signal sext_ln192_4_fu_704_p1 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal sext_ln194_4_fu_750_p1 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal sext_ln196_4_fu_796_p1 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal trunc_ln192_1_reg_1248 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal trunc_ln192_reg_1243_reg_n_100 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_101 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_102 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_103 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_104 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_105 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_106 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_107 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_108 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_109 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_110 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_87 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_88 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_89 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_90 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_91 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_92 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_93 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_94 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_95 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_96 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_97 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_98 : STD_LOGIC;
  signal trunc_ln192_reg_1243_reg_n_99 : STD_LOGIC;
  signal trunc_ln194_1_reg_1258 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal trunc_ln194_reg_1253_reg_n_100 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_101 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_102 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_103 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_104 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_105 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_106 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_107 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_108 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_109 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_110 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_87 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_88 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_89 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_90 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_91 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_92 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_93 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_94 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_95 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_96 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_97 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_98 : STD_LOGIC;
  signal trunc_ln194_reg_1253_reg_n_99 : STD_LOGIC;
  signal trunc_ln196_1_reg_1268 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal trunc_ln196_reg_1263_reg_n_100 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_101 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_102 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_103 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_104 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_105 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_106 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_107 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_108 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_109 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_110 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_87 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_88 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_89 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_90 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_91 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_92 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_93 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_94 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_95 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_96 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_97 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_98 : STD_LOGIC;
  signal trunc_ln196_reg_1263_reg_n_99 : STD_LOGIC;
  signal x_fu_136_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_add_ln192_2_fu_714_p2__83_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_2_fu_714_p2__83_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_2_fu_714_p2__83_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_2_fu_714_p2__83_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_2_fu_714_p2__83_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln192_2_fu_714_p2__83_carry__6_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln192_2_fu_714_p2__83_carry__6_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln192_3_fu_858_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_3_fu_858_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_3_fu_858_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_3_fu_858_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln194_2_fu_760_p2__83_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_2_fu_760_p2__83_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_2_fu_760_p2__83_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_2_fu_760_p2__83_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_2_fu_760_p2__83_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln194_2_fu_760_p2__83_carry__6_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln194_2_fu_760_p2__83_carry__6_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln194_3_fu_862_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_3_fu_862_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_3_fu_862_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_3_fu_862_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln196_2_fu_806_p2__83_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_2_fu_806_p2__83_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_2_fu_806_p2__83_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_2_fu_806_p2__83_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_2_fu_806_p2__83_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln196_2_fu_806_p2__83_carry__6_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln196_2_fu_806_p2__83_carry__6_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln196_3_fu_866_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_3_fu_866_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_3_fu_866_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_3_fu_866_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln136_fu_359_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln136_fu_359_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln136_fu_359_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln148_1_fu_375_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln148_1_fu_375_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln148_1_fu_375_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln148_fu_369_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln148_fu_369_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln148_fu_369_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln149_1_fu_393_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln149_1_fu_393_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln149_fu_387_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln149_fu_387_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln198_1_fu_828_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln198_1_fu_828_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln198_1_fu_828_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln198_1_fu_828_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln198_fu_822_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln198_fu_822_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln198_fu_822_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln198_fu_822_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln199_1_fu_840_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln199_1_fu_840_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln199_1_fu_840_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln199_1_fu_840_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln199_fu_834_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln199_fu_834_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln199_fu_834_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln199_fu_834_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln200_1_fu_852_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln200_1_fu_852_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln200_1_fu_852_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln200_1_fu_852_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln200_fu_846_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln200_fu_846_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln200_fu_846_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln200_fu_846_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln192_1_reg_1189_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_1189_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_1189_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_1189_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_1189_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_1189_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_1_reg_1189_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln192_1_reg_1189_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln192_1_reg_1189_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln192_1_reg_1189_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mul_ln192_1_reg_1189_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln192_reg_1183_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_reg_1183_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_reg_1183_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_reg_1183_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_reg_1183_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_reg_1183_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln192_reg_1183_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln192_reg_1183_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln192_reg_1183_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln192_reg_1183_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mul_ln192_reg_1183_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln194_1_reg_1206_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_1206_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_1206_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_1206_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_1206_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_1206_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_1_reg_1206_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln194_1_reg_1206_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln194_1_reg_1206_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln194_1_reg_1206_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mul_ln194_1_reg_1206_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln194_reg_1200_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_reg_1200_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_reg_1200_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_reg_1200_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_reg_1200_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_reg_1200_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln194_reg_1200_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln194_reg_1200_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln194_reg_1200_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln194_reg_1200_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mul_ln194_reg_1200_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln196_1_reg_1223_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_1223_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_1223_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_1223_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_1223_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_1223_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_1_reg_1223_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln196_1_reg_1223_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln196_1_reg_1223_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln196_1_reg_1223_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mul_ln196_1_reg_1223_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln196_reg_1217_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_reg_1217_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_reg_1217_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_reg_1217_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_reg_1217_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_reg_1217_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln196_reg_1217_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln196_reg_1217_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln196_reg_1217_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln196_reg_1217_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_mul_ln196_reg_1217_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln192_reg_1243_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_reg_1243_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_reg_1243_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_reg_1243_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_reg_1243_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_reg_1243_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_reg_1243_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln192_reg_1243_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln192_reg_1243_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln192_reg_1243_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_trunc_ln192_reg_1243_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln194_reg_1253_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_reg_1253_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_reg_1253_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_reg_1253_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_reg_1253_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_reg_1253_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_reg_1253_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln194_reg_1253_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln194_reg_1253_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln194_reg_1253_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_trunc_ln194_reg_1253_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln196_reg_1263_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_reg_1263_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_reg_1263_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_reg_1263_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_reg_1263_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_reg_1263_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_reg_1263_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln196_reg_1263_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln196_reg_1263_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln196_reg_1263_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_trunc_ln196_reg_1263_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_1__0\ : label is "soft_lutpair472";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln192_3_fu_858_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_3_fu_858_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_3_fu_858_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_3_fu_858_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_3_fu_858_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln192_3_fu_858_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln194_3_fu_862_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_3_fu_862_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_3_fu_862_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_3_fu_862_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_3_fu_862_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln194_3_fu_862_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln196_3_fu_866_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_3_fu_866_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_3_fu_866_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_3_fu_866_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_3_fu_866_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln196_3_fu_866_p2_carry__4\ : label is 35;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 : label is "inst/\v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 ";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair472";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln149_1_fu_393_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln149_1_fu_393_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln149_fu_387_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln149_fu_387_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln198_1_fu_828_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln198_1_fu_828_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln198_1_fu_828_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln198_fu_822_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln198_fu_822_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln198_fu_822_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln199_1_fu_840_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln199_1_fu_840_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln199_1_fu_840_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln199_fu_834_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln199_fu_834_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln199_fu_834_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln200_1_fu_852_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln200_1_fu_852_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln200_1_fu_852_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln200_fu_846_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln200_fu_846_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln200_fu_846_p2_carry__1\ : label is 11;
begin
  or_ln150_2_reg_1128 <= \^or_ln150_2_reg_1128\;
  or_ln150_2_reg_1128_pp0_iter2_reg <= \^or_ln150_2_reg_1128_pp0_iter2_reg\;
  \or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\ <= \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\;
\SRL_SIG_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_in_empty_n,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => stream_csc_full_n,
      I4 => \mOutPtr_reg[4]\(2),
      O => push
    );
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(0),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(0),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(12),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(10),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(10),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(22),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(11),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(11),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(23),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(0),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(0),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(12),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(1),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(1),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(13),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(2),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(2),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(14),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(3),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(3),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(15),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(4),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(4),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(16),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(5),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(5),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(17),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(6),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(6),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(18),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(7),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(7),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(19),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(1),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(1),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(13),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(8),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(8),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(20),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(9),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(9),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(21),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(10),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(10),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(22),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(11),
      I1 => icmp_ln199_reg_1283,
      I2 => max_val_reg_1229(11),
      I3 => icmp_ln199_1_reg_1288,
      I4 => add_ln194_3_fu_862_p2(23),
      O => \in\(23)
    );
\SRL_SIG_reg[15][24]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(0),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(0),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(12),
      O => \in\(24)
    );
\SRL_SIG_reg[15][25]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(1),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(1),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(13),
      O => \in\(25)
    );
\SRL_SIG_reg[15][26]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(2),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(2),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(14),
      O => \in\(26)
    );
\SRL_SIG_reg[15][27]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(3),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(3),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(15),
      O => \in\(27)
    );
\SRL_SIG_reg[15][28]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(4),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(4),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(16),
      O => \in\(28)
    );
\SRL_SIG_reg[15][29]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(5),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(5),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(17),
      O => \in\(29)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(2),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(2),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(14),
      O => \in\(2)
    );
\SRL_SIG_reg[15][30]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(6),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(6),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(18),
      O => \in\(30)
    );
\SRL_SIG_reg[15][31]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(7),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(7),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(19),
      O => \in\(31)
    );
\SRL_SIG_reg[15][32]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(8),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(8),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(20),
      O => \in\(32)
    );
\SRL_SIG_reg[15][33]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(9),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(9),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(21),
      O => \in\(33)
    );
\SRL_SIG_reg[15][34]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(10),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(10),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(22),
      O => \in\(34)
    );
\SRL_SIG_reg[15][35]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(11),
      I1 => icmp_ln200_reg_1293,
      I2 => max_val_reg_1229(11),
      I3 => icmp_ln200_1_reg_1298,
      I4 => add_ln196_3_fu_866_p2(23),
      O => \in\(35)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(3),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(3),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(15),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(4),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(4),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(16),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(5),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(5),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(17),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(6),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(6),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(18),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(7),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(7),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(19),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(8),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(8),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(20),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1236(9),
      I1 => icmp_ln198_reg_1273,
      I2 => max_val_reg_1229(9),
      I3 => icmp_ln198_1_reg_1278,
      I4 => add_ln192_3_fu_858_p2(21),
      O => \in\(9)
    );
\add_ln192_2_fu_714_p2__83_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln192_2_fu_714_p2__83_carry_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2__83_carry_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2__83_carry_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2__83_carry_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_29,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_30,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_31,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_32,
      O(3 downto 0) => \NLW_add_ln192_2_fu_714_p2__83_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_35,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_36,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_37,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_38
    );
\add_ln192_2_fu_714_p2__83_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2__83_carry_n_5\,
      CO(3) => \add_ln192_2_fu_714_p2__83_carry__0_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2__83_carry__0_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2__83_carry__0_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2__83_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_25,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_26,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_27,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_28,
      O(3 downto 0) => \NLW_add_ln192_2_fu_714_p2__83_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_39,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_40,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_41,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_42
    );
\add_ln192_2_fu_714_p2__83_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2__83_carry__0_n_5\,
      CO(3) => \add_ln192_2_fu_714_p2__83_carry__1_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2__83_carry__1_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2__83_carry__1_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2__83_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_21,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_22,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_23,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_24,
      O(3 downto 0) => \NLW_add_ln192_2_fu_714_p2__83_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_43,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_44,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_45,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_46
    );
\add_ln192_2_fu_714_p2__83_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2__83_carry__1_n_5\,
      CO(3) => \add_ln192_2_fu_714_p2__83_carry__2_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2__83_carry__2_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2__83_carry__2_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2__83_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_17,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_18,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_19,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_20,
      O(3 downto 0) => Rres_fu_720_p4(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_47,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_48,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_49,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_50
    );
\add_ln192_2_fu_714_p2__83_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2__83_carry__2_n_5\,
      CO(3) => \add_ln192_2_fu_714_p2__83_carry__3_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2__83_carry__3_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2__83_carry__3_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2__83_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_13,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_14,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_15,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_16,
      O(3 downto 0) => Rres_fu_720_p4(7 downto 4),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_51,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_52,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_53,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_54
    );
\add_ln192_2_fu_714_p2__83_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2__83_carry__3_n_5\,
      CO(3) => \add_ln192_2_fu_714_p2__83_carry__4_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2__83_carry__4_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2__83_carry__4_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2__83_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_9,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_10,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_11,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_12,
      O(3 downto 0) => Rres_fu_720_p4(11 downto 8),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_55,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_56,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_57,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_58
    );
\add_ln192_2_fu_714_p2__83_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2__83_carry__4_n_5\,
      CO(3) => \add_ln192_2_fu_714_p2__83_carry__5_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2__83_carry__5_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2__83_carry__5_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2__83_carry__5_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_5,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_6,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_7,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_8,
      O(3 downto 0) => Rres_fu_720_p4(15 downto 12),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_59,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_60,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_61,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_62
    );
\add_ln192_2_fu_714_p2__83_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2__83_carry__5_n_5\,
      CO(3 downto 2) => \NLW_add_ln192_2_fu_714_p2__83_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln192_2_fu_714_p2__83_carry__6_n_7\,
      CO(0) => \NLW_add_ln192_2_fu_714_p2__83_carry__6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln192_2_fu_714_p2__83_carry__6_i_1_n_8\,
      O(3 downto 1) => \NLW_add_ln192_2_fu_714_p2__83_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => Rres_fu_720_p4(16),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_63
    );
\add_ln192_2_fu_714_p2__83_carry__6_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2_carry__5_n_5\,
      CO(3 downto 1) => \NLW_add_ln192_2_fu_714_p2__83_carry__6_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln192_2_fu_714_p2__83_carry__6_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln192_2_fu_714_p2__83_carry__6_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
add_ln192_2_fu_714_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln192_2_fu_714_p2_carry_n_5,
      CO(2) => add_ln192_2_fu_714_p2_carry_n_6,
      CO(1) => add_ln192_2_fu_714_p2_carry_n_7,
      CO(0) => add_ln192_2_fu_714_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => mul_ln192_1_reg_1189_reg_n_107,
      DI(2) => mul_ln192_1_reg_1189_reg_n_108,
      DI(1) => mul_ln192_1_reg_1189_reg_n_109,
      DI(0) => mul_ln192_1_reg_1189_reg_n_110,
      O(3 downto 0) => sext_ln192_4_fu_704_p1(3 downto 0),
      S(3) => add_ln192_2_fu_714_p2_carry_i_1_n_5,
      S(2) => add_ln192_2_fu_714_p2_carry_i_2_n_5,
      S(1) => add_ln192_2_fu_714_p2_carry_i_3_n_5,
      S(0) => add_ln192_2_fu_714_p2_carry_i_4_n_5
    );
\add_ln192_2_fu_714_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln192_2_fu_714_p2_carry_n_5,
      CO(3) => \add_ln192_2_fu_714_p2_carry__0_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2_carry__0_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2_carry__0_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln192_1_reg_1189_reg_n_103,
      DI(2) => mul_ln192_1_reg_1189_reg_n_104,
      DI(1) => mul_ln192_1_reg_1189_reg_n_105,
      DI(0) => mul_ln192_1_reg_1189_reg_n_106,
      O(3 downto 0) => sext_ln192_4_fu_704_p1(7 downto 4),
      S(3) => \add_ln192_2_fu_714_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln192_2_fu_714_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln192_2_fu_714_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln192_2_fu_714_p2_carry__0_i_4_n_5\
    );
\add_ln192_2_fu_714_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_103,
      I1 => mul_ln192_reg_1183_reg_n_103,
      O => \add_ln192_2_fu_714_p2_carry__0_i_1_n_5\
    );
\add_ln192_2_fu_714_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_104,
      I1 => mul_ln192_reg_1183_reg_n_104,
      O => \add_ln192_2_fu_714_p2_carry__0_i_2_n_5\
    );
\add_ln192_2_fu_714_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_105,
      I1 => mul_ln192_reg_1183_reg_n_105,
      O => \add_ln192_2_fu_714_p2_carry__0_i_3_n_5\
    );
\add_ln192_2_fu_714_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_106,
      I1 => mul_ln192_reg_1183_reg_n_106,
      O => \add_ln192_2_fu_714_p2_carry__0_i_4_n_5\
    );
\add_ln192_2_fu_714_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2_carry__0_n_5\,
      CO(3) => \add_ln192_2_fu_714_p2_carry__1_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2_carry__1_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2_carry__1_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln192_1_reg_1189_reg_n_99,
      DI(2) => mul_ln192_1_reg_1189_reg_n_100,
      DI(1) => mul_ln192_1_reg_1189_reg_n_101,
      DI(0) => mul_ln192_1_reg_1189_reg_n_102,
      O(3 downto 0) => sext_ln192_4_fu_704_p1(11 downto 8),
      S(3) => \add_ln192_2_fu_714_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln192_2_fu_714_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln192_2_fu_714_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln192_2_fu_714_p2_carry__1_i_4_n_5\
    );
\add_ln192_2_fu_714_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_99,
      I1 => mul_ln192_reg_1183_reg_n_99,
      O => \add_ln192_2_fu_714_p2_carry__1_i_1_n_5\
    );
\add_ln192_2_fu_714_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_100,
      I1 => mul_ln192_reg_1183_reg_n_100,
      O => \add_ln192_2_fu_714_p2_carry__1_i_2_n_5\
    );
\add_ln192_2_fu_714_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_101,
      I1 => mul_ln192_reg_1183_reg_n_101,
      O => \add_ln192_2_fu_714_p2_carry__1_i_3_n_5\
    );
\add_ln192_2_fu_714_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_102,
      I1 => mul_ln192_reg_1183_reg_n_102,
      O => \add_ln192_2_fu_714_p2_carry__1_i_4_n_5\
    );
\add_ln192_2_fu_714_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2_carry__1_n_5\,
      CO(3) => \add_ln192_2_fu_714_p2_carry__2_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2_carry__2_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2_carry__2_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln192_1_reg_1189_reg_n_95,
      DI(2) => mul_ln192_1_reg_1189_reg_n_96,
      DI(1) => mul_ln192_1_reg_1189_reg_n_97,
      DI(0) => mul_ln192_1_reg_1189_reg_n_98,
      O(3 downto 0) => sext_ln192_4_fu_704_p1(15 downto 12),
      S(3) => \add_ln192_2_fu_714_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln192_2_fu_714_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln192_2_fu_714_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln192_2_fu_714_p2_carry__2_i_4_n_5\
    );
\add_ln192_2_fu_714_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_95,
      I1 => mul_ln192_reg_1183_reg_n_95,
      O => \add_ln192_2_fu_714_p2_carry__2_i_1_n_5\
    );
\add_ln192_2_fu_714_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_96,
      I1 => mul_ln192_reg_1183_reg_n_96,
      O => \add_ln192_2_fu_714_p2_carry__2_i_2_n_5\
    );
\add_ln192_2_fu_714_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_97,
      I1 => mul_ln192_reg_1183_reg_n_97,
      O => \add_ln192_2_fu_714_p2_carry__2_i_3_n_5\
    );
\add_ln192_2_fu_714_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_98,
      I1 => mul_ln192_reg_1183_reg_n_98,
      O => \add_ln192_2_fu_714_p2_carry__2_i_4_n_5\
    );
\add_ln192_2_fu_714_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2_carry__2_n_5\,
      CO(3) => \add_ln192_2_fu_714_p2_carry__3_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2_carry__3_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2_carry__3_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln192_1_reg_1189_reg_n_91,
      DI(2) => mul_ln192_1_reg_1189_reg_n_92,
      DI(1) => mul_ln192_1_reg_1189_reg_n_93,
      DI(0) => mul_ln192_1_reg_1189_reg_n_94,
      O(3 downto 0) => sext_ln192_4_fu_704_p1(19 downto 16),
      S(3) => \add_ln192_2_fu_714_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln192_2_fu_714_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln192_2_fu_714_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln192_2_fu_714_p2_carry__3_i_4_n_5\
    );
\add_ln192_2_fu_714_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_91,
      I1 => mul_ln192_reg_1183_reg_n_91,
      O => \add_ln192_2_fu_714_p2_carry__3_i_1_n_5\
    );
\add_ln192_2_fu_714_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_92,
      I1 => mul_ln192_reg_1183_reg_n_92,
      O => \add_ln192_2_fu_714_p2_carry__3_i_2_n_5\
    );
\add_ln192_2_fu_714_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_93,
      I1 => mul_ln192_reg_1183_reg_n_93,
      O => \add_ln192_2_fu_714_p2_carry__3_i_3_n_5\
    );
\add_ln192_2_fu_714_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_94,
      I1 => mul_ln192_reg_1183_reg_n_94,
      O => \add_ln192_2_fu_714_p2_carry__3_i_4_n_5\
    );
\add_ln192_2_fu_714_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2_carry__3_n_5\,
      CO(3) => \add_ln192_2_fu_714_p2_carry__4_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2_carry__4_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2_carry__4_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln192_1_reg_1189_reg_n_87,
      DI(2) => mul_ln192_1_reg_1189_reg_n_88,
      DI(1) => mul_ln192_1_reg_1189_reg_n_89,
      DI(0) => mul_ln192_1_reg_1189_reg_n_90,
      O(3 downto 0) => sext_ln192_4_fu_704_p1(23 downto 20),
      S(3) => \add_ln192_2_fu_714_p2_carry__4_i_1_n_5\,
      S(2) => \add_ln192_2_fu_714_p2_carry__4_i_2_n_5\,
      S(1) => \add_ln192_2_fu_714_p2_carry__4_i_3_n_5\,
      S(0) => \add_ln192_2_fu_714_p2_carry__4_i_4_n_5\
    );
\add_ln192_2_fu_714_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_87,
      I1 => mul_ln192_reg_1183_reg_n_87,
      O => \add_ln192_2_fu_714_p2_carry__4_i_1_n_5\
    );
\add_ln192_2_fu_714_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_88,
      I1 => mul_ln192_reg_1183_reg_n_88,
      O => \add_ln192_2_fu_714_p2_carry__4_i_2_n_5\
    );
\add_ln192_2_fu_714_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_89,
      I1 => mul_ln192_reg_1183_reg_n_89,
      O => \add_ln192_2_fu_714_p2_carry__4_i_3_n_5\
    );
\add_ln192_2_fu_714_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_90,
      I1 => mul_ln192_reg_1183_reg_n_90,
      O => \add_ln192_2_fu_714_p2_carry__4_i_4_n_5\
    );
\add_ln192_2_fu_714_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_2_fu_714_p2_carry__4_n_5\,
      CO(3) => \add_ln192_2_fu_714_p2_carry__5_n_5\,
      CO(2) => \add_ln192_2_fu_714_p2_carry__5_n_6\,
      CO(1) => \add_ln192_2_fu_714_p2_carry__5_n_7\,
      CO(0) => \add_ln192_2_fu_714_p2_carry__5_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln192_2_fu_714_p2_carry__5_i_1_n_5\,
      DI(2) => mul_ln192_1_reg_1189_reg_n_84,
      DI(1) => mul_ln192_1_reg_1189_reg_n_85,
      DI(0) => mul_ln192_1_reg_1189_reg_n_86,
      O(3 downto 0) => sext_ln192_4_fu_704_p1(27 downto 24),
      S(3) => \add_ln192_2_fu_714_p2_carry__5_i_2_n_5\,
      S(2) => \add_ln192_2_fu_714_p2_carry__5_i_3_n_5\,
      S(1) => \add_ln192_2_fu_714_p2_carry__5_i_4_n_5\,
      S(0) => \add_ln192_2_fu_714_p2_carry__5_i_5_n_5\
    );
\add_ln192_2_fu_714_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_83,
      O => \add_ln192_2_fu_714_p2_carry__5_i_1_n_5\
    );
\add_ln192_2_fu_714_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_83,
      I1 => mul_ln192_reg_1183_reg_n_83,
      O => \add_ln192_2_fu_714_p2_carry__5_i_2_n_5\
    );
\add_ln192_2_fu_714_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_84,
      I1 => mul_ln192_reg_1183_reg_n_84,
      O => \add_ln192_2_fu_714_p2_carry__5_i_3_n_5\
    );
\add_ln192_2_fu_714_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_85,
      I1 => mul_ln192_reg_1183_reg_n_85,
      O => \add_ln192_2_fu_714_p2_carry__5_i_4_n_5\
    );
\add_ln192_2_fu_714_p2_carry__5_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_86,
      I1 => mul_ln192_reg_1183_reg_n_86,
      O => \add_ln192_2_fu_714_p2_carry__5_i_5_n_5\
    );
add_ln192_2_fu_714_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_107,
      I1 => mul_ln192_reg_1183_reg_n_107,
      O => add_ln192_2_fu_714_p2_carry_i_1_n_5
    );
add_ln192_2_fu_714_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_108,
      I1 => mul_ln192_reg_1183_reg_n_108,
      O => add_ln192_2_fu_714_p2_carry_i_2_n_5
    );
add_ln192_2_fu_714_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_109,
      I1 => mul_ln192_reg_1183_reg_n_109,
      O => add_ln192_2_fu_714_p2_carry_i_3_n_5
    );
add_ln192_2_fu_714_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln192_1_reg_1189_reg_n_110,
      I1 => mul_ln192_reg_1183_reg_n_110,
      O => add_ln192_2_fu_714_p2_carry_i_4_n_5
    );
add_ln192_3_fu_858_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln192_3_fu_858_p2_carry_n_5,
      CO(2) => add_ln192_3_fu_858_p2_carry_n_6,
      CO(1) => add_ln192_3_fu_858_p2_carry_n_7,
      CO(0) => add_ln192_3_fu_858_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln192_1_reg_1248(3 downto 0),
      O(3 downto 0) => NLW_add_ln192_3_fu_858_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => add_ln192_3_fu_858_p2_carry_i_1_n_5,
      S(2) => add_ln192_3_fu_858_p2_carry_i_2_n_5,
      S(1) => add_ln192_3_fu_858_p2_carry_i_3_n_5,
      S(0) => add_ln192_3_fu_858_p2_carry_i_4_n_5
    );
\add_ln192_3_fu_858_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln192_3_fu_858_p2_carry_n_5,
      CO(3) => \add_ln192_3_fu_858_p2_carry__0_n_5\,
      CO(2) => \add_ln192_3_fu_858_p2_carry__0_n_6\,
      CO(1) => \add_ln192_3_fu_858_p2_carry__0_n_7\,
      CO(0) => \add_ln192_3_fu_858_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln192_1_reg_1248(7 downto 4),
      O(3 downto 0) => \NLW_add_ln192_3_fu_858_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln192_3_fu_858_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln192_3_fu_858_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln192_3_fu_858_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln192_3_fu_858_p2_carry__0_i_4_n_5\
    );
\add_ln192_3_fu_858_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(7),
      I1 => trunc_ln192_reg_1243_reg_n_103,
      O => \add_ln192_3_fu_858_p2_carry__0_i_1_n_5\
    );
\add_ln192_3_fu_858_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(6),
      I1 => trunc_ln192_reg_1243_reg_n_104,
      O => \add_ln192_3_fu_858_p2_carry__0_i_2_n_5\
    );
\add_ln192_3_fu_858_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(5),
      I1 => trunc_ln192_reg_1243_reg_n_105,
      O => \add_ln192_3_fu_858_p2_carry__0_i_3_n_5\
    );
\add_ln192_3_fu_858_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(4),
      I1 => trunc_ln192_reg_1243_reg_n_106,
      O => \add_ln192_3_fu_858_p2_carry__0_i_4_n_5\
    );
\add_ln192_3_fu_858_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_3_fu_858_p2_carry__0_n_5\,
      CO(3) => \add_ln192_3_fu_858_p2_carry__1_n_5\,
      CO(2) => \add_ln192_3_fu_858_p2_carry__1_n_6\,
      CO(1) => \add_ln192_3_fu_858_p2_carry__1_n_7\,
      CO(0) => \add_ln192_3_fu_858_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln192_1_reg_1248(11 downto 8),
      O(3 downto 0) => \NLW_add_ln192_3_fu_858_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln192_3_fu_858_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln192_3_fu_858_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln192_3_fu_858_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln192_3_fu_858_p2_carry__1_i_4_n_5\
    );
\add_ln192_3_fu_858_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(11),
      I1 => trunc_ln192_reg_1243_reg_n_99,
      O => \add_ln192_3_fu_858_p2_carry__1_i_1_n_5\
    );
\add_ln192_3_fu_858_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(10),
      I1 => trunc_ln192_reg_1243_reg_n_100,
      O => \add_ln192_3_fu_858_p2_carry__1_i_2_n_5\
    );
\add_ln192_3_fu_858_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(9),
      I1 => trunc_ln192_reg_1243_reg_n_101,
      O => \add_ln192_3_fu_858_p2_carry__1_i_3_n_5\
    );
\add_ln192_3_fu_858_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(8),
      I1 => trunc_ln192_reg_1243_reg_n_102,
      O => \add_ln192_3_fu_858_p2_carry__1_i_4_n_5\
    );
\add_ln192_3_fu_858_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_3_fu_858_p2_carry__1_n_5\,
      CO(3) => \add_ln192_3_fu_858_p2_carry__2_n_5\,
      CO(2) => \add_ln192_3_fu_858_p2_carry__2_n_6\,
      CO(1) => \add_ln192_3_fu_858_p2_carry__2_n_7\,
      CO(0) => \add_ln192_3_fu_858_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln192_1_reg_1248(15 downto 12),
      O(3 downto 0) => add_ln192_3_fu_858_p2(15 downto 12),
      S(3) => \add_ln192_3_fu_858_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln192_3_fu_858_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln192_3_fu_858_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln192_3_fu_858_p2_carry__2_i_4_n_5\
    );
\add_ln192_3_fu_858_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(15),
      I1 => trunc_ln192_reg_1243_reg_n_95,
      O => \add_ln192_3_fu_858_p2_carry__2_i_1_n_5\
    );
\add_ln192_3_fu_858_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(14),
      I1 => trunc_ln192_reg_1243_reg_n_96,
      O => \add_ln192_3_fu_858_p2_carry__2_i_2_n_5\
    );
\add_ln192_3_fu_858_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(13),
      I1 => trunc_ln192_reg_1243_reg_n_97,
      O => \add_ln192_3_fu_858_p2_carry__2_i_3_n_5\
    );
\add_ln192_3_fu_858_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(12),
      I1 => trunc_ln192_reg_1243_reg_n_98,
      O => \add_ln192_3_fu_858_p2_carry__2_i_4_n_5\
    );
\add_ln192_3_fu_858_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_3_fu_858_p2_carry__2_n_5\,
      CO(3) => \add_ln192_3_fu_858_p2_carry__3_n_5\,
      CO(2) => \add_ln192_3_fu_858_p2_carry__3_n_6\,
      CO(1) => \add_ln192_3_fu_858_p2_carry__3_n_7\,
      CO(0) => \add_ln192_3_fu_858_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln192_1_reg_1248(19 downto 16),
      O(3 downto 0) => add_ln192_3_fu_858_p2(19 downto 16),
      S(3) => \add_ln192_3_fu_858_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln192_3_fu_858_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln192_3_fu_858_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln192_3_fu_858_p2_carry__3_i_4_n_5\
    );
\add_ln192_3_fu_858_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(19),
      I1 => trunc_ln192_reg_1243_reg_n_91,
      O => \add_ln192_3_fu_858_p2_carry__3_i_1_n_5\
    );
\add_ln192_3_fu_858_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(18),
      I1 => trunc_ln192_reg_1243_reg_n_92,
      O => \add_ln192_3_fu_858_p2_carry__3_i_2_n_5\
    );
\add_ln192_3_fu_858_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(17),
      I1 => trunc_ln192_reg_1243_reg_n_93,
      O => \add_ln192_3_fu_858_p2_carry__3_i_3_n_5\
    );
\add_ln192_3_fu_858_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(16),
      I1 => trunc_ln192_reg_1243_reg_n_94,
      O => \add_ln192_3_fu_858_p2_carry__3_i_4_n_5\
    );
\add_ln192_3_fu_858_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln192_3_fu_858_p2_carry__3_n_5\,
      CO(3) => \NLW_add_ln192_3_fu_858_p2_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \add_ln192_3_fu_858_p2_carry__4_n_6\,
      CO(1) => \add_ln192_3_fu_858_p2_carry__4_n_7\,
      CO(0) => \add_ln192_3_fu_858_p2_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln192_1_reg_1248(22 downto 20),
      O(3 downto 0) => add_ln192_3_fu_858_p2(23 downto 20),
      S(3) => \add_ln192_3_fu_858_p2_carry__4_i_1_n_5\,
      S(2) => \add_ln192_3_fu_858_p2_carry__4_i_2_n_5\,
      S(1) => \add_ln192_3_fu_858_p2_carry__4_i_3_n_5\,
      S(0) => \add_ln192_3_fu_858_p2_carry__4_i_4_n_5\
    );
\add_ln192_3_fu_858_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(23),
      I1 => trunc_ln192_reg_1243_reg_n_87,
      O => \add_ln192_3_fu_858_p2_carry__4_i_1_n_5\
    );
\add_ln192_3_fu_858_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(22),
      I1 => trunc_ln192_reg_1243_reg_n_88,
      O => \add_ln192_3_fu_858_p2_carry__4_i_2_n_5\
    );
\add_ln192_3_fu_858_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(21),
      I1 => trunc_ln192_reg_1243_reg_n_89,
      O => \add_ln192_3_fu_858_p2_carry__4_i_3_n_5\
    );
\add_ln192_3_fu_858_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(20),
      I1 => trunc_ln192_reg_1243_reg_n_90,
      O => \add_ln192_3_fu_858_p2_carry__4_i_4_n_5\
    );
add_ln192_3_fu_858_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(3),
      I1 => trunc_ln192_reg_1243_reg_n_107,
      O => add_ln192_3_fu_858_p2_carry_i_1_n_5
    );
add_ln192_3_fu_858_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(2),
      I1 => trunc_ln192_reg_1243_reg_n_108,
      O => add_ln192_3_fu_858_p2_carry_i_2_n_5
    );
add_ln192_3_fu_858_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(1),
      I1 => trunc_ln192_reg_1243_reg_n_109,
      O => add_ln192_3_fu_858_p2_carry_i_3_n_5
    );
add_ln192_3_fu_858_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln192_1_reg_1248(0),
      I1 => trunc_ln192_reg_1243_reg_n_110,
      O => add_ln192_3_fu_858_p2_carry_i_4_n_5
    );
\add_ln194_2_fu_760_p2__83_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln194_2_fu_760_p2__83_carry_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2__83_carry_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2__83_carry_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2__83_carry_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_29,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_30,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_31,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_32,
      O(3 downto 0) => \NLW_add_ln194_2_fu_760_p2__83_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_35,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_36,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_37,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_38
    );
\add_ln194_2_fu_760_p2__83_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2__83_carry_n_5\,
      CO(3) => \add_ln194_2_fu_760_p2__83_carry__0_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2__83_carry__0_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2__83_carry__0_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2__83_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_25,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_26,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_27,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_28,
      O(3 downto 0) => \NLW_add_ln194_2_fu_760_p2__83_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_39,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_40,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_41,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_42
    );
\add_ln194_2_fu_760_p2__83_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2__83_carry__0_n_5\,
      CO(3) => \add_ln194_2_fu_760_p2__83_carry__1_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2__83_carry__1_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2__83_carry__1_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2__83_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_21,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_22,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_23,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_24,
      O(3 downto 0) => \NLW_add_ln194_2_fu_760_p2__83_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_43,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_44,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_45,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_46
    );
\add_ln194_2_fu_760_p2__83_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2__83_carry__1_n_5\,
      CO(3) => \add_ln194_2_fu_760_p2__83_carry__2_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2__83_carry__2_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2__83_carry__2_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2__83_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_17,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_18,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_19,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_20,
      O(3 downto 0) => Gres_fu_766_p4(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_47,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_48,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_49,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_50
    );
\add_ln194_2_fu_760_p2__83_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2__83_carry__2_n_5\,
      CO(3) => \add_ln194_2_fu_760_p2__83_carry__3_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2__83_carry__3_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2__83_carry__3_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2__83_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_13,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_14,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_15,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_16,
      O(3 downto 0) => Gres_fu_766_p4(7 downto 4),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_51,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_52,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_53,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_54
    );
\add_ln194_2_fu_760_p2__83_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2__83_carry__3_n_5\,
      CO(3) => \add_ln194_2_fu_760_p2__83_carry__4_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2__83_carry__4_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2__83_carry__4_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2__83_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_9,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_10,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_11,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_12,
      O(3 downto 0) => Gres_fu_766_p4(11 downto 8),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_55,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_56,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_57,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_58
    );
\add_ln194_2_fu_760_p2__83_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2__83_carry__4_n_5\,
      CO(3) => \add_ln194_2_fu_760_p2__83_carry__5_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2__83_carry__5_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2__83_carry__5_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2__83_carry__5_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_5,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_6,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_7,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_8,
      O(3 downto 0) => Gres_fu_766_p4(15 downto 12),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_59,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_60,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_61,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_62
    );
\add_ln194_2_fu_760_p2__83_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2__83_carry__5_n_5\,
      CO(3 downto 2) => \NLW_add_ln194_2_fu_760_p2__83_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln194_2_fu_760_p2__83_carry__6_n_7\,
      CO(0) => \NLW_add_ln194_2_fu_760_p2__83_carry__6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln194_2_fu_760_p2__83_carry__6_i_1_n_8\,
      O(3 downto 1) => \NLW_add_ln194_2_fu_760_p2__83_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => Gres_fu_766_p4(16),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_63
    );
\add_ln194_2_fu_760_p2__83_carry__6_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2_carry__5_n_5\,
      CO(3 downto 1) => \NLW_add_ln194_2_fu_760_p2__83_carry__6_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln194_2_fu_760_p2__83_carry__6_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln194_2_fu_760_p2__83_carry__6_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
add_ln194_2_fu_760_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln194_2_fu_760_p2_carry_n_5,
      CO(2) => add_ln194_2_fu_760_p2_carry_n_6,
      CO(1) => add_ln194_2_fu_760_p2_carry_n_7,
      CO(0) => add_ln194_2_fu_760_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => mul_ln194_1_reg_1206_reg_n_107,
      DI(2) => mul_ln194_1_reg_1206_reg_n_108,
      DI(1) => mul_ln194_1_reg_1206_reg_n_109,
      DI(0) => mul_ln194_1_reg_1206_reg_n_110,
      O(3 downto 0) => sext_ln194_4_fu_750_p1(3 downto 0),
      S(3) => add_ln194_2_fu_760_p2_carry_i_1_n_5,
      S(2) => add_ln194_2_fu_760_p2_carry_i_2_n_5,
      S(1) => add_ln194_2_fu_760_p2_carry_i_3_n_5,
      S(0) => add_ln194_2_fu_760_p2_carry_i_4_n_5
    );
\add_ln194_2_fu_760_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln194_2_fu_760_p2_carry_n_5,
      CO(3) => \add_ln194_2_fu_760_p2_carry__0_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2_carry__0_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2_carry__0_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln194_1_reg_1206_reg_n_103,
      DI(2) => mul_ln194_1_reg_1206_reg_n_104,
      DI(1) => mul_ln194_1_reg_1206_reg_n_105,
      DI(0) => mul_ln194_1_reg_1206_reg_n_106,
      O(3 downto 0) => sext_ln194_4_fu_750_p1(7 downto 4),
      S(3) => \add_ln194_2_fu_760_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln194_2_fu_760_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln194_2_fu_760_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln194_2_fu_760_p2_carry__0_i_4_n_5\
    );
\add_ln194_2_fu_760_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_103,
      I1 => mul_ln194_reg_1200_reg_n_103,
      O => \add_ln194_2_fu_760_p2_carry__0_i_1_n_5\
    );
\add_ln194_2_fu_760_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_104,
      I1 => mul_ln194_reg_1200_reg_n_104,
      O => \add_ln194_2_fu_760_p2_carry__0_i_2_n_5\
    );
\add_ln194_2_fu_760_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_105,
      I1 => mul_ln194_reg_1200_reg_n_105,
      O => \add_ln194_2_fu_760_p2_carry__0_i_3_n_5\
    );
\add_ln194_2_fu_760_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_106,
      I1 => mul_ln194_reg_1200_reg_n_106,
      O => \add_ln194_2_fu_760_p2_carry__0_i_4_n_5\
    );
\add_ln194_2_fu_760_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2_carry__0_n_5\,
      CO(3) => \add_ln194_2_fu_760_p2_carry__1_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2_carry__1_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2_carry__1_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln194_1_reg_1206_reg_n_99,
      DI(2) => mul_ln194_1_reg_1206_reg_n_100,
      DI(1) => mul_ln194_1_reg_1206_reg_n_101,
      DI(0) => mul_ln194_1_reg_1206_reg_n_102,
      O(3 downto 0) => sext_ln194_4_fu_750_p1(11 downto 8),
      S(3) => \add_ln194_2_fu_760_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln194_2_fu_760_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln194_2_fu_760_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln194_2_fu_760_p2_carry__1_i_4_n_5\
    );
\add_ln194_2_fu_760_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_99,
      I1 => mul_ln194_reg_1200_reg_n_99,
      O => \add_ln194_2_fu_760_p2_carry__1_i_1_n_5\
    );
\add_ln194_2_fu_760_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_100,
      I1 => mul_ln194_reg_1200_reg_n_100,
      O => \add_ln194_2_fu_760_p2_carry__1_i_2_n_5\
    );
\add_ln194_2_fu_760_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_101,
      I1 => mul_ln194_reg_1200_reg_n_101,
      O => \add_ln194_2_fu_760_p2_carry__1_i_3_n_5\
    );
\add_ln194_2_fu_760_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_102,
      I1 => mul_ln194_reg_1200_reg_n_102,
      O => \add_ln194_2_fu_760_p2_carry__1_i_4_n_5\
    );
\add_ln194_2_fu_760_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2_carry__1_n_5\,
      CO(3) => \add_ln194_2_fu_760_p2_carry__2_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2_carry__2_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2_carry__2_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln194_1_reg_1206_reg_n_95,
      DI(2) => mul_ln194_1_reg_1206_reg_n_96,
      DI(1) => mul_ln194_1_reg_1206_reg_n_97,
      DI(0) => mul_ln194_1_reg_1206_reg_n_98,
      O(3 downto 0) => sext_ln194_4_fu_750_p1(15 downto 12),
      S(3) => \add_ln194_2_fu_760_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln194_2_fu_760_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln194_2_fu_760_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln194_2_fu_760_p2_carry__2_i_4_n_5\
    );
\add_ln194_2_fu_760_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_95,
      I1 => mul_ln194_reg_1200_reg_n_95,
      O => \add_ln194_2_fu_760_p2_carry__2_i_1_n_5\
    );
\add_ln194_2_fu_760_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_96,
      I1 => mul_ln194_reg_1200_reg_n_96,
      O => \add_ln194_2_fu_760_p2_carry__2_i_2_n_5\
    );
\add_ln194_2_fu_760_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_97,
      I1 => mul_ln194_reg_1200_reg_n_97,
      O => \add_ln194_2_fu_760_p2_carry__2_i_3_n_5\
    );
\add_ln194_2_fu_760_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_98,
      I1 => mul_ln194_reg_1200_reg_n_98,
      O => \add_ln194_2_fu_760_p2_carry__2_i_4_n_5\
    );
\add_ln194_2_fu_760_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2_carry__2_n_5\,
      CO(3) => \add_ln194_2_fu_760_p2_carry__3_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2_carry__3_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2_carry__3_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln194_1_reg_1206_reg_n_91,
      DI(2) => mul_ln194_1_reg_1206_reg_n_92,
      DI(1) => mul_ln194_1_reg_1206_reg_n_93,
      DI(0) => mul_ln194_1_reg_1206_reg_n_94,
      O(3 downto 0) => sext_ln194_4_fu_750_p1(19 downto 16),
      S(3) => \add_ln194_2_fu_760_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln194_2_fu_760_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln194_2_fu_760_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln194_2_fu_760_p2_carry__3_i_4_n_5\
    );
\add_ln194_2_fu_760_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_91,
      I1 => mul_ln194_reg_1200_reg_n_91,
      O => \add_ln194_2_fu_760_p2_carry__3_i_1_n_5\
    );
\add_ln194_2_fu_760_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_92,
      I1 => mul_ln194_reg_1200_reg_n_92,
      O => \add_ln194_2_fu_760_p2_carry__3_i_2_n_5\
    );
\add_ln194_2_fu_760_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_93,
      I1 => mul_ln194_reg_1200_reg_n_93,
      O => \add_ln194_2_fu_760_p2_carry__3_i_3_n_5\
    );
\add_ln194_2_fu_760_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_94,
      I1 => mul_ln194_reg_1200_reg_n_94,
      O => \add_ln194_2_fu_760_p2_carry__3_i_4_n_5\
    );
\add_ln194_2_fu_760_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2_carry__3_n_5\,
      CO(3) => \add_ln194_2_fu_760_p2_carry__4_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2_carry__4_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2_carry__4_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln194_1_reg_1206_reg_n_87,
      DI(2) => mul_ln194_1_reg_1206_reg_n_88,
      DI(1) => mul_ln194_1_reg_1206_reg_n_89,
      DI(0) => mul_ln194_1_reg_1206_reg_n_90,
      O(3 downto 0) => sext_ln194_4_fu_750_p1(23 downto 20),
      S(3) => \add_ln194_2_fu_760_p2_carry__4_i_1_n_5\,
      S(2) => \add_ln194_2_fu_760_p2_carry__4_i_2_n_5\,
      S(1) => \add_ln194_2_fu_760_p2_carry__4_i_3_n_5\,
      S(0) => \add_ln194_2_fu_760_p2_carry__4_i_4_n_5\
    );
\add_ln194_2_fu_760_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_87,
      I1 => mul_ln194_reg_1200_reg_n_87,
      O => \add_ln194_2_fu_760_p2_carry__4_i_1_n_5\
    );
\add_ln194_2_fu_760_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_88,
      I1 => mul_ln194_reg_1200_reg_n_88,
      O => \add_ln194_2_fu_760_p2_carry__4_i_2_n_5\
    );
\add_ln194_2_fu_760_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_89,
      I1 => mul_ln194_reg_1200_reg_n_89,
      O => \add_ln194_2_fu_760_p2_carry__4_i_3_n_5\
    );
\add_ln194_2_fu_760_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_90,
      I1 => mul_ln194_reg_1200_reg_n_90,
      O => \add_ln194_2_fu_760_p2_carry__4_i_4_n_5\
    );
\add_ln194_2_fu_760_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_2_fu_760_p2_carry__4_n_5\,
      CO(3) => \add_ln194_2_fu_760_p2_carry__5_n_5\,
      CO(2) => \add_ln194_2_fu_760_p2_carry__5_n_6\,
      CO(1) => \add_ln194_2_fu_760_p2_carry__5_n_7\,
      CO(0) => \add_ln194_2_fu_760_p2_carry__5_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln194_2_fu_760_p2_carry__5_i_1_n_5\,
      DI(2) => mul_ln194_1_reg_1206_reg_n_84,
      DI(1) => mul_ln194_1_reg_1206_reg_n_85,
      DI(0) => mul_ln194_1_reg_1206_reg_n_86,
      O(3 downto 0) => sext_ln194_4_fu_750_p1(27 downto 24),
      S(3) => \add_ln194_2_fu_760_p2_carry__5_i_2_n_5\,
      S(2) => \add_ln194_2_fu_760_p2_carry__5_i_3_n_5\,
      S(1) => \add_ln194_2_fu_760_p2_carry__5_i_4_n_5\,
      S(0) => \add_ln194_2_fu_760_p2_carry__5_i_5_n_5\
    );
\add_ln194_2_fu_760_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_83,
      O => \add_ln194_2_fu_760_p2_carry__5_i_1_n_5\
    );
\add_ln194_2_fu_760_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_83,
      I1 => mul_ln194_reg_1200_reg_n_83,
      O => \add_ln194_2_fu_760_p2_carry__5_i_2_n_5\
    );
\add_ln194_2_fu_760_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_84,
      I1 => mul_ln194_reg_1200_reg_n_84,
      O => \add_ln194_2_fu_760_p2_carry__5_i_3_n_5\
    );
\add_ln194_2_fu_760_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_85,
      I1 => mul_ln194_reg_1200_reg_n_85,
      O => \add_ln194_2_fu_760_p2_carry__5_i_4_n_5\
    );
\add_ln194_2_fu_760_p2_carry__5_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_86,
      I1 => mul_ln194_reg_1200_reg_n_86,
      O => \add_ln194_2_fu_760_p2_carry__5_i_5_n_5\
    );
add_ln194_2_fu_760_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_107,
      I1 => mul_ln194_reg_1200_reg_n_107,
      O => add_ln194_2_fu_760_p2_carry_i_1_n_5
    );
add_ln194_2_fu_760_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_108,
      I1 => mul_ln194_reg_1200_reg_n_108,
      O => add_ln194_2_fu_760_p2_carry_i_2_n_5
    );
add_ln194_2_fu_760_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_109,
      I1 => mul_ln194_reg_1200_reg_n_109,
      O => add_ln194_2_fu_760_p2_carry_i_3_n_5
    );
add_ln194_2_fu_760_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln194_1_reg_1206_reg_n_110,
      I1 => mul_ln194_reg_1200_reg_n_110,
      O => add_ln194_2_fu_760_p2_carry_i_4_n_5
    );
add_ln194_3_fu_862_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln194_3_fu_862_p2_carry_n_5,
      CO(2) => add_ln194_3_fu_862_p2_carry_n_6,
      CO(1) => add_ln194_3_fu_862_p2_carry_n_7,
      CO(0) => add_ln194_3_fu_862_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln194_1_reg_1258(3 downto 0),
      O(3 downto 0) => NLW_add_ln194_3_fu_862_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => add_ln194_3_fu_862_p2_carry_i_1_n_5,
      S(2) => add_ln194_3_fu_862_p2_carry_i_2_n_5,
      S(1) => add_ln194_3_fu_862_p2_carry_i_3_n_5,
      S(0) => add_ln194_3_fu_862_p2_carry_i_4_n_5
    );
\add_ln194_3_fu_862_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln194_3_fu_862_p2_carry_n_5,
      CO(3) => \add_ln194_3_fu_862_p2_carry__0_n_5\,
      CO(2) => \add_ln194_3_fu_862_p2_carry__0_n_6\,
      CO(1) => \add_ln194_3_fu_862_p2_carry__0_n_7\,
      CO(0) => \add_ln194_3_fu_862_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln194_1_reg_1258(7 downto 4),
      O(3 downto 0) => \NLW_add_ln194_3_fu_862_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln194_3_fu_862_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln194_3_fu_862_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln194_3_fu_862_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln194_3_fu_862_p2_carry__0_i_4_n_5\
    );
\add_ln194_3_fu_862_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(7),
      I1 => trunc_ln194_reg_1253_reg_n_103,
      O => \add_ln194_3_fu_862_p2_carry__0_i_1_n_5\
    );
\add_ln194_3_fu_862_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(6),
      I1 => trunc_ln194_reg_1253_reg_n_104,
      O => \add_ln194_3_fu_862_p2_carry__0_i_2_n_5\
    );
\add_ln194_3_fu_862_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(5),
      I1 => trunc_ln194_reg_1253_reg_n_105,
      O => \add_ln194_3_fu_862_p2_carry__0_i_3_n_5\
    );
\add_ln194_3_fu_862_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(4),
      I1 => trunc_ln194_reg_1253_reg_n_106,
      O => \add_ln194_3_fu_862_p2_carry__0_i_4_n_5\
    );
\add_ln194_3_fu_862_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_3_fu_862_p2_carry__0_n_5\,
      CO(3) => \add_ln194_3_fu_862_p2_carry__1_n_5\,
      CO(2) => \add_ln194_3_fu_862_p2_carry__1_n_6\,
      CO(1) => \add_ln194_3_fu_862_p2_carry__1_n_7\,
      CO(0) => \add_ln194_3_fu_862_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln194_1_reg_1258(11 downto 8),
      O(3 downto 0) => \NLW_add_ln194_3_fu_862_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln194_3_fu_862_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln194_3_fu_862_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln194_3_fu_862_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln194_3_fu_862_p2_carry__1_i_4_n_5\
    );
\add_ln194_3_fu_862_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(11),
      I1 => trunc_ln194_reg_1253_reg_n_99,
      O => \add_ln194_3_fu_862_p2_carry__1_i_1_n_5\
    );
\add_ln194_3_fu_862_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(10),
      I1 => trunc_ln194_reg_1253_reg_n_100,
      O => \add_ln194_3_fu_862_p2_carry__1_i_2_n_5\
    );
\add_ln194_3_fu_862_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(9),
      I1 => trunc_ln194_reg_1253_reg_n_101,
      O => \add_ln194_3_fu_862_p2_carry__1_i_3_n_5\
    );
\add_ln194_3_fu_862_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(8),
      I1 => trunc_ln194_reg_1253_reg_n_102,
      O => \add_ln194_3_fu_862_p2_carry__1_i_4_n_5\
    );
\add_ln194_3_fu_862_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_3_fu_862_p2_carry__1_n_5\,
      CO(3) => \add_ln194_3_fu_862_p2_carry__2_n_5\,
      CO(2) => \add_ln194_3_fu_862_p2_carry__2_n_6\,
      CO(1) => \add_ln194_3_fu_862_p2_carry__2_n_7\,
      CO(0) => \add_ln194_3_fu_862_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln194_1_reg_1258(15 downto 12),
      O(3 downto 0) => add_ln194_3_fu_862_p2(15 downto 12),
      S(3) => \add_ln194_3_fu_862_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln194_3_fu_862_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln194_3_fu_862_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln194_3_fu_862_p2_carry__2_i_4_n_5\
    );
\add_ln194_3_fu_862_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(15),
      I1 => trunc_ln194_reg_1253_reg_n_95,
      O => \add_ln194_3_fu_862_p2_carry__2_i_1_n_5\
    );
\add_ln194_3_fu_862_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(14),
      I1 => trunc_ln194_reg_1253_reg_n_96,
      O => \add_ln194_3_fu_862_p2_carry__2_i_2_n_5\
    );
\add_ln194_3_fu_862_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(13),
      I1 => trunc_ln194_reg_1253_reg_n_97,
      O => \add_ln194_3_fu_862_p2_carry__2_i_3_n_5\
    );
\add_ln194_3_fu_862_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(12),
      I1 => trunc_ln194_reg_1253_reg_n_98,
      O => \add_ln194_3_fu_862_p2_carry__2_i_4_n_5\
    );
\add_ln194_3_fu_862_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_3_fu_862_p2_carry__2_n_5\,
      CO(3) => \add_ln194_3_fu_862_p2_carry__3_n_5\,
      CO(2) => \add_ln194_3_fu_862_p2_carry__3_n_6\,
      CO(1) => \add_ln194_3_fu_862_p2_carry__3_n_7\,
      CO(0) => \add_ln194_3_fu_862_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln194_1_reg_1258(19 downto 16),
      O(3 downto 0) => add_ln194_3_fu_862_p2(19 downto 16),
      S(3) => \add_ln194_3_fu_862_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln194_3_fu_862_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln194_3_fu_862_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln194_3_fu_862_p2_carry__3_i_4_n_5\
    );
\add_ln194_3_fu_862_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(19),
      I1 => trunc_ln194_reg_1253_reg_n_91,
      O => \add_ln194_3_fu_862_p2_carry__3_i_1_n_5\
    );
\add_ln194_3_fu_862_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(18),
      I1 => trunc_ln194_reg_1253_reg_n_92,
      O => \add_ln194_3_fu_862_p2_carry__3_i_2_n_5\
    );
\add_ln194_3_fu_862_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(17),
      I1 => trunc_ln194_reg_1253_reg_n_93,
      O => \add_ln194_3_fu_862_p2_carry__3_i_3_n_5\
    );
\add_ln194_3_fu_862_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(16),
      I1 => trunc_ln194_reg_1253_reg_n_94,
      O => \add_ln194_3_fu_862_p2_carry__3_i_4_n_5\
    );
\add_ln194_3_fu_862_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln194_3_fu_862_p2_carry__3_n_5\,
      CO(3) => \NLW_add_ln194_3_fu_862_p2_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \add_ln194_3_fu_862_p2_carry__4_n_6\,
      CO(1) => \add_ln194_3_fu_862_p2_carry__4_n_7\,
      CO(0) => \add_ln194_3_fu_862_p2_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln194_1_reg_1258(22 downto 20),
      O(3 downto 0) => add_ln194_3_fu_862_p2(23 downto 20),
      S(3) => \add_ln194_3_fu_862_p2_carry__4_i_1_n_5\,
      S(2) => \add_ln194_3_fu_862_p2_carry__4_i_2_n_5\,
      S(1) => \add_ln194_3_fu_862_p2_carry__4_i_3_n_5\,
      S(0) => \add_ln194_3_fu_862_p2_carry__4_i_4_n_5\
    );
\add_ln194_3_fu_862_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(23),
      I1 => trunc_ln194_reg_1253_reg_n_87,
      O => \add_ln194_3_fu_862_p2_carry__4_i_1_n_5\
    );
\add_ln194_3_fu_862_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(22),
      I1 => trunc_ln194_reg_1253_reg_n_88,
      O => \add_ln194_3_fu_862_p2_carry__4_i_2_n_5\
    );
\add_ln194_3_fu_862_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(21),
      I1 => trunc_ln194_reg_1253_reg_n_89,
      O => \add_ln194_3_fu_862_p2_carry__4_i_3_n_5\
    );
\add_ln194_3_fu_862_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(20),
      I1 => trunc_ln194_reg_1253_reg_n_90,
      O => \add_ln194_3_fu_862_p2_carry__4_i_4_n_5\
    );
add_ln194_3_fu_862_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(3),
      I1 => trunc_ln194_reg_1253_reg_n_107,
      O => add_ln194_3_fu_862_p2_carry_i_1_n_5
    );
add_ln194_3_fu_862_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(2),
      I1 => trunc_ln194_reg_1253_reg_n_108,
      O => add_ln194_3_fu_862_p2_carry_i_2_n_5
    );
add_ln194_3_fu_862_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(1),
      I1 => trunc_ln194_reg_1253_reg_n_109,
      O => add_ln194_3_fu_862_p2_carry_i_3_n_5
    );
add_ln194_3_fu_862_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln194_1_reg_1258(0),
      I1 => trunc_ln194_reg_1253_reg_n_110,
      O => add_ln194_3_fu_862_p2_carry_i_4_n_5
    );
\add_ln196_2_fu_806_p2__83_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln196_2_fu_806_p2__83_carry_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2__83_carry_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2__83_carry_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2__83_carry_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_29,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_30,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_31,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_32,
      O(3 downto 0) => \NLW_add_ln196_2_fu_806_p2__83_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_36,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_37,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_38,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_39
    );
\add_ln196_2_fu_806_p2__83_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2__83_carry_n_5\,
      CO(3) => \add_ln196_2_fu_806_p2__83_carry__0_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2__83_carry__0_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2__83_carry__0_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2__83_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_25,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_26,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_27,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_28,
      O(3 downto 0) => \NLW_add_ln196_2_fu_806_p2__83_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_40,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_41,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_42,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_43
    );
\add_ln196_2_fu_806_p2__83_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2__83_carry__0_n_5\,
      CO(3) => \add_ln196_2_fu_806_p2__83_carry__1_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2__83_carry__1_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2__83_carry__1_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2__83_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_21,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_22,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_23,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_24,
      O(3 downto 0) => \NLW_add_ln196_2_fu_806_p2__83_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_44,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_45,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_46,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_47
    );
\add_ln196_2_fu_806_p2__83_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2__83_carry__1_n_5\,
      CO(3) => \add_ln196_2_fu_806_p2__83_carry__2_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2__83_carry__2_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2__83_carry__2_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2__83_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_17,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_18,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_19,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_20,
      O(3 downto 0) => Bres_fu_812_p4(3 downto 0),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_48,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_49,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_50,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_51
    );
\add_ln196_2_fu_806_p2__83_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2__83_carry__2_n_5\,
      CO(3) => \add_ln196_2_fu_806_p2__83_carry__3_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2__83_carry__3_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2__83_carry__3_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2__83_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_13,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_14,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_15,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_16,
      O(3 downto 0) => Bres_fu_812_p4(7 downto 4),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_52,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_53,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_54,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_55
    );
\add_ln196_2_fu_806_p2__83_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2__83_carry__3_n_5\,
      CO(3) => \add_ln196_2_fu_806_p2__83_carry__4_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2__83_carry__4_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2__83_carry__4_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2__83_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_9,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_10,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_11,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_12,
      O(3 downto 0) => Bres_fu_812_p4(11 downto 8),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_56,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_57,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_58,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_59
    );
\add_ln196_2_fu_806_p2__83_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2__83_carry__4_n_5\,
      CO(3) => \add_ln196_2_fu_806_p2__83_carry__5_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2__83_carry__5_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2__83_carry__5_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2__83_carry__5_n_8\,
      CYINIT => '0',
      DI(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_5,
      DI(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_6,
      DI(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_7,
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_8,
      O(3 downto 0) => Bres_fu_812_p4(15 downto 12),
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_60,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_61,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_62,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_63
    );
\add_ln196_2_fu_806_p2__83_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2__83_carry__5_n_5\,
      CO(3 downto 2) => \NLW_add_ln196_2_fu_806_p2__83_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln196_2_fu_806_p2__83_carry__6_n_7\,
      CO(0) => \NLW_add_ln196_2_fu_806_p2__83_carry__6_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln196_2_fu_806_p2__83_carry__6_i_1_n_8\,
      O(3 downto 1) => \NLW_add_ln196_2_fu_806_p2__83_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => Bres_fu_812_p4(16),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_64
    );
\add_ln196_2_fu_806_p2__83_carry__6_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2_carry__5_n_5\,
      CO(3 downto 1) => \NLW_add_ln196_2_fu_806_p2__83_carry__6_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln196_2_fu_806_p2__83_carry__6_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln196_2_fu_806_p2__83_carry__6_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
add_ln196_2_fu_806_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln196_2_fu_806_p2_carry_n_5,
      CO(2) => add_ln196_2_fu_806_p2_carry_n_6,
      CO(1) => add_ln196_2_fu_806_p2_carry_n_7,
      CO(0) => add_ln196_2_fu_806_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => mul_ln196_1_reg_1223_reg_n_107,
      DI(2) => mul_ln196_1_reg_1223_reg_n_108,
      DI(1) => mul_ln196_1_reg_1223_reg_n_109,
      DI(0) => mul_ln196_1_reg_1223_reg_n_110,
      O(3 downto 0) => sext_ln196_4_fu_796_p1(3 downto 0),
      S(3) => add_ln196_2_fu_806_p2_carry_i_1_n_5,
      S(2) => add_ln196_2_fu_806_p2_carry_i_2_n_5,
      S(1) => add_ln196_2_fu_806_p2_carry_i_3_n_5,
      S(0) => add_ln196_2_fu_806_p2_carry_i_4_n_5
    );
\add_ln196_2_fu_806_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln196_2_fu_806_p2_carry_n_5,
      CO(3) => \add_ln196_2_fu_806_p2_carry__0_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2_carry__0_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2_carry__0_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln196_1_reg_1223_reg_n_103,
      DI(2) => mul_ln196_1_reg_1223_reg_n_104,
      DI(1) => mul_ln196_1_reg_1223_reg_n_105,
      DI(0) => mul_ln196_1_reg_1223_reg_n_106,
      O(3 downto 0) => sext_ln196_4_fu_796_p1(7 downto 4),
      S(3) => \add_ln196_2_fu_806_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln196_2_fu_806_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln196_2_fu_806_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln196_2_fu_806_p2_carry__0_i_4_n_5\
    );
\add_ln196_2_fu_806_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_103,
      I1 => mul_ln196_reg_1217_reg_n_103,
      O => \add_ln196_2_fu_806_p2_carry__0_i_1_n_5\
    );
\add_ln196_2_fu_806_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_104,
      I1 => mul_ln196_reg_1217_reg_n_104,
      O => \add_ln196_2_fu_806_p2_carry__0_i_2_n_5\
    );
\add_ln196_2_fu_806_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_105,
      I1 => mul_ln196_reg_1217_reg_n_105,
      O => \add_ln196_2_fu_806_p2_carry__0_i_3_n_5\
    );
\add_ln196_2_fu_806_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_106,
      I1 => mul_ln196_reg_1217_reg_n_106,
      O => \add_ln196_2_fu_806_p2_carry__0_i_4_n_5\
    );
\add_ln196_2_fu_806_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2_carry__0_n_5\,
      CO(3) => \add_ln196_2_fu_806_p2_carry__1_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2_carry__1_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2_carry__1_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln196_1_reg_1223_reg_n_99,
      DI(2) => mul_ln196_1_reg_1223_reg_n_100,
      DI(1) => mul_ln196_1_reg_1223_reg_n_101,
      DI(0) => mul_ln196_1_reg_1223_reg_n_102,
      O(3 downto 0) => sext_ln196_4_fu_796_p1(11 downto 8),
      S(3) => \add_ln196_2_fu_806_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln196_2_fu_806_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln196_2_fu_806_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln196_2_fu_806_p2_carry__1_i_4_n_5\
    );
\add_ln196_2_fu_806_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_99,
      I1 => mul_ln196_reg_1217_reg_n_99,
      O => \add_ln196_2_fu_806_p2_carry__1_i_1_n_5\
    );
\add_ln196_2_fu_806_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_100,
      I1 => mul_ln196_reg_1217_reg_n_100,
      O => \add_ln196_2_fu_806_p2_carry__1_i_2_n_5\
    );
\add_ln196_2_fu_806_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_101,
      I1 => mul_ln196_reg_1217_reg_n_101,
      O => \add_ln196_2_fu_806_p2_carry__1_i_3_n_5\
    );
\add_ln196_2_fu_806_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_102,
      I1 => mul_ln196_reg_1217_reg_n_102,
      O => \add_ln196_2_fu_806_p2_carry__1_i_4_n_5\
    );
\add_ln196_2_fu_806_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2_carry__1_n_5\,
      CO(3) => \add_ln196_2_fu_806_p2_carry__2_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2_carry__2_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2_carry__2_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln196_1_reg_1223_reg_n_95,
      DI(2) => mul_ln196_1_reg_1223_reg_n_96,
      DI(1) => mul_ln196_1_reg_1223_reg_n_97,
      DI(0) => mul_ln196_1_reg_1223_reg_n_98,
      O(3 downto 0) => sext_ln196_4_fu_796_p1(15 downto 12),
      S(3) => \add_ln196_2_fu_806_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln196_2_fu_806_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln196_2_fu_806_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln196_2_fu_806_p2_carry__2_i_4_n_5\
    );
\add_ln196_2_fu_806_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_95,
      I1 => mul_ln196_reg_1217_reg_n_95,
      O => \add_ln196_2_fu_806_p2_carry__2_i_1_n_5\
    );
\add_ln196_2_fu_806_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_96,
      I1 => mul_ln196_reg_1217_reg_n_96,
      O => \add_ln196_2_fu_806_p2_carry__2_i_2_n_5\
    );
\add_ln196_2_fu_806_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_97,
      I1 => mul_ln196_reg_1217_reg_n_97,
      O => \add_ln196_2_fu_806_p2_carry__2_i_3_n_5\
    );
\add_ln196_2_fu_806_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_98,
      I1 => mul_ln196_reg_1217_reg_n_98,
      O => \add_ln196_2_fu_806_p2_carry__2_i_4_n_5\
    );
\add_ln196_2_fu_806_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2_carry__2_n_5\,
      CO(3) => \add_ln196_2_fu_806_p2_carry__3_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2_carry__3_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2_carry__3_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln196_1_reg_1223_reg_n_91,
      DI(2) => mul_ln196_1_reg_1223_reg_n_92,
      DI(1) => mul_ln196_1_reg_1223_reg_n_93,
      DI(0) => mul_ln196_1_reg_1223_reg_n_94,
      O(3 downto 0) => sext_ln196_4_fu_796_p1(19 downto 16),
      S(3) => \add_ln196_2_fu_806_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln196_2_fu_806_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln196_2_fu_806_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln196_2_fu_806_p2_carry__3_i_4_n_5\
    );
\add_ln196_2_fu_806_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_91,
      I1 => mul_ln196_reg_1217_reg_n_91,
      O => \add_ln196_2_fu_806_p2_carry__3_i_1_n_5\
    );
\add_ln196_2_fu_806_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_92,
      I1 => mul_ln196_reg_1217_reg_n_92,
      O => \add_ln196_2_fu_806_p2_carry__3_i_2_n_5\
    );
\add_ln196_2_fu_806_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_93,
      I1 => mul_ln196_reg_1217_reg_n_93,
      O => \add_ln196_2_fu_806_p2_carry__3_i_3_n_5\
    );
\add_ln196_2_fu_806_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_94,
      I1 => mul_ln196_reg_1217_reg_n_94,
      O => \add_ln196_2_fu_806_p2_carry__3_i_4_n_5\
    );
\add_ln196_2_fu_806_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2_carry__3_n_5\,
      CO(3) => \add_ln196_2_fu_806_p2_carry__4_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2_carry__4_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2_carry__4_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => mul_ln196_1_reg_1223_reg_n_87,
      DI(2) => mul_ln196_1_reg_1223_reg_n_88,
      DI(1) => mul_ln196_1_reg_1223_reg_n_89,
      DI(0) => mul_ln196_1_reg_1223_reg_n_90,
      O(3 downto 0) => sext_ln196_4_fu_796_p1(23 downto 20),
      S(3) => \add_ln196_2_fu_806_p2_carry__4_i_1_n_5\,
      S(2) => \add_ln196_2_fu_806_p2_carry__4_i_2_n_5\,
      S(1) => \add_ln196_2_fu_806_p2_carry__4_i_3_n_5\,
      S(0) => \add_ln196_2_fu_806_p2_carry__4_i_4_n_5\
    );
\add_ln196_2_fu_806_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_87,
      I1 => mul_ln196_reg_1217_reg_n_87,
      O => \add_ln196_2_fu_806_p2_carry__4_i_1_n_5\
    );
\add_ln196_2_fu_806_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_88,
      I1 => mul_ln196_reg_1217_reg_n_88,
      O => \add_ln196_2_fu_806_p2_carry__4_i_2_n_5\
    );
\add_ln196_2_fu_806_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_89,
      I1 => mul_ln196_reg_1217_reg_n_89,
      O => \add_ln196_2_fu_806_p2_carry__4_i_3_n_5\
    );
\add_ln196_2_fu_806_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_90,
      I1 => mul_ln196_reg_1217_reg_n_90,
      O => \add_ln196_2_fu_806_p2_carry__4_i_4_n_5\
    );
\add_ln196_2_fu_806_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_2_fu_806_p2_carry__4_n_5\,
      CO(3) => \add_ln196_2_fu_806_p2_carry__5_n_5\,
      CO(2) => \add_ln196_2_fu_806_p2_carry__5_n_6\,
      CO(1) => \add_ln196_2_fu_806_p2_carry__5_n_7\,
      CO(0) => \add_ln196_2_fu_806_p2_carry__5_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln196_2_fu_806_p2_carry__5_i_1_n_5\,
      DI(2) => mul_ln196_1_reg_1223_reg_n_84,
      DI(1) => mul_ln196_1_reg_1223_reg_n_85,
      DI(0) => mul_ln196_1_reg_1223_reg_n_86,
      O(3 downto 0) => sext_ln196_4_fu_796_p1(27 downto 24),
      S(3) => \add_ln196_2_fu_806_p2_carry__5_i_2_n_5\,
      S(2) => \add_ln196_2_fu_806_p2_carry__5_i_3_n_5\,
      S(1) => \add_ln196_2_fu_806_p2_carry__5_i_4_n_5\,
      S(0) => \add_ln196_2_fu_806_p2_carry__5_i_5_n_5\
    );
\add_ln196_2_fu_806_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_83,
      O => \add_ln196_2_fu_806_p2_carry__5_i_1_n_5\
    );
\add_ln196_2_fu_806_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_83,
      I1 => mul_ln196_reg_1217_reg_n_83,
      O => \add_ln196_2_fu_806_p2_carry__5_i_2_n_5\
    );
\add_ln196_2_fu_806_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_84,
      I1 => mul_ln196_reg_1217_reg_n_84,
      O => \add_ln196_2_fu_806_p2_carry__5_i_3_n_5\
    );
\add_ln196_2_fu_806_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_85,
      I1 => mul_ln196_reg_1217_reg_n_85,
      O => \add_ln196_2_fu_806_p2_carry__5_i_4_n_5\
    );
\add_ln196_2_fu_806_p2_carry__5_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_86,
      I1 => mul_ln196_reg_1217_reg_n_86,
      O => \add_ln196_2_fu_806_p2_carry__5_i_5_n_5\
    );
add_ln196_2_fu_806_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_107,
      I1 => mul_ln196_reg_1217_reg_n_107,
      O => add_ln196_2_fu_806_p2_carry_i_1_n_5
    );
add_ln196_2_fu_806_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_108,
      I1 => mul_ln196_reg_1217_reg_n_108,
      O => add_ln196_2_fu_806_p2_carry_i_2_n_5
    );
add_ln196_2_fu_806_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_109,
      I1 => mul_ln196_reg_1217_reg_n_109,
      O => add_ln196_2_fu_806_p2_carry_i_3_n_5
    );
add_ln196_2_fu_806_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln196_1_reg_1223_reg_n_110,
      I1 => mul_ln196_reg_1217_reg_n_110,
      O => add_ln196_2_fu_806_p2_carry_i_4_n_5
    );
add_ln196_3_fu_866_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln196_3_fu_866_p2_carry_n_5,
      CO(2) => add_ln196_3_fu_866_p2_carry_n_6,
      CO(1) => add_ln196_3_fu_866_p2_carry_n_7,
      CO(0) => add_ln196_3_fu_866_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln196_1_reg_1268(3 downto 0),
      O(3 downto 0) => NLW_add_ln196_3_fu_866_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => add_ln196_3_fu_866_p2_carry_i_1_n_5,
      S(2) => add_ln196_3_fu_866_p2_carry_i_2_n_5,
      S(1) => add_ln196_3_fu_866_p2_carry_i_3_n_5,
      S(0) => add_ln196_3_fu_866_p2_carry_i_4_n_5
    );
\add_ln196_3_fu_866_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln196_3_fu_866_p2_carry_n_5,
      CO(3) => \add_ln196_3_fu_866_p2_carry__0_n_5\,
      CO(2) => \add_ln196_3_fu_866_p2_carry__0_n_6\,
      CO(1) => \add_ln196_3_fu_866_p2_carry__0_n_7\,
      CO(0) => \add_ln196_3_fu_866_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln196_1_reg_1268(7 downto 4),
      O(3 downto 0) => \NLW_add_ln196_3_fu_866_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln196_3_fu_866_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln196_3_fu_866_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln196_3_fu_866_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln196_3_fu_866_p2_carry__0_i_4_n_5\
    );
\add_ln196_3_fu_866_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(7),
      I1 => trunc_ln196_reg_1263_reg_n_103,
      O => \add_ln196_3_fu_866_p2_carry__0_i_1_n_5\
    );
\add_ln196_3_fu_866_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(6),
      I1 => trunc_ln196_reg_1263_reg_n_104,
      O => \add_ln196_3_fu_866_p2_carry__0_i_2_n_5\
    );
\add_ln196_3_fu_866_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(5),
      I1 => trunc_ln196_reg_1263_reg_n_105,
      O => \add_ln196_3_fu_866_p2_carry__0_i_3_n_5\
    );
\add_ln196_3_fu_866_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(4),
      I1 => trunc_ln196_reg_1263_reg_n_106,
      O => \add_ln196_3_fu_866_p2_carry__0_i_4_n_5\
    );
\add_ln196_3_fu_866_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_3_fu_866_p2_carry__0_n_5\,
      CO(3) => \add_ln196_3_fu_866_p2_carry__1_n_5\,
      CO(2) => \add_ln196_3_fu_866_p2_carry__1_n_6\,
      CO(1) => \add_ln196_3_fu_866_p2_carry__1_n_7\,
      CO(0) => \add_ln196_3_fu_866_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln196_1_reg_1268(11 downto 8),
      O(3 downto 0) => \NLW_add_ln196_3_fu_866_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln196_3_fu_866_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln196_3_fu_866_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln196_3_fu_866_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln196_3_fu_866_p2_carry__1_i_4_n_5\
    );
\add_ln196_3_fu_866_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(11),
      I1 => trunc_ln196_reg_1263_reg_n_99,
      O => \add_ln196_3_fu_866_p2_carry__1_i_1_n_5\
    );
\add_ln196_3_fu_866_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(10),
      I1 => trunc_ln196_reg_1263_reg_n_100,
      O => \add_ln196_3_fu_866_p2_carry__1_i_2_n_5\
    );
\add_ln196_3_fu_866_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(9),
      I1 => trunc_ln196_reg_1263_reg_n_101,
      O => \add_ln196_3_fu_866_p2_carry__1_i_3_n_5\
    );
\add_ln196_3_fu_866_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(8),
      I1 => trunc_ln196_reg_1263_reg_n_102,
      O => \add_ln196_3_fu_866_p2_carry__1_i_4_n_5\
    );
\add_ln196_3_fu_866_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_3_fu_866_p2_carry__1_n_5\,
      CO(3) => \add_ln196_3_fu_866_p2_carry__2_n_5\,
      CO(2) => \add_ln196_3_fu_866_p2_carry__2_n_6\,
      CO(1) => \add_ln196_3_fu_866_p2_carry__2_n_7\,
      CO(0) => \add_ln196_3_fu_866_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln196_1_reg_1268(15 downto 12),
      O(3 downto 0) => add_ln196_3_fu_866_p2(15 downto 12),
      S(3) => \add_ln196_3_fu_866_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln196_3_fu_866_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln196_3_fu_866_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln196_3_fu_866_p2_carry__2_i_4_n_5\
    );
\add_ln196_3_fu_866_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(15),
      I1 => trunc_ln196_reg_1263_reg_n_95,
      O => \add_ln196_3_fu_866_p2_carry__2_i_1_n_5\
    );
\add_ln196_3_fu_866_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(14),
      I1 => trunc_ln196_reg_1263_reg_n_96,
      O => \add_ln196_3_fu_866_p2_carry__2_i_2_n_5\
    );
\add_ln196_3_fu_866_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(13),
      I1 => trunc_ln196_reg_1263_reg_n_97,
      O => \add_ln196_3_fu_866_p2_carry__2_i_3_n_5\
    );
\add_ln196_3_fu_866_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(12),
      I1 => trunc_ln196_reg_1263_reg_n_98,
      O => \add_ln196_3_fu_866_p2_carry__2_i_4_n_5\
    );
\add_ln196_3_fu_866_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_3_fu_866_p2_carry__2_n_5\,
      CO(3) => \add_ln196_3_fu_866_p2_carry__3_n_5\,
      CO(2) => \add_ln196_3_fu_866_p2_carry__3_n_6\,
      CO(1) => \add_ln196_3_fu_866_p2_carry__3_n_7\,
      CO(0) => \add_ln196_3_fu_866_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln196_1_reg_1268(19 downto 16),
      O(3 downto 0) => add_ln196_3_fu_866_p2(19 downto 16),
      S(3) => \add_ln196_3_fu_866_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln196_3_fu_866_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln196_3_fu_866_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln196_3_fu_866_p2_carry__3_i_4_n_5\
    );
\add_ln196_3_fu_866_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(19),
      I1 => trunc_ln196_reg_1263_reg_n_91,
      O => \add_ln196_3_fu_866_p2_carry__3_i_1_n_5\
    );
\add_ln196_3_fu_866_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(18),
      I1 => trunc_ln196_reg_1263_reg_n_92,
      O => \add_ln196_3_fu_866_p2_carry__3_i_2_n_5\
    );
\add_ln196_3_fu_866_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(17),
      I1 => trunc_ln196_reg_1263_reg_n_93,
      O => \add_ln196_3_fu_866_p2_carry__3_i_3_n_5\
    );
\add_ln196_3_fu_866_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(16),
      I1 => trunc_ln196_reg_1263_reg_n_94,
      O => \add_ln196_3_fu_866_p2_carry__3_i_4_n_5\
    );
\add_ln196_3_fu_866_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln196_3_fu_866_p2_carry__3_n_5\,
      CO(3) => \NLW_add_ln196_3_fu_866_p2_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \add_ln196_3_fu_866_p2_carry__4_n_6\,
      CO(1) => \add_ln196_3_fu_866_p2_carry__4_n_7\,
      CO(0) => \add_ln196_3_fu_866_p2_carry__4_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln196_1_reg_1268(22 downto 20),
      O(3 downto 0) => add_ln196_3_fu_866_p2(23 downto 20),
      S(3) => \add_ln196_3_fu_866_p2_carry__4_i_1_n_5\,
      S(2) => \add_ln196_3_fu_866_p2_carry__4_i_2_n_5\,
      S(1) => \add_ln196_3_fu_866_p2_carry__4_i_3_n_5\,
      S(0) => \add_ln196_3_fu_866_p2_carry__4_i_4_n_5\
    );
\add_ln196_3_fu_866_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(23),
      I1 => trunc_ln196_reg_1263_reg_n_87,
      O => \add_ln196_3_fu_866_p2_carry__4_i_1_n_5\
    );
\add_ln196_3_fu_866_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(22),
      I1 => trunc_ln196_reg_1263_reg_n_88,
      O => \add_ln196_3_fu_866_p2_carry__4_i_2_n_5\
    );
\add_ln196_3_fu_866_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(21),
      I1 => trunc_ln196_reg_1263_reg_n_89,
      O => \add_ln196_3_fu_866_p2_carry__4_i_3_n_5\
    );
\add_ln196_3_fu_866_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(20),
      I1 => trunc_ln196_reg_1263_reg_n_90,
      O => \add_ln196_3_fu_866_p2_carry__4_i_4_n_5\
    );
add_ln196_3_fu_866_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(3),
      I1 => trunc_ln196_reg_1263_reg_n_107,
      O => add_ln196_3_fu_866_p2_carry_i_1_n_5
    );
add_ln196_3_fu_866_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(2),
      I1 => trunc_ln196_reg_1263_reg_n_108,
      O => add_ln196_3_fu_866_p2_carry_i_2_n_5
    );
add_ln196_3_fu_866_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(1),
      I1 => trunc_ln196_reg_1263_reg_n_109,
      O => add_ln196_3_fu_866_p2_carry_i_3_n_5
    );
add_ln196_3_fu_866_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln196_1_reg_1268(0),
      I1 => trunc_ln196_reg_1263_reg_n_110,
      O => add_ln196_3_fu_866_p2_carry_i_4_n_5
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5
    );
ap_loop_exit_ready_pp0_iter4_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5,
      Q => ap_loop_exit_ready_pp0_iter4_reg,
      R => '0'
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FF0000"
    )
        port map (
      I0 => empty_n_reg,
      I1 => \mOutPtr_reg[4]\(2),
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => stream_in_empty_n,
      I5 => push_31,
      O => \ap_CS_fsm_reg[2]\
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln136_fu_359_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_7,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      O(3) => flow_control_loop_pipe_sequential_init_U_n_53,
      O(2) => flow_control_loop_pipe_sequential_init_U_n_54,
      O(1) => flow_control_loop_pipe_sequential_init_U_n_55,
      O(0) => flow_control_loop_pipe_sequential_init_U_n_56,
      Q(12 downto 0) => Q(12 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      \add_ln134_reg_616_reg[12]\(0) => flow_control_loop_pipe_sequential_init_U_n_67,
      \add_ln134_reg_616_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_19,
      \add_ln134_reg_616_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_20,
      \add_ln134_reg_616_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      \add_ln134_reg_616_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\(2 downto 0) => \mOutPtr_reg[4]\(2 downto 0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_5,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_loop_exit_ready_pp0_iter4_reg => ap_loop_exit_ready_pp0_iter4_reg,
      ap_loop_init_int_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_38,
      ap_loop_init_int_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_39,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_40,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clear => clear,
      cmp17_not_reg_629 => cmp17_not_reg_629,
      cmp20_not_reg_634 => cmp20_not_reg_634,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_ready,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_68,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_69,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg_1(0) => CO(0),
      \icmp_ln148_1_fu_375_p2_carry__0\(14 downto 0) => \icmp_ln148_1_fu_375_p2_carry__0_0\(14 downto 0),
      \icmp_ln148_fu_369_p2_carry__0\(14 downto 0) => \or_ln150_2_reg_1128_reg[0]_0\(14 downto 0),
      or_ln150_2_fu_429_p2 => or_ln150_2_fu_429_p2,
      \or_ln150_2_reg_1128_reg[0]\(0) => icmp_ln148_fu_369_p2,
      \or_ln150_2_reg_1128_reg[0]_0\(0) => icmp_ln149_1_fu_393_p2,
      \or_ln150_2_reg_1128_reg[0]_1\(0) => icmp_ln149_fu_387_p2,
      \or_ln150_2_reg_1128_reg[0]_2\(0) => icmp_ln148_1_fu_375_p2,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_empty_n => stream_in_empty_n,
      x_fu_136_reg(12 downto 0) => x_fu_136_reg(12 downto 0),
      \x_fu_136_reg[11]\(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      \x_fu_136_reg[11]\(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      \x_fu_136_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      \x_fu_136_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      \x_fu_136_reg[11]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_61,
      \x_fu_136_reg[11]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_62,
      \x_fu_136_reg[11]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_63,
      \x_fu_136_reg[11]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_64,
      \x_fu_136_reg[12]\(2) => flow_control_loop_pipe_sequential_init_U_n_35,
      \x_fu_136_reg[12]\(1) => flow_control_loop_pipe_sequential_init_U_n_36,
      \x_fu_136_reg[12]\(0) => flow_control_loop_pipe_sequential_init_U_n_37,
      \x_fu_136_reg[12]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_41,
      \x_fu_136_reg[12]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      \x_fu_136_reg[12]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_43,
      \x_fu_136_reg[12]_1\(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      \x_fu_136_reg[12]_1\(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      \x_fu_136_reg[12]_1\(0) => flow_control_loop_pipe_sequential_init_U_n_46,
      \x_fu_136_reg[12]_2\(0) => flow_control_loop_pipe_sequential_init_U_n_47,
      \x_fu_136_reg[12]_3\(0) => flow_control_loop_pipe_sequential_init_U_n_48,
      \x_fu_136_reg[12]_4\(0) => flow_control_loop_pipe_sequential_init_U_n_65,
      \x_fu_136_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      \x_fu_136_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      \x_fu_136_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      \x_fu_136_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      \x_fu_136_reg[6]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_23,
      \x_fu_136_reg[6]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      \x_fu_136_reg[6]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      \x_fu_136_reg[6]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      \x_fu_136_reg[6]_1\(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      \x_fu_136_reg[6]_1\(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      \x_fu_136_reg[6]_1\(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      \x_fu_136_reg[6]_1\(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      \x_fu_136_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_57,
      \x_fu_136_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_58,
      \x_fu_136_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_59,
      \x_fu_136_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_60
    );
\full_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_in_empty_n,
      I2 => ap_enable_reg_pp0_iter5,
      I3 => stream_csc_full_n,
      I4 => \mOutPtr_reg[4]\(2),
      O => pop
    );
icmp_ln136_fu_359_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln136_fu_359_p2_carry_n_5,
      CO(2) => icmp_ln136_fu_359_p2_carry_n_6,
      CO(1) => icmp_ln136_fu_359_p2_carry_n_7,
      CO(0) => icmp_ln136_fu_359_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln136_fu_359_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_20,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_22
    );
\icmp_ln136_fu_359_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln136_fu_359_p2_carry_n_5,
      CO(3 downto 1) => \NLW_icmp_ln136_fu_359_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln136_fu_359_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln136_fu_359_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => flow_control_loop_pipe_sequential_init_U_n_67
    );
icmp_ln148_1_fu_375_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln148_1_fu_375_p2_carry_n_5,
      CO(2) => icmp_ln148_1_fu_375_p2_carry_n_6,
      CO(1) => icmp_ln148_1_fu_375_p2_carry_n_7,
      CO(0) => icmp_ln148_1_fu_375_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln148_1_fu_375_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14
    );
\icmp_ln148_1_fu_375_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln148_1_fu_375_p2_carry_n_5,
      CO(3 downto 2) => \NLW_icmp_ln148_1_fu_375_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln148_1_fu_375_p2,
      CO(0) => \icmp_ln148_1_fu_375_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln148_1_fu_375_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_47
    );
icmp_ln148_fu_369_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln148_fu_369_p2_carry_n_5,
      CO(2) => icmp_ln148_fu_369_p2_carry_n_6,
      CO(1) => icmp_ln148_fu_369_p2_carry_n_7,
      CO(0) => icmp_ln148_fu_369_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_icmp_ln148_fu_369_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_30
    );
\icmp_ln148_fu_369_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln148_fu_369_p2_carry_n_5,
      CO(3 downto 2) => \NLW_icmp_ln148_fu_369_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln148_fu_369_p2,
      CO(0) => \icmp_ln148_fu_369_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_icmp_ln148_fu_369_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \or_ln150_2_reg_1128_reg[0]_3\(0),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_48
    );
icmp_ln149_1_fu_393_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln149_1_fu_393_p2_carry_n_5,
      CO(2) => icmp_ln149_1_fu_393_p2_carry_n_6,
      CO(1) => icmp_ln149_1_fu_393_p2_carry_n_7,
      CO(0) => icmp_ln149_1_fu_393_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      O(3 downto 0) => NLW_icmp_ln149_1_fu_393_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_26
    );
\icmp_ln149_1_fu_393_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln149_1_fu_393_p2_carry_n_5,
      CO(3) => icmp_ln149_1_fu_393_p2,
      CO(2) => \icmp_ln149_1_fu_393_p2_carry__0_n_6\,
      CO(1) => \icmp_ln149_1_fu_393_p2_carry__0_n_7\,
      CO(0) => \icmp_ln149_1_fu_393_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_38,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_39,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_40,
      O(3 downto 0) => \NLW_icmp_ln149_1_fu_393_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_ln150_2_reg_1128_reg[0]_2\(0),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_43
    );
icmp_ln149_fu_387_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln149_fu_387_p2_carry_n_5,
      CO(2) => icmp_ln149_fu_387_p2_carry_n_6,
      CO(1) => icmp_ln149_fu_387_p2_carry_n_7,
      CO(0) => icmp_ln149_fu_387_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_7,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      O(3 downto 0) => NLW_icmp_ln149_fu_387_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_34
    );
\icmp_ln149_fu_387_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln149_fu_387_p2_carry_n_5,
      CO(3) => icmp_ln149_fu_387_p2,
      CO(2) => \icmp_ln149_fu_387_p2_carry__0_n_6\,
      CO(1) => \icmp_ln149_fu_387_p2_carry__0_n_7\,
      CO(0) => \icmp_ln149_fu_387_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => \or_ln150_2_reg_1128_reg[0]_0\(15),
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_36,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_37,
      O(3 downto 0) => \NLW_icmp_ln149_fu_387_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_ln150_2_reg_1128_reg[0]_1\(0),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_46
    );
icmp_ln198_1_fu_828_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln198_1_fu_828_p2_carry_n_5,
      CO(2) => icmp_ln198_1_fu_828_p2_carry_n_6,
      CO(1) => icmp_ln198_1_fu_828_p2_carry_n_7,
      CO(0) => icmp_ln198_1_fu_828_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln198_1_fu_828_p2_carry_i_1_n_5,
      DI(2) => icmp_ln198_1_fu_828_p2_carry_i_2_n_5,
      DI(1) => icmp_ln198_1_fu_828_p2_carry_i_3_n_5,
      DI(0) => icmp_ln198_1_fu_828_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln198_1_fu_828_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln198_1_fu_828_p2_carry_i_5_n_5,
      S(2) => icmp_ln198_1_fu_828_p2_carry_i_6_n_5,
      S(1) => icmp_ln198_1_fu_828_p2_carry_i_7_n_5,
      S(0) => icmp_ln198_1_fu_828_p2_carry_i_8_n_5
    );
\icmp_ln198_1_fu_828_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln198_1_fu_828_p2_carry_n_5,
      CO(3) => \icmp_ln198_1_fu_828_p2_carry__0_n_5\,
      CO(2) => \icmp_ln198_1_fu_828_p2_carry__0_n_6\,
      CO(1) => \icmp_ln198_1_fu_828_p2_carry__0_n_7\,
      CO(0) => \icmp_ln198_1_fu_828_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => \icmp_ln198_1_fu_828_p2_carry__0_i_1_n_5\,
      DI(2) => \icmp_ln198_1_fu_828_p2_carry__0_i_2_n_5\,
      DI(1) => \icmp_ln198_1_fu_828_p2_carry__0_i_3_n_5\,
      DI(0) => \icmp_ln198_1_fu_828_p2_carry__0_i_4_n_5\,
      O(3 downto 0) => \NLW_icmp_ln198_1_fu_828_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln198_1_fu_828_p2_carry__0_i_5_n_5\,
      S(2) => \icmp_ln198_1_fu_828_p2_carry__0_i_6_n_5\,
      S(1) => \icmp_ln198_1_fu_828_p2_carry__0_i_7_n_5\,
      S(0) => \icmp_ln198_1_fu_828_p2_carry__0_i_8_n_5\
    );
\icmp_ln198_1_fu_828_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_fu_720_p4(14),
      I1 => Rres_fu_720_p4(15),
      O => \icmp_ln198_1_fu_828_p2_carry__0_i_1_n_5\
    );
\icmp_ln198_1_fu_828_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_fu_720_p4(12),
      I1 => Rres_fu_720_p4(13),
      O => \icmp_ln198_1_fu_828_p2_carry__0_i_2_n_5\
    );
\icmp_ln198_1_fu_828_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Rres_fu_720_p4(10),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(5),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(5),
      I4 => \max_val_reg_1229_reg[11]_0\(11),
      I5 => Rres_fu_720_p4(11),
      O => \icmp_ln198_1_fu_828_p2_carry__0_i_3_n_5\
    );
\icmp_ln198_1_fu_828_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Rres_fu_720_p4(8),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(4),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(4),
      I4 => \max_val_reg_1229_reg[11]_0\(9),
      I5 => Rres_fu_720_p4(9),
      O => \icmp_ln198_1_fu_828_p2_carry__0_i_4_n_5\
    );
\icmp_ln198_1_fu_828_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_720_p4(14),
      I1 => Rres_fu_720_p4(15),
      O => \icmp_ln198_1_fu_828_p2_carry__0_i_5_n_5\
    );
\icmp_ln198_1_fu_828_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_720_p4(12),
      I1 => Rres_fu_720_p4(13),
      O => \icmp_ln198_1_fu_828_p2_carry__0_i_6_n_5\
    );
\icmp_ln198_1_fu_828_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Rres_fu_720_p4(10),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(5),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(5),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Rres_fu_720_p4(11),
      I5 => \max_val_reg_1229_reg[11]_0\(11),
      O => \icmp_ln198_1_fu_828_p2_carry__0_i_7_n_5\
    );
\icmp_ln198_1_fu_828_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Rres_fu_720_p4(8),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(4),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(4),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Rres_fu_720_p4(9),
      I5 => \max_val_reg_1229_reg[11]_0\(9),
      O => \icmp_ln198_1_fu_828_p2_carry__0_i_8_n_5\
    );
\icmp_ln198_1_fu_828_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln198_1_fu_828_p2_carry__0_n_5\,
      CO(3 downto 1) => \NLW_icmp_ln198_1_fu_828_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln198_1_fu_828_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_34,
      O(3 downto 0) => \NLW_icmp_ln198_1_fu_828_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_65
    );
icmp_ln198_1_fu_828_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Rres_fu_720_p4(6),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(3),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(3),
      I4 => \max_val_reg_1229_reg[11]_0\(7),
      I5 => Rres_fu_720_p4(7),
      O => icmp_ln198_1_fu_828_p2_carry_i_1_n_5
    );
icmp_ln198_1_fu_828_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Rres_fu_720_p4(4),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(2),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(2),
      I4 => \max_val_reg_1229_reg[11]_0\(5),
      I5 => Rres_fu_720_p4(5),
      O => icmp_ln198_1_fu_828_p2_carry_i_2_n_5
    );
icmp_ln198_1_fu_828_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Rres_fu_720_p4(2),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(1),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(1),
      I4 => \max_val_reg_1229_reg[11]_0\(3),
      I5 => Rres_fu_720_p4(3),
      O => icmp_ln198_1_fu_828_p2_carry_i_3_n_5
    );
icmp_ln198_1_fu_828_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Rres_fu_720_p4(0),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(0),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(0),
      I4 => \max_val_reg_1229_reg[11]_0\(1),
      I5 => Rres_fu_720_p4(1),
      O => icmp_ln198_1_fu_828_p2_carry_i_4_n_5
    );
icmp_ln198_1_fu_828_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Rres_fu_720_p4(6),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(3),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(3),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Rres_fu_720_p4(7),
      I5 => \max_val_reg_1229_reg[11]_0\(7),
      O => icmp_ln198_1_fu_828_p2_carry_i_5_n_5
    );
icmp_ln198_1_fu_828_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Rres_fu_720_p4(4),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(2),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(2),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Rres_fu_720_p4(5),
      I5 => \max_val_reg_1229_reg[11]_0\(5),
      O => icmp_ln198_1_fu_828_p2_carry_i_6_n_5
    );
icmp_ln198_1_fu_828_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Rres_fu_720_p4(2),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(1),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(1),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Rres_fu_720_p4(3),
      I5 => \max_val_reg_1229_reg[11]_0\(3),
      O => icmp_ln198_1_fu_828_p2_carry_i_7_n_5
    );
icmp_ln198_1_fu_828_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Rres_fu_720_p4(0),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(0),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(0),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Rres_fu_720_p4(1),
      I5 => \max_val_reg_1229_reg[11]_0\(1),
      O => icmp_ln198_1_fu_828_p2_carry_i_8_n_5
    );
\icmp_ln198_1_reg_1278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln198_1_fu_828_p2,
      Q => icmp_ln198_1_reg_1278,
      R => '0'
    );
icmp_ln198_fu_822_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln198_fu_822_p2_carry_n_5,
      CO(2) => icmp_ln198_fu_822_p2_carry_n_6,
      CO(1) => icmp_ln198_fu_822_p2_carry_n_7,
      CO(0) => icmp_ln198_fu_822_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln198_fu_822_p2_carry_i_1_n_5,
      DI(2) => icmp_ln198_fu_822_p2_carry_i_2_n_5,
      DI(1) => icmp_ln198_fu_822_p2_carry_i_3_n_5,
      DI(0) => icmp_ln198_fu_822_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln198_fu_822_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln198_fu_822_p2_carry_i_5_n_5,
      S(2) => icmp_ln198_fu_822_p2_carry_i_6_n_5,
      S(1) => icmp_ln198_fu_822_p2_carry_i_7_n_5,
      S(0) => icmp_ln198_fu_822_p2_carry_i_8_n_5
    );
\icmp_ln198_fu_822_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln198_fu_822_p2_carry_n_5,
      CO(3) => \icmp_ln198_fu_822_p2_carry__0_n_5\,
      CO(2) => \icmp_ln198_fu_822_p2_carry__0_n_6\,
      CO(1) => \icmp_ln198_fu_822_p2_carry__0_n_7\,
      CO(0) => \icmp_ln198_fu_822_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln198_fu_822_p2_carry__0_i_1_n_5\,
      DI(0) => \icmp_ln198_fu_822_p2_carry__0_i_2_n_5\,
      O(3 downto 0) => \NLW_icmp_ln198_fu_822_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln198_fu_822_p2_carry__0_i_3_n_5\,
      S(2) => \icmp_ln198_fu_822_p2_carry__0_i_4_n_5\,
      S(1) => \icmp_ln198_fu_822_p2_carry__0_i_5_n_5\,
      S(0) => \icmp_ln198_fu_822_p2_carry__0_i_6_n_5\
    );
\icmp_ln198_fu_822_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(5),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(5),
      I3 => Rres_fu_720_p4(10),
      I4 => Rres_fu_720_p4(11),
      I5 => \min_val_reg_1236_reg[11]_0\(11),
      O => \icmp_ln198_fu_822_p2_carry__0_i_1_n_5\
    );
\icmp_ln198_fu_822_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(4),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(4),
      I3 => Rres_fu_720_p4(8),
      I4 => Rres_fu_720_p4(9),
      I5 => \min_val_reg_1236_reg[11]_0\(9),
      O => \icmp_ln198_fu_822_p2_carry__0_i_2_n_5\
    );
\icmp_ln198_fu_822_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_720_p4(14),
      I1 => Rres_fu_720_p4(15),
      O => \icmp_ln198_fu_822_p2_carry__0_i_3_n_5\
    );
\icmp_ln198_fu_822_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_720_p4(12),
      I1 => Rres_fu_720_p4(13),
      O => \icmp_ln198_fu_822_p2_carry__0_i_4_n_5\
    );
\icmp_ln198_fu_822_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(5),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(5),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Rres_fu_720_p4(10),
      I4 => \min_val_reg_1236_reg[11]_0\(11),
      I5 => Rres_fu_720_p4(11),
      O => \icmp_ln198_fu_822_p2_carry__0_i_5_n_5\
    );
\icmp_ln198_fu_822_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(4),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(4),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Rres_fu_720_p4(8),
      I4 => \min_val_reg_1236_reg[11]_0\(9),
      I5 => Rres_fu_720_p4(9),
      O => \icmp_ln198_fu_822_p2_carry__0_i_6_n_5\
    );
\icmp_ln198_fu_822_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln198_fu_822_p2_carry__0_n_5\,
      CO(3 downto 1) => \NLW_icmp_ln198_fu_822_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln198_fu_822_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Rres_fu_720_p4(17),
      O(3 downto 0) => \NLW_icmp_ln198_fu_822_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_64
    );
icmp_ln198_fu_822_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(3),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(3),
      I3 => Rres_fu_720_p4(6),
      I4 => Rres_fu_720_p4(7),
      I5 => \min_val_reg_1236_reg[11]_0\(7),
      O => icmp_ln198_fu_822_p2_carry_i_1_n_5
    );
icmp_ln198_fu_822_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(2),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(2),
      I3 => Rres_fu_720_p4(4),
      I4 => Rres_fu_720_p4(5),
      I5 => \min_val_reg_1236_reg[11]_0\(5),
      O => icmp_ln198_fu_822_p2_carry_i_2_n_5
    );
icmp_ln198_fu_822_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(1),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(1),
      I3 => Rres_fu_720_p4(2),
      I4 => Rres_fu_720_p4(3),
      I5 => \min_val_reg_1236_reg[11]_0\(3),
      O => icmp_ln198_fu_822_p2_carry_i_3_n_5
    );
icmp_ln198_fu_822_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(0),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(0),
      I3 => Rres_fu_720_p4(0),
      I4 => Rres_fu_720_p4(1),
      I5 => \min_val_reg_1236_reg[11]_0\(1),
      O => icmp_ln198_fu_822_p2_carry_i_4_n_5
    );
icmp_ln198_fu_822_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(3),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(3),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Rres_fu_720_p4(6),
      I4 => \min_val_reg_1236_reg[11]_0\(7),
      I5 => Rres_fu_720_p4(7),
      O => icmp_ln198_fu_822_p2_carry_i_5_n_5
    );
icmp_ln198_fu_822_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(2),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(2),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Rres_fu_720_p4(4),
      I4 => \min_val_reg_1236_reg[11]_0\(5),
      I5 => Rres_fu_720_p4(5),
      O => icmp_ln198_fu_822_p2_carry_i_6_n_5
    );
icmp_ln198_fu_822_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(1),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(1),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Rres_fu_720_p4(2),
      I4 => \min_val_reg_1236_reg[11]_0\(3),
      I5 => Rres_fu_720_p4(3),
      O => icmp_ln198_fu_822_p2_carry_i_7_n_5
    );
icmp_ln198_fu_822_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(0),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(0),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Rres_fu_720_p4(0),
      I4 => \min_val_reg_1236_reg[11]_0\(1),
      I5 => Rres_fu_720_p4(1),
      O => icmp_ln198_fu_822_p2_carry_i_8_n_5
    );
\icmp_ln198_reg_1273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln198_fu_822_p2,
      Q => icmp_ln198_reg_1273,
      R => '0'
    );
icmp_ln199_1_fu_840_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln199_1_fu_840_p2_carry_n_5,
      CO(2) => icmp_ln199_1_fu_840_p2_carry_n_6,
      CO(1) => icmp_ln199_1_fu_840_p2_carry_n_7,
      CO(0) => icmp_ln199_1_fu_840_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln199_1_fu_840_p2_carry_i_1_n_5,
      DI(2) => icmp_ln199_1_fu_840_p2_carry_i_2_n_5,
      DI(1) => icmp_ln199_1_fu_840_p2_carry_i_3_n_5,
      DI(0) => icmp_ln199_1_fu_840_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln199_1_fu_840_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln199_1_fu_840_p2_carry_i_5_n_5,
      S(2) => icmp_ln199_1_fu_840_p2_carry_i_6_n_5,
      S(1) => icmp_ln199_1_fu_840_p2_carry_i_7_n_5,
      S(0) => icmp_ln199_1_fu_840_p2_carry_i_8_n_5
    );
\icmp_ln199_1_fu_840_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln199_1_fu_840_p2_carry_n_5,
      CO(3) => \icmp_ln199_1_fu_840_p2_carry__0_n_5\,
      CO(2) => \icmp_ln199_1_fu_840_p2_carry__0_n_6\,
      CO(1) => \icmp_ln199_1_fu_840_p2_carry__0_n_7\,
      CO(0) => \icmp_ln199_1_fu_840_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => \icmp_ln199_1_fu_840_p2_carry__0_i_1_n_5\,
      DI(2) => \icmp_ln199_1_fu_840_p2_carry__0_i_2_n_5\,
      DI(1) => \icmp_ln199_1_fu_840_p2_carry__0_i_3_n_5\,
      DI(0) => \icmp_ln199_1_fu_840_p2_carry__0_i_4_n_5\,
      O(3 downto 0) => \NLW_icmp_ln199_1_fu_840_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln199_1_fu_840_p2_carry__0_i_5_n_5\,
      S(2) => \icmp_ln199_1_fu_840_p2_carry__0_i_6_n_5\,
      S(1) => \icmp_ln199_1_fu_840_p2_carry__0_i_7_n_5\,
      S(0) => \icmp_ln199_1_fu_840_p2_carry__0_i_8_n_5\
    );
\icmp_ln199_1_fu_840_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_fu_766_p4(14),
      I1 => Gres_fu_766_p4(15),
      O => \icmp_ln199_1_fu_840_p2_carry__0_i_1_n_5\
    );
\icmp_ln199_1_fu_840_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_fu_766_p4(12),
      I1 => Gres_fu_766_p4(13),
      O => \icmp_ln199_1_fu_840_p2_carry__0_i_2_n_5\
    );
\icmp_ln199_1_fu_840_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Gres_fu_766_p4(10),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(5),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(5),
      I4 => \max_val_reg_1229_reg[11]_0\(11),
      I5 => Gres_fu_766_p4(11),
      O => \icmp_ln199_1_fu_840_p2_carry__0_i_3_n_5\
    );
\icmp_ln199_1_fu_840_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Gres_fu_766_p4(8),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(4),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(4),
      I4 => \max_val_reg_1229_reg[11]_0\(9),
      I5 => Gres_fu_766_p4(9),
      O => \icmp_ln199_1_fu_840_p2_carry__0_i_4_n_5\
    );
\icmp_ln199_1_fu_840_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_766_p4(14),
      I1 => Gres_fu_766_p4(15),
      O => \icmp_ln199_1_fu_840_p2_carry__0_i_5_n_5\
    );
\icmp_ln199_1_fu_840_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_766_p4(12),
      I1 => Gres_fu_766_p4(13),
      O => \icmp_ln199_1_fu_840_p2_carry__0_i_6_n_5\
    );
\icmp_ln199_1_fu_840_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Gres_fu_766_p4(10),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(5),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(5),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Gres_fu_766_p4(11),
      I5 => \max_val_reg_1229_reg[11]_0\(11),
      O => \icmp_ln199_1_fu_840_p2_carry__0_i_7_n_5\
    );
\icmp_ln199_1_fu_840_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Gres_fu_766_p4(8),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(4),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(4),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Gres_fu_766_p4(9),
      I5 => \max_val_reg_1229_reg[11]_0\(9),
      O => \icmp_ln199_1_fu_840_p2_carry__0_i_8_n_5\
    );
\icmp_ln199_1_fu_840_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln199_1_fu_840_p2_carry__0_n_5\,
      CO(3 downto 1) => \NLW_icmp_ln199_1_fu_840_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln199_1_fu_840_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_34,
      O(3 downto 0) => \NLW_icmp_ln199_1_fu_840_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_65
    );
icmp_ln199_1_fu_840_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Gres_fu_766_p4(6),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(3),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(3),
      I4 => \max_val_reg_1229_reg[11]_0\(7),
      I5 => Gres_fu_766_p4(7),
      O => icmp_ln199_1_fu_840_p2_carry_i_1_n_5
    );
icmp_ln199_1_fu_840_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Gres_fu_766_p4(4),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(2),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(2),
      I4 => \max_val_reg_1229_reg[11]_0\(5),
      I5 => Gres_fu_766_p4(5),
      O => icmp_ln199_1_fu_840_p2_carry_i_2_n_5
    );
icmp_ln199_1_fu_840_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Gres_fu_766_p4(2),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(1),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(1),
      I4 => \max_val_reg_1229_reg[11]_0\(3),
      I5 => Gres_fu_766_p4(3),
      O => icmp_ln199_1_fu_840_p2_carry_i_3_n_5
    );
icmp_ln199_1_fu_840_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Gres_fu_766_p4(0),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(0),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(0),
      I4 => \max_val_reg_1229_reg[11]_0\(1),
      I5 => Gres_fu_766_p4(1),
      O => icmp_ln199_1_fu_840_p2_carry_i_4_n_5
    );
icmp_ln199_1_fu_840_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Gres_fu_766_p4(6),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(3),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(3),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Gres_fu_766_p4(7),
      I5 => \max_val_reg_1229_reg[11]_0\(7),
      O => icmp_ln199_1_fu_840_p2_carry_i_5_n_5
    );
icmp_ln199_1_fu_840_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Gres_fu_766_p4(4),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(2),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(2),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Gres_fu_766_p4(5),
      I5 => \max_val_reg_1229_reg[11]_0\(5),
      O => icmp_ln199_1_fu_840_p2_carry_i_6_n_5
    );
icmp_ln199_1_fu_840_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Gres_fu_766_p4(2),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(1),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(1),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Gres_fu_766_p4(3),
      I5 => \max_val_reg_1229_reg[11]_0\(3),
      O => icmp_ln199_1_fu_840_p2_carry_i_7_n_5
    );
icmp_ln199_1_fu_840_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Gres_fu_766_p4(0),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(0),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(0),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Gres_fu_766_p4(1),
      I5 => \max_val_reg_1229_reg[11]_0\(1),
      O => icmp_ln199_1_fu_840_p2_carry_i_8_n_5
    );
\icmp_ln199_1_reg_1288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln199_1_fu_840_p2,
      Q => icmp_ln199_1_reg_1288,
      R => '0'
    );
icmp_ln199_fu_834_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln199_fu_834_p2_carry_n_5,
      CO(2) => icmp_ln199_fu_834_p2_carry_n_6,
      CO(1) => icmp_ln199_fu_834_p2_carry_n_7,
      CO(0) => icmp_ln199_fu_834_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln199_fu_834_p2_carry_i_1_n_5,
      DI(2) => icmp_ln199_fu_834_p2_carry_i_2_n_5,
      DI(1) => icmp_ln199_fu_834_p2_carry_i_3_n_5,
      DI(0) => icmp_ln199_fu_834_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln199_fu_834_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln199_fu_834_p2_carry_i_5_n_5,
      S(2) => icmp_ln199_fu_834_p2_carry_i_6_n_5,
      S(1) => icmp_ln199_fu_834_p2_carry_i_7_n_5,
      S(0) => icmp_ln199_fu_834_p2_carry_i_8_n_5
    );
\icmp_ln199_fu_834_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln199_fu_834_p2_carry_n_5,
      CO(3) => \icmp_ln199_fu_834_p2_carry__0_n_5\,
      CO(2) => \icmp_ln199_fu_834_p2_carry__0_n_6\,
      CO(1) => \icmp_ln199_fu_834_p2_carry__0_n_7\,
      CO(0) => \icmp_ln199_fu_834_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln199_fu_834_p2_carry__0_i_1_n_5\,
      DI(0) => \icmp_ln199_fu_834_p2_carry__0_i_2_n_5\,
      O(3 downto 0) => \NLW_icmp_ln199_fu_834_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln199_fu_834_p2_carry__0_i_3_n_5\,
      S(2) => \icmp_ln199_fu_834_p2_carry__0_i_4_n_5\,
      S(1) => \icmp_ln199_fu_834_p2_carry__0_i_5_n_5\,
      S(0) => \icmp_ln199_fu_834_p2_carry__0_i_6_n_5\
    );
\icmp_ln199_fu_834_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(5),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(5),
      I3 => Gres_fu_766_p4(10),
      I4 => Gres_fu_766_p4(11),
      I5 => \min_val_reg_1236_reg[11]_0\(11),
      O => \icmp_ln199_fu_834_p2_carry__0_i_1_n_5\
    );
\icmp_ln199_fu_834_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(4),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(4),
      I3 => Gres_fu_766_p4(8),
      I4 => Gres_fu_766_p4(9),
      I5 => \min_val_reg_1236_reg[11]_0\(9),
      O => \icmp_ln199_fu_834_p2_carry__0_i_2_n_5\
    );
\icmp_ln199_fu_834_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_766_p4(14),
      I1 => Gres_fu_766_p4(15),
      O => \icmp_ln199_fu_834_p2_carry__0_i_3_n_5\
    );
\icmp_ln199_fu_834_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_766_p4(12),
      I1 => Gres_fu_766_p4(13),
      O => \icmp_ln199_fu_834_p2_carry__0_i_4_n_5\
    );
\icmp_ln199_fu_834_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(5),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(5),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Gres_fu_766_p4(10),
      I4 => \min_val_reg_1236_reg[11]_0\(11),
      I5 => Gres_fu_766_p4(11),
      O => \icmp_ln199_fu_834_p2_carry__0_i_5_n_5\
    );
\icmp_ln199_fu_834_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(4),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(4),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Gres_fu_766_p4(8),
      I4 => \min_val_reg_1236_reg[11]_0\(9),
      I5 => Gres_fu_766_p4(9),
      O => \icmp_ln199_fu_834_p2_carry__0_i_6_n_5\
    );
\icmp_ln199_fu_834_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln199_fu_834_p2_carry__0_n_5\,
      CO(3 downto 1) => \NLW_icmp_ln199_fu_834_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln199_fu_834_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Gres_fu_766_p4(17),
      O(3 downto 0) => \NLW_icmp_ln199_fu_834_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_64
    );
icmp_ln199_fu_834_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(3),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(3),
      I3 => Gres_fu_766_p4(6),
      I4 => Gres_fu_766_p4(7),
      I5 => \min_val_reg_1236_reg[11]_0\(7),
      O => icmp_ln199_fu_834_p2_carry_i_1_n_5
    );
icmp_ln199_fu_834_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(2),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(2),
      I3 => Gres_fu_766_p4(4),
      I4 => Gres_fu_766_p4(5),
      I5 => \min_val_reg_1236_reg[11]_0\(5),
      O => icmp_ln199_fu_834_p2_carry_i_2_n_5
    );
icmp_ln199_fu_834_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(1),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(1),
      I3 => Gres_fu_766_p4(2),
      I4 => Gres_fu_766_p4(3),
      I5 => \min_val_reg_1236_reg[11]_0\(3),
      O => icmp_ln199_fu_834_p2_carry_i_3_n_5
    );
icmp_ln199_fu_834_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(0),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(0),
      I3 => Gres_fu_766_p4(0),
      I4 => Gres_fu_766_p4(1),
      I5 => \min_val_reg_1236_reg[11]_0\(1),
      O => icmp_ln199_fu_834_p2_carry_i_4_n_5
    );
icmp_ln199_fu_834_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(3),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(3),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Gres_fu_766_p4(6),
      I4 => \min_val_reg_1236_reg[11]_0\(7),
      I5 => Gres_fu_766_p4(7),
      O => icmp_ln199_fu_834_p2_carry_i_5_n_5
    );
icmp_ln199_fu_834_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(2),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(2),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Gres_fu_766_p4(4),
      I4 => \min_val_reg_1236_reg[11]_0\(5),
      I5 => Gres_fu_766_p4(5),
      O => icmp_ln199_fu_834_p2_carry_i_6_n_5
    );
icmp_ln199_fu_834_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(1),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(1),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Gres_fu_766_p4(2),
      I4 => \min_val_reg_1236_reg[11]_0\(3),
      I5 => Gres_fu_766_p4(3),
      O => icmp_ln199_fu_834_p2_carry_i_7_n_5
    );
icmp_ln199_fu_834_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(0),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(0),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Gres_fu_766_p4(0),
      I4 => \min_val_reg_1236_reg[11]_0\(1),
      I5 => Gres_fu_766_p4(1),
      O => icmp_ln199_fu_834_p2_carry_i_8_n_5
    );
\icmp_ln199_reg_1283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln199_fu_834_p2,
      Q => icmp_ln199_reg_1283,
      R => '0'
    );
icmp_ln200_1_fu_852_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln200_1_fu_852_p2_carry_n_5,
      CO(2) => icmp_ln200_1_fu_852_p2_carry_n_6,
      CO(1) => icmp_ln200_1_fu_852_p2_carry_n_7,
      CO(0) => icmp_ln200_1_fu_852_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln200_1_fu_852_p2_carry_i_1_n_5,
      DI(2) => icmp_ln200_1_fu_852_p2_carry_i_2_n_5,
      DI(1) => icmp_ln200_1_fu_852_p2_carry_i_3_n_5,
      DI(0) => icmp_ln200_1_fu_852_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln200_1_fu_852_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln200_1_fu_852_p2_carry_i_5_n_5,
      S(2) => icmp_ln200_1_fu_852_p2_carry_i_6_n_5,
      S(1) => icmp_ln200_1_fu_852_p2_carry_i_7_n_5,
      S(0) => icmp_ln200_1_fu_852_p2_carry_i_8_n_5
    );
\icmp_ln200_1_fu_852_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln200_1_fu_852_p2_carry_n_5,
      CO(3) => \icmp_ln200_1_fu_852_p2_carry__0_n_5\,
      CO(2) => \icmp_ln200_1_fu_852_p2_carry__0_n_6\,
      CO(1) => \icmp_ln200_1_fu_852_p2_carry__0_n_7\,
      CO(0) => \icmp_ln200_1_fu_852_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => \icmp_ln200_1_fu_852_p2_carry__0_i_1_n_5\,
      DI(2) => \icmp_ln200_1_fu_852_p2_carry__0_i_2_n_5\,
      DI(1) => \icmp_ln200_1_fu_852_p2_carry__0_i_3_n_5\,
      DI(0) => \icmp_ln200_1_fu_852_p2_carry__0_i_4_n_5\,
      O(3 downto 0) => \NLW_icmp_ln200_1_fu_852_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln200_1_fu_852_p2_carry__0_i_5_n_5\,
      S(2) => \icmp_ln200_1_fu_852_p2_carry__0_i_6_n_5\,
      S(1) => \icmp_ln200_1_fu_852_p2_carry__0_i_7_n_5\,
      S(0) => \icmp_ln200_1_fu_852_p2_carry__0_i_8_n_5\
    );
\icmp_ln200_1_fu_852_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_fu_812_p4(14),
      I1 => Bres_fu_812_p4(15),
      O => \icmp_ln200_1_fu_852_p2_carry__0_i_1_n_5\
    );
\icmp_ln200_1_fu_852_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_fu_812_p4(12),
      I1 => Bres_fu_812_p4(13),
      O => \icmp_ln200_1_fu_852_p2_carry__0_i_2_n_5\
    );
\icmp_ln200_1_fu_852_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Bres_fu_812_p4(10),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(5),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(5),
      I4 => \max_val_reg_1229_reg[11]_0\(11),
      I5 => Bres_fu_812_p4(11),
      O => \icmp_ln200_1_fu_852_p2_carry__0_i_3_n_5\
    );
\icmp_ln200_1_fu_852_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Bres_fu_812_p4(8),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(4),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(4),
      I4 => \max_val_reg_1229_reg[11]_0\(9),
      I5 => Bres_fu_812_p4(9),
      O => \icmp_ln200_1_fu_852_p2_carry__0_i_4_n_5\
    );
\icmp_ln200_1_fu_852_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_812_p4(14),
      I1 => Bres_fu_812_p4(15),
      O => \icmp_ln200_1_fu_852_p2_carry__0_i_5_n_5\
    );
\icmp_ln200_1_fu_852_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_812_p4(12),
      I1 => Bres_fu_812_p4(13),
      O => \icmp_ln200_1_fu_852_p2_carry__0_i_6_n_5\
    );
\icmp_ln200_1_fu_852_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Bres_fu_812_p4(10),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(5),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(5),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Bres_fu_812_p4(11),
      I5 => \max_val_reg_1229_reg[11]_0\(11),
      O => \icmp_ln200_1_fu_852_p2_carry__0_i_7_n_5\
    );
\icmp_ln200_1_fu_852_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Bres_fu_812_p4(8),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(4),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(4),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Bres_fu_812_p4(9),
      I5 => \max_val_reg_1229_reg[11]_0\(9),
      O => \icmp_ln200_1_fu_852_p2_carry__0_i_8_n_5\
    );
\icmp_ln200_1_fu_852_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln200_1_fu_852_p2_carry__0_n_5\,
      CO(3 downto 1) => \NLW_icmp_ln200_1_fu_852_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln200_1_fu_852_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_35,
      O(3 downto 0) => \NLW_icmp_ln200_1_fu_852_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_66
    );
icmp_ln200_1_fu_852_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Bres_fu_812_p4(6),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(3),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(3),
      I4 => \max_val_reg_1229_reg[11]_0\(7),
      I5 => Bres_fu_812_p4(7),
      O => icmp_ln200_1_fu_852_p2_carry_i_1_n_5
    );
icmp_ln200_1_fu_852_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Bres_fu_812_p4(4),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(2),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(2),
      I4 => \max_val_reg_1229_reg[11]_0\(5),
      I5 => Bres_fu_812_p4(5),
      O => icmp_ln200_1_fu_852_p2_carry_i_2_n_5
    );
icmp_ln200_1_fu_852_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Bres_fu_812_p4(2),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(1),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(1),
      I4 => \max_val_reg_1229_reg[11]_0\(3),
      I5 => Bres_fu_812_p4(3),
      O => icmp_ln200_1_fu_852_p2_carry_i_3_n_5
    );
icmp_ln200_1_fu_852_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Bres_fu_812_p4(0),
      I1 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(0),
      I3 => \icmp_ln198_1_fu_828_p2_carry__0_0\(0),
      I4 => \max_val_reg_1229_reg[11]_0\(1),
      I5 => Bres_fu_812_p4(1),
      O => icmp_ln200_1_fu_852_p2_carry_i_4_n_5
    );
icmp_ln200_1_fu_852_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Bres_fu_812_p4(6),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(3),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(3),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Bres_fu_812_p4(7),
      I5 => \max_val_reg_1229_reg[11]_0\(7),
      O => icmp_ln200_1_fu_852_p2_carry_i_5_n_5
    );
icmp_ln200_1_fu_852_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Bres_fu_812_p4(4),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(2),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(2),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Bres_fu_812_p4(5),
      I5 => \max_val_reg_1229_reg[11]_0\(5),
      O => icmp_ln200_1_fu_852_p2_carry_i_6_n_5
    );
icmp_ln200_1_fu_852_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Bres_fu_812_p4(2),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(1),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(1),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Bres_fu_812_p4(3),
      I5 => \max_val_reg_1229_reg[11]_0\(3),
      O => icmp_ln200_1_fu_852_p2_carry_i_7_n_5
    );
icmp_ln200_1_fu_852_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Bres_fu_812_p4(0),
      I1 => \icmp_ln198_1_fu_828_p2_carry__0_0\(0),
      I2 => \icmp_ln198_1_fu_828_p2_carry__0_1\(0),
      I3 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I4 => Bres_fu_812_p4(1),
      I5 => \max_val_reg_1229_reg[11]_0\(1),
      O => icmp_ln200_1_fu_852_p2_carry_i_8_n_5
    );
\icmp_ln200_1_reg_1298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln200_1_fu_852_p2,
      Q => icmp_ln200_1_reg_1298,
      R => '0'
    );
icmp_ln200_fu_846_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln200_fu_846_p2_carry_n_5,
      CO(2) => icmp_ln200_fu_846_p2_carry_n_6,
      CO(1) => icmp_ln200_fu_846_p2_carry_n_7,
      CO(0) => icmp_ln200_fu_846_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln200_fu_846_p2_carry_i_1_n_5,
      DI(2) => icmp_ln200_fu_846_p2_carry_i_2_n_5,
      DI(1) => icmp_ln200_fu_846_p2_carry_i_3_n_5,
      DI(0) => icmp_ln200_fu_846_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln200_fu_846_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln200_fu_846_p2_carry_i_5_n_5,
      S(2) => icmp_ln200_fu_846_p2_carry_i_6_n_5,
      S(1) => icmp_ln200_fu_846_p2_carry_i_7_n_5,
      S(0) => icmp_ln200_fu_846_p2_carry_i_8_n_5
    );
\icmp_ln200_fu_846_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln200_fu_846_p2_carry_n_5,
      CO(3) => \icmp_ln200_fu_846_p2_carry__0_n_5\,
      CO(2) => \icmp_ln200_fu_846_p2_carry__0_n_6\,
      CO(1) => \icmp_ln200_fu_846_p2_carry__0_n_7\,
      CO(0) => \icmp_ln200_fu_846_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln200_fu_846_p2_carry__0_i_1_n_5\,
      DI(0) => \icmp_ln200_fu_846_p2_carry__0_i_2_n_5\,
      O(3 downto 0) => \NLW_icmp_ln200_fu_846_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln200_fu_846_p2_carry__0_i_3_n_5\,
      S(2) => \icmp_ln200_fu_846_p2_carry__0_i_4_n_5\,
      S(1) => \icmp_ln200_fu_846_p2_carry__0_i_5_n_5\,
      S(0) => \icmp_ln200_fu_846_p2_carry__0_i_6_n_5\
    );
\icmp_ln200_fu_846_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(5),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(5),
      I3 => Bres_fu_812_p4(10),
      I4 => Bres_fu_812_p4(11),
      I5 => \min_val_reg_1236_reg[11]_0\(11),
      O => \icmp_ln200_fu_846_p2_carry__0_i_1_n_5\
    );
\icmp_ln200_fu_846_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(4),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(4),
      I3 => Bres_fu_812_p4(8),
      I4 => Bres_fu_812_p4(9),
      I5 => \min_val_reg_1236_reg[11]_0\(9),
      O => \icmp_ln200_fu_846_p2_carry__0_i_2_n_5\
    );
\icmp_ln200_fu_846_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_812_p4(14),
      I1 => Bres_fu_812_p4(15),
      O => \icmp_ln200_fu_846_p2_carry__0_i_3_n_5\
    );
\icmp_ln200_fu_846_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_812_p4(12),
      I1 => Bres_fu_812_p4(13),
      O => \icmp_ln200_fu_846_p2_carry__0_i_4_n_5\
    );
\icmp_ln200_fu_846_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(5),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(5),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Bres_fu_812_p4(10),
      I4 => \min_val_reg_1236_reg[11]_0\(11),
      I5 => Bres_fu_812_p4(11),
      O => \icmp_ln200_fu_846_p2_carry__0_i_5_n_5\
    );
\icmp_ln200_fu_846_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(4),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(4),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Bres_fu_812_p4(8),
      I4 => \min_val_reg_1236_reg[11]_0\(9),
      I5 => Bres_fu_812_p4(9),
      O => \icmp_ln200_fu_846_p2_carry__0_i_6_n_5\
    );
\icmp_ln200_fu_846_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln200_fu_846_p2_carry__0_n_5\,
      CO(3 downto 1) => \NLW_icmp_ln200_fu_846_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln200_fu_846_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Bres_fu_812_p4(17),
      O(3 downto 0) => \NLW_icmp_ln200_fu_846_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_65
    );
icmp_ln200_fu_846_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(3),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(3),
      I3 => Bres_fu_812_p4(6),
      I4 => Bres_fu_812_p4(7),
      I5 => \min_val_reg_1236_reg[11]_0\(7),
      O => icmp_ln200_fu_846_p2_carry_i_1_n_5
    );
icmp_ln200_fu_846_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(2),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(2),
      I3 => Bres_fu_812_p4(4),
      I4 => Bres_fu_812_p4(5),
      I5 => \min_val_reg_1236_reg[11]_0\(5),
      O => icmp_ln200_fu_846_p2_carry_i_2_n_5
    );
icmp_ln200_fu_846_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(1),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(1),
      I3 => Bres_fu_812_p4(2),
      I4 => Bres_fu_812_p4(3),
      I5 => \min_val_reg_1236_reg[11]_0\(3),
      O => icmp_ln200_fu_846_p2_carry_i_3_n_5
    );
icmp_ln200_fu_846_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(0),
      I2 => \icmp_ln198_fu_822_p2_carry__0_0\(0),
      I3 => Bres_fu_812_p4(0),
      I4 => Bres_fu_812_p4(1),
      I5 => \min_val_reg_1236_reg[11]_0\(1),
      O => icmp_ln200_fu_846_p2_carry_i_4_n_5
    );
icmp_ln200_fu_846_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(3),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(3),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Bres_fu_812_p4(6),
      I4 => \min_val_reg_1236_reg[11]_0\(7),
      I5 => Bres_fu_812_p4(7),
      O => icmp_ln200_fu_846_p2_carry_i_5_n_5
    );
icmp_ln200_fu_846_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(2),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(2),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Bres_fu_812_p4(4),
      I4 => \min_val_reg_1236_reg[11]_0\(5),
      I5 => Bres_fu_812_p4(5),
      O => icmp_ln200_fu_846_p2_carry_i_6_n_5
    );
icmp_ln200_fu_846_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(1),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(1),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Bres_fu_812_p4(2),
      I4 => \min_val_reg_1236_reg[11]_0\(3),
      I5 => Bres_fu_812_p4(3),
      O => icmp_ln200_fu_846_p2_carry_i_7_n_5
    );
icmp_ln200_fu_846_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \icmp_ln198_fu_822_p2_carry__0_0\(0),
      I1 => \icmp_ln198_fu_822_p2_carry__0_1\(0),
      I2 => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      I3 => Bres_fu_812_p4(0),
      I4 => \min_val_reg_1236_reg[11]_0\(1),
      I5 => Bres_fu_812_p4(1),
      O => icmp_ln200_fu_846_p2_carry_i_8_n_5
    );
\icmp_ln200_reg_1293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln200_fu_846_p2,
      Q => icmp_ln200_reg_1293,
      R => '0'
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AAA6AAAAAAAAA"
    )
        port map (
      I0 => push_31,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => stream_in_empty_n,
      I3 => ap_enable_reg_pp0_iter5,
      I4 => stream_csc_full_n,
      I5 => \mOutPtr_reg[4]\(2),
      O => E(0)
    );
mac_muladd_12ns_16s_26s_29_4_1_U100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1
     port map (
      CO(0) => \add_ln196_2_fu_806_p2__83_carry__6_n_7\,
      DI(0) => Bres_fu_812_p4(17),
      O(0) => Bres_fu_812_p4(16),
      P(27) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_5,
      P(26) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_6,
      P(25) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_7,
      P(24) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_8,
      P(23) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_9,
      P(22) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_10,
      P(21) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_11,
      P(20) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_12,
      P(19) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_13,
      P(18) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_14,
      P(17) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_15,
      P(16) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_16,
      P(15) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_17,
      P(14) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_18,
      P(13) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_19,
      P(12) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_20,
      P(11) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_21,
      P(10) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_22,
      P(9) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_23,
      P(8) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_24,
      P(7) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_25,
      P(6) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_26,
      P(5) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_27,
      P(4) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_28,
      P(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_29,
      P(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_30,
      P(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_31,
      P(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_32,
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_36,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_37,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_38,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_39,
      \add_ln196_2_fu_806_p2__83_carry__6\(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_35,
      \add_ln196_2_fu_806_p2__83_carry__6_0\(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_65,
      \add_ln196_2_fu_806_p2__83_carry__6_1\(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_66,
      \add_ln196_2_fu_806_p2__83_carry__6_2\(0) => \add_ln196_2_fu_806_p2__83_carry__6_i_1_n_8\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \out\(11 downto 0) => \out\(35 downto 24),
      p_reg_reg(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_40,
      p_reg_reg(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_41,
      p_reg_reg(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_42,
      p_reg_reg(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_43,
      p_reg_reg_0(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_44,
      p_reg_reg_0(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_45,
      p_reg_reg_0(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_46,
      p_reg_reg_0(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_47,
      p_reg_reg_1(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_48,
      p_reg_reg_1(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_49,
      p_reg_reg_1(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_50,
      p_reg_reg_1(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_51,
      p_reg_reg_2(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_52,
      p_reg_reg_2(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_53,
      p_reg_reg_2(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_54,
      p_reg_reg_2(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_55,
      p_reg_reg_3(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_56,
      p_reg_reg_3(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_57,
      p_reg_reg_3(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_58,
      p_reg_reg_3(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_59,
      p_reg_reg_4(3) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_60,
      p_reg_reg_4(2) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_61,
      p_reg_reg_4(1) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_62,
      p_reg_reg_4(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_63,
      p_reg_reg_5(0) => mac_muladd_12ns_16s_26s_29_4_1_U100_n_64,
      p_reg_reg_6(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_7(13 downto 0) => p_reg_reg_2(13 downto 0),
      sext_ln196_4_fu_796_p1(27 downto 0) => sext_ln196_4_fu_796_p1(27 downto 0),
      stream_csc_full_n => stream_csc_full_n,
      stream_in_empty_n => stream_in_empty_n
    );
mac_muladd_12ns_16s_26s_29_4_1_U98: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_35
     port map (
      B(15 downto 0) => B(15 downto 0),
      C(13 downto 0) => C(13 downto 0),
      CO(0) => \add_ln192_2_fu_714_p2__83_carry__6_n_7\,
      DI(0) => Rres_fu_720_p4(17),
      O(0) => Rres_fu_720_p4(16),
      P(27) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_5,
      P(26) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_6,
      P(25) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_7,
      P(24) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_8,
      P(23) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_9,
      P(22) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_10,
      P(21) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_11,
      P(20) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_12,
      P(19) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_13,
      P(18) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_14,
      P(17) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_15,
      P(16) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_16,
      P(15) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_17,
      P(14) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_18,
      P(13) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_19,
      P(12) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_20,
      P(11) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_21,
      P(10) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_22,
      P(9) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_23,
      P(8) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_24,
      P(7) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_25,
      P(6) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_26,
      P(5) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_27,
      P(4) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_28,
      P(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_29,
      P(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_30,
      P(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_31,
      P(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_32,
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_35,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_36,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_37,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_38,
      \add_ln192_2_fu_714_p2__83_carry__6\(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_34,
      \add_ln192_2_fu_714_p2__83_carry__6_0\(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_64,
      \add_ln192_2_fu_714_p2__83_carry__6_1\(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_65,
      \add_ln192_2_fu_714_p2__83_carry__6_2\(0) => \add_ln192_2_fu_714_p2__83_carry__6_i_1_n_8\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(11 downto 0) => \out\(35 downto 24),
      p_reg_reg(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_39,
      p_reg_reg(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_40,
      p_reg_reg(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_41,
      p_reg_reg(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_42,
      p_reg_reg_0(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_43,
      p_reg_reg_0(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_44,
      p_reg_reg_0(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_45,
      p_reg_reg_0(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_46,
      p_reg_reg_1(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_47,
      p_reg_reg_1(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_48,
      p_reg_reg_1(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_49,
      p_reg_reg_1(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_50,
      p_reg_reg_2(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_51,
      p_reg_reg_2(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_52,
      p_reg_reg_2(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_53,
      p_reg_reg_2(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_54,
      p_reg_reg_3(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_55,
      p_reg_reg_3(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_56,
      p_reg_reg_3(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_57,
      p_reg_reg_3(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_58,
      p_reg_reg_4(3) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_59,
      p_reg_reg_4(2) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_60,
      p_reg_reg_4(1) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_61,
      p_reg_reg_4(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_62,
      p_reg_reg_5(0) => mac_muladd_12ns_16s_26s_29_4_1_U98_n_63,
      sext_ln192_4_fu_704_p1(27 downto 0) => sext_ln192_4_fu_704_p1(27 downto 0)
    );
mac_muladd_12ns_16s_26s_29_4_1_U99: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_mac_muladd_12ns_16s_26s_29_4_1_36
     port map (
      CO(0) => \add_ln194_2_fu_760_p2__83_carry__6_n_7\,
      DI(0) => Gres_fu_766_p4(17),
      O(0) => Gres_fu_766_p4(16),
      P(27) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_5,
      P(26) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_6,
      P(25) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_7,
      P(24) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_8,
      P(23) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_9,
      P(22) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_10,
      P(21) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_11,
      P(20) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_12,
      P(19) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_13,
      P(18) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_14,
      P(17) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_15,
      P(16) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_16,
      P(15) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_17,
      P(14) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_18,
      P(13) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_19,
      P(12) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_20,
      P(11) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_21,
      P(10) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_22,
      P(9) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_23,
      P(8) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_24,
      P(7) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_25,
      P(6) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_26,
      P(5) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_27,
      P(4) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_28,
      P(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_29,
      P(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_30,
      P(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_31,
      P(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_32,
      S(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_35,
      S(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_36,
      S(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_37,
      S(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_38,
      \add_ln194_2_fu_760_p2__83_carry__6\(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_34,
      \add_ln194_2_fu_760_p2__83_carry__6_0\(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_64,
      \add_ln194_2_fu_760_p2__83_carry__6_1\(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_65,
      \add_ln194_2_fu_760_p2__83_carry__6_2\(0) => \add_ln194_2_fu_760_p2__83_carry__6_i_1_n_8\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(11 downto 0) => \out\(35 downto 24),
      p_reg_reg(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_39,
      p_reg_reg(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_40,
      p_reg_reg(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_41,
      p_reg_reg(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_42,
      p_reg_reg_0(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_43,
      p_reg_reg_0(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_44,
      p_reg_reg_0(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_45,
      p_reg_reg_0(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_46,
      p_reg_reg_1(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_47,
      p_reg_reg_1(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_48,
      p_reg_reg_1(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_49,
      p_reg_reg_1(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_50,
      p_reg_reg_2(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_51,
      p_reg_reg_2(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_52,
      p_reg_reg_2(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_53,
      p_reg_reg_2(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_54,
      p_reg_reg_3(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_55,
      p_reg_reg_3(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_56,
      p_reg_reg_3(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_57,
      p_reg_reg_3(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_58,
      p_reg_reg_4(3) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_59,
      p_reg_reg_4(2) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_60,
      p_reg_reg_4(1) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_61,
      p_reg_reg_4(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_62,
      p_reg_reg_5(0) => mac_muladd_12ns_16s_26s_29_4_1_U99_n_63,
      p_reg_reg_6(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_7(13 downto 0) => p_reg_reg_0(13 downto 0),
      sext_ln194_4_fu_750_p1(27 downto 0) => sext_ln194_4_fu_750_p1(27 downto 0)
    );
\max_val_reg_1229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(0),
      Q => max_val_reg_1229(0),
      R => '0'
    );
\max_val_reg_1229_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(10),
      Q => max_val_reg_1229(10),
      R => '0'
    );
\max_val_reg_1229_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(11),
      Q => max_val_reg_1229(11),
      R => '0'
    );
\max_val_reg_1229_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(1),
      Q => max_val_reg_1229(1),
      R => '0'
    );
\max_val_reg_1229_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(2),
      Q => max_val_reg_1229(2),
      R => '0'
    );
\max_val_reg_1229_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(3),
      Q => max_val_reg_1229(3),
      R => '0'
    );
\max_val_reg_1229_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(4),
      Q => max_val_reg_1229(4),
      R => '0'
    );
\max_val_reg_1229_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(5),
      Q => max_val_reg_1229(5),
      R => '0'
    );
\max_val_reg_1229_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(6),
      Q => max_val_reg_1229(6),
      R => '0'
    );
\max_val_reg_1229_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(7),
      Q => max_val_reg_1229(7),
      R => '0'
    );
\max_val_reg_1229_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(8),
      Q => max_val_reg_1229(8),
      R => '0'
    );
\max_val_reg_1229_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1229_reg[11]_0\(9),
      Q => max_val_reg_1229(9),
      R => '0'
    );
\min_val_reg_1236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(0),
      Q => min_val_reg_1236(0),
      R => '0'
    );
\min_val_reg_1236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(10),
      Q => min_val_reg_1236(10),
      R => '0'
    );
\min_val_reg_1236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(11),
      Q => min_val_reg_1236(11),
      R => '0'
    );
\min_val_reg_1236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(1),
      Q => min_val_reg_1236(1),
      R => '0'
    );
\min_val_reg_1236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(2),
      Q => min_val_reg_1236(2),
      R => '0'
    );
\min_val_reg_1236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(3),
      Q => min_val_reg_1236(3),
      R => '0'
    );
\min_val_reg_1236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(4),
      Q => min_val_reg_1236(4),
      R => '0'
    );
\min_val_reg_1236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(5),
      Q => min_val_reg_1236(5),
      R => '0'
    );
\min_val_reg_1236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(6),
      Q => min_val_reg_1236(6),
      R => '0'
    );
\min_val_reg_1236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(7),
      Q => min_val_reg_1236(7),
      R => '0'
    );
\min_val_reg_1236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(8),
      Q => min_val_reg_1236(8),
      R => '0'
    );
\min_val_reg_1236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1236_reg[11]_0\(9),
      Q => min_val_reg_1236(9),
      R => '0'
    );
mul_ln192_1_reg_1189_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln192_1_reg_1189_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => \out\(23 downto 12),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln192_1_reg_1189_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln192_1_reg_1189_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln192_1_reg_1189_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln192_1_reg_1189_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln192_1_reg_1189_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mul_ln192_1_reg_1189_reg_P_UNCONNECTED(47 downto 28),
      P(27) => mul_ln192_1_reg_1189_reg_n_83,
      P(26) => mul_ln192_1_reg_1189_reg_n_84,
      P(25) => mul_ln192_1_reg_1189_reg_n_85,
      P(24) => mul_ln192_1_reg_1189_reg_n_86,
      P(23) => mul_ln192_1_reg_1189_reg_n_87,
      P(22) => mul_ln192_1_reg_1189_reg_n_88,
      P(21) => mul_ln192_1_reg_1189_reg_n_89,
      P(20) => mul_ln192_1_reg_1189_reg_n_90,
      P(19) => mul_ln192_1_reg_1189_reg_n_91,
      P(18) => mul_ln192_1_reg_1189_reg_n_92,
      P(17) => mul_ln192_1_reg_1189_reg_n_93,
      P(16) => mul_ln192_1_reg_1189_reg_n_94,
      P(15) => mul_ln192_1_reg_1189_reg_n_95,
      P(14) => mul_ln192_1_reg_1189_reg_n_96,
      P(13) => mul_ln192_1_reg_1189_reg_n_97,
      P(12) => mul_ln192_1_reg_1189_reg_n_98,
      P(11) => mul_ln192_1_reg_1189_reg_n_99,
      P(10) => mul_ln192_1_reg_1189_reg_n_100,
      P(9) => mul_ln192_1_reg_1189_reg_n_101,
      P(8) => mul_ln192_1_reg_1189_reg_n_102,
      P(7) => mul_ln192_1_reg_1189_reg_n_103,
      P(6) => mul_ln192_1_reg_1189_reg_n_104,
      P(5) => mul_ln192_1_reg_1189_reg_n_105,
      P(4) => mul_ln192_1_reg_1189_reg_n_106,
      P(3) => mul_ln192_1_reg_1189_reg_n_107,
      P(2) => mul_ln192_1_reg_1189_reg_n_108,
      P(1) => mul_ln192_1_reg_1189_reg_n_109,
      P(0) => mul_ln192_1_reg_1189_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln192_1_reg_1189_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln192_1_reg_1189_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln192_1_reg_1189_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln192_1_reg_1189_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln192_reg_1183_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln192_reg_1183_reg_0(15),
      A(28) => mul_ln192_reg_1183_reg_0(15),
      A(27) => mul_ln192_reg_1183_reg_0(15),
      A(26) => mul_ln192_reg_1183_reg_0(15),
      A(25) => mul_ln192_reg_1183_reg_0(15),
      A(24) => mul_ln192_reg_1183_reg_0(15),
      A(23) => mul_ln192_reg_1183_reg_0(15),
      A(22) => mul_ln192_reg_1183_reg_0(15),
      A(21) => mul_ln192_reg_1183_reg_0(15),
      A(20) => mul_ln192_reg_1183_reg_0(15),
      A(19) => mul_ln192_reg_1183_reg_0(15),
      A(18) => mul_ln192_reg_1183_reg_0(15),
      A(17) => mul_ln192_reg_1183_reg_0(15),
      A(16) => mul_ln192_reg_1183_reg_0(15),
      A(15 downto 0) => mul_ln192_reg_1183_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln192_reg_1183_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => \out\(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln192_reg_1183_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln192_reg_1183_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln192_reg_1183_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln192_reg_1183_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln192_reg_1183_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mul_ln192_reg_1183_reg_P_UNCONNECTED(47 downto 28),
      P(27) => mul_ln192_reg_1183_reg_n_83,
      P(26) => mul_ln192_reg_1183_reg_n_84,
      P(25) => mul_ln192_reg_1183_reg_n_85,
      P(24) => mul_ln192_reg_1183_reg_n_86,
      P(23) => mul_ln192_reg_1183_reg_n_87,
      P(22) => mul_ln192_reg_1183_reg_n_88,
      P(21) => mul_ln192_reg_1183_reg_n_89,
      P(20) => mul_ln192_reg_1183_reg_n_90,
      P(19) => mul_ln192_reg_1183_reg_n_91,
      P(18) => mul_ln192_reg_1183_reg_n_92,
      P(17) => mul_ln192_reg_1183_reg_n_93,
      P(16) => mul_ln192_reg_1183_reg_n_94,
      P(15) => mul_ln192_reg_1183_reg_n_95,
      P(14) => mul_ln192_reg_1183_reg_n_96,
      P(13) => mul_ln192_reg_1183_reg_n_97,
      P(12) => mul_ln192_reg_1183_reg_n_98,
      P(11) => mul_ln192_reg_1183_reg_n_99,
      P(10) => mul_ln192_reg_1183_reg_n_100,
      P(9) => mul_ln192_reg_1183_reg_n_101,
      P(8) => mul_ln192_reg_1183_reg_n_102,
      P(7) => mul_ln192_reg_1183_reg_n_103,
      P(6) => mul_ln192_reg_1183_reg_n_104,
      P(5) => mul_ln192_reg_1183_reg_n_105,
      P(4) => mul_ln192_reg_1183_reg_n_106,
      P(3) => mul_ln192_reg_1183_reg_n_107,
      P(2) => mul_ln192_reg_1183_reg_n_108,
      P(1) => mul_ln192_reg_1183_reg_n_109,
      P(0) => mul_ln192_reg_1183_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln192_reg_1183_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln192_reg_1183_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln192_reg_1183_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln192_reg_1183_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln194_1_reg_1206_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln194_1_reg_1206_reg_0(15),
      A(28) => mul_ln194_1_reg_1206_reg_0(15),
      A(27) => mul_ln194_1_reg_1206_reg_0(15),
      A(26) => mul_ln194_1_reg_1206_reg_0(15),
      A(25) => mul_ln194_1_reg_1206_reg_0(15),
      A(24) => mul_ln194_1_reg_1206_reg_0(15),
      A(23) => mul_ln194_1_reg_1206_reg_0(15),
      A(22) => mul_ln194_1_reg_1206_reg_0(15),
      A(21) => mul_ln194_1_reg_1206_reg_0(15),
      A(20) => mul_ln194_1_reg_1206_reg_0(15),
      A(19) => mul_ln194_1_reg_1206_reg_0(15),
      A(18) => mul_ln194_1_reg_1206_reg_0(15),
      A(17) => mul_ln194_1_reg_1206_reg_0(15),
      A(16) => mul_ln194_1_reg_1206_reg_0(15),
      A(15 downto 0) => mul_ln194_1_reg_1206_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln194_1_reg_1206_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => \out\(23 downto 12),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln194_1_reg_1206_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln194_1_reg_1206_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln194_1_reg_1206_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln194_1_reg_1206_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln194_1_reg_1206_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mul_ln194_1_reg_1206_reg_P_UNCONNECTED(47 downto 28),
      P(27) => mul_ln194_1_reg_1206_reg_n_83,
      P(26) => mul_ln194_1_reg_1206_reg_n_84,
      P(25) => mul_ln194_1_reg_1206_reg_n_85,
      P(24) => mul_ln194_1_reg_1206_reg_n_86,
      P(23) => mul_ln194_1_reg_1206_reg_n_87,
      P(22) => mul_ln194_1_reg_1206_reg_n_88,
      P(21) => mul_ln194_1_reg_1206_reg_n_89,
      P(20) => mul_ln194_1_reg_1206_reg_n_90,
      P(19) => mul_ln194_1_reg_1206_reg_n_91,
      P(18) => mul_ln194_1_reg_1206_reg_n_92,
      P(17) => mul_ln194_1_reg_1206_reg_n_93,
      P(16) => mul_ln194_1_reg_1206_reg_n_94,
      P(15) => mul_ln194_1_reg_1206_reg_n_95,
      P(14) => mul_ln194_1_reg_1206_reg_n_96,
      P(13) => mul_ln194_1_reg_1206_reg_n_97,
      P(12) => mul_ln194_1_reg_1206_reg_n_98,
      P(11) => mul_ln194_1_reg_1206_reg_n_99,
      P(10) => mul_ln194_1_reg_1206_reg_n_100,
      P(9) => mul_ln194_1_reg_1206_reg_n_101,
      P(8) => mul_ln194_1_reg_1206_reg_n_102,
      P(7) => mul_ln194_1_reg_1206_reg_n_103,
      P(6) => mul_ln194_1_reg_1206_reg_n_104,
      P(5) => mul_ln194_1_reg_1206_reg_n_105,
      P(4) => mul_ln194_1_reg_1206_reg_n_106,
      P(3) => mul_ln194_1_reg_1206_reg_n_107,
      P(2) => mul_ln194_1_reg_1206_reg_n_108,
      P(1) => mul_ln194_1_reg_1206_reg_n_109,
      P(0) => mul_ln194_1_reg_1206_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln194_1_reg_1206_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln194_1_reg_1206_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln194_1_reg_1206_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln194_1_reg_1206_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln194_reg_1200_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln194_reg_1200_reg_0(15),
      A(28) => mul_ln194_reg_1200_reg_0(15),
      A(27) => mul_ln194_reg_1200_reg_0(15),
      A(26) => mul_ln194_reg_1200_reg_0(15),
      A(25) => mul_ln194_reg_1200_reg_0(15),
      A(24) => mul_ln194_reg_1200_reg_0(15),
      A(23) => mul_ln194_reg_1200_reg_0(15),
      A(22) => mul_ln194_reg_1200_reg_0(15),
      A(21) => mul_ln194_reg_1200_reg_0(15),
      A(20) => mul_ln194_reg_1200_reg_0(15),
      A(19) => mul_ln194_reg_1200_reg_0(15),
      A(18) => mul_ln194_reg_1200_reg_0(15),
      A(17) => mul_ln194_reg_1200_reg_0(15),
      A(16) => mul_ln194_reg_1200_reg_0(15),
      A(15 downto 0) => mul_ln194_reg_1200_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln194_reg_1200_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => \out\(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln194_reg_1200_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln194_reg_1200_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln194_reg_1200_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln194_reg_1200_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln194_reg_1200_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mul_ln194_reg_1200_reg_P_UNCONNECTED(47 downto 28),
      P(27) => mul_ln194_reg_1200_reg_n_83,
      P(26) => mul_ln194_reg_1200_reg_n_84,
      P(25) => mul_ln194_reg_1200_reg_n_85,
      P(24) => mul_ln194_reg_1200_reg_n_86,
      P(23) => mul_ln194_reg_1200_reg_n_87,
      P(22) => mul_ln194_reg_1200_reg_n_88,
      P(21) => mul_ln194_reg_1200_reg_n_89,
      P(20) => mul_ln194_reg_1200_reg_n_90,
      P(19) => mul_ln194_reg_1200_reg_n_91,
      P(18) => mul_ln194_reg_1200_reg_n_92,
      P(17) => mul_ln194_reg_1200_reg_n_93,
      P(16) => mul_ln194_reg_1200_reg_n_94,
      P(15) => mul_ln194_reg_1200_reg_n_95,
      P(14) => mul_ln194_reg_1200_reg_n_96,
      P(13) => mul_ln194_reg_1200_reg_n_97,
      P(12) => mul_ln194_reg_1200_reg_n_98,
      P(11) => mul_ln194_reg_1200_reg_n_99,
      P(10) => mul_ln194_reg_1200_reg_n_100,
      P(9) => mul_ln194_reg_1200_reg_n_101,
      P(8) => mul_ln194_reg_1200_reg_n_102,
      P(7) => mul_ln194_reg_1200_reg_n_103,
      P(6) => mul_ln194_reg_1200_reg_n_104,
      P(5) => mul_ln194_reg_1200_reg_n_105,
      P(4) => mul_ln194_reg_1200_reg_n_106,
      P(3) => mul_ln194_reg_1200_reg_n_107,
      P(2) => mul_ln194_reg_1200_reg_n_108,
      P(1) => mul_ln194_reg_1200_reg_n_109,
      P(0) => mul_ln194_reg_1200_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln194_reg_1200_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln194_reg_1200_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln194_reg_1200_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln194_reg_1200_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln196_1_reg_1223_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln196_1_reg_1223_reg_0(15),
      A(28) => mul_ln196_1_reg_1223_reg_0(15),
      A(27) => mul_ln196_1_reg_1223_reg_0(15),
      A(26) => mul_ln196_1_reg_1223_reg_0(15),
      A(25) => mul_ln196_1_reg_1223_reg_0(15),
      A(24) => mul_ln196_1_reg_1223_reg_0(15),
      A(23) => mul_ln196_1_reg_1223_reg_0(15),
      A(22) => mul_ln196_1_reg_1223_reg_0(15),
      A(21) => mul_ln196_1_reg_1223_reg_0(15),
      A(20) => mul_ln196_1_reg_1223_reg_0(15),
      A(19) => mul_ln196_1_reg_1223_reg_0(15),
      A(18) => mul_ln196_1_reg_1223_reg_0(15),
      A(17) => mul_ln196_1_reg_1223_reg_0(15),
      A(16) => mul_ln196_1_reg_1223_reg_0(15),
      A(15 downto 0) => mul_ln196_1_reg_1223_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln196_1_reg_1223_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => \out\(23 downto 12),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln196_1_reg_1223_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln196_1_reg_1223_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln196_1_reg_1223_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln196_1_reg_1223_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln196_1_reg_1223_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mul_ln196_1_reg_1223_reg_P_UNCONNECTED(47 downto 28),
      P(27) => mul_ln196_1_reg_1223_reg_n_83,
      P(26) => mul_ln196_1_reg_1223_reg_n_84,
      P(25) => mul_ln196_1_reg_1223_reg_n_85,
      P(24) => mul_ln196_1_reg_1223_reg_n_86,
      P(23) => mul_ln196_1_reg_1223_reg_n_87,
      P(22) => mul_ln196_1_reg_1223_reg_n_88,
      P(21) => mul_ln196_1_reg_1223_reg_n_89,
      P(20) => mul_ln196_1_reg_1223_reg_n_90,
      P(19) => mul_ln196_1_reg_1223_reg_n_91,
      P(18) => mul_ln196_1_reg_1223_reg_n_92,
      P(17) => mul_ln196_1_reg_1223_reg_n_93,
      P(16) => mul_ln196_1_reg_1223_reg_n_94,
      P(15) => mul_ln196_1_reg_1223_reg_n_95,
      P(14) => mul_ln196_1_reg_1223_reg_n_96,
      P(13) => mul_ln196_1_reg_1223_reg_n_97,
      P(12) => mul_ln196_1_reg_1223_reg_n_98,
      P(11) => mul_ln196_1_reg_1223_reg_n_99,
      P(10) => mul_ln196_1_reg_1223_reg_n_100,
      P(9) => mul_ln196_1_reg_1223_reg_n_101,
      P(8) => mul_ln196_1_reg_1223_reg_n_102,
      P(7) => mul_ln196_1_reg_1223_reg_n_103,
      P(6) => mul_ln196_1_reg_1223_reg_n_104,
      P(5) => mul_ln196_1_reg_1223_reg_n_105,
      P(4) => mul_ln196_1_reg_1223_reg_n_106,
      P(3) => mul_ln196_1_reg_1223_reg_n_107,
      P(2) => mul_ln196_1_reg_1223_reg_n_108,
      P(1) => mul_ln196_1_reg_1223_reg_n_109,
      P(0) => mul_ln196_1_reg_1223_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln196_1_reg_1223_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln196_1_reg_1223_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln196_1_reg_1223_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln196_1_reg_1223_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln196_reg_1217_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln196_reg_1217_reg_0(15),
      A(28) => mul_ln196_reg_1217_reg_0(15),
      A(27) => mul_ln196_reg_1217_reg_0(15),
      A(26) => mul_ln196_reg_1217_reg_0(15),
      A(25) => mul_ln196_reg_1217_reg_0(15),
      A(24) => mul_ln196_reg_1217_reg_0(15),
      A(23) => mul_ln196_reg_1217_reg_0(15),
      A(22) => mul_ln196_reg_1217_reg_0(15),
      A(21) => mul_ln196_reg_1217_reg_0(15),
      A(20) => mul_ln196_reg_1217_reg_0(15),
      A(19) => mul_ln196_reg_1217_reg_0(15),
      A(18) => mul_ln196_reg_1217_reg_0(15),
      A(17) => mul_ln196_reg_1217_reg_0(15),
      A(16) => mul_ln196_reg_1217_reg_0(15),
      A(15 downto 0) => mul_ln196_reg_1217_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln196_reg_1217_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => \out\(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln196_reg_1217_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln196_reg_1217_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln196_reg_1217_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln196_reg_1217_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln196_reg_1217_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_mul_ln196_reg_1217_reg_P_UNCONNECTED(47 downto 28),
      P(27) => mul_ln196_reg_1217_reg_n_83,
      P(26) => mul_ln196_reg_1217_reg_n_84,
      P(25) => mul_ln196_reg_1217_reg_n_85,
      P(24) => mul_ln196_reg_1217_reg_n_86,
      P(23) => mul_ln196_reg_1217_reg_n_87,
      P(22) => mul_ln196_reg_1217_reg_n_88,
      P(21) => mul_ln196_reg_1217_reg_n_89,
      P(20) => mul_ln196_reg_1217_reg_n_90,
      P(19) => mul_ln196_reg_1217_reg_n_91,
      P(18) => mul_ln196_reg_1217_reg_n_92,
      P(17) => mul_ln196_reg_1217_reg_n_93,
      P(16) => mul_ln196_reg_1217_reg_n_94,
      P(15) => mul_ln196_reg_1217_reg_n_95,
      P(14) => mul_ln196_reg_1217_reg_n_96,
      P(13) => mul_ln196_reg_1217_reg_n_97,
      P(12) => mul_ln196_reg_1217_reg_n_98,
      P(11) => mul_ln196_reg_1217_reg_n_99,
      P(10) => mul_ln196_reg_1217_reg_n_100,
      P(9) => mul_ln196_reg_1217_reg_n_101,
      P(8) => mul_ln196_reg_1217_reg_n_102,
      P(7) => mul_ln196_reg_1217_reg_n_103,
      P(6) => mul_ln196_reg_1217_reg_n_104,
      P(5) => mul_ln196_reg_1217_reg_n_105,
      P(4) => mul_ln196_reg_1217_reg_n_106,
      P(3) => mul_ln196_reg_1217_reg_n_107,
      P(2) => mul_ln196_reg_1217_reg_n_108,
      P(1) => mul_ln196_reg_1217_reg_n_109,
      P(0) => mul_ln196_reg_1217_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln196_reg_1217_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln196_reg_1217_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln196_reg_1217_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln196_reg_1217_reg_UNDERFLOW_UNCONNECTED
    );
\or_ln150_2_reg_1128_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^or_ln150_2_reg_1128\,
      Q => or_ln150_2_reg_1128_pp0_iter1_reg,
      R => '0'
    );
\or_ln150_2_reg_1128_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_ln150_2_reg_1128_pp0_iter1_reg,
      Q => \^or_ln150_2_reg_1128_pp0_iter2_reg\,
      R => '0'
    );
\or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^or_ln150_2_reg_1128_pp0_iter2_reg\,
      Q => \^or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\,
      R => '0'
    );
\or_ln150_2_reg_1128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_ln150_2_fu_429_p2,
      Q => \^or_ln150_2_reg_1128\,
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_32,
      Q => trunc_ln192_1_reg_1248(0),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_22,
      Q => trunc_ln192_1_reg_1248(10),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_21,
      Q => trunc_ln192_1_reg_1248(11),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_20,
      Q => trunc_ln192_1_reg_1248(12),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_19,
      Q => trunc_ln192_1_reg_1248(13),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_18,
      Q => trunc_ln192_1_reg_1248(14),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_17,
      Q => trunc_ln192_1_reg_1248(15),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_16,
      Q => trunc_ln192_1_reg_1248(16),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_15,
      Q => trunc_ln192_1_reg_1248(17),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_14,
      Q => trunc_ln192_1_reg_1248(18),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_13,
      Q => trunc_ln192_1_reg_1248(19),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_31,
      Q => trunc_ln192_1_reg_1248(1),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_12,
      Q => trunc_ln192_1_reg_1248(20),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_11,
      Q => trunc_ln192_1_reg_1248(21),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_10,
      Q => trunc_ln192_1_reg_1248(22),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_9,
      Q => trunc_ln192_1_reg_1248(23),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_30,
      Q => trunc_ln192_1_reg_1248(2),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_29,
      Q => trunc_ln192_1_reg_1248(3),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_28,
      Q => trunc_ln192_1_reg_1248(4),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_27,
      Q => trunc_ln192_1_reg_1248(5),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_26,
      Q => trunc_ln192_1_reg_1248(6),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_25,
      Q => trunc_ln192_1_reg_1248(7),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_24,
      Q => trunc_ln192_1_reg_1248(8),
      R => '0'
    );
\trunc_ln192_1_reg_1248_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U98_n_23,
      Q => trunc_ln192_1_reg_1248(9),
      R => '0'
    );
trunc_ln192_reg_1243_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln192_reg_1183_reg_0(15),
      A(28) => mul_ln192_reg_1183_reg_0(15),
      A(27) => mul_ln192_reg_1183_reg_0(15),
      A(26) => mul_ln192_reg_1183_reg_0(15),
      A(25) => mul_ln192_reg_1183_reg_0(15),
      A(24) => mul_ln192_reg_1183_reg_0(15),
      A(23) => mul_ln192_reg_1183_reg_0(15),
      A(22) => mul_ln192_reg_1183_reg_0(15),
      A(21) => mul_ln192_reg_1183_reg_0(15),
      A(20) => mul_ln192_reg_1183_reg_0(15),
      A(19) => mul_ln192_reg_1183_reg_0(15),
      A(18) => mul_ln192_reg_1183_reg_0(15),
      A(17) => mul_ln192_reg_1183_reg_0(15),
      A(16) => mul_ln192_reg_1183_reg_0(15),
      A(15 downto 0) => mul_ln192_reg_1183_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln192_reg_1243_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => \out\(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln192_reg_1243_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_ln192_1_reg_1189_reg_n_87,
      C(46) => mul_ln192_1_reg_1189_reg_n_87,
      C(45) => mul_ln192_1_reg_1189_reg_n_87,
      C(44) => mul_ln192_1_reg_1189_reg_n_87,
      C(43) => mul_ln192_1_reg_1189_reg_n_87,
      C(42) => mul_ln192_1_reg_1189_reg_n_87,
      C(41) => mul_ln192_1_reg_1189_reg_n_87,
      C(40) => mul_ln192_1_reg_1189_reg_n_87,
      C(39) => mul_ln192_1_reg_1189_reg_n_87,
      C(38) => mul_ln192_1_reg_1189_reg_n_87,
      C(37) => mul_ln192_1_reg_1189_reg_n_87,
      C(36) => mul_ln192_1_reg_1189_reg_n_87,
      C(35) => mul_ln192_1_reg_1189_reg_n_87,
      C(34) => mul_ln192_1_reg_1189_reg_n_87,
      C(33) => mul_ln192_1_reg_1189_reg_n_87,
      C(32) => mul_ln192_1_reg_1189_reg_n_87,
      C(31) => mul_ln192_1_reg_1189_reg_n_87,
      C(30) => mul_ln192_1_reg_1189_reg_n_87,
      C(29) => mul_ln192_1_reg_1189_reg_n_87,
      C(28) => mul_ln192_1_reg_1189_reg_n_87,
      C(27) => mul_ln192_1_reg_1189_reg_n_87,
      C(26) => mul_ln192_1_reg_1189_reg_n_87,
      C(25) => mul_ln192_1_reg_1189_reg_n_87,
      C(24) => mul_ln192_1_reg_1189_reg_n_87,
      C(23) => mul_ln192_1_reg_1189_reg_n_87,
      C(22) => mul_ln192_1_reg_1189_reg_n_88,
      C(21) => mul_ln192_1_reg_1189_reg_n_89,
      C(20) => mul_ln192_1_reg_1189_reg_n_90,
      C(19) => mul_ln192_1_reg_1189_reg_n_91,
      C(18) => mul_ln192_1_reg_1189_reg_n_92,
      C(17) => mul_ln192_1_reg_1189_reg_n_93,
      C(16) => mul_ln192_1_reg_1189_reg_n_94,
      C(15) => mul_ln192_1_reg_1189_reg_n_95,
      C(14) => mul_ln192_1_reg_1189_reg_n_96,
      C(13) => mul_ln192_1_reg_1189_reg_n_97,
      C(12) => mul_ln192_1_reg_1189_reg_n_98,
      C(11) => mul_ln192_1_reg_1189_reg_n_99,
      C(10) => mul_ln192_1_reg_1189_reg_n_100,
      C(9) => mul_ln192_1_reg_1189_reg_n_101,
      C(8) => mul_ln192_1_reg_1189_reg_n_102,
      C(7) => mul_ln192_1_reg_1189_reg_n_103,
      C(6) => mul_ln192_1_reg_1189_reg_n_104,
      C(5) => mul_ln192_1_reg_1189_reg_n_105,
      C(4) => mul_ln192_1_reg_1189_reg_n_106,
      C(3) => mul_ln192_1_reg_1189_reg_n_107,
      C(2) => mul_ln192_1_reg_1189_reg_n_108,
      C(1) => mul_ln192_1_reg_1189_reg_n_109,
      C(0) => mul_ln192_1_reg_1189_reg_n_110,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln192_reg_1243_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln192_reg_1243_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln192_reg_1243_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_trunc_ln192_reg_1243_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_trunc_ln192_reg_1243_reg_P_UNCONNECTED(47 downto 24),
      P(23) => trunc_ln192_reg_1243_reg_n_87,
      P(22) => trunc_ln192_reg_1243_reg_n_88,
      P(21) => trunc_ln192_reg_1243_reg_n_89,
      P(20) => trunc_ln192_reg_1243_reg_n_90,
      P(19) => trunc_ln192_reg_1243_reg_n_91,
      P(18) => trunc_ln192_reg_1243_reg_n_92,
      P(17) => trunc_ln192_reg_1243_reg_n_93,
      P(16) => trunc_ln192_reg_1243_reg_n_94,
      P(15) => trunc_ln192_reg_1243_reg_n_95,
      P(14) => trunc_ln192_reg_1243_reg_n_96,
      P(13) => trunc_ln192_reg_1243_reg_n_97,
      P(12) => trunc_ln192_reg_1243_reg_n_98,
      P(11) => trunc_ln192_reg_1243_reg_n_99,
      P(10) => trunc_ln192_reg_1243_reg_n_100,
      P(9) => trunc_ln192_reg_1243_reg_n_101,
      P(8) => trunc_ln192_reg_1243_reg_n_102,
      P(7) => trunc_ln192_reg_1243_reg_n_103,
      P(6) => trunc_ln192_reg_1243_reg_n_104,
      P(5) => trunc_ln192_reg_1243_reg_n_105,
      P(4) => trunc_ln192_reg_1243_reg_n_106,
      P(3) => trunc_ln192_reg_1243_reg_n_107,
      P(2) => trunc_ln192_reg_1243_reg_n_108,
      P(1) => trunc_ln192_reg_1243_reg_n_109,
      P(0) => trunc_ln192_reg_1243_reg_n_110,
      PATTERNBDETECT => NLW_trunc_ln192_reg_1243_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln192_reg_1243_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_trunc_ln192_reg_1243_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln192_reg_1243_reg_UNDERFLOW_UNCONNECTED
    );
\trunc_ln194_1_reg_1258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_32,
      Q => trunc_ln194_1_reg_1258(0),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_22,
      Q => trunc_ln194_1_reg_1258(10),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_21,
      Q => trunc_ln194_1_reg_1258(11),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_20,
      Q => trunc_ln194_1_reg_1258(12),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_19,
      Q => trunc_ln194_1_reg_1258(13),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_18,
      Q => trunc_ln194_1_reg_1258(14),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_17,
      Q => trunc_ln194_1_reg_1258(15),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_16,
      Q => trunc_ln194_1_reg_1258(16),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_15,
      Q => trunc_ln194_1_reg_1258(17),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_14,
      Q => trunc_ln194_1_reg_1258(18),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_13,
      Q => trunc_ln194_1_reg_1258(19),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_31,
      Q => trunc_ln194_1_reg_1258(1),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_12,
      Q => trunc_ln194_1_reg_1258(20),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_11,
      Q => trunc_ln194_1_reg_1258(21),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_10,
      Q => trunc_ln194_1_reg_1258(22),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_9,
      Q => trunc_ln194_1_reg_1258(23),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_30,
      Q => trunc_ln194_1_reg_1258(2),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_29,
      Q => trunc_ln194_1_reg_1258(3),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_28,
      Q => trunc_ln194_1_reg_1258(4),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_27,
      Q => trunc_ln194_1_reg_1258(5),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_26,
      Q => trunc_ln194_1_reg_1258(6),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_25,
      Q => trunc_ln194_1_reg_1258(7),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_24,
      Q => trunc_ln194_1_reg_1258(8),
      R => '0'
    );
\trunc_ln194_1_reg_1258_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U99_n_23,
      Q => trunc_ln194_1_reg_1258(9),
      R => '0'
    );
trunc_ln194_reg_1253_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln194_reg_1200_reg_0(15),
      A(28) => mul_ln194_reg_1200_reg_0(15),
      A(27) => mul_ln194_reg_1200_reg_0(15),
      A(26) => mul_ln194_reg_1200_reg_0(15),
      A(25) => mul_ln194_reg_1200_reg_0(15),
      A(24) => mul_ln194_reg_1200_reg_0(15),
      A(23) => mul_ln194_reg_1200_reg_0(15),
      A(22) => mul_ln194_reg_1200_reg_0(15),
      A(21) => mul_ln194_reg_1200_reg_0(15),
      A(20) => mul_ln194_reg_1200_reg_0(15),
      A(19) => mul_ln194_reg_1200_reg_0(15),
      A(18) => mul_ln194_reg_1200_reg_0(15),
      A(17) => mul_ln194_reg_1200_reg_0(15),
      A(16) => mul_ln194_reg_1200_reg_0(15),
      A(15 downto 0) => mul_ln194_reg_1200_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln194_reg_1253_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => \out\(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln194_reg_1253_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_ln194_1_reg_1206_reg_n_87,
      C(46) => mul_ln194_1_reg_1206_reg_n_87,
      C(45) => mul_ln194_1_reg_1206_reg_n_87,
      C(44) => mul_ln194_1_reg_1206_reg_n_87,
      C(43) => mul_ln194_1_reg_1206_reg_n_87,
      C(42) => mul_ln194_1_reg_1206_reg_n_87,
      C(41) => mul_ln194_1_reg_1206_reg_n_87,
      C(40) => mul_ln194_1_reg_1206_reg_n_87,
      C(39) => mul_ln194_1_reg_1206_reg_n_87,
      C(38) => mul_ln194_1_reg_1206_reg_n_87,
      C(37) => mul_ln194_1_reg_1206_reg_n_87,
      C(36) => mul_ln194_1_reg_1206_reg_n_87,
      C(35) => mul_ln194_1_reg_1206_reg_n_87,
      C(34) => mul_ln194_1_reg_1206_reg_n_87,
      C(33) => mul_ln194_1_reg_1206_reg_n_87,
      C(32) => mul_ln194_1_reg_1206_reg_n_87,
      C(31) => mul_ln194_1_reg_1206_reg_n_87,
      C(30) => mul_ln194_1_reg_1206_reg_n_87,
      C(29) => mul_ln194_1_reg_1206_reg_n_87,
      C(28) => mul_ln194_1_reg_1206_reg_n_87,
      C(27) => mul_ln194_1_reg_1206_reg_n_87,
      C(26) => mul_ln194_1_reg_1206_reg_n_87,
      C(25) => mul_ln194_1_reg_1206_reg_n_87,
      C(24) => mul_ln194_1_reg_1206_reg_n_87,
      C(23) => mul_ln194_1_reg_1206_reg_n_87,
      C(22) => mul_ln194_1_reg_1206_reg_n_88,
      C(21) => mul_ln194_1_reg_1206_reg_n_89,
      C(20) => mul_ln194_1_reg_1206_reg_n_90,
      C(19) => mul_ln194_1_reg_1206_reg_n_91,
      C(18) => mul_ln194_1_reg_1206_reg_n_92,
      C(17) => mul_ln194_1_reg_1206_reg_n_93,
      C(16) => mul_ln194_1_reg_1206_reg_n_94,
      C(15) => mul_ln194_1_reg_1206_reg_n_95,
      C(14) => mul_ln194_1_reg_1206_reg_n_96,
      C(13) => mul_ln194_1_reg_1206_reg_n_97,
      C(12) => mul_ln194_1_reg_1206_reg_n_98,
      C(11) => mul_ln194_1_reg_1206_reg_n_99,
      C(10) => mul_ln194_1_reg_1206_reg_n_100,
      C(9) => mul_ln194_1_reg_1206_reg_n_101,
      C(8) => mul_ln194_1_reg_1206_reg_n_102,
      C(7) => mul_ln194_1_reg_1206_reg_n_103,
      C(6) => mul_ln194_1_reg_1206_reg_n_104,
      C(5) => mul_ln194_1_reg_1206_reg_n_105,
      C(4) => mul_ln194_1_reg_1206_reg_n_106,
      C(3) => mul_ln194_1_reg_1206_reg_n_107,
      C(2) => mul_ln194_1_reg_1206_reg_n_108,
      C(1) => mul_ln194_1_reg_1206_reg_n_109,
      C(0) => mul_ln194_1_reg_1206_reg_n_110,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln194_reg_1253_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln194_reg_1253_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln194_reg_1253_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_trunc_ln194_reg_1253_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_trunc_ln194_reg_1253_reg_P_UNCONNECTED(47 downto 24),
      P(23) => trunc_ln194_reg_1253_reg_n_87,
      P(22) => trunc_ln194_reg_1253_reg_n_88,
      P(21) => trunc_ln194_reg_1253_reg_n_89,
      P(20) => trunc_ln194_reg_1253_reg_n_90,
      P(19) => trunc_ln194_reg_1253_reg_n_91,
      P(18) => trunc_ln194_reg_1253_reg_n_92,
      P(17) => trunc_ln194_reg_1253_reg_n_93,
      P(16) => trunc_ln194_reg_1253_reg_n_94,
      P(15) => trunc_ln194_reg_1253_reg_n_95,
      P(14) => trunc_ln194_reg_1253_reg_n_96,
      P(13) => trunc_ln194_reg_1253_reg_n_97,
      P(12) => trunc_ln194_reg_1253_reg_n_98,
      P(11) => trunc_ln194_reg_1253_reg_n_99,
      P(10) => trunc_ln194_reg_1253_reg_n_100,
      P(9) => trunc_ln194_reg_1253_reg_n_101,
      P(8) => trunc_ln194_reg_1253_reg_n_102,
      P(7) => trunc_ln194_reg_1253_reg_n_103,
      P(6) => trunc_ln194_reg_1253_reg_n_104,
      P(5) => trunc_ln194_reg_1253_reg_n_105,
      P(4) => trunc_ln194_reg_1253_reg_n_106,
      P(3) => trunc_ln194_reg_1253_reg_n_107,
      P(2) => trunc_ln194_reg_1253_reg_n_108,
      P(1) => trunc_ln194_reg_1253_reg_n_109,
      P(0) => trunc_ln194_reg_1253_reg_n_110,
      PATTERNBDETECT => NLW_trunc_ln194_reg_1253_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln194_reg_1253_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_trunc_ln194_reg_1253_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln194_reg_1253_reg_UNDERFLOW_UNCONNECTED
    );
\trunc_ln196_1_reg_1268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_32,
      Q => trunc_ln196_1_reg_1268(0),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_22,
      Q => trunc_ln196_1_reg_1268(10),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_21,
      Q => trunc_ln196_1_reg_1268(11),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_20,
      Q => trunc_ln196_1_reg_1268(12),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_19,
      Q => trunc_ln196_1_reg_1268(13),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_18,
      Q => trunc_ln196_1_reg_1268(14),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_17,
      Q => trunc_ln196_1_reg_1268(15),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_16,
      Q => trunc_ln196_1_reg_1268(16),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_15,
      Q => trunc_ln196_1_reg_1268(17),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_14,
      Q => trunc_ln196_1_reg_1268(18),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_13,
      Q => trunc_ln196_1_reg_1268(19),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_31,
      Q => trunc_ln196_1_reg_1268(1),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_12,
      Q => trunc_ln196_1_reg_1268(20),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_11,
      Q => trunc_ln196_1_reg_1268(21),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_10,
      Q => trunc_ln196_1_reg_1268(22),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_9,
      Q => trunc_ln196_1_reg_1268(23),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_30,
      Q => trunc_ln196_1_reg_1268(2),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_29,
      Q => trunc_ln196_1_reg_1268(3),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_28,
      Q => trunc_ln196_1_reg_1268(4),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_27,
      Q => trunc_ln196_1_reg_1268(5),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_26,
      Q => trunc_ln196_1_reg_1268(6),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_25,
      Q => trunc_ln196_1_reg_1268(7),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_24,
      Q => trunc_ln196_1_reg_1268(8),
      R => '0'
    );
\trunc_ln196_1_reg_1268_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_12ns_16s_26s_29_4_1_U100_n_23,
      Q => trunc_ln196_1_reg_1268(9),
      R => '0'
    );
trunc_ln196_reg_1263_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln196_reg_1217_reg_0(15),
      A(28) => mul_ln196_reg_1217_reg_0(15),
      A(27) => mul_ln196_reg_1217_reg_0(15),
      A(26) => mul_ln196_reg_1217_reg_0(15),
      A(25) => mul_ln196_reg_1217_reg_0(15),
      A(24) => mul_ln196_reg_1217_reg_0(15),
      A(23) => mul_ln196_reg_1217_reg_0(15),
      A(22) => mul_ln196_reg_1217_reg_0(15),
      A(21) => mul_ln196_reg_1217_reg_0(15),
      A(20) => mul_ln196_reg_1217_reg_0(15),
      A(19) => mul_ln196_reg_1217_reg_0(15),
      A(18) => mul_ln196_reg_1217_reg_0(15),
      A(17) => mul_ln196_reg_1217_reg_0(15),
      A(16) => mul_ln196_reg_1217_reg_0(15),
      A(15 downto 0) => mul_ln196_reg_1217_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln196_reg_1263_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => \out\(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln196_reg_1263_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_ln196_1_reg_1223_reg_n_87,
      C(46) => mul_ln196_1_reg_1223_reg_n_87,
      C(45) => mul_ln196_1_reg_1223_reg_n_87,
      C(44) => mul_ln196_1_reg_1223_reg_n_87,
      C(43) => mul_ln196_1_reg_1223_reg_n_87,
      C(42) => mul_ln196_1_reg_1223_reg_n_87,
      C(41) => mul_ln196_1_reg_1223_reg_n_87,
      C(40) => mul_ln196_1_reg_1223_reg_n_87,
      C(39) => mul_ln196_1_reg_1223_reg_n_87,
      C(38) => mul_ln196_1_reg_1223_reg_n_87,
      C(37) => mul_ln196_1_reg_1223_reg_n_87,
      C(36) => mul_ln196_1_reg_1223_reg_n_87,
      C(35) => mul_ln196_1_reg_1223_reg_n_87,
      C(34) => mul_ln196_1_reg_1223_reg_n_87,
      C(33) => mul_ln196_1_reg_1223_reg_n_87,
      C(32) => mul_ln196_1_reg_1223_reg_n_87,
      C(31) => mul_ln196_1_reg_1223_reg_n_87,
      C(30) => mul_ln196_1_reg_1223_reg_n_87,
      C(29) => mul_ln196_1_reg_1223_reg_n_87,
      C(28) => mul_ln196_1_reg_1223_reg_n_87,
      C(27) => mul_ln196_1_reg_1223_reg_n_87,
      C(26) => mul_ln196_1_reg_1223_reg_n_87,
      C(25) => mul_ln196_1_reg_1223_reg_n_87,
      C(24) => mul_ln196_1_reg_1223_reg_n_87,
      C(23) => mul_ln196_1_reg_1223_reg_n_87,
      C(22) => mul_ln196_1_reg_1223_reg_n_88,
      C(21) => mul_ln196_1_reg_1223_reg_n_89,
      C(20) => mul_ln196_1_reg_1223_reg_n_90,
      C(19) => mul_ln196_1_reg_1223_reg_n_91,
      C(18) => mul_ln196_1_reg_1223_reg_n_92,
      C(17) => mul_ln196_1_reg_1223_reg_n_93,
      C(16) => mul_ln196_1_reg_1223_reg_n_94,
      C(15) => mul_ln196_1_reg_1223_reg_n_95,
      C(14) => mul_ln196_1_reg_1223_reg_n_96,
      C(13) => mul_ln196_1_reg_1223_reg_n_97,
      C(12) => mul_ln196_1_reg_1223_reg_n_98,
      C(11) => mul_ln196_1_reg_1223_reg_n_99,
      C(10) => mul_ln196_1_reg_1223_reg_n_100,
      C(9) => mul_ln196_1_reg_1223_reg_n_101,
      C(8) => mul_ln196_1_reg_1223_reg_n_102,
      C(7) => mul_ln196_1_reg_1223_reg_n_103,
      C(6) => mul_ln196_1_reg_1223_reg_n_104,
      C(5) => mul_ln196_1_reg_1223_reg_n_105,
      C(4) => mul_ln196_1_reg_1223_reg_n_106,
      C(3) => mul_ln196_1_reg_1223_reg_n_107,
      C(2) => mul_ln196_1_reg_1223_reg_n_108,
      C(1) => mul_ln196_1_reg_1223_reg_n_109,
      C(0) => mul_ln196_1_reg_1223_reg_n_110,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln196_reg_1263_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln196_reg_1263_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln196_reg_1263_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_trunc_ln196_reg_1263_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_trunc_ln196_reg_1263_reg_P_UNCONNECTED(47 downto 24),
      P(23) => trunc_ln196_reg_1263_reg_n_87,
      P(22) => trunc_ln196_reg_1263_reg_n_88,
      P(21) => trunc_ln196_reg_1263_reg_n_89,
      P(20) => trunc_ln196_reg_1263_reg_n_90,
      P(19) => trunc_ln196_reg_1263_reg_n_91,
      P(18) => trunc_ln196_reg_1263_reg_n_92,
      P(17) => trunc_ln196_reg_1263_reg_n_93,
      P(16) => trunc_ln196_reg_1263_reg_n_94,
      P(15) => trunc_ln196_reg_1263_reg_n_95,
      P(14) => trunc_ln196_reg_1263_reg_n_96,
      P(13) => trunc_ln196_reg_1263_reg_n_97,
      P(12) => trunc_ln196_reg_1263_reg_n_98,
      P(11) => trunc_ln196_reg_1263_reg_n_99,
      P(10) => trunc_ln196_reg_1263_reg_n_100,
      P(9) => trunc_ln196_reg_1263_reg_n_101,
      P(8) => trunc_ln196_reg_1263_reg_n_102,
      P(7) => trunc_ln196_reg_1263_reg_n_103,
      P(6) => trunc_ln196_reg_1263_reg_n_104,
      P(5) => trunc_ln196_reg_1263_reg_n_105,
      P(4) => trunc_ln196_reg_1263_reg_n_106,
      P(3) => trunc_ln196_reg_1263_reg_n_107,
      P(2) => trunc_ln196_reg_1263_reg_n_108,
      P(1) => trunc_ln196_reg_1263_reg_n_109,
      P(0) => trunc_ln196_reg_1263_reg_n_110,
      PATTERNBDETECT => NLW_trunc_ln196_reg_1263_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln196_reg_1263_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_trunc_ln196_reg_1263_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln196_reg_1263_reg_UNDERFLOW_UNCONNECTED
    );
\x_fu_136_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => x_fu_136_reg(0),
      S => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => x_fu_136_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => x_fu_136_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => x_fu_136_reg(12),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => x_fu_136_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => x_fu_136_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => x_fu_136_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => x_fu_136_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => x_fu_136_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => x_fu_136_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => x_fu_136_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => x_fu_136_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
\x_fu_136_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_69,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => x_fu_136_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_68
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc_core is
  port (
    or_ln150_2_reg_1128 : out STD_LOGIC;
    or_ln150_2_reg_1128_pp0_iter2_reg : out STD_LOGIC;
    or_ln150_2_reg_1128_pp0_iter3_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln134_1_reg_621_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    v_csc_core_U0_ap_ready : out STD_LOGIC;
    \y_fu_124_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \mOutPtr0__9\ : out STD_LOGIC;
    \mOutPtr0__9_0\ : out STD_LOGIC;
    \mOutPtr0__9_1\ : out STD_LOGIC;
    \mOutPtr0__9_2\ : out STD_LOGIC;
    \mOutPtr0__9_3\ : out STD_LOGIC;
    \mOutPtr0__9_4\ : out STD_LOGIC;
    \mOutPtr0__9_5\ : out STD_LOGIC;
    \mOutPtr0__9_6\ : out STD_LOGIC;
    \mOutPtr0__9_7\ : out STD_LOGIC;
    \mOutPtr0__9_8\ : out STD_LOGIC;
    \mOutPtr0__9_9\ : out STD_LOGIC;
    \mOutPtr0__9_10\ : out STD_LOGIC;
    \mOutPtr0__9_11\ : out STD_LOGIC;
    \mOutPtr0__9_12\ : out STD_LOGIC;
    \mOutPtr0__9_13\ : out STD_LOGIC;
    \mOutPtr0__9_14\ : out STD_LOGIC;
    \mOutPtr0__9_15\ : out STD_LOGIC;
    \mOutPtr0__9_16\ : out STD_LOGIC;
    \mOutPtr0__9_17\ : out STD_LOGIC;
    \mOutPtr0__9_18\ : out STD_LOGIC;
    \mOutPtr0__9_19\ : out STD_LOGIC;
    \mOutPtr0__9_20\ : out STD_LOGIC;
    \mOutPtr0__9_21\ : out STD_LOGIC;
    \mOutPtr0__9_22\ : out STD_LOGIC;
    \mOutPtr0__9_23\ : out STD_LOGIC;
    \mOutPtr0__9_24\ : out STD_LOGIC;
    \mOutPtr0__9_25\ : out STD_LOGIC;
    \mOutPtr0__9_26\ : out STD_LOGIC;
    \mOutPtr0__9_27\ : out STD_LOGIC;
    \mOutPtr0__9_28\ : out STD_LOGIC;
    \mOutPtr0__9_29\ : out STD_LOGIC;
    \mOutPtr0__9_30\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln192_reg_1183_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C : in STD_LOGIC_VECTOR ( 13 downto 0 );
    mul_ln194_1_reg_1206_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln194_reg_1200_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    mul_ln196_1_reg_1223_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln196_reg_1217_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \or_ln150_2_reg_1128_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \or_ln150_2_reg_1128_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln150_2_reg_1128_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln150_2_reg_1128_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \icmp_ln148_1_fu_375_p2_carry__0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    stream_in_empty_n : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    \cmp20_not_reg_634_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \cmp20_not_reg_634_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp20_not_reg_634_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln198_1_fu_828_p2_carry__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln198_1_fu_828_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln198_fu_822_p2_carry__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln198_fu_822_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \min_val_reg_1236_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    push_31 : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    HwReg_ColStart_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColStart_channel : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    HwReg_ColStart_channel_full_n : in STD_LOGIC;
    HwReg_ColEnd_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColEnd_channel : in STD_LOGIC;
    HwReg_ColEnd_channel_full_n : in STD_LOGIC;
    HwReg_RowStart_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowStart_channel : in STD_LOGIC;
    HwReg_RowStart_channel_full_n : in STD_LOGIC;
    HwReg_RowEnd_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowEnd_channel : in STD_LOGIC;
    HwReg_RowEnd_channel_full_n : in STD_LOGIC;
    HwReg_K11_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    HwReg_K11_channel_full_n : in STD_LOGIC;
    HwReg_K12_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    HwReg_K12_channel_full_n : in STD_LOGIC;
    HwReg_K13_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    HwReg_K13_channel_full_n : in STD_LOGIC;
    HwReg_K21_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    HwReg_K21_channel_full_n : in STD_LOGIC;
    HwReg_K22_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    HwReg_K22_channel_full_n : in STD_LOGIC;
    HwReg_K23_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    HwReg_K23_channel_full_n : in STD_LOGIC;
    HwReg_K31_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    HwReg_K31_channel_full_n : in STD_LOGIC;
    HwReg_K32_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    HwReg_K32_channel_full_n : in STD_LOGIC;
    HwReg_K33_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    HwReg_K33_channel_full_n : in STD_LOGIC;
    HwReg_ROffset_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    HwReg_ROffset_channel_full_n : in STD_LOGIC;
    HwReg_GOffset_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    HwReg_GOffset_channel_full_n : in STD_LOGIC;
    HwReg_BOffset_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    HwReg_BOffset_channel_full_n : in STD_LOGIC;
    HwReg_ClampMin_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    HwReg_ClampMin_channel_full_n : in STD_LOGIC;
    HwReg_ClipMax_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    HwReg_ClipMax_channel_full_n : in STD_LOGIC;
    HwReg_K11_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_2_channel : in STD_LOGIC;
    HwReg_K11_2_channel_full_n : in STD_LOGIC;
    HwReg_K12_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_2_channel : in STD_LOGIC;
    HwReg_K12_2_channel_full_n : in STD_LOGIC;
    HwReg_K13_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_2_channel : in STD_LOGIC;
    HwReg_K13_2_channel_full_n : in STD_LOGIC;
    HwReg_K21_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_2_channel : in STD_LOGIC;
    HwReg_K21_2_channel_full_n : in STD_LOGIC;
    HwReg_K22_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_2_channel : in STD_LOGIC;
    HwReg_K22_2_channel_full_n : in STD_LOGIC;
    HwReg_K23_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_2_channel : in STD_LOGIC;
    HwReg_K23_2_channel_full_n : in STD_LOGIC;
    HwReg_K31_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_2_channel : in STD_LOGIC;
    HwReg_K31_2_channel_full_n : in STD_LOGIC;
    HwReg_K32_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_2_channel : in STD_LOGIC;
    HwReg_K32_2_channel_full_n : in STD_LOGIC;
    HwReg_K33_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_2_channel : in STD_LOGIC;
    HwReg_K33_2_channel_full_n : in STD_LOGIC;
    HwReg_ROffset_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel : in STD_LOGIC;
    HwReg_ROffset_2_channel_full_n : in STD_LOGIC;
    HwReg_GOffset_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel : in STD_LOGIC;
    HwReg_GOffset_2_channel_full_n : in STD_LOGIC;
    HwReg_BOffset_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel : in STD_LOGIC;
    HwReg_BOffset_2_channel_full_n : in STD_LOGIC;
    HwReg_ClampMin_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel : in STD_LOGIC;
    HwReg_ClampMin_2_channel_full_n : in STD_LOGIC;
    HwReg_ClipMax_2_channel_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel : in STD_LOGIC;
    HwReg_ClipMax_2_channel_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_start : in STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    HwReg_width_c_full_n : in STD_LOGIC;
    HwReg_width_c11_empty_n : in STD_LOGIC;
    HwReg_height_c13_empty_n : in STD_LOGIC;
    width_dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln134_reg_616_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln134_reg_616_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln134_reg_616_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    height_dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln134_1_reg_621_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln134_1_reg_621_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln134_1_reg_621_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc_core is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln134_1_fu_403_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln134_1_reg_621 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^add_ln134_1_reg_621_reg[12]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln134_1_reg_621_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln134_1_reg_621_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln134_1_reg_621_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln134_1_reg_621_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln134_1_reg_621_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln134_1_reg_621_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln134_1_reg_621_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln134_1_reg_621_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln134_1_reg_621_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln134_1_reg_621_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln134_fu_393_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln134_reg_616 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln134_reg_616_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln134_reg_616_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln134_reg_616_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln134_reg_616_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln134_reg_616_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln134_reg_616_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln134_reg_616_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln134_reg_616_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln134_reg_616_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln134_reg_616_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal cmp17_not_reg_629 : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_1_n_5\ : STD_LOGIC;
  signal cmp20_not_fu_432_p2 : STD_LOGIC;
  signal cmp20_not_reg_634 : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_15_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_16_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_18_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_1_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_10 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_8 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_9 : STD_LOGIC;
  signal \y_fu_124[0]_i_3_n_5\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \^y_fu_124_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \y_fu_124_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_add_ln134_1_reg_621_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_add_ln134_1_reg_621_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln134_reg_616_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_add_ln134_reg_616_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp20_not_reg_634_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp20_not_reg_634_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_124_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_124_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair473";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \cmp17_not_reg_629[0]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \cmp20_not_reg_634[0]_i_1\ : label is "soft_lutpair474";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp20_not_reg_634_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp20_not_reg_634_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair473";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_124_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_124_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_124_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_124_reg[8]_i_1\ : label is 11;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \add_ln134_1_reg_621_reg[12]_0\(0) <= \^add_ln134_1_reg_621_reg[12]_0\(0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  \y_fu_124_reg[12]_0\(12 downto 0) <= \^y_fu_124_reg[12]_0\(12 downto 0);
\add_ln134_1_reg_621[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \add_ln134_1_reg_621_reg[0]_0\(0),
      I1 => \add_ln134_1_reg_621_reg[0]_1\(1),
      I2 => \add_ln134_1_reg_621_reg[0]_1\(0),
      I3 => \add_ln134_1_reg_621_reg[0]_2\(0),
      O => add_ln134_1_fu_403_p2(0)
    );
\add_ln134_1_reg_621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(0),
      Q => add_ln134_1_reg_621(0),
      R => '0'
    );
\add_ln134_1_reg_621_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(10),
      Q => add_ln134_1_reg_621(10),
      R => '0'
    );
\add_ln134_1_reg_621_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(11),
      Q => add_ln134_1_reg_621(11),
      R => '0'
    );
\add_ln134_1_reg_621_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(12),
      Q => add_ln134_1_reg_621(12),
      R => '0'
    );
\add_ln134_1_reg_621_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln134_1_reg_621_reg[8]_i_1_n_5\,
      CO(3) => add_ln134_1_fu_403_p2(12),
      CO(2) => \NLW_add_ln134_1_reg_621_reg[12]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \add_ln134_1_reg_621_reg[12]_i_1_n_7\,
      CO(0) => \add_ln134_1_reg_621_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln134_1_reg_621_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln134_1_fu_403_p2(11 downto 9),
      S(3) => '1',
      S(2 downto 0) => height_dout(11 downto 9)
    );
\add_ln134_1_reg_621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(1),
      Q => add_ln134_1_reg_621(1),
      R => '0'
    );
\add_ln134_1_reg_621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(2),
      Q => add_ln134_1_reg_621(2),
      R => '0'
    );
\add_ln134_1_reg_621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(3),
      Q => add_ln134_1_reg_621(3),
      R => '0'
    );
\add_ln134_1_reg_621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(4),
      Q => add_ln134_1_reg_621(4),
      R => '0'
    );
\add_ln134_1_reg_621_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln134_1_reg_621_reg[4]_i_1_n_5\,
      CO(2) => \add_ln134_1_reg_621_reg[4]_i_1_n_6\,
      CO(1) => \add_ln134_1_reg_621_reg[4]_i_1_n_7\,
      CO(0) => \add_ln134_1_reg_621_reg[4]_i_1_n_8\,
      CYINIT => height_dout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln134_1_fu_403_p2(4 downto 1),
      S(3 downto 0) => height_dout(4 downto 1)
    );
\add_ln134_1_reg_621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(5),
      Q => add_ln134_1_reg_621(5),
      R => '0'
    );
\add_ln134_1_reg_621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(6),
      Q => add_ln134_1_reg_621(6),
      R => '0'
    );
\add_ln134_1_reg_621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(7),
      Q => add_ln134_1_reg_621(7),
      R => '0'
    );
\add_ln134_1_reg_621_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(8),
      Q => add_ln134_1_reg_621(8),
      R => '0'
    );
\add_ln134_1_reg_621_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln134_1_reg_621_reg[4]_i_1_n_5\,
      CO(3) => \add_ln134_1_reg_621_reg[8]_i_1_n_5\,
      CO(2) => \add_ln134_1_reg_621_reg[8]_i_1_n_6\,
      CO(1) => \add_ln134_1_reg_621_reg[8]_i_1_n_7\,
      CO(0) => \add_ln134_1_reg_621_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln134_1_fu_403_p2(8 downto 5),
      S(3 downto 0) => height_dout(8 downto 5)
    );
\add_ln134_1_reg_621_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_1_fu_403_p2(9),
      Q => add_ln134_1_reg_621(9),
      R => '0'
    );
\add_ln134_reg_616[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \add_ln134_reg_616_reg[0]_0\(0),
      I1 => \add_ln134_reg_616_reg[0]_1\(1),
      I2 => \add_ln134_reg_616_reg[0]_1\(0),
      I3 => \add_ln134_reg_616_reg[0]_2\(0),
      O => add_ln134_fu_393_p2(0)
    );
\add_ln134_reg_616[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => v_csc_core_U0_ap_start,
      I2 => HwReg_height_c_full_n,
      I3 => HwReg_width_c_full_n,
      I4 => HwReg_width_c11_empty_n,
      I5 => HwReg_height_c13_empty_n,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\add_ln134_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(0),
      Q => add_ln134_reg_616(0),
      R => '0'
    );
\add_ln134_reg_616_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(10),
      Q => add_ln134_reg_616(10),
      R => '0'
    );
\add_ln134_reg_616_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(11),
      Q => add_ln134_reg_616(11),
      R => '0'
    );
\add_ln134_reg_616_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(12),
      Q => add_ln134_reg_616(12),
      R => '0'
    );
\add_ln134_reg_616_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln134_reg_616_reg[8]_i_1_n_5\,
      CO(3) => add_ln134_fu_393_p2(12),
      CO(2) => \NLW_add_ln134_reg_616_reg[12]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \add_ln134_reg_616_reg[12]_i_2_n_7\,
      CO(0) => \add_ln134_reg_616_reg[12]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln134_reg_616_reg[12]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln134_fu_393_p2(11 downto 9),
      S(3) => '1',
      S(2 downto 0) => width_dout(11 downto 9)
    );
\add_ln134_reg_616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(1),
      Q => add_ln134_reg_616(1),
      R => '0'
    );
\add_ln134_reg_616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(2),
      Q => add_ln134_reg_616(2),
      R => '0'
    );
\add_ln134_reg_616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(3),
      Q => add_ln134_reg_616(3),
      R => '0'
    );
\add_ln134_reg_616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(4),
      Q => add_ln134_reg_616(4),
      R => '0'
    );
\add_ln134_reg_616_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln134_reg_616_reg[4]_i_1_n_5\,
      CO(2) => \add_ln134_reg_616_reg[4]_i_1_n_6\,
      CO(1) => \add_ln134_reg_616_reg[4]_i_1_n_7\,
      CO(0) => \add_ln134_reg_616_reg[4]_i_1_n_8\,
      CYINIT => width_dout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln134_fu_393_p2(4 downto 1),
      S(3 downto 0) => width_dout(4 downto 1)
    );
\add_ln134_reg_616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(5),
      Q => add_ln134_reg_616(5),
      R => '0'
    );
\add_ln134_reg_616_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(6),
      Q => add_ln134_reg_616(6),
      R => '0'
    );
\add_ln134_reg_616_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(7),
      Q => add_ln134_reg_616(7),
      R => '0'
    );
\add_ln134_reg_616_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(8),
      Q => add_ln134_reg_616(8),
      R => '0'
    );
\add_ln134_reg_616_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln134_reg_616_reg[4]_i_1_n_5\,
      CO(3) => \add_ln134_reg_616_reg[8]_i_1_n_5\,
      CO(2) => \add_ln134_reg_616_reg[8]_i_1_n_6\,
      CO(1) => \add_ln134_reg_616_reg[8]_i_1_n_7\,
      CO(0) => \add_ln134_reg_616_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln134_fu_393_p2(8 downto 5),
      S(3 downto 0) => width_dout(8 downto 5)
    );
\add_ln134_reg_616_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_393_p2(9),
      Q => add_ln134_reg_616(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(0),
      I2 => \^ap_cs_fsm_reg[0]_0\,
      I3 => \^q\(1),
      O => \ap_CS_fsm[0]_i_1__0_n_5\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln134_1_reg_621(12),
      I1 => \^y_fu_124_reg[12]_0\(12),
      O => \ap_CS_fsm[2]_i_5_n_5\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(9),
      I1 => add_ln134_1_reg_621(9),
      I2 => add_ln134_1_reg_621(11),
      I3 => \^y_fu_124_reg[12]_0\(11),
      I4 => add_ln134_1_reg_621(10),
      I5 => \^y_fu_124_reg[12]_0\(10),
      O => \ap_CS_fsm[2]_i_6_n_5\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(6),
      I1 => add_ln134_1_reg_621(6),
      I2 => add_ln134_1_reg_621(8),
      I3 => \^y_fu_124_reg[12]_0\(8),
      I4 => add_ln134_1_reg_621(7),
      I5 => \^y_fu_124_reg[12]_0\(7),
      O => \ap_CS_fsm[2]_i_7_n_5\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(3),
      I1 => add_ln134_1_reg_621(3),
      I2 => add_ln134_1_reg_621(5),
      I3 => \^y_fu_124_reg[12]_0\(5),
      I4 => add_ln134_1_reg_621(4),
      I5 => \^y_fu_124_reg[12]_0\(4),
      O => \ap_CS_fsm[2]_i_8_n_5\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(0),
      I1 => add_ln134_1_reg_621(0),
      I2 => add_ln134_1_reg_621(2),
      I3 => \^y_fu_124_reg[12]_0\(2),
      I4 => add_ln134_1_reg_621(1),
      I5 => \^y_fu_124_reg[12]_0\(1),
      O => \ap_CS_fsm[2]_i_9_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__0_n_5\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_9,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_8,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_4_n_5\,
      CO(3 downto 1) => \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^add_ln134_1_reg_621_reg[12]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ap_CS_fsm[2]_i_5_n_5\
    );
\ap_CS_fsm_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[2]_i_4_n_5\,
      CO(2) => \ap_CS_fsm_reg[2]_i_4_n_6\,
      CO(1) => \ap_CS_fsm_reg[2]_i_4_n_7\,
      CO(0) => \ap_CS_fsm_reg[2]_i_4_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_6_n_5\,
      S(2) => \ap_CS_fsm[2]_i_7_n_5\,
      S(1) => \ap_CS_fsm[2]_i_8_n_5\,
      S(0) => \ap_CS_fsm[2]_i_9_n_5\
    );
\cmp17_not_reg_629[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(1),
      I2 => cmp17_not_reg_629,
      O => \cmp17_not_reg_629[0]_i_1_n_5\
    );
\cmp17_not_reg_629_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp17_not_reg_629[0]_i_1_n_5\,
      Q => cmp17_not_reg_629,
      R => '0'
    );
\cmp20_not_reg_634[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cmp20_not_fu_432_p2,
      I1 => \^q\(1),
      I2 => cmp20_not_reg_634,
      O => \cmp20_not_reg_634[0]_i_1_n_5\
    );
\cmp20_not_reg_634[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(8),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(8),
      I2 => \^y_fu_124_reg[12]_0\(9),
      I3 => \cmp20_not_reg_634_reg[0]_i_2_0\(9),
      O => \cmp20_not_reg_634[0]_i_10_n_5\
    );
\cmp20_not_reg_634[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(6),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(6),
      I2 => \cmp20_not_reg_634_reg[0]_i_2_0\(7),
      I3 => \^y_fu_124_reg[12]_0\(7),
      O => \cmp20_not_reg_634[0]_i_11_n_5\
    );
\cmp20_not_reg_634[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(4),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(4),
      I2 => \cmp20_not_reg_634_reg[0]_i_2_0\(5),
      I3 => \^y_fu_124_reg[12]_0\(5),
      O => \cmp20_not_reg_634[0]_i_12_n_5\
    );
\cmp20_not_reg_634[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(2),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(2),
      I2 => \cmp20_not_reg_634_reg[0]_i_2_0\(3),
      I3 => \^y_fu_124_reg[12]_0\(3),
      O => \cmp20_not_reg_634[0]_i_13_n_5\
    );
\cmp20_not_reg_634[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(0),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(0),
      I2 => \cmp20_not_reg_634_reg[0]_i_2_0\(1),
      I3 => \^y_fu_124_reg[12]_0\(1),
      O => \cmp20_not_reg_634[0]_i_14_n_5\
    );
\cmp20_not_reg_634[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(6),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(6),
      I2 => \^y_fu_124_reg[12]_0\(7),
      I3 => \cmp20_not_reg_634_reg[0]_i_2_0\(7),
      O => \cmp20_not_reg_634[0]_i_15_n_5\
    );
\cmp20_not_reg_634[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(4),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(4),
      I2 => \^y_fu_124_reg[12]_0\(5),
      I3 => \cmp20_not_reg_634_reg[0]_i_2_0\(5),
      O => \cmp20_not_reg_634[0]_i_16_n_5\
    );
\cmp20_not_reg_634[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(2),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(2),
      I2 => \^y_fu_124_reg[12]_0\(3),
      I3 => \cmp20_not_reg_634_reg[0]_i_2_0\(3),
      O => \cmp20_not_reg_634[0]_i_17_n_5\
    );
\cmp20_not_reg_634[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(0),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(0),
      I2 => \^y_fu_124_reg[12]_0\(1),
      I3 => \cmp20_not_reg_634_reg[0]_i_2_0\(1),
      O => \cmp20_not_reg_634[0]_i_18_n_5\
    );
\cmp20_not_reg_634[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(10),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(10),
      I2 => \cmp20_not_reg_634_reg[0]_i_2_0\(11),
      I3 => \^y_fu_124_reg[12]_0\(11),
      O => \cmp20_not_reg_634[0]_i_5_n_5\
    );
\cmp20_not_reg_634[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(8),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(8),
      I2 => \cmp20_not_reg_634_reg[0]_i_2_0\(9),
      I3 => \^y_fu_124_reg[12]_0\(9),
      O => \cmp20_not_reg_634[0]_i_6_n_5\
    );
\cmp20_not_reg_634[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(10),
      I1 => \cmp20_not_reg_634_reg[0]_i_2_0\(10),
      I2 => \^y_fu_124_reg[12]_0\(11),
      I3 => \cmp20_not_reg_634_reg[0]_i_2_0\(11),
      O => \cmp20_not_reg_634[0]_i_9_n_5\
    );
\cmp20_not_reg_634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp20_not_reg_634[0]_i_1_n_5\,
      Q => cmp20_not_reg_634,
      R => '0'
    );
\cmp20_not_reg_634_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp20_not_reg_634_reg[0]_i_3_n_5\,
      CO(3) => cmp20_not_fu_432_p2,
      CO(2) => \cmp20_not_reg_634_reg[0]_i_2_n_6\,
      CO(1) => \cmp20_not_reg_634_reg[0]_i_2_n_7\,
      CO(0) => \cmp20_not_reg_634_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cmp20_not_reg_634_reg[0]_0\(0),
      DI(1) => \cmp20_not_reg_634[0]_i_5_n_5\,
      DI(0) => \cmp20_not_reg_634[0]_i_6_n_5\,
      O(3 downto 0) => \NLW_cmp20_not_reg_634_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \cmp20_not_reg_634_reg[0]_1\(1 downto 0),
      S(1) => \cmp20_not_reg_634[0]_i_9_n_5\,
      S(0) => \cmp20_not_reg_634[0]_i_10_n_5\
    );
\cmp20_not_reg_634_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp20_not_reg_634_reg[0]_i_3_n_5\,
      CO(2) => \cmp20_not_reg_634_reg[0]_i_3_n_6\,
      CO(1) => \cmp20_not_reg_634_reg[0]_i_3_n_7\,
      CO(0) => \cmp20_not_reg_634_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \cmp20_not_reg_634[0]_i_11_n_5\,
      DI(2) => \cmp20_not_reg_634[0]_i_12_n_5\,
      DI(1) => \cmp20_not_reg_634[0]_i_13_n_5\,
      DI(0) => \cmp20_not_reg_634[0]_i_14_n_5\,
      O(3 downto 0) => \NLW_cmp20_not_reg_634_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp20_not_reg_634[0]_i_15_n_5\,
      S(2) => \cmp20_not_reg_634[0]_i_16_n_5\,
      S(1) => \cmp20_not_reg_634[0]_i_17_n_5\,
      S(0) => \cmp20_not_reg_634[0]_i_18_n_5\
    );
\full_n_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K21_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I4 => full_n_reg,
      I5 => HwReg_K21_channel_full_n,
      O => \mOutPtr0__9_6\
    );
\full_n_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K22_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I4 => full_n_reg,
      I5 => HwReg_K22_channel_full_n,
      O => \mOutPtr0__9_7\
    );
\full_n_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K23_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I4 => full_n_reg,
      I5 => HwReg_K23_channel_full_n,
      O => \mOutPtr0__9_8\
    );
\full_n_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K31_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I4 => full_n_reg,
      I5 => HwReg_K31_channel_full_n,
      O => \mOutPtr0__9_9\
    );
\full_n_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K32_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I4 => full_n_reg,
      I5 => HwReg_K32_channel_full_n,
      O => \mOutPtr0__9_10\
    );
\full_n_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K33_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I4 => full_n_reg,
      I5 => HwReg_K33_channel_full_n,
      O => \mOutPtr0__9_11\
    );
\full_n_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_ROffset_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I4 => full_n_reg,
      I5 => HwReg_ROffset_channel_full_n,
      O => \mOutPtr0__9_12\
    );
\full_n_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_GOffset_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I4 => full_n_reg,
      I5 => HwReg_GOffset_channel_full_n,
      O => \mOutPtr0__9_13\
    );
\full_n_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_BOffset_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I4 => full_n_reg,
      I5 => HwReg_BOffset_channel_full_n,
      O => \mOutPtr0__9_14\
    );
\full_n_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_ClampMin_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I4 => full_n_reg,
      I5 => HwReg_ClampMin_channel_full_n,
      O => \mOutPtr0__9_15\
    );
\full_n_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_ClipMax_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I4 => full_n_reg,
      I5 => HwReg_ClipMax_channel_full_n,
      O => \mOutPtr0__9_16\
    );
\full_n_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K11_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_K11_2_channel_full_n,
      O => \mOutPtr0__9_17\
    );
\full_n_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K12_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_K12_2_channel_full_n,
      O => \mOutPtr0__9_18\
    );
\full_n_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K13_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_K13_2_channel_full_n,
      O => \mOutPtr0__9_19\
    );
\full_n_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K21_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_K21_2_channel_full_n,
      O => \mOutPtr0__9_20\
    );
\full_n_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K22_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_K22_2_channel_full_n,
      O => \mOutPtr0__9_21\
    );
\full_n_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K23_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_K23_2_channel_full_n,
      O => \mOutPtr0__9_22\
    );
\full_n_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K31_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_K31_2_channel_full_n,
      O => \mOutPtr0__9_23\
    );
\full_n_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K32_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_K32_2_channel_full_n,
      O => \mOutPtr0__9_24\
    );
\full_n_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K33_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_K33_2_channel_full_n,
      O => \mOutPtr0__9_25\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_ColStart_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I4 => full_n_reg,
      I5 => HwReg_ColStart_channel_full_n,
      O => \mOutPtr0__9\
    );
\full_n_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_ROffset_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_ROffset_2_channel_full_n,
      O => \mOutPtr0__9_26\
    );
\full_n_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_GOffset_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_GOffset_2_channel_full_n,
      O => \mOutPtr0__9_27\
    );
\full_n_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_BOffset_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_BOffset_2_channel_full_n,
      O => \mOutPtr0__9_28\
    );
\full_n_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_ClampMin_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_ClampMin_2_channel_full_n,
      O => \mOutPtr0__9_29\
    );
\full_n_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_ClipMax_2_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      I4 => full_n_reg,
      I5 => HwReg_ClipMax_2_channel_full_n,
      O => \mOutPtr0__9_30\
    );
\full_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_ColEnd_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I4 => full_n_reg,
      I5 => HwReg_ColEnd_channel_full_n,
      O => \mOutPtr0__9_0\
    );
\full_n_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_RowStart_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I4 => full_n_reg,
      I5 => HwReg_RowStart_channel_full_n,
      O => \mOutPtr0__9_1\
    );
\full_n_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_RowEnd_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I4 => full_n_reg,
      I5 => HwReg_RowEnd_channel_full_n,
      O => \mOutPtr0__9_2\
    );
\full_n_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K11_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I4 => full_n_reg,
      I5 => HwReg_K11_channel_full_n,
      O => \mOutPtr0__9_3\
    );
\full_n_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K12_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I4 => full_n_reg,
      I5 => HwReg_K12_channel_full_n,
      O => \mOutPtr0__9_4\
    );
\full_n_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      I2 => HwReg_K13_channel_empty_n,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I4 => full_n_reg,
      I5 => HwReg_K13_channel_full_n,
      O => \mOutPtr0__9_5\
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      C(13 downto 0) => C(13 downto 0),
      CO(0) => \^add_ln134_1_reg_621_reg[12]_0\(0),
      D(1) => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_8,
      D(0) => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_9,
      DI(0) => DI(0),
      E(0) => E(0),
      Q(12 downto 0) => add_ln134_reg_616(12 downto 0),
      S(0) => S(0),
      \ap_CS_fsm_reg[1]\ => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_10,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clear => \^ap_cs_fsm_reg[0]_0\,
      cmp17_not_reg_629 => cmp17_not_reg_629,
      cmp20_not_reg_634 => cmp20_not_reg_634,
      empty_n_reg => empty_n_reg,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      \icmp_ln148_1_fu_375_p2_carry__0_0\(14 downto 0) => \icmp_ln148_1_fu_375_p2_carry__0\(14 downto 0),
      \icmp_ln198_1_fu_828_p2_carry__0_0\(5 downto 0) => \icmp_ln198_1_fu_828_p2_carry__0\(5 downto 0),
      \icmp_ln198_1_fu_828_p2_carry__0_1\(5 downto 0) => \icmp_ln198_1_fu_828_p2_carry__0_0\(5 downto 0),
      \icmp_ln198_fu_822_p2_carry__0_0\(5 downto 0) => \icmp_ln198_fu_822_p2_carry__0\(5 downto 0),
      \icmp_ln198_fu_822_p2_carry__0_1\(5 downto 0) => \icmp_ln198_fu_822_p2_carry__0_0\(5 downto 0),
      \in\(35 downto 0) => \in\(35 downto 0),
      \mOutPtr_reg[4]\(2) => ap_CS_fsm_state3,
      \mOutPtr_reg[4]\(1 downto 0) => \^q\(1 downto 0),
      \max_val_reg_1229_reg[11]_0\(11 downto 0) => D(11 downto 0),
      \min_val_reg_1236_reg[11]_0\(11 downto 0) => \min_val_reg_1236_reg[11]\(11 downto 0),
      mul_ln192_reg_1183_reg_0(15 downto 0) => mul_ln192_reg_1183_reg(15 downto 0),
      mul_ln194_1_reg_1206_reg_0(15 downto 0) => mul_ln194_1_reg_1206_reg(15 downto 0),
      mul_ln194_reg_1200_reg_0(15 downto 0) => mul_ln194_reg_1200_reg(15 downto 0),
      mul_ln196_1_reg_1223_reg_0(15 downto 0) => mul_ln196_1_reg_1223_reg(15 downto 0),
      mul_ln196_reg_1217_reg_0(15 downto 0) => mul_ln196_reg_1217_reg(15 downto 0),
      or_ln150_2_reg_1128 => or_ln150_2_reg_1128,
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \or_ln150_2_reg_1128_pp0_iter3_reg_reg[0]_0\ => or_ln150_2_reg_1128_pp0_iter3_reg,
      \or_ln150_2_reg_1128_reg[0]_0\(15 downto 0) => \or_ln150_2_reg_1128_reg[0]\(15 downto 0),
      \or_ln150_2_reg_1128_reg[0]_1\(0) => \or_ln150_2_reg_1128_reg[0]_0\(0),
      \or_ln150_2_reg_1128_reg[0]_2\(0) => \or_ln150_2_reg_1128_reg[0]_1\(0),
      \or_ln150_2_reg_1128_reg[0]_3\(0) => \or_ln150_2_reg_1128_reg[0]_2\(0),
      \out\(35 downto 0) => \out\(35 downto 0),
      p_reg_reg(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_0(13 downto 0) => p_reg_reg_0(13 downto 0),
      p_reg_reg_1(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_2(13 downto 0) => p_reg_reg_2(13 downto 0),
      pop => pop,
      push => push,
      push_31 => push_31,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_empty_n => stream_in_empty_n
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_n_10,
      Q => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg,
      R => ap_rst_n_inv
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      I1 => \^q\(1),
      O => v_csc_core_U0_ap_ready
    );
\y_fu_124[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^add_ln134_1_reg_621_reg[12]_0\(0),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0
    );
\y_fu_124[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(0),
      O => \y_fu_124[0]_i_3_n_5\
    );
\y_fu_124_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[0]_i_2_n_12\,
      Q => \^y_fu_124_reg[12]_0\(0),
      S => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_124_reg[0]_i_2_n_5\,
      CO(2) => \y_fu_124_reg[0]_i_2_n_6\,
      CO(1) => \y_fu_124_reg[0]_i_2_n_7\,
      CO(0) => \y_fu_124_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_124_reg[0]_i_2_n_9\,
      O(2) => \y_fu_124_reg[0]_i_2_n_10\,
      O(1) => \y_fu_124_reg[0]_i_2_n_11\,
      O(0) => \y_fu_124_reg[0]_i_2_n_12\,
      S(3 downto 1) => \^y_fu_124_reg[12]_0\(3 downto 1),
      S(0) => \y_fu_124[0]_i_3_n_5\
    );
\y_fu_124_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[8]_i_1_n_10\,
      Q => \^y_fu_124_reg[12]_0\(10),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[8]_i_1_n_9\,
      Q => \^y_fu_124_reg[12]_0\(11),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[12]_i_1_n_12\,
      Q => \^y_fu_124_reg[12]_0\(12),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_124_reg[8]_i_1_n_5\,
      CO(3 downto 0) => \NLW_y_fu_124_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y_fu_124_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \y_fu_124_reg[12]_i_1_n_12\,
      S(3 downto 1) => B"000",
      S(0) => \^y_fu_124_reg[12]_0\(12)
    );
\y_fu_124_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[0]_i_2_n_11\,
      Q => \^y_fu_124_reg[12]_0\(1),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[0]_i_2_n_10\,
      Q => \^y_fu_124_reg[12]_0\(2),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[0]_i_2_n_9\,
      Q => \^y_fu_124_reg[12]_0\(3),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[4]_i_1_n_12\,
      Q => \^y_fu_124_reg[12]_0\(4),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_124_reg[0]_i_2_n_5\,
      CO(3) => \y_fu_124_reg[4]_i_1_n_5\,
      CO(2) => \y_fu_124_reg[4]_i_1_n_6\,
      CO(1) => \y_fu_124_reg[4]_i_1_n_7\,
      CO(0) => \y_fu_124_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_124_reg[4]_i_1_n_9\,
      O(2) => \y_fu_124_reg[4]_i_1_n_10\,
      O(1) => \y_fu_124_reg[4]_i_1_n_11\,
      O(0) => \y_fu_124_reg[4]_i_1_n_12\,
      S(3 downto 0) => \^y_fu_124_reg[12]_0\(7 downto 4)
    );
\y_fu_124_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[4]_i_1_n_11\,
      Q => \^y_fu_124_reg[12]_0\(5),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[4]_i_1_n_10\,
      Q => \^y_fu_124_reg[12]_0\(6),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[4]_i_1_n_9\,
      Q => \^y_fu_124_reg[12]_0\(7),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[8]_i_1_n_12\,
      Q => \^y_fu_124_reg[12]_0\(8),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_124_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_124_reg[4]_i_1_n_5\,
      CO(3) => \y_fu_124_reg[8]_i_1_n_5\,
      CO(2) => \y_fu_124_reg[8]_i_1_n_6\,
      CO(1) => \y_fu_124_reg[8]_i_1_n_7\,
      CO(0) => \y_fu_124_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_124_reg[8]_i_1_n_9\,
      O(2) => \y_fu_124_reg[8]_i_1_n_10\,
      O(1) => \y_fu_124_reg[8]_i_1_n_11\,
      O(0) => \y_fu_124_reg[8]_i_1_n_12\,
      S(3 downto 0) => \^y_fu_124_reg[12]_0\(11 downto 8)
    );
\y_fu_124_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_348_ap_start_reg0,
      D => \y_fu_124_reg[8]_i_1_n_11\,
      Q => \^y_fu_124_reg[12]_0\(9),
      R => \^ap_cs_fsm_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc : entity is 9;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXIvideo2MultiPixStream_U0_ap_idle : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_10 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_49 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_50 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_52 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_7 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_stream_in_din : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal BOffset : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal BOffset_2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Block_entry3_proc_U0_ap_ready : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_14 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_15 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Block_entry3_proc_U0_ap_return_16 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Block_entry3_proc_U0_ap_return_17 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Block_entry3_proc_U0_ap_return_18 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Block_entry3_proc_U0_ap_return_19 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Block_entry3_proc_U0_ap_return_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_21 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_23 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_24 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_25 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_26 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_27 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_28 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_29 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Block_entry3_proc_U0_ap_return_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_30 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Block_entry3_proc_U0_ap_return_31 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Block_entry3_proc_U0_ap_return_32 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Block_entry3_proc_U0_ap_return_33 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Block_entry3_proc_U0_ap_return_34 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Block_entry3_proc_U0_ap_return_35 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Block_entry3_proc_U0_ap_return_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_9 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_start : STD_LOGIC;
  signal Block_entry3_proc_U0_n_6 : STD_LOGIC;
  signal C : STD_LOGIC_VECTOR ( 25 downto 12 );
  signal CTRL_s_axi_U_n_124 : STD_LOGIC;
  signal CTRL_s_axi_U_n_556 : STD_LOGIC;
  signal CTRL_s_axi_U_n_557 : STD_LOGIC;
  signal CTRL_s_axi_U_n_558 : STD_LOGIC;
  signal CTRL_s_axi_U_n_559 : STD_LOGIC;
  signal CTRL_s_axi_U_n_6 : STD_LOGIC;
  signal ClampMin : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ClampMin_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ClipMax : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ClipMax_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ColEnd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ColStart : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal GOffset : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal GOffset_2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal HwReg_BOffset_2_channel_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal HwReg_BOffset_2_channel_empty_n : STD_LOGIC;
  signal HwReg_BOffset_2_channel_full_n : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_10 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_11 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_12 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_13 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_14 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_15 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_16 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_17 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_18 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_19 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_20 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_7 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_8 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_9 : STD_LOGIC;
  signal HwReg_BOffset_channel_empty_n : STD_LOGIC;
  signal HwReg_BOffset_channel_full_n : STD_LOGIC;
  signal HwReg_ClampMin_2_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ClampMin_2_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_ClampMin_2_channel_empty_n : STD_LOGIC;
  signal HwReg_ClampMin_2_channel_full_n : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_10 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_11 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_12 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_13 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_14 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_15 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_16 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_17 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_18 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_25 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_8 : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_9 : STD_LOGIC;
  signal HwReg_ClampMin_channel_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_ClampMin_channel_empty_n : STD_LOGIC;
  signal HwReg_ClampMin_channel_full_n : STD_LOGIC;
  signal HwReg_ClipMax_2_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_ClipMax_2_channel_empty_n : STD_LOGIC;
  signal HwReg_ClipMax_2_channel_full_n : STD_LOGIC;
  signal HwReg_ClipMax_channel_U_n_25 : STD_LOGIC;
  signal HwReg_ClipMax_channel_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_ClipMax_channel_empty_n : STD_LOGIC;
  signal HwReg_ClipMax_channel_full_n : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_23 : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_24 : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ColEnd_channel_dout : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal HwReg_ColEnd_channel_empty_n : STD_LOGIC;
  signal HwReg_ColEnd_channel_full_n : STD_LOGIC;
  signal HwReg_ColStart_channel_U_n_24 : STD_LOGIC;
  signal HwReg_ColStart_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ColStart_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_ColStart_channel_empty_n : STD_LOGIC;
  signal HwReg_ColStart_channel_full_n : STD_LOGIC;
  signal HwReg_GOffset_2_channel_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal HwReg_GOffset_2_channel_empty_n : STD_LOGIC;
  signal HwReg_GOffset_2_channel_full_n : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_10 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_11 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_12 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_13 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_14 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_15 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_16 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_17 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_18 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_19 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_20 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_7 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_8 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_9 : STD_LOGIC;
  signal HwReg_GOffset_channel_empty_n : STD_LOGIC;
  signal HwReg_GOffset_channel_full_n : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_U_n_8 : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_empty_n : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_full_n : STD_LOGIC;
  signal HwReg_K11_2_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K11_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K11_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K11_2_channel_full_n : STD_LOGIC;
  signal HwReg_K11_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_23 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_24 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_8 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K11_channel_empty_n : STD_LOGIC;
  signal HwReg_K11_channel_full_n : STD_LOGIC;
  signal HwReg_K12_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K12_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K12_2_channel_full_n : STD_LOGIC;
  signal HwReg_K12_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_8 : STD_LOGIC;
  signal HwReg_K12_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K12_channel_empty_n : STD_LOGIC;
  signal HwReg_K12_channel_full_n : STD_LOGIC;
  signal HwReg_K13_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K13_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K13_2_channel_full_n : STD_LOGIC;
  signal HwReg_K13_channel_empty_n : STD_LOGIC;
  signal HwReg_K13_channel_full_n : STD_LOGIC;
  signal HwReg_K21_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K21_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K21_2_channel_full_n : STD_LOGIC;
  signal HwReg_K21_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_8 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K21_channel_empty_n : STD_LOGIC;
  signal HwReg_K21_channel_full_n : STD_LOGIC;
  signal HwReg_K22_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K22_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K22_2_channel_full_n : STD_LOGIC;
  signal HwReg_K22_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_23 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_24 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K22_channel_empty_n : STD_LOGIC;
  signal HwReg_K22_channel_full_n : STD_LOGIC;
  signal HwReg_K23_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K23_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K23_2_channel_full_n : STD_LOGIC;
  signal HwReg_K23_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K23_channel_empty_n : STD_LOGIC;
  signal HwReg_K23_channel_full_n : STD_LOGIC;
  signal HwReg_K31_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K31_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K31_2_channel_full_n : STD_LOGIC;
  signal HwReg_K31_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_8 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K31_channel_empty_n : STD_LOGIC;
  signal HwReg_K31_channel_full_n : STD_LOGIC;
  signal HwReg_K32_2_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K32_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K32_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K32_2_channel_full_n : STD_LOGIC;
  signal HwReg_K32_channel_empty_n : STD_LOGIC;
  signal HwReg_K32_channel_full_n : STD_LOGIC;
  signal HwReg_K33_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K33_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K33_2_channel_full_n : STD_LOGIC;
  signal HwReg_K33_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K33_channel_empty_n : STD_LOGIC;
  signal HwReg_K33_channel_full_n : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_U_n_7 : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_full_n : STD_LOGIC;
  signal HwReg_ROffset_2_channel_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal HwReg_ROffset_2_channel_empty_n : STD_LOGIC;
  signal HwReg_ROffset_2_channel_full_n : STD_LOGIC;
  signal HwReg_ROffset_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ROffset_channel_U_n_8 : STD_LOGIC;
  signal HwReg_ROffset_channel_empty_n : STD_LOGIC;
  signal HwReg_ROffset_channel_full_n : STD_LOGIC;
  signal HwReg_RowEnd_channel_U_n_21 : STD_LOGIC;
  signal HwReg_RowEnd_channel_U_n_7 : STD_LOGIC;
  signal HwReg_RowEnd_channel_U_n_8 : STD_LOGIC;
  signal HwReg_RowEnd_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_RowEnd_channel_empty_n : STD_LOGIC;
  signal HwReg_RowEnd_channel_full_n : STD_LOGIC;
  signal HwReg_RowStart_channel_empty_n : STD_LOGIC;
  signal HwReg_RowStart_channel_full_n : STD_LOGIC;
  signal HwReg_height_c13_U_n_11 : STD_LOGIC;
  signal HwReg_height_c13_U_n_12 : STD_LOGIC;
  signal HwReg_height_c13_U_n_13 : STD_LOGIC;
  signal HwReg_height_c13_U_n_14 : STD_LOGIC;
  signal HwReg_height_c13_U_n_15 : STD_LOGIC;
  signal HwReg_height_c13_U_n_16 : STD_LOGIC;
  signal HwReg_height_c13_U_n_17 : STD_LOGIC;
  signal HwReg_height_c13_U_n_18 : STD_LOGIC;
  signal HwReg_height_c13_U_n_19 : STD_LOGIC;
  signal HwReg_height_c13_U_n_20 : STD_LOGIC;
  signal HwReg_height_c13_U_n_21 : STD_LOGIC;
  signal HwReg_height_c13_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c13_empty_n : STD_LOGIC;
  signal HwReg_height_c13_full_n : STD_LOGIC;
  signal HwReg_height_c14_channel_U_n_20 : STD_LOGIC;
  signal HwReg_height_c14_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c14_channel_empty_n : STD_LOGIC;
  signal HwReg_height_c14_channel_full_n : STD_LOGIC;
  signal HwReg_height_c_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c_empty_n : STD_LOGIC;
  signal HwReg_height_c_full_n : STD_LOGIC;
  signal HwReg_width_c11_U_n_13 : STD_LOGIC;
  signal HwReg_width_c11_U_n_14 : STD_LOGIC;
  signal HwReg_width_c11_U_n_15 : STD_LOGIC;
  signal HwReg_width_c11_U_n_16 : STD_LOGIC;
  signal HwReg_width_c11_U_n_17 : STD_LOGIC;
  signal HwReg_width_c11_U_n_18 : STD_LOGIC;
  signal HwReg_width_c11_U_n_19 : STD_LOGIC;
  signal HwReg_width_c11_U_n_20 : STD_LOGIC;
  signal HwReg_width_c11_U_n_21 : STD_LOGIC;
  signal HwReg_width_c11_U_n_22 : STD_LOGIC;
  signal HwReg_width_c11_U_n_23 : STD_LOGIC;
  signal HwReg_width_c11_U_n_5 : STD_LOGIC;
  signal HwReg_width_c11_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_width_c11_empty_n : STD_LOGIC;
  signal HwReg_width_c11_full_n : STD_LOGIC;
  signal HwReg_width_c12_channel_U_n_20 : STD_LOGIC;
  signal HwReg_width_c12_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_width_c12_channel_empty_n : STD_LOGIC;
  signal HwReg_width_c12_channel_full_n : STD_LOGIC;
  signal HwReg_width_c_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_width_c_empty_n : STD_LOGIC;
  signal HwReg_width_c_full_n : STD_LOGIC;
  signal InVideoFormat : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal K11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K11_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K12_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K13_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K21 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K21_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K22_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K23 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K23_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K31 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K31_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K32 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K32_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K33 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K33_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MultiPixStream2AXIvideo_U0_ap_done : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_12 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_15 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_5 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_8 : STD_LOGIC;
  signal OutVideoFormat : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ROffset : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ROffset_2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal RowEnd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RowStart : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[0]_38\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_43\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_37\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_42\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_fsm_50 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_BOffset_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_BOffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClampMin_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClampMin_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClipMax_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClipMax_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ColEnd_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ColStart_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_GOffset_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_GOffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_InVideoFormat_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K11_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K11_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K12_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K12_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K13_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K13_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K21_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K21_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K22_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K22_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K23_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K23_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K31_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K31_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K32_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K32_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K33_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K33_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_OutVideoFormat_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ROffset_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ROffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_RowEnd_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_RowStart_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_height_c14_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_width_c12_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_BOffset_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_BOffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClampMin_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClampMin_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClipMax_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClipMax_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ColEnd_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ColStart_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_GOffset_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_GOffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K11_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K11_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K12_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K12_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K13_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K13_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K21_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K21_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K22_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K22_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K23_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K23_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K31_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K31_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K32_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K32_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K33_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K33_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ROffset_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ROffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_RowEnd_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_RowStart_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_height_c14_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_width_c12_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_width_c12_channel_reg_n_5 : STD_LOGIC;
  signal cmp17_not_fu_426_p2 : STD_LOGIC;
  signal coef13_fu_460_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal coef23_fu_465_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal coef33_fu_470_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal height : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln134_fu_417_p2 : STD_LOGIC;
  signal icmp_ln541_fu_273_p2 : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr0_0 : STD_LOGIC;
  signal mOutPtr0_48 : STD_LOGIC;
  signal \mOutPtr0__0\ : STD_LOGIC;
  signal \mOutPtr0__9\ : STD_LOGIC;
  signal \mOutPtr0__9_51\ : STD_LOGIC;
  signal \mOutPtr0__9_52\ : STD_LOGIC;
  signal \mOutPtr0__9_53\ : STD_LOGIC;
  signal \mOutPtr0__9_54\ : STD_LOGIC;
  signal \mOutPtr0__9_55\ : STD_LOGIC;
  signal \mOutPtr0__9_56\ : STD_LOGIC;
  signal \mOutPtr0__9_57\ : STD_LOGIC;
  signal \mOutPtr0__9_58\ : STD_LOGIC;
  signal \mOutPtr0__9_59\ : STD_LOGIC;
  signal \mOutPtr0__9_60\ : STD_LOGIC;
  signal \mOutPtr0__9_61\ : STD_LOGIC;
  signal \mOutPtr0__9_62\ : STD_LOGIC;
  signal \mOutPtr0__9_63\ : STD_LOGIC;
  signal \mOutPtr0__9_64\ : STD_LOGIC;
  signal \mOutPtr0__9_65\ : STD_LOGIC;
  signal \mOutPtr0__9_66\ : STD_LOGIC;
  signal \mOutPtr0__9_67\ : STD_LOGIC;
  signal \mOutPtr0__9_68\ : STD_LOGIC;
  signal \mOutPtr0__9_69\ : STD_LOGIC;
  signal \mOutPtr0__9_70\ : STD_LOGIC;
  signal \mOutPtr0__9_71\ : STD_LOGIC;
  signal \mOutPtr0__9_72\ : STD_LOGIC;
  signal \mOutPtr0__9_73\ : STD_LOGIC;
  signal \mOutPtr0__9_74\ : STD_LOGIC;
  signal \mOutPtr0__9_75\ : STD_LOGIC;
  signal \mOutPtr0__9_76\ : STD_LOGIC;
  signal \mOutPtr0__9_77\ : STD_LOGIC;
  signal \mOutPtr0__9_78\ : STD_LOGIC;
  signal \mOutPtr0__9_79\ : STD_LOGIC;
  signal \mOutPtr0__9_80\ : STD_LOGIC;
  signal \mOutPtr0__9_81\ : STD_LOGIC;
  signal \mOutPtr0__9_82\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal mOutPtr16_out_47 : STD_LOGIC;
  signal mOutPtr16_out_49 : STD_LOGIC;
  signal mOutPtr_40 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_41 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr_45 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_46 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axis_video_tdata\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal or_ln150_2_reg_1128 : STD_LOGIC;
  signal or_ln150_2_reg_1128_pp0_iter2_reg : STD_LOGIC;
  signal or_ln150_2_reg_1128_pp0_iter3_reg : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal pop : STD_LOGIC;
  signal pop_84 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_10 : STD_LOGIC;
  signal push_11 : STD_LOGIC;
  signal push_12 : STD_LOGIC;
  signal push_13 : STD_LOGIC;
  signal push_14 : STD_LOGIC;
  signal push_15 : STD_LOGIC;
  signal push_16 : STD_LOGIC;
  signal push_17 : STD_LOGIC;
  signal push_18 : STD_LOGIC;
  signal push_19 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_20 : STD_LOGIC;
  signal push_21 : STD_LOGIC;
  signal push_22 : STD_LOGIC;
  signal push_23 : STD_LOGIC;
  signal push_24 : STD_LOGIC;
  signal push_25 : STD_LOGIC;
  signal push_26 : STD_LOGIC;
  signal push_27 : STD_LOGIC;
  signal push_28 : STD_LOGIC;
  signal push_29 : STD_LOGIC;
  signal push_3 : STD_LOGIC;
  signal push_30 : STD_LOGIC;
  signal push_31 : STD_LOGIC;
  signal push_32 : STD_LOGIC;
  signal push_33 : STD_LOGIC;
  signal push_34 : STD_LOGIC;
  signal push_35 : STD_LOGIC;
  signal push_36 : STD_LOGIC;
  signal push_39 : STD_LOGIC;
  signal push_4 : STD_LOGIC;
  signal push_44 : STD_LOGIC;
  signal push_5 : STD_LOGIC;
  signal push_6 : STD_LOGIC;
  signal push_7 : STD_LOGIC;
  signal push_8 : STD_LOGIC;
  signal push_83 : STD_LOGIC;
  signal push_9 : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal stream_csc_U_n_10 : STD_LOGIC;
  signal stream_csc_U_n_11 : STD_LOGIC;
  signal stream_csc_U_n_12 : STD_LOGIC;
  signal stream_csc_U_n_13 : STD_LOGIC;
  signal stream_csc_U_n_14 : STD_LOGIC;
  signal stream_csc_U_n_15 : STD_LOGIC;
  signal stream_csc_U_n_16 : STD_LOGIC;
  signal stream_csc_U_n_17 : STD_LOGIC;
  signal stream_csc_U_n_18 : STD_LOGIC;
  signal stream_csc_U_n_55 : STD_LOGIC;
  signal stream_csc_U_n_7 : STD_LOGIC;
  signal stream_csc_U_n_8 : STD_LOGIC;
  signal stream_csc_U_n_9 : STD_LOGIC;
  signal stream_csc_dout : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal stream_csc_empty_n : STD_LOGIC;
  signal stream_csc_full_n : STD_LOGIC;
  signal stream_in_U_n_7 : STD_LOGIC;
  signal stream_in_dout : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal stream_in_empty_n : STD_LOGIC;
  signal stream_in_full_n : STD_LOGIC;
  signal v_csc_core_U0_ap_ready : STD_LOGIC;
  signal v_csc_core_U0_ap_start : STD_LOGIC;
  signal v_csc_core_U0_n_11 : STD_LOGIC;
  signal v_csc_core_U0_n_26 : STD_LOGIC;
  signal v_csc_core_U0_n_28 : STD_LOGIC;
  signal v_csc_core_U0_n_9 : STD_LOGIC;
  signal v_csc_core_U0_stream_csc_din : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal width : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal y_fu_124_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  m_axis_video_TDATA(39) <= \<const0>\;
  m_axis_video_TDATA(38) <= \<const0>\;
  m_axis_video_TDATA(37) <= \<const0>\;
  m_axis_video_TDATA(36) <= \<const0>\;
  m_axis_video_TDATA(35 downto 0) <= \^m_axis_video_tdata\(35 downto 0);
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(4) <= \<const0>\;
  m_axis_video_TKEEP(3) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(4) <= \<const0>\;
  m_axis_video_TSTRB(3) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiPixStream_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_AXIvideo2MultiPixStream
     port map (
      AXIvideo2MultiPixStream_U0_ap_idle => AXIvideo2MultiPixStream_U0_ap_idle,
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      \B_V_data_1_state_reg[1]\ => s_axis_video_TREADY,
      CO(0) => icmp_ln541_fu_273_p2,
      D(11 downto 0) => HwReg_width_c12_channel_dout(11 downto 0),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      HwReg_height_c13_full_n => HwReg_height_c13_full_n,
      HwReg_height_c14_channel_empty_n => HwReg_height_c14_channel_empty_n,
      HwReg_height_c14_channel_full_n => HwReg_height_c14_channel_full_n,
      HwReg_width_c11_full_n => HwReg_width_c11_full_n,
      HwReg_width_c12_channel_empty_n => HwReg_width_c12_channel_empty_n,
      HwReg_width_c12_channel_full_n => HwReg_width_c12_channel_full_n,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => AXIvideo2MultiPixStream_U0_n_10,
      \ap_CS_fsm_reg[0]_0\(0) => ap_NS_fsm(1),
      \ap_CS_fsm_reg[0]_1\ => HwReg_width_c11_U_n_5,
      \ap_CS_fsm_reg[4]_0\ => AXIvideo2MultiPixStream_U0_n_49,
      \ap_CS_fsm_reg[4]_1\ => AXIvideo2MultiPixStream_U0_n_50,
      \ap_CS_fsm_reg[4]_2\ => AXIvideo2MultiPixStream_U0_n_52,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_height_c14_channel => ap_sync_reg_channel_write_HwReg_height_c14_channel,
      \cond_reg_343_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_7,
      \cond_reg_343_reg[0]_1\ => HwReg_InVideoFormat_channel_U_n_8,
      \d_read_reg_22_reg[11]\(11 downto 0) => HwReg_height_c14_channel_dout(11 downto 0),
      full_n_reg => Block_entry3_proc_U0_n_6,
      full_n_reg_0 => ap_sync_reg_channel_write_HwReg_width_c12_channel_reg_n_5,
      \in\(35 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(35 downto 0),
      mOutPtr(0) => mOutPtr(0),
      mOutPtr0 => mOutPtr0_0,
      mOutPtr0_0 => mOutPtr0,
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr16_out => mOutPtr16_out,
      mOutPtr_3(0) => mOutPtr_46(0),
      mOutPtr_5(0) => mOutPtr_41(0),
      pop => pop_84,
      push => push,
      push_1 => push_3,
      push_2 => push_1,
      push_4 => push_2,
      s_axis_video_TDATA(35 downto 0) => s_axis_video_TDATA(35 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      stream_in_full_n => stream_in_full_n
    );
Block_entry3_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_Block_entry3_proc
     port map (
      Block_entry3_proc_U0_ap_ready => Block_entry3_proc_U0_ap_ready,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      D(11 downto 0) => Block_entry3_proc_U0_ap_return_35(11 downto 0),
      HwReg_BOffset_2_channel_full_n => HwReg_BOffset_2_channel_full_n,
      HwReg_BOffset_channel_full_n => HwReg_BOffset_channel_full_n,
      HwReg_ClampMin_2_channel_full_n => HwReg_ClampMin_2_channel_full_n,
      HwReg_ClampMin_channel_full_n => HwReg_ClampMin_channel_full_n,
      HwReg_ClipMax_2_channel_full_n => HwReg_ClipMax_2_channel_full_n,
      HwReg_ClipMax_channel_full_n => HwReg_ClipMax_channel_full_n,
      HwReg_ColEnd_channel_full_n => HwReg_ColEnd_channel_full_n,
      HwReg_ColStart_channel_full_n => HwReg_ColStart_channel_full_n,
      HwReg_GOffset_2_channel_full_n => HwReg_GOffset_2_channel_full_n,
      HwReg_GOffset_channel_full_n => HwReg_GOffset_channel_full_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      HwReg_K11_2_channel_full_n => HwReg_K11_2_channel_full_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      HwReg_K12_2_channel_full_n => HwReg_K12_2_channel_full_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      HwReg_K13_2_channel_full_n => HwReg_K13_2_channel_full_n,
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      HwReg_K21_2_channel_full_n => HwReg_K21_2_channel_full_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      HwReg_K22_2_channel_full_n => HwReg_K22_2_channel_full_n,
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      HwReg_K23_2_channel_full_n => HwReg_K23_2_channel_full_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      HwReg_K31_2_channel_full_n => HwReg_K31_2_channel_full_n,
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      HwReg_K32_2_channel_full_n => HwReg_K32_2_channel_full_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      HwReg_K33_2_channel_full_n => HwReg_K33_2_channel_full_n,
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      HwReg_ROffset_2_channel_full_n => HwReg_ROffset_2_channel_full_n,
      HwReg_ROffset_channel_full_n => HwReg_ROffset_channel_full_n,
      HwReg_RowEnd_channel_full_n => HwReg_RowEnd_channel_full_n,
      HwReg_RowStart_channel_full_n => HwReg_RowStart_channel_full_n,
      HwReg_height_c14_channel_full_n => HwReg_height_c14_channel_full_n,
      HwReg_width_c12_channel_full_n => HwReg_width_c12_channel_full_n,
      Q(11 downto 0) => height(11 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => Block_entry3_proc_U0_n_6,
      ap_done_reg_reg_1(11 downto 0) => Block_entry3_proc_U0_ap_return_34(11 downto 0),
      ap_done_reg_reg_10(15 downto 0) => Block_entry3_proc_U0_ap_return_24(15 downto 0),
      ap_done_reg_reg_11(15 downto 0) => Block_entry3_proc_U0_ap_return_23(15 downto 0),
      ap_done_reg_reg_12(15 downto 0) => Block_entry3_proc_U0_ap_return_22(15 downto 0),
      ap_done_reg_reg_13(15 downto 0) => Block_entry3_proc_U0_ap_return_21(15 downto 0),
      ap_done_reg_reg_14(15 downto 0) => Block_entry3_proc_U0_ap_return_20(15 downto 0),
      ap_done_reg_reg_15(11 downto 0) => Block_entry3_proc_U0_ap_return_19(11 downto 0),
      ap_done_reg_reg_16(11 downto 0) => Block_entry3_proc_U0_ap_return_18(11 downto 0),
      ap_done_reg_reg_17(13 downto 0) => Block_entry3_proc_U0_ap_return_17(13 downto 0),
      ap_done_reg_reg_18(13 downto 0) => Block_entry3_proc_U0_ap_return_16(13 downto 0),
      ap_done_reg_reg_19(13 downto 0) => Block_entry3_proc_U0_ap_return_15(13 downto 0),
      ap_done_reg_reg_2(11 downto 0) => Block_entry3_proc_U0_ap_return_32(11 downto 0),
      ap_done_reg_reg_20(15 downto 0) => Block_entry3_proc_U0_ap_return_14(15 downto 0),
      ap_done_reg_reg_21(15 downto 0) => Block_entry3_proc_U0_ap_return_13(15 downto 0),
      ap_done_reg_reg_22(15 downto 0) => Block_entry3_proc_U0_ap_return_12(15 downto 0),
      ap_done_reg_reg_23(15 downto 0) => Block_entry3_proc_U0_ap_return_11(15 downto 0),
      ap_done_reg_reg_24(15 downto 0) => Block_entry3_proc_U0_ap_return_10(15 downto 0),
      ap_done_reg_reg_25(15 downto 0) => Block_entry3_proc_U0_ap_return_9(15 downto 0),
      ap_done_reg_reg_26(15 downto 0) => Block_entry3_proc_U0_ap_return_8(15 downto 0),
      ap_done_reg_reg_27(15 downto 0) => Block_entry3_proc_U0_ap_return_7(15 downto 0),
      ap_done_reg_reg_28(15 downto 0) => Block_entry3_proc_U0_ap_return_6(15 downto 0),
      ap_done_reg_reg_29(15 downto 0) => Block_entry3_proc_U0_ap_return_5(15 downto 0),
      ap_done_reg_reg_3(13 downto 0) => Block_entry3_proc_U0_ap_return_31(13 downto 0),
      ap_done_reg_reg_30(15 downto 0) => Block_entry3_proc_U0_ap_return_4(15 downto 0),
      ap_done_reg_reg_31(15 downto 0) => Block_entry3_proc_U0_ap_return_3(15 downto 0),
      ap_done_reg_reg_32(15 downto 0) => Block_entry3_proc_U0_ap_return_2(15 downto 0),
      ap_done_reg_reg_33(7 downto 0) => Block_entry3_proc_U0_ap_return_1(7 downto 0),
      ap_done_reg_reg_34(7 downto 0) => Block_entry3_proc_U0_ap_return_0(7 downto 0),
      ap_done_reg_reg_4(13 downto 0) => Block_entry3_proc_U0_ap_return_30(13 downto 0),
      ap_done_reg_reg_5(13 downto 0) => Block_entry3_proc_U0_ap_return_29(13 downto 0),
      ap_done_reg_reg_6(15 downto 0) => Block_entry3_proc_U0_ap_return_28(15 downto 0),
      ap_done_reg_reg_7(15 downto 0) => Block_entry3_proc_U0_ap_return_27(15 downto 0),
      ap_done_reg_reg_8(15 downto 0) => Block_entry3_proc_U0_ap_return_26(15 downto 0),
      ap_done_reg_reg_9(15 downto 0) => Block_entry3_proc_U0_ap_return_25(15 downto 0),
      \ap_return_0_preg_reg[7]_0\(7 downto 0) => InVideoFormat(7 downto 0),
      \ap_return_10_preg_reg[15]_0\(15 downto 0) => K22(15 downto 0),
      \ap_return_11_preg_reg[15]_0\(15 downto 0) => K23(15 downto 0),
      \ap_return_12_preg_reg[15]_0\(15 downto 0) => K31(15 downto 0),
      \ap_return_13_preg_reg[15]_0\(15 downto 0) => K32(15 downto 0),
      \ap_return_14_preg_reg[15]_0\(15 downto 0) => K33(15 downto 0),
      \ap_return_15_preg_reg[13]_0\(13 downto 0) => ROffset(13 downto 0),
      \ap_return_16_preg_reg[13]_0\(13 downto 0) => GOffset(13 downto 0),
      \ap_return_17_preg_reg[13]_0\(13 downto 0) => BOffset(13 downto 0),
      \ap_return_18_preg_reg[11]_0\(11 downto 0) => ClampMin(11 downto 0),
      \ap_return_19_preg_reg[11]_0\(11 downto 0) => ClipMax(11 downto 0),
      \ap_return_1_preg_reg[7]_0\(7 downto 0) => OutVideoFormat(7 downto 0),
      \ap_return_20_preg_reg[15]_0\(15 downto 0) => K11_2(15 downto 0),
      \ap_return_21_preg_reg[15]_0\(15 downto 0) => K12_2(15 downto 0),
      \ap_return_22_preg_reg[15]_0\(15 downto 0) => K13_2(15 downto 0),
      \ap_return_23_preg_reg[15]_0\(15 downto 0) => K21_2(15 downto 0),
      \ap_return_24_preg_reg[15]_0\(15 downto 0) => K22_2(15 downto 0),
      \ap_return_25_preg_reg[15]_0\(15 downto 0) => K23_2(15 downto 0),
      \ap_return_26_preg_reg[15]_0\(15 downto 0) => K31_2(15 downto 0),
      \ap_return_27_preg_reg[15]_0\(15 downto 0) => K32_2(15 downto 0),
      \ap_return_28_preg_reg[15]_0\(15 downto 0) => K33_2(15 downto 0),
      \ap_return_29_preg_reg[13]_0\(13 downto 0) => ROffset_2(13 downto 0),
      \ap_return_2_preg_reg[15]_0\(15 downto 0) => ColStart(15 downto 0),
      \ap_return_30_preg_reg[13]_0\(13 downto 0) => GOffset_2(13 downto 0),
      \ap_return_31_preg_reg[13]_0\(13 downto 0) => BOffset_2(13 downto 0),
      \ap_return_32_preg_reg[11]_0\(11 downto 0) => ClampMin_2(11 downto 0),
      \ap_return_33_preg_reg[11]_0\(11 downto 0) => ClipMax_2(11 downto 0),
      \ap_return_34_preg_reg[11]_0\(11 downto 0) => width(11 downto 0),
      \ap_return_3_preg_reg[15]_0\(15 downto 0) => ColEnd(15 downto 0),
      \ap_return_4_preg_reg[15]_0\(15 downto 0) => RowStart(15 downto 0),
      \ap_return_5_preg_reg[15]_0\(15 downto 0) => RowEnd(15 downto 0),
      \ap_return_6_preg_reg[15]_0\(15 downto 0) => K11(15 downto 0),
      \ap_return_7_preg_reg[15]_0\(15 downto 0) => K12(15 downto 0),
      \ap_return_8_preg_reg[15]_0\(15 downto 0) => K13(15 downto 0),
      \ap_return_9_preg_reg[15]_0\(15 downto 0) => K21(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_BOffset_2_channel => ap_sync_channel_write_HwReg_BOffset_2_channel,
      ap_sync_channel_write_HwReg_BOffset_channel => ap_sync_channel_write_HwReg_BOffset_channel,
      ap_sync_channel_write_HwReg_ClampMin_2_channel => ap_sync_channel_write_HwReg_ClampMin_2_channel,
      ap_sync_channel_write_HwReg_ClampMin_channel => ap_sync_channel_write_HwReg_ClampMin_channel,
      ap_sync_channel_write_HwReg_ClipMax_2_channel => ap_sync_channel_write_HwReg_ClipMax_2_channel,
      ap_sync_channel_write_HwReg_ClipMax_channel => ap_sync_channel_write_HwReg_ClipMax_channel,
      ap_sync_channel_write_HwReg_ColEnd_channel => ap_sync_channel_write_HwReg_ColEnd_channel,
      ap_sync_channel_write_HwReg_ColStart_channel => ap_sync_channel_write_HwReg_ColStart_channel,
      ap_sync_channel_write_HwReg_GOffset_2_channel => ap_sync_channel_write_HwReg_GOffset_2_channel,
      ap_sync_channel_write_HwReg_GOffset_channel => ap_sync_channel_write_HwReg_GOffset_channel,
      ap_sync_channel_write_HwReg_InVideoFormat_channel => ap_sync_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_channel_write_HwReg_K11_2_channel => ap_sync_channel_write_HwReg_K11_2_channel,
      ap_sync_channel_write_HwReg_K11_channel => ap_sync_channel_write_HwReg_K11_channel,
      ap_sync_channel_write_HwReg_K12_2_channel => ap_sync_channel_write_HwReg_K12_2_channel,
      ap_sync_channel_write_HwReg_K12_channel => ap_sync_channel_write_HwReg_K12_channel,
      ap_sync_channel_write_HwReg_K13_2_channel => ap_sync_channel_write_HwReg_K13_2_channel,
      ap_sync_channel_write_HwReg_K13_channel => ap_sync_channel_write_HwReg_K13_channel,
      ap_sync_channel_write_HwReg_K21_2_channel => ap_sync_channel_write_HwReg_K21_2_channel,
      ap_sync_channel_write_HwReg_K21_channel => ap_sync_channel_write_HwReg_K21_channel,
      ap_sync_channel_write_HwReg_K22_2_channel => ap_sync_channel_write_HwReg_K22_2_channel,
      ap_sync_channel_write_HwReg_K22_channel => ap_sync_channel_write_HwReg_K22_channel,
      ap_sync_channel_write_HwReg_K23_2_channel => ap_sync_channel_write_HwReg_K23_2_channel,
      ap_sync_channel_write_HwReg_K23_channel => ap_sync_channel_write_HwReg_K23_channel,
      ap_sync_channel_write_HwReg_K31_2_channel => ap_sync_channel_write_HwReg_K31_2_channel,
      ap_sync_channel_write_HwReg_K31_channel => ap_sync_channel_write_HwReg_K31_channel,
      ap_sync_channel_write_HwReg_K32_2_channel => ap_sync_channel_write_HwReg_K32_2_channel,
      ap_sync_channel_write_HwReg_K32_channel => ap_sync_channel_write_HwReg_K32_channel,
      ap_sync_channel_write_HwReg_K33_2_channel => ap_sync_channel_write_HwReg_K33_2_channel,
      ap_sync_channel_write_HwReg_K33_channel => ap_sync_channel_write_HwReg_K33_channel,
      ap_sync_channel_write_HwReg_OutVideoFormat_channel => ap_sync_channel_write_HwReg_OutVideoFormat_channel,
      ap_sync_channel_write_HwReg_ROffset_2_channel => ap_sync_channel_write_HwReg_ROffset_2_channel,
      ap_sync_channel_write_HwReg_ROffset_channel => ap_sync_channel_write_HwReg_ROffset_channel,
      ap_sync_channel_write_HwReg_RowEnd_channel => ap_sync_channel_write_HwReg_RowEnd_channel,
      ap_sync_channel_write_HwReg_RowStart_channel => ap_sync_channel_write_HwReg_RowStart_channel,
      ap_sync_channel_write_HwReg_height_c14_channel => ap_sync_channel_write_HwReg_height_c14_channel,
      ap_sync_channel_write_HwReg_width_c12_channel => ap_sync_channel_write_HwReg_width_c12_channel,
      ap_sync_reg_channel_write_HwReg_BOffset_2_channel => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      ap_sync_reg_channel_write_HwReg_BOffset_channel_reg => CTRL_s_axi_U_n_556,
      ap_sync_reg_channel_write_HwReg_ClampMin_2_channel => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_2_channel => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      ap_sync_reg_channel_write_HwReg_ColEnd_channel => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      ap_sync_reg_channel_write_HwReg_ColStart_channel => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_2_channel => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg => CTRL_s_axi_U_n_559,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_K11_2_channel => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      ap_sync_reg_channel_write_HwReg_K12_2_channel => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      ap_sync_reg_channel_write_HwReg_K12_2_channel_reg => CTRL_s_axi_U_n_558,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      ap_sync_reg_channel_write_HwReg_K13_2_channel => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      ap_sync_reg_channel_write_HwReg_K21_2_channel => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      ap_sync_reg_channel_write_HwReg_K22_2_channel => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      ap_sync_reg_channel_write_HwReg_K23_2_channel => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      ap_sync_reg_channel_write_HwReg_K31_2_channel => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      ap_sync_reg_channel_write_HwReg_K31_2_channel_reg => CTRL_s_axi_U_n_557,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      ap_sync_reg_channel_write_HwReg_K32_2_channel => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      ap_sync_reg_channel_write_HwReg_K33_2_channel => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_2_channel => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      ap_sync_reg_channel_write_HwReg_RowEnd_channel => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      ap_sync_reg_channel_write_HwReg_RowStart_channel => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      ap_sync_reg_channel_write_HwReg_RowStart_channel_reg => CTRL_s_axi_U_n_6,
      ap_sync_reg_channel_write_HwReg_height_c14_channel => ap_sync_reg_channel_write_HwReg_height_c14_channel,
      ap_sync_reg_channel_write_HwReg_width_c12_channel => ap_sync_reg_channel_write_HwReg_width_c12_channel,
      ap_sync_reg_channel_write_HwReg_width_c12_channel_reg => ap_sync_reg_channel_write_HwReg_width_c12_channel_reg_n_5,
      \in\(11 downto 0) => Block_entry3_proc_U0_ap_return_33(11 downto 0),
      push => push_36,
      push_0 => push_35,
      push_1 => push_34,
      push_10 => push_25,
      push_11 => push_24,
      push_12 => push_23,
      push_13 => push_22,
      push_14 => push_21,
      push_15 => push_20,
      push_16 => push_19,
      push_17 => push_18,
      push_18 => push_17,
      push_19 => push_16,
      push_2 => push_33,
      push_20 => push_15,
      push_21 => push_14,
      push_22 => push_13,
      push_23 => push_12,
      push_24 => push_11,
      push_25 => push_10,
      push_26 => push_9,
      push_27 => push_8,
      push_28 => push_7,
      push_29 => push_6,
      push_3 => push_32,
      push_30 => push_5,
      push_31 => push_4,
      push_32 => push_3,
      push_33 => push_2,
      push_34 => push_1,
      push_4 => push_31,
      push_5 => push_30,
      push_6 => push_29,
      push_7 => push_28,
      push_8 => push_27,
      push_9 => push_26
    );
CTRL_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_CTRL_s_axi
     port map (
      BOffset(13 downto 0) => BOffset(13 downto 0),
      BOffset_2(13 downto 0) => BOffset_2(13 downto 0),
      Block_entry3_proc_U0_ap_ready => Block_entry3_proc_U0_ap_ready,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      ClampMin(11 downto 0) => ClampMin(11 downto 0),
      ClampMin_2(11 downto 0) => ClampMin_2(11 downto 0),
      ClipMax(11 downto 0) => ClipMax(11 downto 0),
      ClipMax_2(11 downto 0) => ClipMax_2(11 downto 0),
      ColEnd(15 downto 0) => ColEnd(15 downto 0),
      ColStart(15 downto 0) => ColStart(15 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      GOffset(13 downto 0) => GOffset(13 downto 0),
      GOffset_2(13 downto 0) => GOffset_2(13 downto 0),
      InVideoFormat(7 downto 0) => InVideoFormat(7 downto 0),
      K11(15 downto 0) => K11(15 downto 0),
      K11_2(15 downto 0) => K11_2(15 downto 0),
      K12(15 downto 0) => K12(15 downto 0),
      K12_2(15 downto 0) => K12_2(15 downto 0),
      K13(15 downto 0) => K13(15 downto 0),
      K13_2(15 downto 0) => K13_2(15 downto 0),
      K21(15 downto 0) => K21(15 downto 0),
      K21_2(15 downto 0) => K21_2(15 downto 0),
      K22(15 downto 0) => K22(15 downto 0),
      K22_2(15 downto 0) => K22_2(15 downto 0),
      K23(15 downto 0) => K23(15 downto 0),
      K23_2(15 downto 0) => K23_2(15 downto 0),
      K31(15 downto 0) => K31(15 downto 0),
      K31_2(15 downto 0) => K31_2(15 downto 0),
      K32(15 downto 0) => K32(15 downto 0),
      K32_2(15 downto 0) => K32_2(15 downto 0),
      K33(15 downto 0) => K33(15 downto 0),
      K33_2(15 downto 0) => K33_2(15 downto 0),
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      OutVideoFormat(7 downto 0) => OutVideoFormat(7 downto 0),
      Q(0) => MultiPixStream2AXIvideo_U0_n_8,
      ROffset(13 downto 0) => ROffset(13 downto 0),
      ROffset_2(13 downto 0) => ROffset_2(13 downto 0),
      RowEnd(15 downto 0) => RowEnd(15 downto 0),
      RowStart(15 downto 0) => RowStart(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      height(11 downto 0) => height(11 downto 0),
      int_ap_start_reg_0 => CTRL_s_axi_U_n_124,
      int_ap_start_reg_rep_0 => CTRL_s_axi_U_n_6,
      \int_ap_start_reg_rep__0_0\ => CTRL_s_axi_U_n_556,
      \int_ap_start_reg_rep__1_0\ => CTRL_s_axi_U_n_557,
      \int_ap_start_reg_rep__2_0\ => CTRL_s_axi_U_n_558,
      \int_ap_start_reg_rep__3_0\ => CTRL_s_axi_U_n_559,
      interrupt => interrupt,
      s_axi_CTRL_ARADDR(8 downto 0) => s_axi_CTRL_ARADDR(8 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(8 downto 0) => s_axi_CTRL_AWADDR(8 downto 0),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      width(11 downto 0) => width(11 downto 0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
HwReg_BOffset_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_BOffset_2_channel_empty_n => HwReg_BOffset_2_channel_empty_n,
      HwReg_BOffset_2_channel_full_n => HwReg_BOffset_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_HwReg_BOffset_2_channel => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      \in\(13 downto 0) => Block_entry3_proc_U0_ap_return_31(13 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_53\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(13 downto 0) => HwReg_BOffset_2_channel_dout(13 downto 0),
      push => push_34,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_BOffset_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_0
     port map (
      C(13) => HwReg_BOffset_channel_U_n_7,
      C(12) => HwReg_BOffset_channel_U_n_8,
      C(11) => HwReg_BOffset_channel_U_n_9,
      C(10) => HwReg_BOffset_channel_U_n_10,
      C(9) => HwReg_BOffset_channel_U_n_11,
      C(8) => HwReg_BOffset_channel_U_n_12,
      C(7) => HwReg_BOffset_channel_U_n_13,
      C(6) => HwReg_BOffset_channel_U_n_14,
      C(5) => HwReg_BOffset_channel_U_n_15,
      C(4) => HwReg_BOffset_channel_U_n_16,
      C(3) => HwReg_BOffset_channel_U_n_17,
      C(2) => HwReg_BOffset_channel_U_n_18,
      C(1) => HwReg_BOffset_channel_U_n_19,
      C(0) => HwReg_BOffset_channel_U_n_20,
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_BOffset_channel_full_n => HwReg_BOffset_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      \in\(13 downto 0) => Block_entry3_proc_U0_ap_return_17(13 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_67\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(13 downto 0) => HwReg_BOffset_2_channel_dout(13 downto 0),
      push => push_20,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ClampMin_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_BOffset_2_channel_empty_n => HwReg_BOffset_2_channel_empty_n,
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_ClampMin_2_channel_empty_n => HwReg_ClampMin_2_channel_empty_n,
      HwReg_ClampMin_2_channel_full_n => HwReg_ClampMin_2_channel_full_n,
      HwReg_RowStart_channel_empty_n => HwReg_RowStart_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ClampMin_2_channel => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      empty_n_reg_0 => HwReg_ClampMin_2_channel_U_n_7,
      \in\(11 downto 0) => Block_entry3_proc_U0_ap_return_32(11 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_52\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(11 downto 0) => HwReg_ClampMin_2_channel_dout(11 downto 0),
      push => push_35,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ClampMin_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_1
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      D(11) => HwReg_ClampMin_channel_U_n_7,
      D(10) => HwReg_ClampMin_channel_U_n_8,
      D(9) => HwReg_ClampMin_channel_U_n_9,
      D(8) => HwReg_ClampMin_channel_U_n_10,
      D(7) => HwReg_ClampMin_channel_U_n_11,
      D(6) => HwReg_ClampMin_channel_U_n_12,
      D(5) => HwReg_ClampMin_channel_U_n_13,
      D(4) => HwReg_ClampMin_channel_U_n_14,
      D(3) => HwReg_ClampMin_channel_U_n_15,
      D(2) => HwReg_ClampMin_channel_U_n_16,
      D(1) => HwReg_ClampMin_channel_U_n_17,
      D(0) => HwReg_ClampMin_channel_U_n_18,
      HwReg_ClampMin_channel_empty_n => HwReg_ClampMin_channel_empty_n,
      HwReg_ClampMin_channel_full_n => HwReg_ClampMin_channel_full_n,
      HwReg_ClipMax_2_channel_empty_n => HwReg_ClipMax_2_channel_empty_n,
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_ColEnd_channel_empty_n => HwReg_ColEnd_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      \add_ln134_reg_616[12]_i_3\ => HwReg_ClampMin_2_channel_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      empty_n_reg_0 => HwReg_ClampMin_channel_U_n_25,
      \in\(11 downto 0) => Block_entry3_proc_U0_ap_return_18(11 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_66\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \min_val_reg_1236_reg[11]\(11 downto 0) => HwReg_ClampMin_2_channel_dout(11 downto 0),
      or_ln150_2_reg_1128_pp0_iter3_reg => or_ln150_2_reg_1128_pp0_iter3_reg,
      \out\(5) => HwReg_ClampMin_channel_dout(10),
      \out\(4) => HwReg_ClampMin_channel_dout(8),
      \out\(3) => HwReg_ClampMin_channel_dout(6),
      \out\(2) => HwReg_ClampMin_channel_dout(4),
      \out\(1) => HwReg_ClampMin_channel_dout(2),
      \out\(0) => HwReg_ClampMin_channel_dout(0),
      push => push_21,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ClipMax_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_2
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_ClipMax_2_channel_empty_n => HwReg_ClipMax_2_channel_empty_n,
      HwReg_ClipMax_2_channel_full_n => HwReg_ClipMax_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ClipMax_2_channel => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      \in\(11 downto 0) => Block_entry3_proc_U0_ap_return_33(11 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_51\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(11 downto 0) => HwReg_ClipMax_2_channel_dout(11 downto 0),
      push => push_36,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ClipMax_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d3_S_3
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      D(11 downto 0) => p_0_in1_in(11 downto 0),
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_ClipMax_channel_full_n => HwReg_ClipMax_channel_full_n,
      HwReg_K11_2_channel_empty_n => HwReg_K11_2_channel_empty_n,
      HwReg_K12_2_channel_empty_n => HwReg_K12_2_channel_empty_n,
      HwReg_K13_2_channel_empty_n => HwReg_K13_2_channel_empty_n,
      HwReg_K21_2_channel_empty_n => HwReg_K21_2_channel_empty_n,
      HwReg_K22_2_channel_empty_n => HwReg_K22_2_channel_empty_n,
      HwReg_K23_2_channel_empty_n => HwReg_K23_2_channel_empty_n,
      HwReg_K31_2_channel_empty_n => HwReg_K31_2_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      empty_n_reg_0 => HwReg_ClipMax_channel_U_n_25,
      \in\(11 downto 0) => Block_entry3_proc_U0_ap_return_19(11 downto 0),
      int_ap_idle_reg => HwReg_K33_channel_U_n_7,
      \mOutPtr0__9\ => \mOutPtr0__9_65\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \max_val_reg_1229_reg[11]\(11 downto 0) => HwReg_ClipMax_2_channel_dout(11 downto 0),
      or_ln150_2_reg_1128_pp0_iter3_reg => or_ln150_2_reg_1128_pp0_iter3_reg,
      \out\(5) => HwReg_ClipMax_channel_dout(10),
      \out\(4) => HwReg_ClipMax_channel_dout(8),
      \out\(3) => HwReg_ClipMax_channel_dout(6),
      \out\(2) => HwReg_ClipMax_channel_dout(4),
      \out\(1) => HwReg_ClipMax_channel_dout(2),
      \out\(0) => HwReg_ClipMax_channel_dout(0),
      push => push_22,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ColEnd_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      DI(0) => HwReg_ColEnd_channel_U_n_23,
      HwReg_ColEnd_channel_empty_n => HwReg_ColEnd_channel_empty_n,
      HwReg_ColEnd_channel_full_n => HwReg_ColEnd_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      S(0) => HwReg_ColEnd_channel_U_n_7,
      ap_clk => ap_clk,
      ap_clk_0(0) => HwReg_ColEnd_channel_U_n_24,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ColEnd_channel => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_3(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_81\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(14 downto 0) => HwReg_ColEnd_channel_dout(14 downto 0),
      push => push_6,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ColStart_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_4
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_ColStart_channel_empty_n => HwReg_ColStart_channel_empty_n,
      HwReg_ColStart_channel_full_n => HwReg_ColStart_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      S(0) => HwReg_ColStart_channel_U_n_7,
      ap_clk => ap_clk,
      ap_clk_0(0) => HwReg_ColStart_channel_U_n_24,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ColStart_channel => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_2(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_82\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(15 downto 0) => HwReg_ColStart_channel_dout(15 downto 0),
      push => push_5,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_GOffset_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_5
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_GOffset_2_channel_empty_n => HwReg_GOffset_2_channel_empty_n,
      HwReg_GOffset_2_channel_full_n => HwReg_GOffset_2_channel_full_n,
      HwReg_K32_2_channel_empty_n => HwReg_K32_2_channel_empty_n,
      HwReg_K33_2_channel_empty_n => HwReg_K33_2_channel_empty_n,
      HwReg_ROffset_2_channel_empty_n => HwReg_ROffset_2_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_GOffset_2_channel => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      \in\(13 downto 0) => Block_entry3_proc_U0_ap_return_30(13 downto 0),
      int_ap_idle_reg => HwReg_K22_channel_U_n_7,
      int_ap_idle_reg_0 => CTRL_s_axi_U_n_124,
      int_ap_idle_reg_1 => HwReg_ClipMax_channel_U_n_25,
      int_ap_idle_reg_2 => HwReg_K11_channel_U_n_7,
      \mOutPtr0__9\ => \mOutPtr0__9_54\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(13 downto 0) => HwReg_GOffset_2_channel_dout(13 downto 0),
      push => push_33,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_GOffset_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_6
     port map (
      C(13) => HwReg_GOffset_channel_U_n_7,
      C(12) => HwReg_GOffset_channel_U_n_8,
      C(11) => HwReg_GOffset_channel_U_n_9,
      C(10) => HwReg_GOffset_channel_U_n_10,
      C(9) => HwReg_GOffset_channel_U_n_11,
      C(8) => HwReg_GOffset_channel_U_n_12,
      C(7) => HwReg_GOffset_channel_U_n_13,
      C(6) => HwReg_GOffset_channel_U_n_14,
      C(5) => HwReg_GOffset_channel_U_n_15,
      C(4) => HwReg_GOffset_channel_U_n_16,
      C(3) => HwReg_GOffset_channel_U_n_17,
      C(2) => HwReg_GOffset_channel_U_n_18,
      C(1) => HwReg_GOffset_channel_U_n_19,
      C(0) => HwReg_GOffset_channel_U_n_20,
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_GOffset_channel_full_n => HwReg_GOffset_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      \in\(13 downto 0) => Block_entry3_proc_U0_ap_return_16(13 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_68\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(13 downto 0) => HwReg_GOffset_2_channel_dout(13 downto 0),
      push => push_19,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_InVideoFormat_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d2_S
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      CO(0) => icmp_ln541_fu_273_p2,
      D(7 downto 0) => Block_entry3_proc_U0_ap_return_0(7 downto 0),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      \cond_reg_343_reg[0]\ => HwReg_InVideoFormat_channel_U_n_8,
      \cond_reg_343_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_7,
      \cond_reg_343_reg[0]_1\(0) => ap_NS_fsm(1),
      full_n_reg_0 => Block_entry3_proc_U0_n_6,
      \mOutPtr0__0\ => \mOutPtr0__0\,
      \mOutPtr_reg[0]_0\(0) => mOutPtr(0),
      \mOutPtr_reg[0]_1\ => AXIvideo2MultiPixStream_U0_n_49,
      push => push_3
    );
HwReg_K11_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_7
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_ColStart_channel_empty_n => HwReg_ColStart_channel_empty_n,
      HwReg_GOffset_2_channel_empty_n => HwReg_GOffset_2_channel_empty_n,
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_K11_2_channel_empty_n => HwReg_K11_2_channel_empty_n,
      HwReg_K11_2_channel_full_n => HwReg_K11_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K11_2_channel => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      empty_n_reg_0 => HwReg_K11_2_channel_U_n_7,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_20(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_64\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(15 downto 0) => HwReg_K11_2_channel_dout(15 downto 0),
      push => push_23,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K11_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_8
     port map (
      A(15) => HwReg_K11_channel_U_n_9,
      A(14) => HwReg_K11_channel_U_n_10,
      A(13) => HwReg_K11_channel_U_n_11,
      A(12) => HwReg_K11_channel_U_n_12,
      A(11) => HwReg_K11_channel_U_n_13,
      A(10) => HwReg_K11_channel_U_n_14,
      A(9) => HwReg_K11_channel_U_n_15,
      A(8) => HwReg_K11_channel_U_n_16,
      A(7) => HwReg_K11_channel_U_n_17,
      A(6) => HwReg_K11_channel_U_n_18,
      A(5) => HwReg_K11_channel_U_n_19,
      A(4) => HwReg_K11_channel_U_n_20,
      A(3) => HwReg_K11_channel_U_n_21,
      A(2) => HwReg_K11_channel_U_n_22,
      A(1) => HwReg_K11_channel_U_n_23,
      A(0) => HwReg_K11_channel_U_n_24,
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_ColEnd_channel_empty_n => HwReg_ColEnd_channel_empty_n,
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      HwReg_K12_2_channel_empty_n => HwReg_K12_2_channel_empty_n,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K13_2_channel_empty_n => HwReg_K13_2_channel_empty_n,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_RowEnd_channel_empty_n => HwReg_RowEnd_channel_empty_n,
      HwReg_RowStart_channel_empty_n => HwReg_RowStart_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      \add_ln134_reg_616[12]_i_3\ => HwReg_K11_2_channel_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      empty_n_reg_0 => HwReg_K11_channel_U_n_7,
      empty_n_reg_1 => HwReg_K11_channel_U_n_8,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_6(15 downto 0),
      int_ap_idle_reg => HwReg_height_c14_channel_U_n_20,
      \mOutPtr0__9\ => \mOutPtr0__9_78\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K11_2_channel_dout(15 downto 0),
      push => push_9,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K12_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_9
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K12_2_channel_empty_n => HwReg_K12_2_channel_empty_n,
      HwReg_K12_2_channel_full_n => HwReg_K12_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K12_2_channel => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_21(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_63\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(15 downto 0) => HwReg_K12_2_channel_dout(15 downto 0),
      push => push_24,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K12_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_10
     port map (
      A(15) => HwReg_K12_channel_U_n_7,
      A(14) => HwReg_K12_channel_U_n_8,
      A(13) => HwReg_K12_channel_U_n_9,
      A(12) => HwReg_K12_channel_U_n_10,
      A(11) => HwReg_K12_channel_U_n_11,
      A(10) => HwReg_K12_channel_U_n_12,
      A(9) => HwReg_K12_channel_U_n_13,
      A(8) => HwReg_K12_channel_U_n_14,
      A(7) => HwReg_K12_channel_U_n_15,
      A(6) => HwReg_K12_channel_U_n_16,
      A(5) => HwReg_K12_channel_U_n_17,
      A(4) => HwReg_K12_channel_U_n_18,
      A(3) => HwReg_K12_channel_U_n_19,
      A(2) => HwReg_K12_channel_U_n_20,
      A(1) => HwReg_K12_channel_U_n_21,
      A(0) => HwReg_K12_channel_U_n_22,
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_7(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_77\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K12_2_channel_dout(15 downto 0),
      push => push_10,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K13_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_11
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K13_2_channel_empty_n => HwReg_K13_2_channel_empty_n,
      HwReg_K13_2_channel_full_n => HwReg_K13_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K13_2_channel => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_22(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_62\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(15 downto 0) => HwReg_K13_2_channel_dout(15 downto 0),
      push => push_25,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K13_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_12
     port map (
      B(15 downto 0) => coef13_fu_460_p3(15 downto 0),
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_8(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_76\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128 => or_ln150_2_reg_1128,
      \out\(15 downto 0) => HwReg_K13_2_channel_dout(15 downto 0),
      push => push_11,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K21_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_13
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K21_2_channel_empty_n => HwReg_K21_2_channel_empty_n,
      HwReg_K21_2_channel_full_n => HwReg_K21_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K21_2_channel => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_23(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_61\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(15 downto 0) => HwReg_K21_2_channel_dout(15 downto 0),
      push => push_26,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K21_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_14
     port map (
      A(15) => HwReg_K21_channel_U_n_7,
      A(14) => HwReg_K21_channel_U_n_8,
      A(13) => HwReg_K21_channel_U_n_9,
      A(12) => HwReg_K21_channel_U_n_10,
      A(11) => HwReg_K21_channel_U_n_11,
      A(10) => HwReg_K21_channel_U_n_12,
      A(9) => HwReg_K21_channel_U_n_13,
      A(8) => HwReg_K21_channel_U_n_14,
      A(7) => HwReg_K21_channel_U_n_15,
      A(6) => HwReg_K21_channel_U_n_16,
      A(5) => HwReg_K21_channel_U_n_17,
      A(4) => HwReg_K21_channel_U_n_18,
      A(3) => HwReg_K21_channel_U_n_19,
      A(2) => HwReg_K21_channel_U_n_20,
      A(1) => HwReg_K21_channel_U_n_21,
      A(0) => HwReg_K21_channel_U_n_22,
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_9(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_75\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K21_2_channel_dout(15 downto 0),
      push => push_12,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K22_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_15
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K22_2_channel_empty_n => HwReg_K22_2_channel_empty_n,
      HwReg_K22_2_channel_full_n => HwReg_K22_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K22_2_channel => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_24(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_60\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(15 downto 0) => HwReg_K22_2_channel_dout(15 downto 0),
      push => push_27,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K22_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_16
     port map (
      A(15) => HwReg_K22_channel_U_n_9,
      A(14) => HwReg_K22_channel_U_n_10,
      A(13) => HwReg_K22_channel_U_n_11,
      A(12) => HwReg_K22_channel_U_n_12,
      A(11) => HwReg_K22_channel_U_n_13,
      A(10) => HwReg_K22_channel_U_n_14,
      A(9) => HwReg_K22_channel_U_n_15,
      A(8) => HwReg_K22_channel_U_n_16,
      A(7) => HwReg_K22_channel_U_n_17,
      A(6) => HwReg_K22_channel_U_n_18,
      A(5) => HwReg_K22_channel_U_n_19,
      A(4) => HwReg_K22_channel_U_n_20,
      A(3) => HwReg_K22_channel_U_n_21,
      A(2) => HwReg_K22_channel_U_n_22,
      A(1) => HwReg_K22_channel_U_n_23,
      A(0) => HwReg_K22_channel_U_n_24,
      AXIvideo2MultiPixStream_U0_ap_idle => AXIvideo2MultiPixStream_U0_ap_idle,
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      HwReg_RowEnd_channel_empty_n => HwReg_RowEnd_channel_empty_n,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => v_csc_core_U0_n_9,
      \ap_CS_fsm_reg[0]\ => HwReg_K22_channel_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_10(15 downto 0),
      int_ap_idle_i_3_0 => HwReg_K23_channel_U_n_7,
      int_ap_idle_reg => HwReg_K32_2_channel_U_n_7,
      int_ap_idle_reg_0 => HwReg_ClampMin_channel_U_n_25,
      int_ap_idle_reg_1 => HwReg_K11_channel_U_n_8,
      \mOutPtr0__9\ => \mOutPtr0__9_74\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K22_2_channel_dout(15 downto 0),
      push => push_13,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready,
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start
    );
HwReg_K23_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_17
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K23_2_channel_empty_n => HwReg_K23_2_channel_empty_n,
      HwReg_K23_2_channel_full_n => HwReg_K23_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K23_2_channel => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_25(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_59\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(15 downto 0) => HwReg_K23_2_channel_dout(15 downto 0),
      push => push_28,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K23_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_18
     port map (
      B(15 downto 0) => coef23_fu_465_p3(15 downto 0),
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K23_channel_empty_n => HwReg_K23_channel_empty_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      empty_n_reg_0 => HwReg_K23_channel_U_n_7,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_11(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_73\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128 => or_ln150_2_reg_1128,
      \out\(15 downto 0) => HwReg_K23_2_channel_dout(15 downto 0),
      push => push_14,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K31_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_19
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K31_2_channel_empty_n => HwReg_K31_2_channel_empty_n,
      HwReg_K31_2_channel_full_n => HwReg_K31_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K31_2_channel => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_26(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_58\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(15 downto 0) => HwReg_K31_2_channel_dout(15 downto 0),
      push => push_29,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K31_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_20
     port map (
      A(15) => HwReg_K31_channel_U_n_7,
      A(14) => HwReg_K31_channel_U_n_8,
      A(13) => HwReg_K31_channel_U_n_9,
      A(12) => HwReg_K31_channel_U_n_10,
      A(11) => HwReg_K31_channel_U_n_11,
      A(10) => HwReg_K31_channel_U_n_12,
      A(9) => HwReg_K31_channel_U_n_13,
      A(8) => HwReg_K31_channel_U_n_14,
      A(7) => HwReg_K31_channel_U_n_15,
      A(6) => HwReg_K31_channel_U_n_16,
      A(5) => HwReg_K31_channel_U_n_17,
      A(4) => HwReg_K31_channel_U_n_18,
      A(3) => HwReg_K31_channel_U_n_19,
      A(2) => HwReg_K31_channel_U_n_20,
      A(1) => HwReg_K31_channel_U_n_21,
      A(0) => HwReg_K31_channel_U_n_22,
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_12(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_72\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K31_2_channel_dout(15 downto 0),
      push => push_15,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K32_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_21
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K31_2_channel_empty_n => HwReg_K31_2_channel_empty_n,
      HwReg_K32_2_channel_empty_n => HwReg_K32_2_channel_empty_n,
      HwReg_K32_2_channel_full_n => HwReg_K32_2_channel_full_n,
      HwReg_K33_2_channel_empty_n => HwReg_K33_2_channel_empty_n,
      HwReg_ROffset_2_channel_empty_n => HwReg_ROffset_2_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      \add_ln134_reg_616[12]_i_3\ => HwReg_ROffset_channel_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K32_2_channel => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      empty_n_reg_0 => HwReg_K32_2_channel_U_n_7,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_27(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_57\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(15 downto 0) => HwReg_K32_2_channel_dout(15 downto 0),
      push => push_30,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K32_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_22
     port map (
      A(15 downto 0) => A(15 downto 0),
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_13(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_71\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K32_2_channel_dout(15 downto 0),
      push => push_16,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K33_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_23
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K33_2_channel_empty_n => HwReg_K33_2_channel_empty_n,
      HwReg_K33_2_channel_full_n => HwReg_K33_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K33_2_channel => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_28(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_56\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(15 downto 0) => HwReg_K33_2_channel_dout(15 downto 0),
      push => push_31,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K33_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_24
     port map (
      B(15 downto 0) => coef33_fu_470_p3(15 downto 0),
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_K23_channel_empty_n => HwReg_K23_channel_empty_n,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      empty_n_reg_0 => HwReg_K33_channel_U_n_7,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_14(15 downto 0),
      int_ap_idle_i_5 => HwReg_ROffset_channel_U_n_7,
      \mOutPtr0__9\ => \mOutPtr0__9_70\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128 => or_ln150_2_reg_1128,
      \out\(15 downto 0) => HwReg_K33_2_channel_dout(15 downto 0),
      push => push_17,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_OutVideoFormat_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w8_d4_S
     port map (
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      ap_clk => ap_clk,
      ap_clk_0 => HwReg_OutVideoFormat_channel_U_n_7,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_1(7 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9\,
      mOutPtr16_out => mOutPtr16_out_47,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      push => push_4
    );
HwReg_ROffset_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_25
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_ROffset_2_channel_empty_n => HwReg_ROffset_2_channel_empty_n,
      HwReg_ROffset_2_channel_full_n => HwReg_ROffset_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ROffset_2_channel => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      \in\(13 downto 0) => Block_entry3_proc_U0_ap_return_29(13 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_55\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(13 downto 0) => HwReg_ROffset_2_channel_dout(13 downto 0),
      push => push_32,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ROffset_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w14_d3_S_26
     port map (
      C(13 downto 0) => C(25 downto 12),
      CO(0) => icmp_ln134_fu_417_p2,
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_ClampMin_channel_empty_n => HwReg_ClampMin_channel_empty_n,
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_K21_2_channel_empty_n => HwReg_K21_2_channel_empty_n,
      HwReg_K22_2_channel_empty_n => HwReg_K22_2_channel_empty_n,
      HwReg_K23_2_channel_empty_n => HwReg_K23_2_channel_empty_n,
      HwReg_ROffset_channel_empty_n => HwReg_ROffset_channel_empty_n,
      HwReg_ROffset_channel_full_n => HwReg_ROffset_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      empty_n_reg_0 => HwReg_ROffset_channel_U_n_7,
      empty_n_reg_1 => HwReg_ROffset_channel_U_n_8,
      \in\(13 downto 0) => Block_entry3_proc_U0_ap_return_15(13 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_69\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      \out\(13 downto 0) => HwReg_ROffset_2_channel_dout(13 downto 0),
      push => push_18,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_RowEnd_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_27
     port map (
      CO(0) => icmp_ln134_fu_417_p2,
      DI(0) => HwReg_RowEnd_channel_U_n_21,
      HwReg_RowEnd_channel_empty_n => HwReg_RowEnd_channel_empty_n,
      HwReg_RowEnd_channel_full_n => HwReg_RowEnd_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      S(1) => HwReg_RowEnd_channel_U_n_7,
      S(0) => HwReg_RowEnd_channel_U_n_8,
      ap_clk => ap_clk,
      ap_clk_0(11 downto 0) => HwReg_RowEnd_channel_dout(11 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_RowEnd_channel => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_5(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_79\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \out\(0) => y_fu_124_reg(12),
      push => push_8,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_RowStart_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w16_d3_S_28
     port map (
      CO(0) => cmp17_not_fu_426_p2,
      HwReg_RowStart_channel_empty_n => HwReg_RowStart_channel_empty_n,
      HwReg_RowStart_channel_full_n => HwReg_RowStart_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_RowStart_channel => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_4(15 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_80\,
      \mOutPtr_reg[0]_0\ => Block_entry3_proc_U0_n_6,
      \mOutPtr_reg[1]_0\(0) => icmp_ln134_fu_417_p2,
      \out\(12 downto 0) => y_fu_124_reg(12 downto 0),
      push => push_7,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_height_c13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S
     port map (
      D(10 downto 0) => HwReg_height_c13_dout(11 downto 1),
      E(0) => push_39,
      HwReg_height_c13_empty_n => HwReg_height_c13_empty_n,
      HwReg_height_c13_full_n => HwReg_height_c13_full_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c11_empty_n => HwReg_width_c11_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      Q(0) => v_csc_core_U0_n_9,
      \SRL_SIG_reg[0][0]\(0) => \SRL_SIG_reg[0]_38\(0),
      \SRL_SIG_reg[0][11]\(0) => push_44,
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1]_37\(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      height_dout(11) => HwReg_height_c13_U_n_11,
      height_dout(10) => HwReg_height_c13_U_n_12,
      height_dout(9) => HwReg_height_c13_U_n_13,
      height_dout(8) => HwReg_height_c13_U_n_14,
      height_dout(7) => HwReg_height_c13_U_n_15,
      height_dout(6) => HwReg_height_c13_U_n_16,
      height_dout(5) => HwReg_height_c13_U_n_17,
      height_dout(4) => HwReg_height_c13_U_n_18,
      height_dout(3) => HwReg_height_c13_U_n_19,
      height_dout(2) => HwReg_height_c13_U_n_20,
      height_dout(1) => HwReg_height_c13_U_n_21,
      height_dout(0) => HwReg_height_c13_dout(0),
      if_din(11 downto 0) => HwReg_height_c14_channel_dout(11 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_11,
      \mOutPtr_reg[2]_0\(1) => mOutPtr_40(2),
      \mOutPtr_reg[2]_0\(0) => mOutPtr_40(0),
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start
    );
HwReg_height_c14_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_29
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      CO(0) => icmp_ln541_fu_273_p2,
      D(11 downto 0) => Block_entry3_proc_U0_ap_return_35(11 downto 0),
      HwReg_ColStart_channel_empty_n => HwReg_ColStart_channel_empty_n,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c14_channel_empty_n => HwReg_height_c14_channel_empty_n,
      HwReg_height_c14_channel_full_n => HwReg_height_c14_channel_full_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_height_c14_channel => ap_sync_reg_channel_write_HwReg_height_c14_channel,
      empty_n_reg_0 => HwReg_height_c14_channel_U_n_20,
      full_n_reg_0 => Block_entry3_proc_U0_n_6,
      if_din(11 downto 0) => HwReg_height_c14_channel_dout(11 downto 0),
      int_ap_idle_i_6 => HwReg_width_c12_channel_U_n_20,
      mOutPtr0 => mOutPtr0,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_41(0),
      \mOutPtr_reg[0]_1\ => AXIvideo2MultiPixStream_U0_n_52,
      push => push_2
    );
HwReg_height_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_30
     port map (
      D(11 downto 0) => HwReg_height_c_dout(11 downto 0),
      E(0) => push_39,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      ap_NS_fsm(0) => ap_NS_fsm_50(1),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(11 downto 0) => HwReg_height_c13_dout(11 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_11,
      pop => pop
    );
HwReg_width_c11_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_31
     port map (
      D(10 downto 0) => HwReg_width_c11_dout(11 downto 1),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c13_full_n => HwReg_height_c13_full_n,
      HwReg_height_c14_channel_empty_n => HwReg_height_c14_channel_empty_n,
      HwReg_width_c11_empty_n => HwReg_width_c11_empty_n,
      HwReg_width_c11_full_n => HwReg_width_c11_full_n,
      HwReg_width_c12_channel_empty_n => HwReg_width_c12_channel_empty_n,
      Q(0) => AXIvideo2MultiPixStream_U0_n_10,
      \SRL_SIG_reg[0][0]\(0) => \SRL_SIG_reg[0]_43\(0),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1]_42\(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg_0 => HwReg_width_c11_U_n_5,
      full_n_reg_1(0) => push_44,
      if_din(11 downto 0) => HwReg_width_c12_channel_dout(11 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_11,
      \mOutPtr_reg[2]_0\(1) => mOutPtr_45(2),
      \mOutPtr_reg[2]_0\(0) => mOutPtr_45(0),
      width_dout(11) => HwReg_width_c11_U_n_13,
      width_dout(10) => HwReg_width_c11_U_n_14,
      width_dout(9) => HwReg_width_c11_U_n_15,
      width_dout(8) => HwReg_width_c11_U_n_16,
      width_dout(7) => HwReg_width_c11_U_n_17,
      width_dout(6) => HwReg_width_c11_U_n_18,
      width_dout(5) => HwReg_width_c11_U_n_19,
      width_dout(4) => HwReg_width_c11_U_n_20,
      width_dout(3) => HwReg_width_c11_U_n_21,
      width_dout(2) => HwReg_width_c11_U_n_22,
      width_dout(1) => HwReg_width_c11_U_n_23,
      width_dout(0) => HwReg_width_c11_dout(0)
    );
HwReg_width_c12_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_32
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      CO(0) => icmp_ln541_fu_273_p2,
      D(11 downto 0) => Block_entry3_proc_U0_ap_return_34(11 downto 0),
      HwReg_BOffset_2_channel_empty_n => HwReg_BOffset_2_channel_empty_n,
      HwReg_ClampMin_2_channel_empty_n => HwReg_ClampMin_2_channel_empty_n,
      HwReg_ClipMax_2_channel_empty_n => HwReg_ClipMax_2_channel_empty_n,
      HwReg_width_c12_channel_empty_n => HwReg_width_c12_channel_empty_n,
      HwReg_width_c12_channel_full_n => HwReg_width_c12_channel_full_n,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg_0 => HwReg_width_c12_channel_U_n_20,
      full_n_reg_0 => Block_entry3_proc_U0_n_6,
      full_n_reg_1 => ap_sync_reg_channel_write_HwReg_width_c12_channel_reg_n_5,
      if_din(11 downto 0) => HwReg_width_c12_channel_dout(11 downto 0),
      mOutPtr0 => mOutPtr0_0,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_46(0),
      \mOutPtr_reg[0]_1\ => AXIvideo2MultiPixStream_U0_n_50,
      push => push_1
    );
HwReg_width_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w12_d2_S_33
     port map (
      D(11 downto 0) => HwReg_width_c_dout(11 downto 0),
      E(0) => push_39,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_8,
      ap_NS_fsm(0) => ap_NS_fsm_50(1),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(11 downto 0) => HwReg_width_c11_dout(11 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_11,
      pop => pop
    );
MultiPixStream2AXIvideo_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_MultiPixStream2AXIvideo
     port map (
      \B_V_data_1_payload_A_reg[35]\ => HwReg_OutVideoFormat_channel_U_n_7,
      \B_V_data_1_state_reg[0]\ => m_axis_video_TVALID,
      D(11 downto 0) => HwReg_width_c_dout(11 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_12,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_8,
      \ap_CS_fsm_reg[0]_0\(0) => ap_NS_fsm_50(1),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(11) => stream_csc_U_n_7,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(10) => stream_csc_U_n_8,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(9) => stream_csc_U_n_9,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(8) => stream_csc_U_n_10,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(7) => stream_csc_U_n_11,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(6) => stream_csc_U_n_12,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(5) => stream_csc_U_n_13,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(4) => stream_csc_U_n_14,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(3) => stream_csc_U_n_15,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(2) => stream_csc_U_n_16,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(1) => stream_csc_U_n_17,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[11]\(0) => stream_csc_U_n_18,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \d_read_reg_22_reg[11]\(11 downto 0) => HwReg_height_c_dout(11 downto 0),
      empty_n_reg => MultiPixStream2AXIvideo_U0_n_15,
      empty_n_reg_0 => stream_csc_U_n_55,
      \icmp_ln664_reg_384_reg[0]\ => MultiPixStream2AXIvideo_U0_n_5,
      mOutPtr0 => mOutPtr0_48,
      \mOutPtr0__9\ => \mOutPtr0__9\,
      mOutPtr16_out => mOutPtr16_out_49,
      mOutPtr16_out_0 => mOutPtr16_out_47,
      m_axis_video_TDATA(35 downto 0) => \^m_axis_video_tdata\(35 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      \out\(35 downto 0) => stream_csc_dout(35 downto 0),
      push => push_83,
      push_1 => push_4,
      stream_csc_empty_n => stream_csc_empty_n
    );
ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_BOffset_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_BOffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_BOffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClampMin_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClampMin_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_ClipMax_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClipMax_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClipMax_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ColEnd_channel,
      Q => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_ColStart_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ColStart_channel,
      Q => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_GOffset_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_GOffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_GOffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_InVideoFormat_channel,
      Q => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K11_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K11_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K11_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K11_channel,
      Q => ap_sync_reg_channel_write_HwReg_K11_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K12_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K12_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K12_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K12_channel,
      Q => ap_sync_reg_channel_write_HwReg_K12_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K13_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K13_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K13_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K13_channel,
      Q => ap_sync_reg_channel_write_HwReg_K13_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K21_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K21_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K21_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K21_channel,
      Q => ap_sync_reg_channel_write_HwReg_K21_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K22_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K22_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K22_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K22_channel,
      Q => ap_sync_reg_channel_write_HwReg_K22_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K23_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K23_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K23_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K23_channel,
      Q => ap_sync_reg_channel_write_HwReg_K23_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K31_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K31_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K31_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K31_channel,
      Q => ap_sync_reg_channel_write_HwReg_K31_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K32_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K32_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K32_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K32_channel,
      Q => ap_sync_reg_channel_write_HwReg_K32_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K33_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K33_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_K33_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K33_channel,
      Q => ap_sync_reg_channel_write_HwReg_K33_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_OutVideoFormat_channel,
      Q => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ROffset_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_ROffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ROffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_RowEnd_channel,
      Q => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_RowStart_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_RowStart_channel,
      Q => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_height_c14_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_height_c14_channel,
      Q => ap_sync_reg_channel_write_HwReg_height_c14_channel,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
ap_sync_reg_channel_write_HwReg_width_c12_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_width_c12_channel,
      Q => ap_sync_reg_channel_write_HwReg_width_c12_channel_reg_n_5,
      R => ap_sync_reg_channel_write_HwReg_width_c12_channel
    );
stream_csc_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S
     port map (
      E(0) => MultiPixStream2AXIvideo_U0_n_12,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]\ => MultiPixStream2AXIvideo_U0_n_5,
      \ap_phi_reg_pp0_iter2_axi_data_2_reg_175_reg[0]_0\ => HwReg_OutVideoFormat_channel_U_n_7,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg_0 => MultiPixStream2AXIvideo_U0_n_15,
      \icmp_ln664_reg_384_reg[0]\(11) => stream_csc_U_n_7,
      \icmp_ln664_reg_384_reg[0]\(10) => stream_csc_U_n_8,
      \icmp_ln664_reg_384_reg[0]\(9) => stream_csc_U_n_9,
      \icmp_ln664_reg_384_reg[0]\(8) => stream_csc_U_n_10,
      \icmp_ln664_reg_384_reg[0]\(7) => stream_csc_U_n_11,
      \icmp_ln664_reg_384_reg[0]\(6) => stream_csc_U_n_12,
      \icmp_ln664_reg_384_reg[0]\(5) => stream_csc_U_n_13,
      \icmp_ln664_reg_384_reg[0]\(4) => stream_csc_U_n_14,
      \icmp_ln664_reg_384_reg[0]\(3) => stream_csc_U_n_15,
      \icmp_ln664_reg_384_reg[0]\(2) => stream_csc_U_n_16,
      \icmp_ln664_reg_384_reg[0]\(1) => stream_csc_U_n_17,
      \icmp_ln664_reg_384_reg[0]\(0) => stream_csc_U_n_18,
      \in\(35 downto 0) => v_csc_core_U0_stream_csc_din(35 downto 0),
      mOutPtr0 => mOutPtr0_48,
      mOutPtr16_out => mOutPtr16_out_49,
      \mOutPtr_reg[4]_0\ => stream_csc_U_n_55,
      \out\(35 downto 0) => stream_csc_dout(35 downto 0),
      push => push_83,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n
    );
stream_in_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_fifo_w36_d16_S_34
     port map (
      E(0) => v_csc_core_U0_n_26,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg_0 => v_csc_core_U0_n_28,
      \in\(35 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(35 downto 0),
      mOutPtr16_out => mOutPtr16_out,
      \mOutPtr_reg[4]_0\ => stream_in_U_n_7,
      \out\(35 downto 0) => stream_in_dout(35 downto 0),
      pop => pop_84,
      push => push,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n
    );
v_csc_core_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc_core
     port map (
      A(15) => HwReg_K12_channel_U_n_7,
      A(14) => HwReg_K12_channel_U_n_8,
      A(13) => HwReg_K12_channel_U_n_9,
      A(12) => HwReg_K12_channel_U_n_10,
      A(11) => HwReg_K12_channel_U_n_11,
      A(10) => HwReg_K12_channel_U_n_12,
      A(9) => HwReg_K12_channel_U_n_13,
      A(8) => HwReg_K12_channel_U_n_14,
      A(7) => HwReg_K12_channel_U_n_15,
      A(6) => HwReg_K12_channel_U_n_16,
      A(5) => HwReg_K12_channel_U_n_17,
      A(4) => HwReg_K12_channel_U_n_18,
      A(3) => HwReg_K12_channel_U_n_19,
      A(2) => HwReg_K12_channel_U_n_20,
      A(1) => HwReg_K12_channel_U_n_21,
      A(0) => HwReg_K12_channel_U_n_22,
      B(15 downto 0) => coef13_fu_460_p3(15 downto 0),
      C(13 downto 0) => C(25 downto 12),
      CO(0) => cmp17_not_fu_426_p2,
      D(11 downto 0) => p_0_in1_in(11 downto 0),
      DI(0) => HwReg_ColEnd_channel_U_n_23,
      E(0) => v_csc_core_U0_n_26,
      HwReg_BOffset_2_channel_empty_n => HwReg_BOffset_2_channel_empty_n,
      HwReg_BOffset_2_channel_full_n => HwReg_BOffset_2_channel_full_n,
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_BOffset_channel_full_n => HwReg_BOffset_channel_full_n,
      HwReg_ClampMin_2_channel_empty_n => HwReg_ClampMin_2_channel_empty_n,
      HwReg_ClampMin_2_channel_full_n => HwReg_ClampMin_2_channel_full_n,
      HwReg_ClampMin_channel_empty_n => HwReg_ClampMin_channel_empty_n,
      HwReg_ClampMin_channel_full_n => HwReg_ClampMin_channel_full_n,
      HwReg_ClipMax_2_channel_empty_n => HwReg_ClipMax_2_channel_empty_n,
      HwReg_ClipMax_2_channel_full_n => HwReg_ClipMax_2_channel_full_n,
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_ClipMax_channel_full_n => HwReg_ClipMax_channel_full_n,
      HwReg_ColEnd_channel_empty_n => HwReg_ColEnd_channel_empty_n,
      HwReg_ColEnd_channel_full_n => HwReg_ColEnd_channel_full_n,
      HwReg_ColStart_channel_empty_n => HwReg_ColStart_channel_empty_n,
      HwReg_ColStart_channel_full_n => HwReg_ColStart_channel_full_n,
      HwReg_GOffset_2_channel_empty_n => HwReg_GOffset_2_channel_empty_n,
      HwReg_GOffset_2_channel_full_n => HwReg_GOffset_2_channel_full_n,
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_GOffset_channel_full_n => HwReg_GOffset_channel_full_n,
      HwReg_K11_2_channel_empty_n => HwReg_K11_2_channel_empty_n,
      HwReg_K11_2_channel_full_n => HwReg_K11_2_channel_full_n,
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      HwReg_K12_2_channel_empty_n => HwReg_K12_2_channel_empty_n,
      HwReg_K12_2_channel_full_n => HwReg_K12_2_channel_full_n,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      HwReg_K13_2_channel_empty_n => HwReg_K13_2_channel_empty_n,
      HwReg_K13_2_channel_full_n => HwReg_K13_2_channel_full_n,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      HwReg_K21_2_channel_empty_n => HwReg_K21_2_channel_empty_n,
      HwReg_K21_2_channel_full_n => HwReg_K21_2_channel_full_n,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      HwReg_K22_2_channel_empty_n => HwReg_K22_2_channel_empty_n,
      HwReg_K22_2_channel_full_n => HwReg_K22_2_channel_full_n,
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      HwReg_K23_2_channel_empty_n => HwReg_K23_2_channel_empty_n,
      HwReg_K23_2_channel_full_n => HwReg_K23_2_channel_full_n,
      HwReg_K23_channel_empty_n => HwReg_K23_channel_empty_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      HwReg_K31_2_channel_empty_n => HwReg_K31_2_channel_empty_n,
      HwReg_K31_2_channel_full_n => HwReg_K31_2_channel_full_n,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      HwReg_K32_2_channel_empty_n => HwReg_K32_2_channel_empty_n,
      HwReg_K32_2_channel_full_n => HwReg_K32_2_channel_full_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      HwReg_K33_2_channel_empty_n => HwReg_K33_2_channel_empty_n,
      HwReg_K33_2_channel_full_n => HwReg_K33_2_channel_full_n,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      HwReg_ROffset_2_channel_empty_n => HwReg_ROffset_2_channel_empty_n,
      HwReg_ROffset_2_channel_full_n => HwReg_ROffset_2_channel_full_n,
      HwReg_ROffset_channel_empty_n => HwReg_ROffset_channel_empty_n,
      HwReg_ROffset_channel_full_n => HwReg_ROffset_channel_full_n,
      HwReg_RowEnd_channel_empty_n => HwReg_RowEnd_channel_empty_n,
      HwReg_RowEnd_channel_full_n => HwReg_RowEnd_channel_full_n,
      HwReg_RowStart_channel_empty_n => HwReg_RowStart_channel_empty_n,
      HwReg_RowStart_channel_full_n => HwReg_RowStart_channel_full_n,
      HwReg_height_c13_empty_n => HwReg_height_c13_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c11_empty_n => HwReg_width_c11_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => v_csc_core_U0_n_9,
      S(0) => HwReg_ColEnd_channel_U_n_7,
      \add_ln134_1_reg_621_reg[0]_0\(0) => \SRL_SIG_reg[0]_38\(0),
      \add_ln134_1_reg_621_reg[0]_1\(1) => mOutPtr_40(2),
      \add_ln134_1_reg_621_reg[0]_1\(0) => mOutPtr_40(0),
      \add_ln134_1_reg_621_reg[0]_2\(0) => \SRL_SIG_reg[1]_37\(0),
      \add_ln134_1_reg_621_reg[12]_0\(0) => icmp_ln134_fu_417_p2,
      \add_ln134_reg_616_reg[0]_0\(0) => \SRL_SIG_reg[0]_43\(0),
      \add_ln134_reg_616_reg[0]_1\(1) => mOutPtr_45(2),
      \add_ln134_reg_616_reg[0]_1\(0) => mOutPtr_45(0),
      \add_ln134_reg_616_reg[0]_2\(0) => \SRL_SIG_reg[1]_42\(0),
      \ap_CS_fsm_reg[0]_0\ => v_csc_core_U0_n_11,
      \ap_CS_fsm_reg[2]_0\ => v_csc_core_U0_n_28,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_BOffset_2_channel => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_2_channel => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_2_channel => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      ap_sync_reg_channel_write_HwReg_ColEnd_channel => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      ap_sync_reg_channel_write_HwReg_ColStart_channel => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_2_channel => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      ap_sync_reg_channel_write_HwReg_K11_2_channel => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      ap_sync_reg_channel_write_HwReg_K12_2_channel => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      ap_sync_reg_channel_write_HwReg_K13_2_channel => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      ap_sync_reg_channel_write_HwReg_K21_2_channel => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      ap_sync_reg_channel_write_HwReg_K22_2_channel => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      ap_sync_reg_channel_write_HwReg_K23_2_channel => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      ap_sync_reg_channel_write_HwReg_K31_2_channel => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      ap_sync_reg_channel_write_HwReg_K32_2_channel => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      ap_sync_reg_channel_write_HwReg_K33_2_channel => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_2_channel => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      ap_sync_reg_channel_write_HwReg_RowEnd_channel => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      ap_sync_reg_channel_write_HwReg_RowStart_channel => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      \cmp20_not_reg_634_reg[0]_0\(0) => HwReg_RowEnd_channel_U_n_21,
      \cmp20_not_reg_634_reg[0]_1\(1) => HwReg_RowEnd_channel_U_n_7,
      \cmp20_not_reg_634_reg[0]_1\(0) => HwReg_RowEnd_channel_U_n_8,
      \cmp20_not_reg_634_reg[0]_i_2_0\(11 downto 0) => HwReg_RowEnd_channel_dout(11 downto 0),
      empty_n_reg => stream_in_U_n_7,
      full_n_reg => Block_entry3_proc_U0_n_6,
      height_dout(11) => HwReg_height_c13_U_n_11,
      height_dout(10) => HwReg_height_c13_U_n_12,
      height_dout(9) => HwReg_height_c13_U_n_13,
      height_dout(8) => HwReg_height_c13_U_n_14,
      height_dout(7) => HwReg_height_c13_U_n_15,
      height_dout(6) => HwReg_height_c13_U_n_16,
      height_dout(5) => HwReg_height_c13_U_n_17,
      height_dout(4) => HwReg_height_c13_U_n_18,
      height_dout(3) => HwReg_height_c13_U_n_19,
      height_dout(2) => HwReg_height_c13_U_n_20,
      height_dout(1) => HwReg_height_c13_U_n_21,
      height_dout(0) => HwReg_height_c13_dout(0),
      \icmp_ln148_1_fu_375_p2_carry__0\(14 downto 0) => HwReg_ColEnd_channel_dout(14 downto 0),
      \icmp_ln198_1_fu_828_p2_carry__0\(5) => HwReg_ClipMax_channel_dout(10),
      \icmp_ln198_1_fu_828_p2_carry__0\(4) => HwReg_ClipMax_channel_dout(8),
      \icmp_ln198_1_fu_828_p2_carry__0\(3) => HwReg_ClipMax_channel_dout(6),
      \icmp_ln198_1_fu_828_p2_carry__0\(2) => HwReg_ClipMax_channel_dout(4),
      \icmp_ln198_1_fu_828_p2_carry__0\(1) => HwReg_ClipMax_channel_dout(2),
      \icmp_ln198_1_fu_828_p2_carry__0\(0) => HwReg_ClipMax_channel_dout(0),
      \icmp_ln198_1_fu_828_p2_carry__0_0\(5) => HwReg_ClipMax_2_channel_dout(10),
      \icmp_ln198_1_fu_828_p2_carry__0_0\(4) => HwReg_ClipMax_2_channel_dout(8),
      \icmp_ln198_1_fu_828_p2_carry__0_0\(3) => HwReg_ClipMax_2_channel_dout(6),
      \icmp_ln198_1_fu_828_p2_carry__0_0\(2) => HwReg_ClipMax_2_channel_dout(4),
      \icmp_ln198_1_fu_828_p2_carry__0_0\(1) => HwReg_ClipMax_2_channel_dout(2),
      \icmp_ln198_1_fu_828_p2_carry__0_0\(0) => HwReg_ClipMax_2_channel_dout(0),
      \icmp_ln198_fu_822_p2_carry__0\(5) => HwReg_ClampMin_channel_dout(10),
      \icmp_ln198_fu_822_p2_carry__0\(4) => HwReg_ClampMin_channel_dout(8),
      \icmp_ln198_fu_822_p2_carry__0\(3) => HwReg_ClampMin_channel_dout(6),
      \icmp_ln198_fu_822_p2_carry__0\(2) => HwReg_ClampMin_channel_dout(4),
      \icmp_ln198_fu_822_p2_carry__0\(1) => HwReg_ClampMin_channel_dout(2),
      \icmp_ln198_fu_822_p2_carry__0\(0) => HwReg_ClampMin_channel_dout(0),
      \icmp_ln198_fu_822_p2_carry__0_0\(5) => HwReg_ClampMin_2_channel_dout(10),
      \icmp_ln198_fu_822_p2_carry__0_0\(4) => HwReg_ClampMin_2_channel_dout(8),
      \icmp_ln198_fu_822_p2_carry__0_0\(3) => HwReg_ClampMin_2_channel_dout(6),
      \icmp_ln198_fu_822_p2_carry__0_0\(2) => HwReg_ClampMin_2_channel_dout(4),
      \icmp_ln198_fu_822_p2_carry__0_0\(1) => HwReg_ClampMin_2_channel_dout(2),
      \icmp_ln198_fu_822_p2_carry__0_0\(0) => HwReg_ClampMin_2_channel_dout(0),
      \in\(35 downto 0) => v_csc_core_U0_stream_csc_din(35 downto 0),
      \mOutPtr0__9\ => \mOutPtr0__9_82\,
      \mOutPtr0__9_0\ => \mOutPtr0__9_81\,
      \mOutPtr0__9_1\ => \mOutPtr0__9_80\,
      \mOutPtr0__9_10\ => \mOutPtr0__9_71\,
      \mOutPtr0__9_11\ => \mOutPtr0__9_70\,
      \mOutPtr0__9_12\ => \mOutPtr0__9_69\,
      \mOutPtr0__9_13\ => \mOutPtr0__9_68\,
      \mOutPtr0__9_14\ => \mOutPtr0__9_67\,
      \mOutPtr0__9_15\ => \mOutPtr0__9_66\,
      \mOutPtr0__9_16\ => \mOutPtr0__9_65\,
      \mOutPtr0__9_17\ => \mOutPtr0__9_64\,
      \mOutPtr0__9_18\ => \mOutPtr0__9_63\,
      \mOutPtr0__9_19\ => \mOutPtr0__9_62\,
      \mOutPtr0__9_2\ => \mOutPtr0__9_79\,
      \mOutPtr0__9_20\ => \mOutPtr0__9_61\,
      \mOutPtr0__9_21\ => \mOutPtr0__9_60\,
      \mOutPtr0__9_22\ => \mOutPtr0__9_59\,
      \mOutPtr0__9_23\ => \mOutPtr0__9_58\,
      \mOutPtr0__9_24\ => \mOutPtr0__9_57\,
      \mOutPtr0__9_25\ => \mOutPtr0__9_56\,
      \mOutPtr0__9_26\ => \mOutPtr0__9_55\,
      \mOutPtr0__9_27\ => \mOutPtr0__9_54\,
      \mOutPtr0__9_28\ => \mOutPtr0__9_53\,
      \mOutPtr0__9_29\ => \mOutPtr0__9_52\,
      \mOutPtr0__9_3\ => \mOutPtr0__9_78\,
      \mOutPtr0__9_30\ => \mOutPtr0__9_51\,
      \mOutPtr0__9_4\ => \mOutPtr0__9_77\,
      \mOutPtr0__9_5\ => \mOutPtr0__9_76\,
      \mOutPtr0__9_6\ => \mOutPtr0__9_75\,
      \mOutPtr0__9_7\ => \mOutPtr0__9_74\,
      \mOutPtr0__9_8\ => \mOutPtr0__9_73\,
      \mOutPtr0__9_9\ => \mOutPtr0__9_72\,
      \min_val_reg_1236_reg[11]\(11) => HwReg_ClampMin_channel_U_n_7,
      \min_val_reg_1236_reg[11]\(10) => HwReg_ClampMin_channel_U_n_8,
      \min_val_reg_1236_reg[11]\(9) => HwReg_ClampMin_channel_U_n_9,
      \min_val_reg_1236_reg[11]\(8) => HwReg_ClampMin_channel_U_n_10,
      \min_val_reg_1236_reg[11]\(7) => HwReg_ClampMin_channel_U_n_11,
      \min_val_reg_1236_reg[11]\(6) => HwReg_ClampMin_channel_U_n_12,
      \min_val_reg_1236_reg[11]\(5) => HwReg_ClampMin_channel_U_n_13,
      \min_val_reg_1236_reg[11]\(4) => HwReg_ClampMin_channel_U_n_14,
      \min_val_reg_1236_reg[11]\(3) => HwReg_ClampMin_channel_U_n_15,
      \min_val_reg_1236_reg[11]\(2) => HwReg_ClampMin_channel_U_n_16,
      \min_val_reg_1236_reg[11]\(1) => HwReg_ClampMin_channel_U_n_17,
      \min_val_reg_1236_reg[11]\(0) => HwReg_ClampMin_channel_U_n_18,
      mul_ln192_reg_1183_reg(15) => HwReg_K11_channel_U_n_9,
      mul_ln192_reg_1183_reg(14) => HwReg_K11_channel_U_n_10,
      mul_ln192_reg_1183_reg(13) => HwReg_K11_channel_U_n_11,
      mul_ln192_reg_1183_reg(12) => HwReg_K11_channel_U_n_12,
      mul_ln192_reg_1183_reg(11) => HwReg_K11_channel_U_n_13,
      mul_ln192_reg_1183_reg(10) => HwReg_K11_channel_U_n_14,
      mul_ln192_reg_1183_reg(9) => HwReg_K11_channel_U_n_15,
      mul_ln192_reg_1183_reg(8) => HwReg_K11_channel_U_n_16,
      mul_ln192_reg_1183_reg(7) => HwReg_K11_channel_U_n_17,
      mul_ln192_reg_1183_reg(6) => HwReg_K11_channel_U_n_18,
      mul_ln192_reg_1183_reg(5) => HwReg_K11_channel_U_n_19,
      mul_ln192_reg_1183_reg(4) => HwReg_K11_channel_U_n_20,
      mul_ln192_reg_1183_reg(3) => HwReg_K11_channel_U_n_21,
      mul_ln192_reg_1183_reg(2) => HwReg_K11_channel_U_n_22,
      mul_ln192_reg_1183_reg(1) => HwReg_K11_channel_U_n_23,
      mul_ln192_reg_1183_reg(0) => HwReg_K11_channel_U_n_24,
      mul_ln194_1_reg_1206_reg(15) => HwReg_K22_channel_U_n_9,
      mul_ln194_1_reg_1206_reg(14) => HwReg_K22_channel_U_n_10,
      mul_ln194_1_reg_1206_reg(13) => HwReg_K22_channel_U_n_11,
      mul_ln194_1_reg_1206_reg(12) => HwReg_K22_channel_U_n_12,
      mul_ln194_1_reg_1206_reg(11) => HwReg_K22_channel_U_n_13,
      mul_ln194_1_reg_1206_reg(10) => HwReg_K22_channel_U_n_14,
      mul_ln194_1_reg_1206_reg(9) => HwReg_K22_channel_U_n_15,
      mul_ln194_1_reg_1206_reg(8) => HwReg_K22_channel_U_n_16,
      mul_ln194_1_reg_1206_reg(7) => HwReg_K22_channel_U_n_17,
      mul_ln194_1_reg_1206_reg(6) => HwReg_K22_channel_U_n_18,
      mul_ln194_1_reg_1206_reg(5) => HwReg_K22_channel_U_n_19,
      mul_ln194_1_reg_1206_reg(4) => HwReg_K22_channel_U_n_20,
      mul_ln194_1_reg_1206_reg(3) => HwReg_K22_channel_U_n_21,
      mul_ln194_1_reg_1206_reg(2) => HwReg_K22_channel_U_n_22,
      mul_ln194_1_reg_1206_reg(1) => HwReg_K22_channel_U_n_23,
      mul_ln194_1_reg_1206_reg(0) => HwReg_K22_channel_U_n_24,
      mul_ln194_reg_1200_reg(15) => HwReg_K21_channel_U_n_7,
      mul_ln194_reg_1200_reg(14) => HwReg_K21_channel_U_n_8,
      mul_ln194_reg_1200_reg(13) => HwReg_K21_channel_U_n_9,
      mul_ln194_reg_1200_reg(12) => HwReg_K21_channel_U_n_10,
      mul_ln194_reg_1200_reg(11) => HwReg_K21_channel_U_n_11,
      mul_ln194_reg_1200_reg(10) => HwReg_K21_channel_U_n_12,
      mul_ln194_reg_1200_reg(9) => HwReg_K21_channel_U_n_13,
      mul_ln194_reg_1200_reg(8) => HwReg_K21_channel_U_n_14,
      mul_ln194_reg_1200_reg(7) => HwReg_K21_channel_U_n_15,
      mul_ln194_reg_1200_reg(6) => HwReg_K21_channel_U_n_16,
      mul_ln194_reg_1200_reg(5) => HwReg_K21_channel_U_n_17,
      mul_ln194_reg_1200_reg(4) => HwReg_K21_channel_U_n_18,
      mul_ln194_reg_1200_reg(3) => HwReg_K21_channel_U_n_19,
      mul_ln194_reg_1200_reg(2) => HwReg_K21_channel_U_n_20,
      mul_ln194_reg_1200_reg(1) => HwReg_K21_channel_U_n_21,
      mul_ln194_reg_1200_reg(0) => HwReg_K21_channel_U_n_22,
      mul_ln196_1_reg_1223_reg(15 downto 0) => A(15 downto 0),
      mul_ln196_reg_1217_reg(15) => HwReg_K31_channel_U_n_7,
      mul_ln196_reg_1217_reg(14) => HwReg_K31_channel_U_n_8,
      mul_ln196_reg_1217_reg(13) => HwReg_K31_channel_U_n_9,
      mul_ln196_reg_1217_reg(12) => HwReg_K31_channel_U_n_10,
      mul_ln196_reg_1217_reg(11) => HwReg_K31_channel_U_n_11,
      mul_ln196_reg_1217_reg(10) => HwReg_K31_channel_U_n_12,
      mul_ln196_reg_1217_reg(9) => HwReg_K31_channel_U_n_13,
      mul_ln196_reg_1217_reg(8) => HwReg_K31_channel_U_n_14,
      mul_ln196_reg_1217_reg(7) => HwReg_K31_channel_U_n_15,
      mul_ln196_reg_1217_reg(6) => HwReg_K31_channel_U_n_16,
      mul_ln196_reg_1217_reg(5) => HwReg_K31_channel_U_n_17,
      mul_ln196_reg_1217_reg(4) => HwReg_K31_channel_U_n_18,
      mul_ln196_reg_1217_reg(3) => HwReg_K31_channel_U_n_19,
      mul_ln196_reg_1217_reg(2) => HwReg_K31_channel_U_n_20,
      mul_ln196_reg_1217_reg(1) => HwReg_K31_channel_U_n_21,
      mul_ln196_reg_1217_reg(0) => HwReg_K31_channel_U_n_22,
      or_ln150_2_reg_1128 => or_ln150_2_reg_1128,
      or_ln150_2_reg_1128_pp0_iter2_reg => or_ln150_2_reg_1128_pp0_iter2_reg,
      or_ln150_2_reg_1128_pp0_iter3_reg => or_ln150_2_reg_1128_pp0_iter3_reg,
      \or_ln150_2_reg_1128_reg[0]\(15 downto 0) => HwReg_ColStart_channel_dout(15 downto 0),
      \or_ln150_2_reg_1128_reg[0]_0\(0) => HwReg_ColStart_channel_U_n_24,
      \or_ln150_2_reg_1128_reg[0]_1\(0) => HwReg_ColEnd_channel_U_n_24,
      \or_ln150_2_reg_1128_reg[0]_2\(0) => HwReg_ColStart_channel_U_n_7,
      \out\(35 downto 0) => stream_in_dout(35 downto 0),
      p_reg_reg(15 downto 0) => coef23_fu_465_p3(15 downto 0),
      p_reg_reg_0(13) => HwReg_GOffset_channel_U_n_7,
      p_reg_reg_0(12) => HwReg_GOffset_channel_U_n_8,
      p_reg_reg_0(11) => HwReg_GOffset_channel_U_n_9,
      p_reg_reg_0(10) => HwReg_GOffset_channel_U_n_10,
      p_reg_reg_0(9) => HwReg_GOffset_channel_U_n_11,
      p_reg_reg_0(8) => HwReg_GOffset_channel_U_n_12,
      p_reg_reg_0(7) => HwReg_GOffset_channel_U_n_13,
      p_reg_reg_0(6) => HwReg_GOffset_channel_U_n_14,
      p_reg_reg_0(5) => HwReg_GOffset_channel_U_n_15,
      p_reg_reg_0(4) => HwReg_GOffset_channel_U_n_16,
      p_reg_reg_0(3) => HwReg_GOffset_channel_U_n_17,
      p_reg_reg_0(2) => HwReg_GOffset_channel_U_n_18,
      p_reg_reg_0(1) => HwReg_GOffset_channel_U_n_19,
      p_reg_reg_0(0) => HwReg_GOffset_channel_U_n_20,
      p_reg_reg_1(15 downto 0) => coef33_fu_470_p3(15 downto 0),
      p_reg_reg_2(13) => HwReg_BOffset_channel_U_n_7,
      p_reg_reg_2(12) => HwReg_BOffset_channel_U_n_8,
      p_reg_reg_2(11) => HwReg_BOffset_channel_U_n_9,
      p_reg_reg_2(10) => HwReg_BOffset_channel_U_n_10,
      p_reg_reg_2(9) => HwReg_BOffset_channel_U_n_11,
      p_reg_reg_2(8) => HwReg_BOffset_channel_U_n_12,
      p_reg_reg_2(7) => HwReg_BOffset_channel_U_n_13,
      p_reg_reg_2(6) => HwReg_BOffset_channel_U_n_14,
      p_reg_reg_2(5) => HwReg_BOffset_channel_U_n_15,
      p_reg_reg_2(4) => HwReg_BOffset_channel_U_n_16,
      p_reg_reg_2(3) => HwReg_BOffset_channel_U_n_17,
      p_reg_reg_2(2) => HwReg_BOffset_channel_U_n_18,
      p_reg_reg_2(1) => HwReg_BOffset_channel_U_n_19,
      p_reg_reg_2(0) => HwReg_BOffset_channel_U_n_20,
      pop => pop_84,
      push => push_83,
      push_31 => push,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_empty_n => stream_in_empty_n,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready,
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start,
      width_dout(11) => HwReg_width_c11_U_n_13,
      width_dout(10) => HwReg_width_c11_U_n_14,
      width_dout(9) => HwReg_width_c11_U_n_15,
      width_dout(8) => HwReg_width_c11_U_n_16,
      width_dout(7) => HwReg_width_c11_U_n_17,
      width_dout(6) => HwReg_width_c11_U_n_18,
      width_dout(5) => HwReg_width_c11_U_n_19,
      width_dout(4) => HwReg_width_c11_U_n_20,
      width_dout(3) => HwReg_width_c11_U_n_21,
      width_dout(2) => HwReg_width_c11_U_n_22,
      width_dout(1) => HwReg_width_c11_U_n_23,
      width_dout(0) => HwReg_width_c11_dout(0),
      \y_fu_124_reg[12]_0\(12 downto 0) => y_fu_124_reg(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_d92b_csc_0,bd_d92b_csc_0_v_csc,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_d92b_csc_0_v_csc,Vivado 2023.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axis_video_tdata\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_axis_video_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 9;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148437500, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 9, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 148437500, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 5, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148437500, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 5, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148437500, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDATA(39) <= \<const0>\;
  m_axis_video_TDATA(38) <= \<const0>\;
  m_axis_video_TDATA(37) <= \<const0>\;
  m_axis_video_TDATA(36) <= \<const0>\;
  m_axis_video_TDATA(35 downto 0) <= \^m_axis_video_tdata\(35 downto 0);
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(4) <= \<const1>\;
  m_axis_video_TKEEP(3) <= \<const1>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(4) <= \<const0>\;
  m_axis_video_TSTRB(3) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_d92b_csc_0_v_csc
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(39 downto 36) => NLW_inst_m_axis_video_TDATA_UNCONNECTED(39 downto 36),
      m_axis_video_TDATA(35 downto 0) => \^m_axis_video_tdata\(35 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(4 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(4 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(4 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(4 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(8 downto 0) => s_axi_CTRL_ARADDR(8 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(8 downto 0) => s_axi_CTRL_AWADDR(8 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 16) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 16),
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 16) => B"0000000000000000",
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(39 downto 36) => B"0000",
      s_axis_video_TDATA(35 downto 0) => s_axis_video_TDATA(35 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(4 downto 0) => B"00000",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(4 downto 0) => B"00000",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
