

================================================================
== Vitis HLS Report for 'read_data_stitching_512_s'
================================================================
* Date:           Tue Jul 19 06:13:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.997 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_load = load i3 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1250]   --->   Operation 3 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pkgNeedsMerge_load = load i1 %pkgNeedsMerge" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1303]   --->   Operation 4 'load' 'pkgNeedsMerge_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%offset_V_1_load = load i8 %offset_V_1"   --->   Operation 5 'load' 'offset_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.65ns)   --->   "%switch_ln1250 = switch i3 %state_load, void %read_data_stitching<512>.exit, i3 0, void, i3 1, void, i3 3, void, i3 2, void, i3 4, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1250]   --->   Operation 6 'switch' 'switch_ln1250' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1377 = zext i8 %offset_V_1_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1377]   --->   Operation 7 'zext' 'zext_ln1377' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %offset_V_1_load, i3 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1377]   --->   Operation 8 'bitconcatenate' 'shl_ln' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1377_1 = zext i11 %shl_ln" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1377]   --->   Operation 9 'zext' 'zext_ln1377_1' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.73ns)   --->   "%add_ln1377 = add i12 %zext_ln1377_1, i12 4095" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1377]   --->   Operation 10 'add' 'add_ln1377' <Predicate = (state_load == 4)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i12 %add_ln1377"   --->   Operation 11 'trunc' 'trunc_ln674' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.72ns)   --->   "%sub_ln674 = sub i10 511, i10 %trunc_ln674"   --->   Operation 12 'sub' 'sub_ln674' <Predicate = (state_load == 4)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i12 %add_ln1377"   --->   Operation 13 'trunc' 'trunc_ln414' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.72ns)   --->   "%sub_ln414 = sub i10 511, i10 %trunc_ln414"   --->   Operation 14 'sub' 'sub_ln414' <Predicate = (state_load == 4)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln1378 = add i9 %zext_ln1377, i9 511" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1378]   --->   Operation 15 'add' 'add_ln1378' <Predicate = (state_load == 4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i9 %add_ln1378"   --->   Operation 16 'trunc' 'trunc_ln674_2' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%sub_ln674_2 = sub i7 63, i7 %trunc_ln674_2"   --->   Operation 17 'sub' 'sub_ln674_2' <Predicate = (state_load == 4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i9 %add_ln1378"   --->   Operation 18 'trunc' 'trunc_ln414_1' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%sub_ln414_5 = sub i7 63, i7 %trunc_ln414_1"   --->   Operation 19 'sub' 'sub_ln414_5' <Predicate = (state_load == 4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %offset_V_1_load, i32 6, i32 7"   --->   Operation 20 'partselect' 'tmp_255' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i2 %tmp_255"   --->   Operation 21 'zext' 'zext_ln391' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.34ns)   --->   "%icmp_ln391 = icmp_ne  i26 %zext_ln391, i26 0"   --->   Operation 22 'icmp' 'icmp_ln391' <Predicate = (state_load == 4)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln391 = trunc i8 %offset_V_1_load"   --->   Operation 23 'trunc' 'trunc_ln391' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%sub_ln391 = sub i7 63, i7 %trunc_ln391"   --->   Operation 24 'sub' 'sub_ln391' <Predicate = (state_load == 4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln1387 = store i3 0, i3 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1387]   --->   Operation 25 'store' 'store_ln1387' <Predicate = (state_load == 4)> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1389 = br void %read_data_stitching<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1389]   --->   Operation 26 'br' 'br_ln1389' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_18_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txBufferReadData_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 27 'nbreadreq' 'tmp_18_i' <Predicate = (state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1346 = br i1 %tmp_18_i, void %read_data_stitching<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1346]   --->   Operation 28 'br' 'br_ln1346' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.16ns)   --->   "%txBufferReadData_internal_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadData_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'txBufferReadData_internal_read_2' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i1024 %txBufferReadData_internal_read_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'trunc' 'tmp_data_V' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_keep_V_4 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %txBufferReadData_internal_read_2, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'partselect' 'tmp_keep_V_4' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_last_V_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txBufferReadData_internal_read_2, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'bitselect' 'tmp_last_V_5' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i8 %offset_V_1_load"   --->   Operation 33 'zext' 'zext_ln1347' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i8 %offset_V_1_load"   --->   Operation 34 'trunc' 'trunc_ln1347' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %offset_V_1_load, i3 0"   --->   Operation 35 'bitconcatenate' 'shl_ln2' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i11 %shl_ln2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1354]   --->   Operation 36 'zext' 'zext_ln1354' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.73ns)   --->   "%add_ln1354 = add i12 %zext_ln1354, i12 4095" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1354]   --->   Operation 37 'add' 'add_ln1354' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i12 %add_ln1354"   --->   Operation 38 'trunc' 'trunc_ln674_3' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.72ns)   --->   "%sub_ln674_3 = sub i10 511, i10 %trunc_ln674_3"   --->   Operation 39 'sub' 'sub_ln674_3' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = trunc i12 %add_ln1354"   --->   Operation 40 'trunc' 'trunc_ln414_2' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.72ns)   --->   "%sub_ln414_6 = sub i10 511, i10 %trunc_ln414_2"   --->   Operation 41 'sub' 'sub_ln414_6' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln1355 = add i9 %zext_ln1347, i9 511" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1355]   --->   Operation 42 'add' 'add_ln1355' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln674_4 = trunc i9 %add_ln1355"   --->   Operation 43 'trunc' 'trunc_ln674_4' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%sub_ln674_4 = sub i7 63, i7 %trunc_ln674_4"   --->   Operation 44 'sub' 'sub_ln674_4' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln414_3 = trunc i9 %add_ln1355"   --->   Operation 45 'trunc' 'trunc_ln414_3' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%sub_ln414_7 = sub i7 63, i7 %trunc_ln414_3"   --->   Operation 46 'sub' 'sub_ln414_7' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.73ns)   --->   "%sub_ln1347 = sub i12 512, i12 %zext_ln1354"   --->   Operation 47 'sub' 'sub_ln1347' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1357 = trunc i12 %sub_ln1347" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1357]   --->   Operation 48 'trunc' 'trunc_ln1357' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.72ns)   --->   "%sub_ln674_5 = sub i10 512, i10 %trunc_ln1357"   --->   Operation 49 'sub' 'sub_ln674_5' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln674_13 = zext i10 %sub_ln674_5"   --->   Operation 50 'zext' 'zext_ln674_13' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%lshr_ln674_13 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_13"   --->   Operation 51 'lshr' 'lshr_ln674_13' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_163 = and i512 %tmp_data_V, i512 %lshr_ln674_13"   --->   Operation 52 'and' 'p_Result_163' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %offset_V_1_load, i32 6, i32 7"   --->   Operation 53 'partselect' 'tmp_259' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln414_20 = zext i2 %tmp_259"   --->   Operation 54 'zext' 'zext_ln414_20' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.34ns)   --->   "%icmp_ln414 = icmp_ne  i23 %zext_ln414_20, i23 0"   --->   Operation 55 'icmp' 'icmp_ln414' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_260 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln1347, i3 0"   --->   Operation 56 'bitconcatenate' 'tmp_260' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.72ns)   --->   "%sub_ln414_8 = sub i10 511, i10 %tmp_260"   --->   Operation 57 'sub' 'sub_ln414_8' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414 = select i1 %icmp_ln414, i10 511, i10 %tmp_260"   --->   Operation 58 'select' 'select_ln414' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_11 = select i1 %icmp_ln414, i10 %sub_ln414_8, i10 %tmp_260"   --->   Operation 59 'select' 'select_ln414_11' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.72ns)   --->   "%sub_ln414_9 = sub i10 511, i10 %tmp_260"   --->   Operation 60 'sub' 'sub_ln414_9' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_12 = select i1 %icmp_ln414, i10 %sub_ln414_9, i10 0"   --->   Operation 61 'select' 'select_ln414_12' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_21 = zext i10 %select_ln414_11"   --->   Operation 62 'zext' 'zext_ln414_21' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_22 = zext i10 %select_ln414"   --->   Operation 63 'zext' 'zext_ln414_22' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_23 = zext i10 %select_ln414_12"   --->   Operation 64 'zext' 'zext_ln414_23' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln414 = shl i512 %p_Result_163, i512 %zext_ln414_21"   --->   Operation 65 'shl' 'shl_ln414' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_7 = shl i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_22"   --->   Operation 66 'shl' 'shl_ln414_7' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414_10 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_23"   --->   Operation 67 'lshr' 'lshr_ln414_10' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.74ns) (out node of the LUT)   --->   "%and_ln414 = and i512 %shl_ln414_7, i512 %lshr_ln414_10"   --->   Operation 68 'and' 'and_ln414' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.70ns)   --->   "%bvh_d_index = sub i9 64, i9 %zext_ln1347"   --->   Operation 69 'sub' 'bvh_d_index' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V)   --->   "%sext_ln1358 = sext i9 %bvh_d_index" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1358]   --->   Operation 70 'sext' 'sext_ln1358' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1358 = trunc i9 %bvh_d_index" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1358]   --->   Operation 71 'trunc' 'trunc_ln1358' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.70ns)   --->   "%sub_ln674_6 = sub i7 64, i7 %trunc_ln1358"   --->   Operation 72 'sub' 'sub_ln674_6' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_8)   --->   "%zext_ln674_14 = zext i7 %sub_ln674_6"   --->   Operation 73 'zext' 'zext_ln674_14' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_8)   --->   "%lshr_ln674_14 = lshr i64 18446744073709551615, i64 %zext_ln674_14"   --->   Operation 74 'lshr' 'lshr_ln674_14' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_8)   --->   "%p_Result_165 = and i64 %tmp_keep_V_4, i64 %lshr_ln674_14"   --->   Operation 75 'and' 'p_Result_165' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %offset_V_1_load, i32 6, i32 7"   --->   Operation 76 'partselect' 'tmp_262' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln414_24 = zext i2 %tmp_262"   --->   Operation 77 'zext' 'zext_ln414_24' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.34ns)   --->   "%icmp_ln414_2 = icmp_ne  i26 %zext_ln414_24, i26 0"   --->   Operation 78 'icmp' 'icmp_ln414_2' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln414_4 = trunc i8 %offset_V_1_load"   --->   Operation 79 'trunc' 'trunc_ln414_4' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.70ns)   --->   "%sub_ln414_10 = sub i7 63, i7 %trunc_ln414_4"   --->   Operation 80 'sub' 'sub_ln414_10' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_8)   --->   "%select_ln414_15 = select i1 %icmp_ln414_2, i7 %sub_ln414_10, i7 %trunc_ln414_4"   --->   Operation 81 'select' 'select_ln414_15' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.70ns)   --->   "%sub_ln414_11 = sub i7 63, i7 %trunc_ln414_4"   --->   Operation 82 'sub' 'sub_ln414_11' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_8)   --->   "%zext_ln414_25 = zext i7 %select_ln414_15"   --->   Operation 83 'zext' 'zext_ln414_25' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.09ns) (out node of the LUT)   --->   "%shl_ln414_8 = shl i64 %p_Result_165, i64 %zext_ln414_25"   --->   Operation 84 'shl' 'shl_ln414_8' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V)   --->   "%zext_ln819 = zext i32 %sext_ln1358"   --->   Operation 85 'zext' 'zext_ln819' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V)   --->   "%shl_ln819 = shl i64 1, i64 %zext_ln819"   --->   Operation 86 'shl' 'shl_ln819' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V)   --->   "%and_ln819 = and i64 %shl_ln819, i64 %tmp_keep_V_4"   --->   Operation 87 'and' 'and_ln819' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.06ns) (out node of the LUT)   --->   "%sendWord_last_V = icmp_eq  i64 %and_ln819, i64 0"   --->   Operation 88 'icmp' 'sendWord_last_V' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i3 @_ssdm_op_PartSelect.i3.i12.i32.i32, i12 %sub_ln1347, i32 9, i32 11"   --->   Operation 89 'partselect' 'tmp_264' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln674 = sext i3 %tmp_264"   --->   Operation 90 'sext' 'sext_ln674' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.49ns)   --->   "%icmp_ln674 = icmp_ne  i23 %sext_ln674, i23 0"   --->   Operation 91 'icmp' 'icmp_ln674' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln674_5 = trunc i12 %sub_ln1347"   --->   Operation 92 'trunc' 'trunc_ln674_5' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_15)   --->   "%tmp_265 = partselect i512 @_ssdm_op_PartSelect.i512.i1024.i32.i32, i1024 %txBufferReadData_internal_read_2, i32 511, i32 0"   --->   Operation 93 'partselect' 'tmp_265' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.72ns)   --->   "%add_ln674 = add i10 %trunc_ln674_5, i10 513"   --->   Operation 94 'add' 'add_ln674' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.72ns)   --->   "%sub_ln674_7 = sub i10 511, i10 %trunc_ln674_5"   --->   Operation 95 'sub' 'sub_ln674_7' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.72ns)   --->   "%sub_ln674_8 = sub i10 511, i10 %trunc_ln674_5"   --->   Operation 96 'sub' 'sub_ln674_8' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_9)   --->   "%select_ln674 = select i1 %icmp_ln674, i10 %add_ln674, i10 %sub_ln674_8"   --->   Operation 97 'select' 'select_ln674' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_15)   --->   "%select_ln674_1 = select i1 %icmp_ln674, i512 %tmp_265, i512 %tmp_data_V"   --->   Operation 98 'select' 'select_ln674_1' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_15)   --->   "%select_ln674_2 = select i1 %icmp_ln674, i10 %sub_ln674_7, i10 %trunc_ln674_5"   --->   Operation 99 'select' 'select_ln674_2' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.72ns) (out node of the LUT)   --->   "%sub_ln674_9 = sub i10 511, i10 %select_ln674"   --->   Operation 100 'sub' 'sub_ln674_9' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_15)   --->   "%zext_ln674_15 = zext i10 %select_ln674_2"   --->   Operation 101 'zext' 'zext_ln674_15' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.44ns) (out node of the LUT)   --->   "%lshr_ln674_15 = lshr i512 %select_ln674_1, i512 %zext_ln674_15"   --->   Operation 102 'lshr' 'lshr_ln674_15' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln414_5 = trunc i12 %add_ln1354"   --->   Operation 103 'trunc' 'trunc_ln414_5' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.72ns)   --->   "%sub_ln414_12 = sub i10 511, i10 %trunc_ln414_5"   --->   Operation 104 'sub' 'sub_ln414_12' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %bvh_d_index, i32 6, i32 8"   --->   Operation 105 'partselect' 'tmp_266' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln674_1 = sext i3 %tmp_266"   --->   Operation 106 'sext' 'sext_ln674_1' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.49ns)   --->   "%icmp_ln674_1 = icmp_ne  i26 %sext_ln674_1, i26 0"   --->   Operation 107 'icmp' 'icmp_ln674_1' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln674_6 = trunc i9 %bvh_d_index"   --->   Operation 108 'trunc' 'trunc_ln674_6' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_17)   --->   "%tmp_267 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %txBufferReadData_internal_read_2, i32 575, i32 512"   --->   Operation 109 'partselect' 'tmp_267' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln674_1 = add i7 %trunc_ln674_6, i7 65"   --->   Operation 110 'add' 'add_ln674_1' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.70ns)   --->   "%sub_ln674_10 = sub i7 63, i7 %trunc_ln674_6"   --->   Operation 111 'sub' 'sub_ln674_10' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.70ns)   --->   "%sub_ln674_11 = sub i7 63, i7 %trunc_ln674_6"   --->   Operation 112 'sub' 'sub_ln674_11' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_12)   --->   "%select_ln674_3 = select i1 %icmp_ln674_1, i7 %add_ln674_1, i7 %sub_ln674_11"   --->   Operation 113 'select' 'select_ln674_3' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_17)   --->   "%select_ln674_4 = select i1 %icmp_ln674_1, i64 %tmp_267, i64 %tmp_keep_V_4"   --->   Operation 114 'select' 'select_ln674_4' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_17)   --->   "%select_ln674_5 = select i1 %icmp_ln674_1, i7 %sub_ln674_10, i7 %trunc_ln674_6"   --->   Operation 115 'select' 'select_ln674_5' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln674_12 = sub i7 63, i7 %select_ln674_3"   --->   Operation 116 'sub' 'sub_ln674_12' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_17)   --->   "%zext_ln674_17 = zext i7 %select_ln674_5"   --->   Operation 117 'zext' 'zext_ln674_17' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.09ns) (out node of the LUT)   --->   "%lshr_ln674_17 = lshr i64 %select_ln674_4, i64 %zext_ln674_17"   --->   Operation 118 'lshr' 'lshr_ln674_17' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln414_6 = trunc i9 %add_ln1355"   --->   Operation 119 'trunc' 'trunc_ln414_6' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%sub_ln414_13 = sub i7 63, i7 %trunc_ln414_6"   --->   Operation 120 'sub' 'sub_ln414_13' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln1364 = br i1 %tmp_last_V_5, void %read_data_stitching<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1364]   --->   Operation 121 'br' 'br_ln1364' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.27ns)   --->   "%select_ln1367 = select i1 %sendWord_last_V, i3 0, i3 4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1367]   --->   Operation 122 'select' 'select_ln1367' <Predicate = (state_load == 2 & tmp_18_i & tmp_last_V_5)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.48ns)   --->   "%store_ln1367 = store i3 %select_ln1367, i3 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1367]   --->   Operation 123 'store' 'store_ln1367' <Predicate = (state_load == 2 & tmp_18_i & tmp_last_V_5)> <Delay = 0.48>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln1371 = br void %read_data_stitching<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1371]   --->   Operation 124 'br' 'br_ln1371' <Predicate = (state_load == 2 & tmp_18_i & tmp_last_V_5)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_17_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txBufferReadData_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 125 'nbreadreq' 'tmp_17_i' <Predicate = (state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln1335 = br i1 %tmp_17_i, void %read_data_stitching<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1335]   --->   Operation 126 'br' 'br_ln1335' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.16ns)   --->   "%txBufferReadData_internal_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadData_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'txBufferReadData_internal_read_1' <Predicate = (state_load == 3 & tmp_17_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txBufferReadData_internal_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'bitselect' 'tmp_last_V_4' <Predicate = (state_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln1339 = br i1 %tmp_last_V_4, void %read_data_stitching<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1339]   --->   Operation 129 'br' 'br_ln1339' <Predicate = (state_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.48ns)   --->   "%store_ln1341 = store i3 0, i3 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1341]   --->   Operation 130 'store' 'store_ln1341' <Predicate = (state_load == 3 & tmp_17_i & tmp_last_V_4)> <Delay = 0.48>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln1342 = br void %read_data_stitching<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1342]   --->   Operation 131 'br' 'br_ln1342' <Predicate = (state_load == 3 & tmp_17_i & tmp_last_V_4)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_i_270 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txBufferReadData_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 132 'nbreadreq' 'tmp_i_270' <Predicate = (state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln1295 = br i1 %tmp_i_270, void %read_data_stitching<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1295]   --->   Operation 133 'br' 'br_ln1295' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.16ns)   --->   "%txBufferReadData_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadData_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 134 'read' 'txBufferReadData_internal_read' <Predicate = (state_load == 1 & tmp_i_270)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %txBufferReadData_internal_read, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'partselect' 'tmp_keep_V_3' <Predicate = (state_load == 1 & tmp_i_270)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txBufferReadData_internal_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'bitselect' 'tmp_last_V_3' <Predicate = (state_load == 1 & tmp_i_270)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.75ns)   --->   "%switch_ln190 = switch i64 %tmp_keep_V_3, void, i64 1, void %_Z9keepToLen7ap_uintILi64EE.exit.i, i64 3, void, i64 7, void, i64 15, void, i64 31, void, i64 63, void, i64 127, void, i64 255, void, i64 511, void, i64 1023, void, i64 2047, void, i64 4095, void, i64 8191, void, i64 16383, void, i64 32767, void, i64 65535, void, i64 131071, void, i64 262143, void, i64 524287, void, i64 1048575, void, i64 2097151, void, i64 4194303, void, i64 8388607, void, i64 16777215, void, i64 33554431, void, i64 67108863, void, i64 134217727, void, i64 268435455, void, i64 536870911, void, i64 1073741823, void, i64 2147483647, void, i64 4294967295, void, i64 8589934591, void, i64 17179869183, void, i64 34359738367, void, i64 68719476735, void, i64 137438953471, void, i64 274877906943, void, i64 549755813887, void, i64 1099511627775, void, i64 2199023255551, void, i64 4398046511103, void, i64 8796093022207, void, i64 17592186044415, void, i64 35184372088831, void, i64 70368744177663, void, i64 140737488355327, void, i64 281474976710655, void, i64 562949953421311, void, i64 1125899906842623, void, i64 2251799813685247, void, i64 4503599627370495, void, i64 9007199254740991, void, i64 18014398509481983, void, i64 36028797018963967, void, i64 72057594037927935, void, i64 144115188075855871, void, i64 288230376151711743, void, i64 576460752303423487, void, i64 1152921504606846975, void, i64 2305843009213693951, void, i64 4611686018427387903, void, i64 9223372036854775807, void, i64 18446744073709551615, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:190]   --->   Operation 137 'switch' 'switch_ln190' <Predicate = (state_load == 1 & tmp_i_270)> <Delay = 0.75>
ST_1 : Operation 138 [1/1] (0.75ns)   --->   "%br_ln323 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:323]   --->   Operation 138 'br' 'br_ln323' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 18446744073709551615)> <Delay = 0.75>
ST_1 : Operation 139 [1/1] (0.75ns)   --->   "%br_ln321 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:321]   --->   Operation 139 'br' 'br_ln321' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 9223372036854775807)> <Delay = 0.75>
ST_1 : Operation 140 [1/1] (0.75ns)   --->   "%br_ln319 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:319]   --->   Operation 140 'br' 'br_ln319' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 4611686018427387903)> <Delay = 0.75>
ST_1 : Operation 141 [1/1] (0.75ns)   --->   "%br_ln317 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:317]   --->   Operation 141 'br' 'br_ln317' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 2305843009213693951)> <Delay = 0.75>
ST_1 : Operation 142 [1/1] (0.75ns)   --->   "%br_ln315 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:315]   --->   Operation 142 'br' 'br_ln315' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 1152921504606846975)> <Delay = 0.75>
ST_1 : Operation 143 [1/1] (0.75ns)   --->   "%br_ln313 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:313]   --->   Operation 143 'br' 'br_ln313' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 576460752303423487)> <Delay = 0.75>
ST_1 : Operation 144 [1/1] (0.75ns)   --->   "%br_ln311 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:311]   --->   Operation 144 'br' 'br_ln311' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 288230376151711743)> <Delay = 0.75>
ST_1 : Operation 145 [1/1] (0.75ns)   --->   "%br_ln309 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:309]   --->   Operation 145 'br' 'br_ln309' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 144115188075855871)> <Delay = 0.75>
ST_1 : Operation 146 [1/1] (0.75ns)   --->   "%br_ln307 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:307]   --->   Operation 146 'br' 'br_ln307' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 72057594037927935)> <Delay = 0.75>
ST_1 : Operation 147 [1/1] (0.75ns)   --->   "%br_ln305 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:305]   --->   Operation 147 'br' 'br_ln305' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 36028797018963967)> <Delay = 0.75>
ST_1 : Operation 148 [1/1] (0.75ns)   --->   "%br_ln303 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:303]   --->   Operation 148 'br' 'br_ln303' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 18014398509481983)> <Delay = 0.75>
ST_1 : Operation 149 [1/1] (0.75ns)   --->   "%br_ln301 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:301]   --->   Operation 149 'br' 'br_ln301' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 9007199254740991)> <Delay = 0.75>
ST_1 : Operation 150 [1/1] (0.75ns)   --->   "%br_ln299 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:299]   --->   Operation 150 'br' 'br_ln299' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 4503599627370495)> <Delay = 0.75>
ST_1 : Operation 151 [1/1] (0.75ns)   --->   "%br_ln297 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:297]   --->   Operation 151 'br' 'br_ln297' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 2251799813685247)> <Delay = 0.75>
ST_1 : Operation 152 [1/1] (0.75ns)   --->   "%br_ln295 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:295]   --->   Operation 152 'br' 'br_ln295' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 1125899906842623)> <Delay = 0.75>
ST_1 : Operation 153 [1/1] (0.75ns)   --->   "%br_ln293 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:293]   --->   Operation 153 'br' 'br_ln293' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 562949953421311)> <Delay = 0.75>
ST_1 : Operation 154 [1/1] (0.75ns)   --->   "%br_ln290 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:290]   --->   Operation 154 'br' 'br_ln290' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 281474976710655)> <Delay = 0.75>
ST_1 : Operation 155 [1/1] (0.75ns)   --->   "%br_ln288 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:288]   --->   Operation 155 'br' 'br_ln288' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 140737488355327)> <Delay = 0.75>
ST_1 : Operation 156 [1/1] (0.75ns)   --->   "%br_ln286 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:286]   --->   Operation 156 'br' 'br_ln286' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 70368744177663)> <Delay = 0.75>
ST_1 : Operation 157 [1/1] (0.75ns)   --->   "%br_ln284 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:284]   --->   Operation 157 'br' 'br_ln284' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 35184372088831)> <Delay = 0.75>
ST_1 : Operation 158 [1/1] (0.75ns)   --->   "%br_ln282 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:282]   --->   Operation 158 'br' 'br_ln282' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 17592186044415)> <Delay = 0.75>
ST_1 : Operation 159 [1/1] (0.75ns)   --->   "%br_ln280 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:280]   --->   Operation 159 'br' 'br_ln280' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 8796093022207)> <Delay = 0.75>
ST_1 : Operation 160 [1/1] (0.75ns)   --->   "%br_ln278 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:278]   --->   Operation 160 'br' 'br_ln278' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 4398046511103)> <Delay = 0.75>
ST_1 : Operation 161 [1/1] (0.75ns)   --->   "%br_ln276 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:276]   --->   Operation 161 'br' 'br_ln276' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 2199023255551)> <Delay = 0.75>
ST_1 : Operation 162 [1/1] (0.75ns)   --->   "%br_ln274 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:274]   --->   Operation 162 'br' 'br_ln274' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 1099511627775)> <Delay = 0.75>
ST_1 : Operation 163 [1/1] (0.75ns)   --->   "%br_ln272 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:272]   --->   Operation 163 'br' 'br_ln272' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 549755813887)> <Delay = 0.75>
ST_1 : Operation 164 [1/1] (0.75ns)   --->   "%br_ln270 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:270]   --->   Operation 164 'br' 'br_ln270' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 274877906943)> <Delay = 0.75>
ST_1 : Operation 165 [1/1] (0.75ns)   --->   "%br_ln268 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:268]   --->   Operation 165 'br' 'br_ln268' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 137438953471)> <Delay = 0.75>
ST_1 : Operation 166 [1/1] (0.75ns)   --->   "%br_ln266 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:266]   --->   Operation 166 'br' 'br_ln266' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 68719476735)> <Delay = 0.75>
ST_1 : Operation 167 [1/1] (0.75ns)   --->   "%br_ln264 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:264]   --->   Operation 167 'br' 'br_ln264' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 34359738367)> <Delay = 0.75>
ST_1 : Operation 168 [1/1] (0.75ns)   --->   "%br_ln262 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:262]   --->   Operation 168 'br' 'br_ln262' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 17179869183)> <Delay = 0.75>
ST_1 : Operation 169 [1/1] (0.75ns)   --->   "%br_ln260 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:260]   --->   Operation 169 'br' 'br_ln260' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 8589934591)> <Delay = 0.75>
ST_1 : Operation 170 [1/1] (0.75ns)   --->   "%br_ln257 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:257]   --->   Operation 170 'br' 'br_ln257' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 4294967295)> <Delay = 0.75>
ST_1 : Operation 171 [1/1] (0.75ns)   --->   "%br_ln255 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:255]   --->   Operation 171 'br' 'br_ln255' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 2147483647)> <Delay = 0.75>
ST_1 : Operation 172 [1/1] (0.75ns)   --->   "%br_ln253 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:253]   --->   Operation 172 'br' 'br_ln253' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 1073741823)> <Delay = 0.75>
ST_1 : Operation 173 [1/1] (0.75ns)   --->   "%br_ln251 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:251]   --->   Operation 173 'br' 'br_ln251' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 536870911)> <Delay = 0.75>
ST_1 : Operation 174 [1/1] (0.75ns)   --->   "%br_ln249 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:249]   --->   Operation 174 'br' 'br_ln249' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 268435455)> <Delay = 0.75>
ST_1 : Operation 175 [1/1] (0.75ns)   --->   "%br_ln247 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:247]   --->   Operation 175 'br' 'br_ln247' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 134217727)> <Delay = 0.75>
ST_1 : Operation 176 [1/1] (0.75ns)   --->   "%br_ln245 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:245]   --->   Operation 176 'br' 'br_ln245' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 67108863)> <Delay = 0.75>
ST_1 : Operation 177 [1/1] (0.75ns)   --->   "%br_ln243 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:243]   --->   Operation 177 'br' 'br_ln243' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 33554431)> <Delay = 0.75>
ST_1 : Operation 178 [1/1] (0.75ns)   --->   "%br_ln241 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:241]   --->   Operation 178 'br' 'br_ln241' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 16777215)> <Delay = 0.75>
ST_1 : Operation 179 [1/1] (0.75ns)   --->   "%br_ln239 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:239]   --->   Operation 179 'br' 'br_ln239' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 8388607)> <Delay = 0.75>
ST_1 : Operation 180 [1/1] (0.75ns)   --->   "%br_ln237 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:237]   --->   Operation 180 'br' 'br_ln237' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 4194303)> <Delay = 0.75>
ST_1 : Operation 181 [1/1] (0.75ns)   --->   "%br_ln235 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:235]   --->   Operation 181 'br' 'br_ln235' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 2097151)> <Delay = 0.75>
ST_1 : Operation 182 [1/1] (0.75ns)   --->   "%br_ln233 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:233]   --->   Operation 182 'br' 'br_ln233' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 1048575)> <Delay = 0.75>
ST_1 : Operation 183 [1/1] (0.75ns)   --->   "%br_ln231 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:231]   --->   Operation 183 'br' 'br_ln231' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 524287)> <Delay = 0.75>
ST_1 : Operation 184 [1/1] (0.75ns)   --->   "%br_ln229 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:229]   --->   Operation 184 'br' 'br_ln229' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 262143)> <Delay = 0.75>
ST_1 : Operation 185 [1/1] (0.75ns)   --->   "%br_ln227 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:227]   --->   Operation 185 'br' 'br_ln227' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 131071)> <Delay = 0.75>
ST_1 : Operation 186 [1/1] (0.75ns)   --->   "%br_ln224 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:224]   --->   Operation 186 'br' 'br_ln224' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 65535)> <Delay = 0.75>
ST_1 : Operation 187 [1/1] (0.75ns)   --->   "%br_ln222 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:222]   --->   Operation 187 'br' 'br_ln222' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 32767)> <Delay = 0.75>
ST_1 : Operation 188 [1/1] (0.75ns)   --->   "%br_ln220 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:220]   --->   Operation 188 'br' 'br_ln220' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 16383)> <Delay = 0.75>
ST_1 : Operation 189 [1/1] (0.75ns)   --->   "%br_ln218 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:218]   --->   Operation 189 'br' 'br_ln218' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 8191)> <Delay = 0.75>
ST_1 : Operation 190 [1/1] (0.75ns)   --->   "%br_ln216 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:216]   --->   Operation 190 'br' 'br_ln216' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 4095)> <Delay = 0.75>
ST_1 : Operation 191 [1/1] (0.75ns)   --->   "%br_ln214 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:214]   --->   Operation 191 'br' 'br_ln214' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 2047)> <Delay = 0.75>
ST_1 : Operation 192 [1/1] (0.75ns)   --->   "%br_ln212 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:212]   --->   Operation 192 'br' 'br_ln212' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 1023)> <Delay = 0.75>
ST_1 : Operation 193 [1/1] (0.75ns)   --->   "%br_ln210 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:210]   --->   Operation 193 'br' 'br_ln210' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 511)> <Delay = 0.75>
ST_1 : Operation 194 [1/1] (0.75ns)   --->   "%br_ln207 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:207]   --->   Operation 194 'br' 'br_ln207' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 255)> <Delay = 0.75>
ST_1 : Operation 195 [1/1] (0.75ns)   --->   "%br_ln205 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:205]   --->   Operation 195 'br' 'br_ln205' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 127)> <Delay = 0.75>
ST_1 : Operation 196 [1/1] (0.75ns)   --->   "%br_ln203 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:203]   --->   Operation 196 'br' 'br_ln203' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 63)> <Delay = 0.75>
ST_1 : Operation 197 [1/1] (0.75ns)   --->   "%br_ln201 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:201]   --->   Operation 197 'br' 'br_ln201' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 31)> <Delay = 0.75>
ST_1 : Operation 198 [1/1] (0.75ns)   --->   "%br_ln199 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:199]   --->   Operation 198 'br' 'br_ln199' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 15)> <Delay = 0.75>
ST_1 : Operation 199 [1/1] (0.75ns)   --->   "%br_ln197 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:197]   --->   Operation 199 'br' 'br_ln197' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 7)> <Delay = 0.75>
ST_1 : Operation 200 [1/1] (0.75ns)   --->   "%br_ln195 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:195]   --->   Operation 200 'br' 'br_ln195' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 == 3)> <Delay = 0.75>
ST_1 : Operation 201 [1/1] (0.75ns)   --->   "%br_ln325 = br void %_Z9keepToLen7ap_uintILi64EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:325]   --->   Operation 201 'br' 'br_ln325' <Predicate = (state_load == 1 & tmp_i_270 & tmp_keep_V_3 != 1 & tmp_keep_V_3 != 3 & tmp_keep_V_3 != 7 & tmp_keep_V_3 != 15 & tmp_keep_V_3 != 31 & tmp_keep_V_3 != 63 & tmp_keep_V_3 != 127 & tmp_keep_V_3 != 255 & tmp_keep_V_3 != 511 & tmp_keep_V_3 != 1023 & tmp_keep_V_3 != 2047 & tmp_keep_V_3 != 4095 & tmp_keep_V_3 != 8191 & tmp_keep_V_3 != 16383 & tmp_keep_V_3 != 32767 & tmp_keep_V_3 != 65535 & tmp_keep_V_3 != 131071 & tmp_keep_V_3 != 262143 & tmp_keep_V_3 != 524287 & tmp_keep_V_3 != 1048575 & tmp_keep_V_3 != 2097151 & tmp_keep_V_3 != 4194303 & tmp_keep_V_3 != 8388607 & tmp_keep_V_3 != 16777215 & tmp_keep_V_3 != 33554431 & tmp_keep_V_3 != 67108863 & tmp_keep_V_3 != 134217727 & tmp_keep_V_3 != 268435455 & tmp_keep_V_3 != 536870911 & tmp_keep_V_3 != 1073741823 & tmp_keep_V_3 != 2147483647 & tmp_keep_V_3 != 4294967295 & tmp_keep_V_3 != 8589934591 & tmp_keep_V_3 != 17179869183 & tmp_keep_V_3 != 34359738367 & tmp_keep_V_3 != 68719476735 & tmp_keep_V_3 != 137438953471 & tmp_keep_V_3 != 274877906943 & tmp_keep_V_3 != 549755813887 & tmp_keep_V_3 != 1099511627775 & tmp_keep_V_3 != 2199023255551 & tmp_keep_V_3 != 4398046511103 & tmp_keep_V_3 != 8796093022207 & tmp_keep_V_3 != 17592186044415 & tmp_keep_V_3 != 35184372088831 & tmp_keep_V_3 != 70368744177663 & tmp_keep_V_3 != 140737488355327 & tmp_keep_V_3 != 281474976710655 & tmp_keep_V_3 != 562949953421311 & tmp_keep_V_3 != 1125899906842623 & tmp_keep_V_3 != 2251799813685247 & tmp_keep_V_3 != 4503599627370495 & tmp_keep_V_3 != 9007199254740991 & tmp_keep_V_3 != 18014398509481983 & tmp_keep_V_3 != 36028797018963967 & tmp_keep_V_3 != 72057594037927935 & tmp_keep_V_3 != 144115188075855871 & tmp_keep_V_3 != 288230376151711743 & tmp_keep_V_3 != 576460752303423487 & tmp_keep_V_3 != 1152921504606846975 & tmp_keep_V_3 != 2305843009213693951 & tmp_keep_V_3 != 4611686018427387903 & tmp_keep_V_3 != 9223372036854775807 & tmp_keep_V_3 != 18446744073709551615)> <Delay = 0.75>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%ref_tmp11_0_i = phi i8 255, void, i8 64, void, i8 63, void, i8 62, void, i8 61, void, i8 60, void, i8 59, void, i8 58, void, i8 57, void, i8 56, void, i8 55, void, i8 54, void, i8 53, void, i8 52, void, i8 51, void, i8 50, void, i8 49, void, i8 48, void, i8 47, void, i8 46, void, i8 45, void, i8 44, void, i8 43, void, i8 42, void, i8 41, void, i8 40, void, i8 39, void, i8 38, void, i8 37, void, i8 36, void, i8 35, void, i8 34, void, i8 33, void, i8 32, void, i8 31, void, i8 30, void, i8 29, void, i8 28, void, i8 27, void, i8 26, void, i8 25, void, i8 24, void, i8 23, void, i8 22, void, i8 21, void, i8 20, void, i8 19, void, i8 18, void, i8 17, void, i8 16, void, i8 15, void, i8 14, void, i8 13, void, i8 12, void, i8 11, void, i8 10, void, i8 9, void, i8 8, void, i8 7, void, i8 6, void, i8 5, void, i8 4, void, i8 3, void, i8 2, void, i8 1, void"   --->   Operation 202 'phi' 'ref_tmp11_0_i' <Predicate = (state_load == 1 & tmp_i_270)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.38ns)   --->   "%store_ln1298 = store i8 %ref_tmp11_0_i, i8 %offset_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1298]   --->   Operation 203 'store' 'store_ln1298' <Predicate = (state_load == 1 & tmp_i_270)> <Delay = 0.38>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln1301 = br i1 %tmp_last_V_3, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1301]   --->   Operation 204 'br' 'br_ln1301' <Predicate = (state_load == 1 & tmp_i_270)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln1303 = br i1 %pkgNeedsMerge_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1303]   --->   Operation 205 'br' 'br_ln1303' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.48ns)   --->   "%store_ln1322 = store i3 0, i3 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1322]   --->   Operation 206 'store' 'store_ln1322' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & !pkgNeedsMerge_load)> <Delay = 0.48>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txBufferReadData_internal_read, i32 575"   --->   Operation 207 'bitselect' 'tmp_269' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & pkgNeedsMerge_load)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln1307 = br i1 %tmp_269, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1307]   --->   Operation 208 'br' 'br_ln1307' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & pkgNeedsMerge_load)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.48ns)   --->   "%store_ln1310 = store i3 2, i3 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1310]   --->   Operation 209 'store' 'store_ln1310' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & pkgNeedsMerge_load & !tmp_269)> <Delay = 0.48>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln1311 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1311]   --->   Operation 210 'br' 'br_ln1311' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & pkgNeedsMerge_load & !tmp_269)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.48ns)   --->   "%store_ln1315 = store i3 3, i3 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1315]   --->   Operation 211 'store' 'store_ln1315' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & pkgNeedsMerge_load & tmp_269)> <Delay = 0.48>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln1332 = br void %read_data_stitching<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1332]   --->   Operation 212 'br' 'br_ln1332' <Predicate = (state_load == 1 & tmp_i_270)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %memAccessBreakdown2txPkgStitcher, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 213 'nbreadreq' 'tmp_i' <Predicate = (state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln1253 = br i1 %tmp_i, void %read_data_stitching<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1253]   --->   Operation 214 'br' 'br_ln1253' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_19_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txBufferReadData_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 215 'nbreadreq' 'tmp_19_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln1253 = br i1 %tmp_19_i, void %read_data_stitching<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1253]   --->   Operation 216 'br' 'br_ln1253' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (1.16ns)   --->   "%memAccessBreakdown2txPkgStitcher_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %memAccessBreakdown2txPkgStitcher" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 217 'read' 'memAccessBreakdown2txPkgStitcher_read' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %memAccessBreakdown2txPkgStitcher_read, i1 %pkgNeedsMerge" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 218 'store' 'store_ln145' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (1.16ns)   --->   "%txBufferReadData_internal_read_3 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadData_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 219 'read' 'txBufferReadData_internal_read_3' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %txBufferReadData_internal_read_3, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 220 'partselect' 'tmp_keep_V' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txBufferReadData_internal_read_3, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 221 'bitselect' 'tmp_last_V' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.75ns)   --->   "%switch_ln190 = switch i64 %tmp_keep_V, void, i64 1, void %_Z9keepToLen7ap_uintILi64EE.exit735.i, i64 3, void, i64 7, void, i64 15, void, i64 31, void, i64 63, void, i64 127, void, i64 255, void, i64 511, void, i64 1023, void, i64 2047, void, i64 4095, void, i64 8191, void, i64 16383, void, i64 32767, void, i64 65535, void, i64 131071, void, i64 262143, void, i64 524287, void, i64 1048575, void, i64 2097151, void, i64 4194303, void, i64 8388607, void, i64 16777215, void, i64 33554431, void, i64 67108863, void, i64 134217727, void, i64 268435455, void, i64 536870911, void, i64 1073741823, void, i64 2147483647, void, i64 4294967295, void, i64 8589934591, void, i64 17179869183, void, i64 34359738367, void, i64 68719476735, void, i64 137438953471, void, i64 274877906943, void, i64 549755813887, void, i64 1099511627775, void, i64 2199023255551, void, i64 4398046511103, void, i64 8796093022207, void, i64 17592186044415, void, i64 35184372088831, void, i64 70368744177663, void, i64 140737488355327, void, i64 281474976710655, void, i64 562949953421311, void, i64 1125899906842623, void, i64 2251799813685247, void, i64 4503599627370495, void, i64 9007199254740991, void, i64 18014398509481983, void, i64 36028797018963967, void, i64 72057594037927935, void, i64 144115188075855871, void, i64 288230376151711743, void, i64 576460752303423487, void, i64 1152921504606846975, void, i64 2305843009213693951, void, i64 4611686018427387903, void, i64 9223372036854775807, void, i64 18446744073709551615, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:190]   --->   Operation 222 'switch' 'switch_ln190' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 0.75>
ST_1 : Operation 223 [1/1] (0.75ns)   --->   "%br_ln323 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:323]   --->   Operation 223 'br' 'br_ln323' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 18446744073709551615)> <Delay = 0.75>
ST_1 : Operation 224 [1/1] (0.75ns)   --->   "%br_ln321 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:321]   --->   Operation 224 'br' 'br_ln321' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 9223372036854775807)> <Delay = 0.75>
ST_1 : Operation 225 [1/1] (0.75ns)   --->   "%br_ln319 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:319]   --->   Operation 225 'br' 'br_ln319' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 4611686018427387903)> <Delay = 0.75>
ST_1 : Operation 226 [1/1] (0.75ns)   --->   "%br_ln317 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:317]   --->   Operation 226 'br' 'br_ln317' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 2305843009213693951)> <Delay = 0.75>
ST_1 : Operation 227 [1/1] (0.75ns)   --->   "%br_ln315 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:315]   --->   Operation 227 'br' 'br_ln315' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 1152921504606846975)> <Delay = 0.75>
ST_1 : Operation 228 [1/1] (0.75ns)   --->   "%br_ln313 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:313]   --->   Operation 228 'br' 'br_ln313' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 576460752303423487)> <Delay = 0.75>
ST_1 : Operation 229 [1/1] (0.75ns)   --->   "%br_ln311 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:311]   --->   Operation 229 'br' 'br_ln311' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 288230376151711743)> <Delay = 0.75>
ST_1 : Operation 230 [1/1] (0.75ns)   --->   "%br_ln309 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:309]   --->   Operation 230 'br' 'br_ln309' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 144115188075855871)> <Delay = 0.75>
ST_1 : Operation 231 [1/1] (0.75ns)   --->   "%br_ln307 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:307]   --->   Operation 231 'br' 'br_ln307' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 72057594037927935)> <Delay = 0.75>
ST_1 : Operation 232 [1/1] (0.75ns)   --->   "%br_ln305 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:305]   --->   Operation 232 'br' 'br_ln305' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 36028797018963967)> <Delay = 0.75>
ST_1 : Operation 233 [1/1] (0.75ns)   --->   "%br_ln303 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:303]   --->   Operation 233 'br' 'br_ln303' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 18014398509481983)> <Delay = 0.75>
ST_1 : Operation 234 [1/1] (0.75ns)   --->   "%br_ln301 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:301]   --->   Operation 234 'br' 'br_ln301' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 9007199254740991)> <Delay = 0.75>
ST_1 : Operation 235 [1/1] (0.75ns)   --->   "%br_ln299 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:299]   --->   Operation 235 'br' 'br_ln299' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 4503599627370495)> <Delay = 0.75>
ST_1 : Operation 236 [1/1] (0.75ns)   --->   "%br_ln297 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:297]   --->   Operation 236 'br' 'br_ln297' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 2251799813685247)> <Delay = 0.75>
ST_1 : Operation 237 [1/1] (0.75ns)   --->   "%br_ln295 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:295]   --->   Operation 237 'br' 'br_ln295' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 1125899906842623)> <Delay = 0.75>
ST_1 : Operation 238 [1/1] (0.75ns)   --->   "%br_ln293 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:293]   --->   Operation 238 'br' 'br_ln293' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 562949953421311)> <Delay = 0.75>
ST_1 : Operation 239 [1/1] (0.75ns)   --->   "%br_ln290 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:290]   --->   Operation 239 'br' 'br_ln290' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 281474976710655)> <Delay = 0.75>
ST_1 : Operation 240 [1/1] (0.75ns)   --->   "%br_ln288 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:288]   --->   Operation 240 'br' 'br_ln288' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 140737488355327)> <Delay = 0.75>
ST_1 : Operation 241 [1/1] (0.75ns)   --->   "%br_ln286 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:286]   --->   Operation 241 'br' 'br_ln286' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 70368744177663)> <Delay = 0.75>
ST_1 : Operation 242 [1/1] (0.75ns)   --->   "%br_ln284 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:284]   --->   Operation 242 'br' 'br_ln284' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 35184372088831)> <Delay = 0.75>
ST_1 : Operation 243 [1/1] (0.75ns)   --->   "%br_ln282 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:282]   --->   Operation 243 'br' 'br_ln282' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 17592186044415)> <Delay = 0.75>
ST_1 : Operation 244 [1/1] (0.75ns)   --->   "%br_ln280 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:280]   --->   Operation 244 'br' 'br_ln280' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 8796093022207)> <Delay = 0.75>
ST_1 : Operation 245 [1/1] (0.75ns)   --->   "%br_ln278 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:278]   --->   Operation 245 'br' 'br_ln278' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 4398046511103)> <Delay = 0.75>
ST_1 : Operation 246 [1/1] (0.75ns)   --->   "%br_ln276 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:276]   --->   Operation 246 'br' 'br_ln276' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 2199023255551)> <Delay = 0.75>
ST_1 : Operation 247 [1/1] (0.75ns)   --->   "%br_ln274 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:274]   --->   Operation 247 'br' 'br_ln274' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 1099511627775)> <Delay = 0.75>
ST_1 : Operation 248 [1/1] (0.75ns)   --->   "%br_ln272 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:272]   --->   Operation 248 'br' 'br_ln272' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 549755813887)> <Delay = 0.75>
ST_1 : Operation 249 [1/1] (0.75ns)   --->   "%br_ln270 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:270]   --->   Operation 249 'br' 'br_ln270' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 274877906943)> <Delay = 0.75>
ST_1 : Operation 250 [1/1] (0.75ns)   --->   "%br_ln268 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:268]   --->   Operation 250 'br' 'br_ln268' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 137438953471)> <Delay = 0.75>
ST_1 : Operation 251 [1/1] (0.75ns)   --->   "%br_ln266 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:266]   --->   Operation 251 'br' 'br_ln266' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 68719476735)> <Delay = 0.75>
ST_1 : Operation 252 [1/1] (0.75ns)   --->   "%br_ln264 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:264]   --->   Operation 252 'br' 'br_ln264' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 34359738367)> <Delay = 0.75>
ST_1 : Operation 253 [1/1] (0.75ns)   --->   "%br_ln262 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:262]   --->   Operation 253 'br' 'br_ln262' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 17179869183)> <Delay = 0.75>
ST_1 : Operation 254 [1/1] (0.75ns)   --->   "%br_ln260 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:260]   --->   Operation 254 'br' 'br_ln260' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 8589934591)> <Delay = 0.75>
ST_1 : Operation 255 [1/1] (0.75ns)   --->   "%br_ln257 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:257]   --->   Operation 255 'br' 'br_ln257' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 4294967295)> <Delay = 0.75>
ST_1 : Operation 256 [1/1] (0.75ns)   --->   "%br_ln255 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:255]   --->   Operation 256 'br' 'br_ln255' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 2147483647)> <Delay = 0.75>
ST_1 : Operation 257 [1/1] (0.75ns)   --->   "%br_ln253 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:253]   --->   Operation 257 'br' 'br_ln253' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 1073741823)> <Delay = 0.75>
ST_1 : Operation 258 [1/1] (0.75ns)   --->   "%br_ln251 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:251]   --->   Operation 258 'br' 'br_ln251' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 536870911)> <Delay = 0.75>
ST_1 : Operation 259 [1/1] (0.75ns)   --->   "%br_ln249 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:249]   --->   Operation 259 'br' 'br_ln249' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 268435455)> <Delay = 0.75>
ST_1 : Operation 260 [1/1] (0.75ns)   --->   "%br_ln247 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:247]   --->   Operation 260 'br' 'br_ln247' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 134217727)> <Delay = 0.75>
ST_1 : Operation 261 [1/1] (0.75ns)   --->   "%br_ln245 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:245]   --->   Operation 261 'br' 'br_ln245' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 67108863)> <Delay = 0.75>
ST_1 : Operation 262 [1/1] (0.75ns)   --->   "%br_ln243 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:243]   --->   Operation 262 'br' 'br_ln243' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 33554431)> <Delay = 0.75>
ST_1 : Operation 263 [1/1] (0.75ns)   --->   "%br_ln241 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:241]   --->   Operation 263 'br' 'br_ln241' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 16777215)> <Delay = 0.75>
ST_1 : Operation 264 [1/1] (0.75ns)   --->   "%br_ln239 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:239]   --->   Operation 264 'br' 'br_ln239' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 8388607)> <Delay = 0.75>
ST_1 : Operation 265 [1/1] (0.75ns)   --->   "%br_ln237 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:237]   --->   Operation 265 'br' 'br_ln237' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 4194303)> <Delay = 0.75>
ST_1 : Operation 266 [1/1] (0.75ns)   --->   "%br_ln235 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:235]   --->   Operation 266 'br' 'br_ln235' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 2097151)> <Delay = 0.75>
ST_1 : Operation 267 [1/1] (0.75ns)   --->   "%br_ln233 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:233]   --->   Operation 267 'br' 'br_ln233' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 1048575)> <Delay = 0.75>
ST_1 : Operation 268 [1/1] (0.75ns)   --->   "%br_ln231 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:231]   --->   Operation 268 'br' 'br_ln231' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 524287)> <Delay = 0.75>
ST_1 : Operation 269 [1/1] (0.75ns)   --->   "%br_ln229 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:229]   --->   Operation 269 'br' 'br_ln229' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 262143)> <Delay = 0.75>
ST_1 : Operation 270 [1/1] (0.75ns)   --->   "%br_ln227 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:227]   --->   Operation 270 'br' 'br_ln227' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 131071)> <Delay = 0.75>
ST_1 : Operation 271 [1/1] (0.75ns)   --->   "%br_ln224 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:224]   --->   Operation 271 'br' 'br_ln224' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 65535)> <Delay = 0.75>
ST_1 : Operation 272 [1/1] (0.75ns)   --->   "%br_ln222 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:222]   --->   Operation 272 'br' 'br_ln222' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 32767)> <Delay = 0.75>
ST_1 : Operation 273 [1/1] (0.75ns)   --->   "%br_ln220 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:220]   --->   Operation 273 'br' 'br_ln220' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 16383)> <Delay = 0.75>
ST_1 : Operation 274 [1/1] (0.75ns)   --->   "%br_ln218 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:218]   --->   Operation 274 'br' 'br_ln218' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 8191)> <Delay = 0.75>
ST_1 : Operation 275 [1/1] (0.75ns)   --->   "%br_ln216 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:216]   --->   Operation 275 'br' 'br_ln216' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 4095)> <Delay = 0.75>
ST_1 : Operation 276 [1/1] (0.75ns)   --->   "%br_ln214 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:214]   --->   Operation 276 'br' 'br_ln214' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 2047)> <Delay = 0.75>
ST_1 : Operation 277 [1/1] (0.75ns)   --->   "%br_ln212 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:212]   --->   Operation 277 'br' 'br_ln212' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 1023)> <Delay = 0.75>
ST_1 : Operation 278 [1/1] (0.75ns)   --->   "%br_ln210 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:210]   --->   Operation 278 'br' 'br_ln210' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 511)> <Delay = 0.75>
ST_1 : Operation 279 [1/1] (0.75ns)   --->   "%br_ln207 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:207]   --->   Operation 279 'br' 'br_ln207' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 255)> <Delay = 0.75>
ST_1 : Operation 280 [1/1] (0.75ns)   --->   "%br_ln205 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:205]   --->   Operation 280 'br' 'br_ln205' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 127)> <Delay = 0.75>
ST_1 : Operation 281 [1/1] (0.75ns)   --->   "%br_ln203 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:203]   --->   Operation 281 'br' 'br_ln203' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 63)> <Delay = 0.75>
ST_1 : Operation 282 [1/1] (0.75ns)   --->   "%br_ln201 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:201]   --->   Operation 282 'br' 'br_ln201' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 31)> <Delay = 0.75>
ST_1 : Operation 283 [1/1] (0.75ns)   --->   "%br_ln199 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:199]   --->   Operation 283 'br' 'br_ln199' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 15)> <Delay = 0.75>
ST_1 : Operation 284 [1/1] (0.75ns)   --->   "%br_ln197 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:197]   --->   Operation 284 'br' 'br_ln197' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 7)> <Delay = 0.75>
ST_1 : Operation 285 [1/1] (0.75ns)   --->   "%br_ln195 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:195]   --->   Operation 285 'br' 'br_ln195' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V == 3)> <Delay = 0.75>
ST_1 : Operation 286 [1/1] (0.75ns)   --->   "%br_ln325 = br void %_Z9keepToLen7ap_uintILi64EE.exit735.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/../axi_utils.cpp:325]   --->   Operation 286 'br' 'br_ln325' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_keep_V != 1 & tmp_keep_V != 3 & tmp_keep_V != 7 & tmp_keep_V != 15 & tmp_keep_V != 31 & tmp_keep_V != 63 & tmp_keep_V != 127 & tmp_keep_V != 255 & tmp_keep_V != 511 & tmp_keep_V != 1023 & tmp_keep_V != 2047 & tmp_keep_V != 4095 & tmp_keep_V != 8191 & tmp_keep_V != 16383 & tmp_keep_V != 32767 & tmp_keep_V != 65535 & tmp_keep_V != 131071 & tmp_keep_V != 262143 & tmp_keep_V != 524287 & tmp_keep_V != 1048575 & tmp_keep_V != 2097151 & tmp_keep_V != 4194303 & tmp_keep_V != 8388607 & tmp_keep_V != 16777215 & tmp_keep_V != 33554431 & tmp_keep_V != 67108863 & tmp_keep_V != 134217727 & tmp_keep_V != 268435455 & tmp_keep_V != 536870911 & tmp_keep_V != 1073741823 & tmp_keep_V != 2147483647 & tmp_keep_V != 4294967295 & tmp_keep_V != 8589934591 & tmp_keep_V != 17179869183 & tmp_keep_V != 34359738367 & tmp_keep_V != 68719476735 & tmp_keep_V != 137438953471 & tmp_keep_V != 274877906943 & tmp_keep_V != 549755813887 & tmp_keep_V != 1099511627775 & tmp_keep_V != 2199023255551 & tmp_keep_V != 4398046511103 & tmp_keep_V != 8796093022207 & tmp_keep_V != 17592186044415 & tmp_keep_V != 35184372088831 & tmp_keep_V != 70368744177663 & tmp_keep_V != 140737488355327 & tmp_keep_V != 281474976710655 & tmp_keep_V != 562949953421311 & tmp_keep_V != 1125899906842623 & tmp_keep_V != 2251799813685247 & tmp_keep_V != 4503599627370495 & tmp_keep_V != 9007199254740991 & tmp_keep_V != 18014398509481983 & tmp_keep_V != 36028797018963967 & tmp_keep_V != 72057594037927935 & tmp_keep_V != 144115188075855871 & tmp_keep_V != 288230376151711743 & tmp_keep_V != 576460752303423487 & tmp_keep_V != 1152921504606846975 & tmp_keep_V != 2305843009213693951 & tmp_keep_V != 4611686018427387903 & tmp_keep_V != 9223372036854775807 & tmp_keep_V != 18446744073709551615)> <Delay = 0.75>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%ref_tmp_0_i = phi i8 255, void, i8 64, void, i8 63, void, i8 62, void, i8 61, void, i8 60, void, i8 59, void, i8 58, void, i8 57, void, i8 56, void, i8 55, void, i8 54, void, i8 53, void, i8 52, void, i8 51, void, i8 50, void, i8 49, void, i8 48, void, i8 47, void, i8 46, void, i8 45, void, i8 44, void, i8 43, void, i8 42, void, i8 41, void, i8 40, void, i8 39, void, i8 38, void, i8 37, void, i8 36, void, i8 35, void, i8 34, void, i8 33, void, i8 32, void, i8 31, void, i8 30, void, i8 29, void, i8 28, void, i8 27, void, i8 26, void, i8 25, void, i8 24, void, i8 23, void, i8 22, void, i8 21, void, i8 20, void, i8 19, void, i8 18, void, i8 17, void, i8 16, void, i8 15, void, i8 14, void, i8 13, void, i8 12, void, i8 11, void, i8 10, void, i8 9, void, i8 8, void, i8 7, void, i8 6, void, i8 5, void, i8 4, void, i8 3, void, i8 2, void, i8 1, void"   --->   Operation 287 'phi' 'ref_tmp_0_i' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.38ns)   --->   "%store_ln1258 = store i8 %ref_tmp_0_i, i8 %offset_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1258]   --->   Operation 288 'store' 'store_ln1258' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 0.38>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln1261 = br i1 %tmp_last_V, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1261]   --->   Operation 289 'br' 'br_ln1261' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.48ns)   --->   "%store_ln1289 = store i3 1, i3 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1289]   --->   Operation 290 'store' 'store_ln1289' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & !tmp_last_V)> <Delay = 0.48>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln1263 = br i1 %memAccessBreakdown2txPkgStitcher_read, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1263]   --->   Operation 291 'br' 'br_ln1263' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txBufferReadData_internal_read_3, i32 575"   --->   Operation 292 'bitselect' 'tmp_270' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & memAccessBreakdown2txPkgStitcher_read)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln1267 = br i1 %tmp_270, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1267]   --->   Operation 293 'br' 'br_ln1267' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & memAccessBreakdown2txPkgStitcher_read)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.48ns)   --->   "%store_ln1270 = store i3 2, i3 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1270]   --->   Operation 294 'store' 'store_ln1270' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & memAccessBreakdown2txPkgStitcher_read & !tmp_270)> <Delay = 0.48>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln1271 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1271]   --->   Operation 295 'br' 'br_ln1271' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & memAccessBreakdown2txPkgStitcher_read & !tmp_270)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.48ns)   --->   "%store_ln1275 = store i3 3, i3 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1275]   --->   Operation 296 'store' 'store_ln1275' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & memAccessBreakdown2txPkgStitcher_read & tmp_270)> <Delay = 0.48>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln1292 = br void %read_data_stitching<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1292]   --->   Operation 297 'br' 'br_ln1292' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 298 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferReadDataStitched, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferReadDataStitched, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 302 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferReadDataStitched, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferReadData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferReadData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferReadDataStitched, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 306 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 307 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferReadData_internal, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%specpipeline_ln1237 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1237]   --->   Operation 309 'specpipeline' 'specpipeline_ln1237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_6"   --->   Operation 310 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%p_Val2_22 = load i64 %prevWord_keep_V_1"   --->   Operation 311 'load' 'p_Val2_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node p_Result_170)   --->   "%zext_ln674 = zext i10 %sub_ln674"   --->   Operation 312 'zext' 'zext_ln674' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node p_Result_170)   --->   "%lshr_ln674 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674"   --->   Operation 313 'lshr' 'lshr_ln674' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node p_Result_170)   --->   "%p_Result_169 = and i512 %p_Val2_s, i512 %lshr_ln674"   --->   Operation 314 'and' 'p_Result_169' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node p_Result_170)   --->   "%zext_ln414 = zext i10 %sub_ln414"   --->   Operation 315 'zext' 'zext_ln414' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node p_Result_170)   --->   "%lshr_ln414 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414"   --->   Operation 316 'lshr' 'lshr_ln414' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Result_170 = and i512 %p_Result_169, i512 %lshr_ln414"   --->   Operation 317 'and' 'p_Result_170' <Predicate = (state_load == 4)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node p_Result_173)   --->   "%zext_ln674_10 = zext i7 %sub_ln674_2"   --->   Operation 318 'zext' 'zext_ln674_10' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node p_Result_173)   --->   "%lshr_ln674_10 = lshr i64 18446744073709551615, i64 %zext_ln674_10"   --->   Operation 319 'lshr' 'lshr_ln674_10' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node p_Result_173)   --->   "%p_Result_171 = and i64 %p_Val2_22, i64 %lshr_ln674_10"   --->   Operation 320 'and' 'p_Result_171' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node p_Result_173)   --->   "%zext_ln414_17 = zext i7 %sub_ln414_5"   --->   Operation 321 'zext' 'zext_ln414_17' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node p_Result_173)   --->   "%lshr_ln414_7 = lshr i64 18446744073709551615, i64 %zext_ln414_17"   --->   Operation 322 'lshr' 'lshr_ln414_7' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node p_Result_173)   --->   "%p_Result_172 = and i64 %p_Result_171, i64 %lshr_ln414_7"   --->   Operation 323 'and' 'p_Result_172' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%select_ln391 = select i1 %icmp_ln391, i7 63, i7 %trunc_ln391"   --->   Operation 324 'select' 'select_ln391' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%select_ln391_1 = select i1 %icmp_ln391, i7 %sub_ln391, i7 0"   --->   Operation 325 'select' 'select_ln391_1' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%zext_ln391_1 = zext i7 %select_ln391"   --->   Operation 326 'zext' 'zext_ln391_1' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%zext_ln391_2 = zext i7 %select_ln391_1"   --->   Operation 327 'zext' 'zext_ln391_2' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%shl_ln391 = shl i64 18446744073709551615, i64 %zext_ln391_1"   --->   Operation 328 'shl' 'shl_ln391' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%lshr_ln391 = lshr i64 18446744073709551615, i64 %zext_ln391_2"   --->   Operation 329 'lshr' 'lshr_ln391' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%and_ln391 = and i64 %shl_ln391, i64 %lshr_ln391"   --->   Operation 330 'and' 'and_ln391' <Predicate = (state_load == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln391 = xor i64 %and_ln391, i64 18446744073709551615"   --->   Operation 331 'xor' 'xor_ln391' <Predicate = (state_load == 4)> <Delay = 0.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.66ns) (out node of the LUT)   --->   "%p_Result_173 = and i64 %p_Result_172, i64 %xor_ln391"   --->   Operation 332 'and' 'p_Result_173' <Predicate = (state_load == 4)> <Delay = 0.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 1, i64 %p_Result_173, i512 %p_Result_170" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 333 'bitconcatenate' 'or_ln' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 334 'zext' 'zext_ln174' <Predicate = (state_load == 4)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadDataStitched, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 335 'write' 'write_ln174' <Predicate = (state_load == 4)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_13)   --->   "%zext_ln674_11 = zext i10 %sub_ln674_3"   --->   Operation 336 'zext' 'zext_ln674_11' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_13)   --->   "%lshr_ln674_11 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_11"   --->   Operation 337 'lshr' 'lshr_ln674_11' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_13)   --->   "%p_Result_159 = and i512 %p_Val2_s, i512 %lshr_ln674_11"   --->   Operation 338 'and' 'p_Result_159' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_13)   --->   "%zext_ln414_18 = zext i10 %sub_ln414_6"   --->   Operation 339 'zext' 'zext_ln414_18' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_13)   --->   "%lshr_ln414_8 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_18"   --->   Operation 340 'lshr' 'lshr_ln414_8' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_13)   --->   "%p_Result_160 = and i512 %p_Result_159, i512 %lshr_ln414_8"   --->   Operation 341 'and' 'p_Result_160' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_16)   --->   "%zext_ln674_12 = zext i7 %sub_ln674_4"   --->   Operation 342 'zext' 'zext_ln674_12' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_16)   --->   "%lshr_ln674_12 = lshr i64 18446744073709551615, i64 %zext_ln674_12"   --->   Operation 343 'lshr' 'lshr_ln674_12' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_16)   --->   "%p_Result_161 = and i64 %p_Val2_22, i64 %lshr_ln674_12"   --->   Operation 344 'and' 'p_Result_161' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_16)   --->   "%zext_ln414_19 = zext i7 %sub_ln414_7"   --->   Operation 345 'zext' 'zext_ln414_19' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_16)   --->   "%lshr_ln414_9 = lshr i64 18446744073709551615, i64 %zext_ln414_19"   --->   Operation 346 'lshr' 'lshr_ln414_9' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_16)   --->   "%p_Result_162 = and i64 %p_Result_161, i64 %lshr_ln414_9"   --->   Operation 347 'and' 'p_Result_162' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node p_Result_164)   --->   "%tmp_261 = partselect i512 @llvm.part.select.i512, i512 %shl_ln414, i32 511, i32 0"   --->   Operation 348 'partselect' 'tmp_261' <Predicate = (state_load == 2 & tmp_18_i & icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node p_Result_164)   --->   "%select_ln414_13 = select i1 %icmp_ln414, i512 %tmp_261, i512 %shl_ln414"   --->   Operation 349 'select' 'select_ln414_13' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_13)   --->   "%xor_ln414 = xor i512 %and_ln414, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095"   --->   Operation 350 'xor' 'xor_ln414' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.74ns) (out node of the LUT)   --->   "%and_ln414_13 = and i512 %p_Result_160, i512 %xor_ln414"   --->   Operation 351 'and' 'and_ln414_13' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node p_Result_164)   --->   "%and_ln414_14 = and i512 %select_ln414_13, i512 %and_ln414"   --->   Operation 352 'and' 'and_ln414_14' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.57ns) (out node of the LUT)   --->   "%p_Result_164 = or i512 %and_ln414_13, i512 %and_ln414_14"   --->   Operation 353 'or' 'p_Result_164' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.57> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_15)   --->   "%select_ln414_14 = select i1 %icmp_ln414_2, i7 63, i7 %trunc_ln414_4"   --->   Operation 354 'select' 'select_ln414_14' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_15)   --->   "%select_ln414_16 = select i1 %icmp_ln414_2, i7 %sub_ln414_11, i7 0"   --->   Operation 355 'select' 'select_ln414_16' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_15)   --->   "%zext_ln414_26 = zext i7 %select_ln414_14"   --->   Operation 356 'zext' 'zext_ln414_26' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_15)   --->   "%zext_ln414_27 = zext i7 %select_ln414_16"   --->   Operation 357 'zext' 'zext_ln414_27' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node p_Result_166)   --->   "%tmp_263 = partselect i64 @llvm.part.select.i64, i64 %shl_ln414_8, i32 63, i32 0"   --->   Operation 358 'partselect' 'tmp_263' <Predicate = (state_load == 2 & tmp_18_i & icmp_ln414_2)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node p_Result_166)   --->   "%select_ln414_17 = select i1 %icmp_ln414_2, i64 %tmp_263, i64 %shl_ln414_8"   --->   Operation 359 'select' 'select_ln414_17' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_15)   --->   "%shl_ln414_9 = shl i64 18446744073709551615, i64 %zext_ln414_26"   --->   Operation 360 'shl' 'shl_ln414_9' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_15)   --->   "%lshr_ln414_11 = lshr i64 18446744073709551615, i64 %zext_ln414_27"   --->   Operation 361 'lshr' 'lshr_ln414_11' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.66ns) (out node of the LUT)   --->   "%and_ln414_15 = and i64 %shl_ln414_9, i64 %lshr_ln414_11"   --->   Operation 362 'and' 'and_ln414_15' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_16)   --->   "%xor_ln414_2 = xor i64 %and_ln414_15, i64 18446744073709551615"   --->   Operation 363 'xor' 'xor_ln414_2' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.66ns) (out node of the LUT)   --->   "%and_ln414_16 = and i64 %p_Result_162, i64 %xor_ln414_2"   --->   Operation 364 'and' 'and_ln414_16' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node p_Result_166)   --->   "%and_ln414_17 = and i64 %select_ln414_17, i64 %and_ln414_15"   --->   Operation 365 'and' 'and_ln414_17' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.41ns) (out node of the LUT)   --->   "%p_Result_166 = or i64 %and_ln414_16, i64 %and_ln414_17"   --->   Operation 366 'or' 'p_Result_166' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.41> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i447.i1.i64.i512, i447 0, i1 %sendWord_last_V, i64 %p_Result_166, i512 %p_Result_164" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 367 'bitconcatenate' 'p_s' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadDataStitched, i1024 %p_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 368 'write' 'write_ln174' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln674_16 = zext i10 %sub_ln674_9"   --->   Operation 369 'zext' 'zext_ln674_16' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln674_16 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_16"   --->   Operation 370 'lshr' 'lshr_ln674_16' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%p_Result_167 = and i512 %lshr_ln674_15, i512 %lshr_ln674_16"   --->   Operation 371 'and' 'p_Result_167' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln414_28 = zext i10 %sub_ln414_12"   --->   Operation 372 'zext' 'zext_ln414_28' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.74ns)   --->   "%lshr_ln414_12 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_28"   --->   Operation 373 'lshr' 'lshr_ln414_12' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414_3 = xor i512 %lshr_ln414_12, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095"   --->   Operation 374 'xor' 'xor_ln414_3' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_18 = and i512 %p_Val2_s, i512 %xor_ln414_3"   --->   Operation 375 'and' 'and_ln414_18' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_19 = and i512 %p_Result_167, i512 %lshr_ln414_12"   --->   Operation 376 'and' 'and_ln414_19' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Result_s = or i512 %and_ln414_18, i512 %and_ln414_19"   --->   Operation 377 'or' 'p_Result_s' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.41ns)   --->   "%store_ln414 = store i512 %p_Result_s, i512 %prevWord_data_V_6"   --->   Operation 378 'store' 'store_ln414' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.41>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node p_Result_158)   --->   "%zext_ln674_18 = zext i7 %sub_ln674_12"   --->   Operation 379 'zext' 'zext_ln674_18' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node p_Result_158)   --->   "%lshr_ln674_18 = lshr i64 18446744073709551615, i64 %zext_ln674_18"   --->   Operation 380 'lshr' 'lshr_ln674_18' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node p_Result_158)   --->   "%p_Result_168 = and i64 %lshr_ln674_17, i64 %lshr_ln674_18"   --->   Operation 381 'and' 'p_Result_168' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln414_29 = zext i7 %sub_ln414_13"   --->   Operation 382 'zext' 'zext_ln414_29' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.66ns)   --->   "%lshr_ln414_13 = lshr i64 18446744073709551615, i64 %zext_ln414_29"   --->   Operation 383 'lshr' 'lshr_ln414_13' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node p_Result_158)   --->   "%xor_ln414_4 = xor i64 %lshr_ln414_13, i64 18446744073709551615"   --->   Operation 384 'xor' 'xor_ln414_4' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node p_Result_158)   --->   "%and_ln414_20 = and i64 %p_Val2_22, i64 %xor_ln414_4"   --->   Operation 385 'and' 'and_ln414_20' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node p_Result_158)   --->   "%and_ln414_21 = and i64 %p_Result_168, i64 %lshr_ln414_13"   --->   Operation 386 'and' 'and_ln414_21' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.66ns) (out node of the LUT)   --->   "%p_Result_158 = or i64 %and_ln414_20, i64 %and_ln414_21"   --->   Operation 387 'or' 'p_Result_158' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.41ns)   --->   "%store_ln414 = store i64 %p_Result_158, i64 %prevWord_keep_V_1"   --->   Operation 388 'store' 'store_ln414' <Predicate = (state_load == 2 & tmp_18_i)> <Delay = 0.41>
ST_2 : Operation 389 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadDataStitched, i1024 %txBufferReadData_internal_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 389 'write' 'write_ln174' <Predicate = (state_load == 3 & tmp_17_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 390 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadDataStitched, i1024 %txBufferReadData_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 390 'write' 'write_ln174' <Predicate = (state_load == 1 & tmp_i_270 & !tmp_last_V_3)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 391 'br' 'br_ln0' <Predicate = (state_load == 1 & tmp_i_270 & !tmp_last_V_3)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadDataStitched, i1024 %txBufferReadData_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 392 'write' 'write_ln174' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & !pkgNeedsMerge_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 393 'br' 'br_ln0' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & !pkgNeedsMerge_load)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%tmp = partselect i447 @_ssdm_op_PartSelect.i447.i1024.i32.i32, i1024 %txBufferReadData_internal_read, i32 577, i32 1023" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 394 'partselect' 'tmp' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & pkgNeedsMerge_load & tmp_269)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i1024 %txBufferReadData_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 395 'trunc' 'trunc_ln174' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & pkgNeedsMerge_load & tmp_269)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%p_7 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i447.i1.i576, i447 %tmp, i1 0, i576 %trunc_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 396 'bitconcatenate' 'p_7' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & pkgNeedsMerge_load & tmp_269)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadDataStitched, i1024 %p_7" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 397 'write' 'write_ln174' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & pkgNeedsMerge_load & tmp_269)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 398 'br' 'br_ln0' <Predicate = (state_load == 1 & tmp_i_270 & tmp_last_V_3 & pkgNeedsMerge_load & tmp_269)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln1331 = trunc i1024 %txBufferReadData_internal_read" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1331]   --->   Operation 399 'trunc' 'trunc_ln1331' <Predicate = (state_load == 1 & tmp_i_270)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.41ns)   --->   "%store_ln1331 = store i512 %trunc_ln1331, i512 %prevWord_data_V_6" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1331]   --->   Operation 400 'store' 'store_ln1331' <Predicate = (state_load == 1 & tmp_i_270)> <Delay = 0.41>
ST_2 : Operation 401 [1/1] (0.41ns)   --->   "%store_ln1331 = store i64 %tmp_keep_V_3, i64 %prevWord_keep_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1331]   --->   Operation 401 'store' 'store_ln1331' <Predicate = (state_load == 1 & tmp_i_270)> <Delay = 0.41>
ST_2 : Operation 402 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadDataStitched, i1024 %txBufferReadData_internal_read_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 402 'write' 'write_ln174' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & !tmp_last_V)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 403 'br' 'br_ln0' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadDataStitched, i1024 %txBufferReadData_internal_read_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 404 'write' 'write_ln174' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & !memAccessBreakdown2txPkgStitcher_read)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 405 'br' 'br_ln0' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & !memAccessBreakdown2txPkgStitcher_read)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_s = partselect i447 @_ssdm_op_PartSelect.i447.i1024.i32.i32, i1024 %txBufferReadData_internal_read_3, i32 577, i32 1023" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 406 'partselect' 'tmp_s' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & memAccessBreakdown2txPkgStitcher_read & tmp_270)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln174_5 = trunc i1024 %txBufferReadData_internal_read_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 407 'trunc' 'trunc_ln174_5' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & memAccessBreakdown2txPkgStitcher_read & tmp_270)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%p_8 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i447.i1.i576, i447 %tmp_s, i1 0, i576 %trunc_ln174_5" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 408 'bitconcatenate' 'p_8' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & memAccessBreakdown2txPkgStitcher_read & tmp_270)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadDataStitched, i1024 %p_8" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 409 'write' 'write_ln174' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & memAccessBreakdown2txPkgStitcher_read & tmp_270)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 410 'br' 'br_ln0' <Predicate = (state_load == 0 & tmp_i & tmp_19_i & tmp_last_V & memAccessBreakdown2txPkgStitcher_read & tmp_270)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln1291 = trunc i1024 %txBufferReadData_internal_read_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1291]   --->   Operation 411 'trunc' 'trunc_ln1291' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.41ns)   --->   "%store_ln1291 = store i512 %trunc_ln1291, i512 %prevWord_data_V_6" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1291]   --->   Operation 412 'store' 'store_ln1291' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 0.41>
ST_2 : Operation 413 [1/1] (0.41ns)   --->   "%store_ln1291 = store i64 %tmp_keep_V, i64 %prevWord_keep_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1291]   --->   Operation 413 'store' 'store_ln1291' <Predicate = (state_load == 0 & tmp_i & tmp_19_i)> <Delay = 0.41>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 414 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 3ns
The critical path consists of the following:
	fifo read on port 'txBufferReadData_internal' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [82]  (1.17 ns)
	'and' operation ('and_ln819') [171]  (0 ns)
	'icmp' operation ('sendWord.last.V') [172]  (1.06 ns)
	'select' operation ('select_ln1367', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1367) [229]  (0.278 ns)
	'store' operation ('store_ln1367', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1367) of variable 'select_ln1367', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1367 on static variable 'state' [230]  (0.486 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'select' operation ('select_ln414_14') [152]  (0 ns)
	'shl' operation ('shl_ln414_9') [162]  (0 ns)
	'and' operation ('and_ln414_15') [164]  (0.666 ns)
	'xor' operation ('xor_ln414_2') [165]  (0 ns)
	'and' operation ('and_ln414_16') [166]  (0.666 ns)
	'or' operation ('__Result__') [168]  (0.411 ns)
	fifo write on port 'txBufferReadDataStitched' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [174]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
