|top
clk => clk.IN2
reset => reset.IN1
start => start.IN1
finish <= main:main_inst.finish
waitrequest => ~NO_FANOUT~
return_val[0] <= main:main_inst.return_val
return_val[1] <= main:main_inst.return_val
return_val[2] <= main:main_inst.return_val
return_val[3] <= main:main_inst.return_val
return_val[4] <= main:main_inst.return_val
return_val[5] <= main:main_inst.return_val
return_val[6] <= main:main_inst.return_val
return_val[7] <= main:main_inst.return_val
return_val[8] <= main:main_inst.return_val
return_val[9] <= main:main_inst.return_val
return_val[10] <= main:main_inst.return_val
return_val[11] <= main:main_inst.return_val
return_val[12] <= main:main_inst.return_val
return_val[13] <= main:main_inst.return_val
return_val[14] <= main:main_inst.return_val
return_val[15] <= main:main_inst.return_val
return_val[16] <= main:main_inst.return_val
return_val[17] <= main:main_inst.return_val
return_val[18] <= main:main_inst.return_val
return_val[19] <= main:main_inst.return_val
return_val[20] <= main:main_inst.return_val
return_val[21] <= main:main_inst.return_val
return_val[22] <= main:main_inst.return_val
return_val[23] <= main:main_inst.return_val
return_val[24] <= main:main_inst.return_val
return_val[25] <= main:main_inst.return_val
return_val[26] <= main:main_inst.return_val
return_val[27] <= main:main_inst.return_val
return_val[28] <= main:main_inst.return_val
return_val[29] <= main:main_inst.return_val
return_val[30] <= main:main_inst.return_val
return_val[31] <= main:main_inst.return_val


|top|memory_controller:memory_controller_inst
clk => clk.IN13
memory_controller_address_a[0] => ~NO_FANOUT~
memory_controller_address_a[1] => ~NO_FANOUT~
memory_controller_address_a[2] => b_address_a.IN1
memory_controller_address_a[2] => c_address_a.IN1
memory_controller_address_a[2] => d_address_a.IN1
memory_controller_address_a[2] => e_address_a.IN1
memory_controller_address_a[2] => f_address_a.IN1
memory_controller_address_a[2] => g_address_a.IN1
memory_controller_address_a[2] => h_address_a.IN1
memory_controller_address_a[2] => ii_address_a.IN1
memory_controller_address_a[2] => BANANA_address_a.IN1
memory_controller_address_a[2] => aa_address_a.IN1
memory_controller_address_a[2] => bb_address_a.IN1
memory_controller_address_a[2] => cc_address_a.IN1
memory_controller_address_a[2] => dd_address_a.IN1
memory_controller_address_a[3] => b_address_a.IN1
memory_controller_address_a[3] => c_address_a.IN1
memory_controller_address_a[3] => d_address_a.IN1
memory_controller_address_a[3] => e_address_a.IN1
memory_controller_address_a[3] => f_address_a.IN1
memory_controller_address_a[3] => g_address_a.IN1
memory_controller_address_a[3] => h_address_a.IN1
memory_controller_address_a[3] => ii_address_a.IN1
memory_controller_address_a[3] => BANANA_address_a.IN1
memory_controller_address_a[3] => aa_address_a.IN1
memory_controller_address_a[3] => bb_address_a.IN1
memory_controller_address_a[3] => cc_address_a.IN1
memory_controller_address_a[3] => dd_address_a.IN1
memory_controller_address_a[4] => b_address_a.IN1
memory_controller_address_a[4] => c_address_a.IN1
memory_controller_address_a[4] => d_address_a.IN1
memory_controller_address_a[4] => e_address_a.IN1
memory_controller_address_a[4] => f_address_a.IN1
memory_controller_address_a[4] => g_address_a.IN1
memory_controller_address_a[4] => h_address_a.IN1
memory_controller_address_a[4] => ii_address_a.IN1
memory_controller_address_a[4] => BANANA_address_a.IN1
memory_controller_address_a[4] => aa_address_a.IN1
memory_controller_address_a[4] => bb_address_a.IN1
memory_controller_address_a[4] => cc_address_a.IN1
memory_controller_address_a[4] => dd_address_a.IN1
memory_controller_address_a[5] => b_address_a.IN1
memory_controller_address_a[5] => c_address_a.IN1
memory_controller_address_a[5] => d_address_a.IN1
memory_controller_address_a[5] => e_address_a.IN1
memory_controller_address_a[5] => f_address_a.IN1
memory_controller_address_a[5] => g_address_a.IN1
memory_controller_address_a[5] => h_address_a.IN1
memory_controller_address_a[5] => ii_address_a.IN1
memory_controller_address_a[5] => BANANA_address_a.IN1
memory_controller_address_a[5] => aa_address_a.IN1
memory_controller_address_a[5] => bb_address_a.IN1
memory_controller_address_a[5] => cc_address_a.IN1
memory_controller_address_a[5] => dd_address_a.IN1
memory_controller_address_a[6] => b_address_a.IN1
memory_controller_address_a[6] => c_address_a.IN1
memory_controller_address_a[6] => d_address_a.IN1
memory_controller_address_a[6] => e_address_a.IN1
memory_controller_address_a[6] => f_address_a.IN1
memory_controller_address_a[6] => g_address_a.IN1
memory_controller_address_a[6] => h_address_a.IN1
memory_controller_address_a[6] => ii_address_a.IN1
memory_controller_address_a[6] => BANANA_address_a.IN1
memory_controller_address_a[6] => aa_address_a.IN1
memory_controller_address_a[6] => bb_address_a.IN1
memory_controller_address_a[6] => cc_address_a.IN1
memory_controller_address_a[6] => dd_address_a.IN1
memory_controller_address_a[7] => b_address_a.IN1
memory_controller_address_a[7] => c_address_a.IN1
memory_controller_address_a[7] => d_address_a.IN1
memory_controller_address_a[7] => e_address_a.IN1
memory_controller_address_a[7] => f_address_a.IN1
memory_controller_address_a[7] => g_address_a.IN1
memory_controller_address_a[7] => h_address_a.IN1
memory_controller_address_a[7] => ii_address_a.IN1
memory_controller_address_a[7] => BANANA_address_a.IN1
memory_controller_address_a[7] => aa_address_a.IN1
memory_controller_address_a[7] => bb_address_a.IN1
memory_controller_address_a[7] => cc_address_a.IN1
memory_controller_address_a[7] => dd_address_a.IN1
memory_controller_address_a[8] => b_address_a.IN1
memory_controller_address_a[8] => c_address_a.IN1
memory_controller_address_a[8] => d_address_a.IN1
memory_controller_address_a[8] => e_address_a.IN1
memory_controller_address_a[8] => f_address_a.IN1
memory_controller_address_a[8] => g_address_a.IN1
memory_controller_address_a[8] => h_address_a.IN1
memory_controller_address_a[8] => ii_address_a.IN1
memory_controller_address_a[8] => BANANA_address_a.IN1
memory_controller_address_a[8] => aa_address_a.IN1
memory_controller_address_a[8] => bb_address_a.IN1
memory_controller_address_a[8] => cc_address_a.IN1
memory_controller_address_a[8] => dd_address_a.IN1
memory_controller_address_a[9] => ~NO_FANOUT~
memory_controller_address_a[10] => ~NO_FANOUT~
memory_controller_address_a[11] => ~NO_FANOUT~
memory_controller_address_a[12] => ~NO_FANOUT~
memory_controller_address_a[13] => ~NO_FANOUT~
memory_controller_address_a[14] => ~NO_FANOUT~
memory_controller_address_a[15] => ~NO_FANOUT~
memory_controller_address_a[16] => ~NO_FANOUT~
memory_controller_address_a[17] => ~NO_FANOUT~
memory_controller_address_a[18] => ~NO_FANOUT~
memory_controller_address_a[19] => ~NO_FANOUT~
memory_controller_address_a[20] => ~NO_FANOUT~
memory_controller_address_a[21] => ~NO_FANOUT~
memory_controller_address_a[22] => ~NO_FANOUT~
memory_controller_address_a[23] => Equal0.IN8
memory_controller_address_a[23] => Equal1.IN1
memory_controller_address_a[23] => Equal2.IN8
memory_controller_address_a[23] => Equal3.IN1
memory_controller_address_a[23] => Equal4.IN8
memory_controller_address_a[23] => Equal5.IN2
memory_controller_address_a[23] => Equal6.IN8
memory_controller_address_a[23] => Equal7.IN1
memory_controller_address_a[23] => Equal8.IN8
memory_controller_address_a[23] => Equal9.IN2
memory_controller_address_a[23] => Equal10.IN8
memory_controller_address_a[23] => Equal11.IN2
memory_controller_address_a[23] => Equal12.IN8
memory_controller_address_a[24] => Equal0.IN0
memory_controller_address_a[24] => Equal1.IN0
memory_controller_address_a[24] => Equal2.IN7
memory_controller_address_a[24] => Equal3.IN8
memory_controller_address_a[24] => Equal4.IN1
memory_controller_address_a[24] => Equal5.IN1
memory_controller_address_a[24] => Equal6.IN7
memory_controller_address_a[24] => Equal7.IN8
memory_controller_address_a[24] => Equal8.IN1
memory_controller_address_a[24] => Equal9.IN1
memory_controller_address_a[24] => Equal10.IN7
memory_controller_address_a[24] => Equal11.IN8
memory_controller_address_a[24] => Equal12.IN2
memory_controller_address_a[25] => Equal0.IN7
memory_controller_address_a[25] => Equal1.IN8
memory_controller_address_a[25] => Equal2.IN0
memory_controller_address_a[25] => Equal3.IN0
memory_controller_address_a[25] => Equal4.IN0
memory_controller_address_a[25] => Equal5.IN0
memory_controller_address_a[25] => Equal6.IN6
memory_controller_address_a[25] => Equal7.IN7
memory_controller_address_a[25] => Equal8.IN7
memory_controller_address_a[25] => Equal9.IN8
memory_controller_address_a[25] => Equal10.IN1
memory_controller_address_a[25] => Equal11.IN1
memory_controller_address_a[25] => Equal12.IN1
memory_controller_address_a[26] => Equal0.IN6
memory_controller_address_a[26] => Equal1.IN7
memory_controller_address_a[26] => Equal2.IN6
memory_controller_address_a[26] => Equal3.IN7
memory_controller_address_a[26] => Equal4.IN7
memory_controller_address_a[26] => Equal5.IN8
memory_controller_address_a[26] => Equal6.IN0
memory_controller_address_a[26] => Equal7.IN0
memory_controller_address_a[26] => Equal8.IN0
memory_controller_address_a[26] => Equal9.IN0
memory_controller_address_a[26] => Equal10.IN0
memory_controller_address_a[26] => Equal11.IN0
memory_controller_address_a[26] => Equal12.IN0
memory_controller_address_a[27] => Equal0.IN5
memory_controller_address_a[27] => Equal1.IN6
memory_controller_address_a[27] => Equal2.IN5
memory_controller_address_a[27] => Equal3.IN6
memory_controller_address_a[27] => Equal4.IN6
memory_controller_address_a[27] => Equal5.IN7
memory_controller_address_a[27] => Equal6.IN5
memory_controller_address_a[27] => Equal7.IN6
memory_controller_address_a[27] => Equal8.IN6
memory_controller_address_a[27] => Equal9.IN7
memory_controller_address_a[27] => Equal10.IN6
memory_controller_address_a[27] => Equal11.IN7
memory_controller_address_a[27] => Equal12.IN7
memory_controller_address_a[28] => Equal0.IN4
memory_controller_address_a[28] => Equal1.IN5
memory_controller_address_a[28] => Equal2.IN4
memory_controller_address_a[28] => Equal3.IN5
memory_controller_address_a[28] => Equal4.IN5
memory_controller_address_a[28] => Equal5.IN6
memory_controller_address_a[28] => Equal6.IN4
memory_controller_address_a[28] => Equal7.IN5
memory_controller_address_a[28] => Equal8.IN5
memory_controller_address_a[28] => Equal9.IN6
memory_controller_address_a[28] => Equal10.IN5
memory_controller_address_a[28] => Equal11.IN6
memory_controller_address_a[28] => Equal12.IN6
memory_controller_address_a[29] => Equal0.IN3
memory_controller_address_a[29] => Equal1.IN4
memory_controller_address_a[29] => Equal2.IN3
memory_controller_address_a[29] => Equal3.IN4
memory_controller_address_a[29] => Equal4.IN4
memory_controller_address_a[29] => Equal5.IN5
memory_controller_address_a[29] => Equal6.IN3
memory_controller_address_a[29] => Equal7.IN4
memory_controller_address_a[29] => Equal8.IN4
memory_controller_address_a[29] => Equal9.IN5
memory_controller_address_a[29] => Equal10.IN4
memory_controller_address_a[29] => Equal11.IN5
memory_controller_address_a[29] => Equal12.IN5
memory_controller_address_a[30] => Equal0.IN2
memory_controller_address_a[30] => Equal1.IN3
memory_controller_address_a[30] => Equal2.IN2
memory_controller_address_a[30] => Equal3.IN3
memory_controller_address_a[30] => Equal4.IN3
memory_controller_address_a[30] => Equal5.IN4
memory_controller_address_a[30] => Equal6.IN2
memory_controller_address_a[30] => Equal7.IN3
memory_controller_address_a[30] => Equal8.IN3
memory_controller_address_a[30] => Equal9.IN4
memory_controller_address_a[30] => Equal10.IN3
memory_controller_address_a[30] => Equal11.IN4
memory_controller_address_a[30] => Equal12.IN4
memory_controller_address_a[31] => Equal0.IN1
memory_controller_address_a[31] => Equal1.IN2
memory_controller_address_a[31] => Equal2.IN1
memory_controller_address_a[31] => Equal3.IN2
memory_controller_address_a[31] => Equal4.IN2
memory_controller_address_a[31] => Equal5.IN3
memory_controller_address_a[31] => Equal6.IN1
memory_controller_address_a[31] => Equal7.IN2
memory_controller_address_a[31] => Equal8.IN2
memory_controller_address_a[31] => Equal9.IN3
memory_controller_address_a[31] => Equal10.IN2
memory_controller_address_a[31] => Equal11.IN3
memory_controller_address_a[31] => Equal12.IN3
memory_controller_address_b[0] => ~NO_FANOUT~
memory_controller_address_b[1] => ~NO_FANOUT~
memory_controller_address_b[2] => b_address_b.IN1
memory_controller_address_b[2] => c_address_b.IN1
memory_controller_address_b[2] => d_address_b.IN1
memory_controller_address_b[2] => e_address_b.IN1
memory_controller_address_b[2] => f_address_b.IN1
memory_controller_address_b[2] => g_address_b.IN1
memory_controller_address_b[2] => h_address_b.IN1
memory_controller_address_b[2] => ii_address_b.IN1
memory_controller_address_b[2] => BANANA_address_b.IN1
memory_controller_address_b[2] => aa_address_b.IN1
memory_controller_address_b[2] => bb_address_b.IN1
memory_controller_address_b[2] => cc_address_b.IN1
memory_controller_address_b[2] => dd_address_b.IN1
memory_controller_address_b[3] => b_address_b.IN1
memory_controller_address_b[3] => c_address_b.IN1
memory_controller_address_b[3] => d_address_b.IN1
memory_controller_address_b[3] => e_address_b.IN1
memory_controller_address_b[3] => f_address_b.IN1
memory_controller_address_b[3] => g_address_b.IN1
memory_controller_address_b[3] => h_address_b.IN1
memory_controller_address_b[3] => ii_address_b.IN1
memory_controller_address_b[3] => BANANA_address_b.IN1
memory_controller_address_b[3] => aa_address_b.IN1
memory_controller_address_b[3] => bb_address_b.IN1
memory_controller_address_b[3] => cc_address_b.IN1
memory_controller_address_b[3] => dd_address_b.IN1
memory_controller_address_b[4] => b_address_b.IN1
memory_controller_address_b[4] => c_address_b.IN1
memory_controller_address_b[4] => d_address_b.IN1
memory_controller_address_b[4] => e_address_b.IN1
memory_controller_address_b[4] => f_address_b.IN1
memory_controller_address_b[4] => g_address_b.IN1
memory_controller_address_b[4] => h_address_b.IN1
memory_controller_address_b[4] => ii_address_b.IN1
memory_controller_address_b[4] => BANANA_address_b.IN1
memory_controller_address_b[4] => aa_address_b.IN1
memory_controller_address_b[4] => bb_address_b.IN1
memory_controller_address_b[4] => cc_address_b.IN1
memory_controller_address_b[4] => dd_address_b.IN1
memory_controller_address_b[5] => b_address_b.IN1
memory_controller_address_b[5] => c_address_b.IN1
memory_controller_address_b[5] => d_address_b.IN1
memory_controller_address_b[5] => e_address_b.IN1
memory_controller_address_b[5] => f_address_b.IN1
memory_controller_address_b[5] => g_address_b.IN1
memory_controller_address_b[5] => h_address_b.IN1
memory_controller_address_b[5] => ii_address_b.IN1
memory_controller_address_b[5] => BANANA_address_b.IN1
memory_controller_address_b[5] => aa_address_b.IN1
memory_controller_address_b[5] => bb_address_b.IN1
memory_controller_address_b[5] => cc_address_b.IN1
memory_controller_address_b[5] => dd_address_b.IN1
memory_controller_address_b[6] => b_address_b.IN1
memory_controller_address_b[6] => c_address_b.IN1
memory_controller_address_b[6] => d_address_b.IN1
memory_controller_address_b[6] => e_address_b.IN1
memory_controller_address_b[6] => f_address_b.IN1
memory_controller_address_b[6] => g_address_b.IN1
memory_controller_address_b[6] => h_address_b.IN1
memory_controller_address_b[6] => ii_address_b.IN1
memory_controller_address_b[6] => BANANA_address_b.IN1
memory_controller_address_b[6] => aa_address_b.IN1
memory_controller_address_b[6] => bb_address_b.IN1
memory_controller_address_b[6] => cc_address_b.IN1
memory_controller_address_b[6] => dd_address_b.IN1
memory_controller_address_b[7] => b_address_b.IN1
memory_controller_address_b[7] => c_address_b.IN1
memory_controller_address_b[7] => d_address_b.IN1
memory_controller_address_b[7] => e_address_b.IN1
memory_controller_address_b[7] => f_address_b.IN1
memory_controller_address_b[7] => g_address_b.IN1
memory_controller_address_b[7] => h_address_b.IN1
memory_controller_address_b[7] => ii_address_b.IN1
memory_controller_address_b[7] => BANANA_address_b.IN1
memory_controller_address_b[7] => aa_address_b.IN1
memory_controller_address_b[7] => bb_address_b.IN1
memory_controller_address_b[7] => cc_address_b.IN1
memory_controller_address_b[7] => dd_address_b.IN1
memory_controller_address_b[8] => b_address_b.IN1
memory_controller_address_b[8] => c_address_b.IN1
memory_controller_address_b[8] => d_address_b.IN1
memory_controller_address_b[8] => e_address_b.IN1
memory_controller_address_b[8] => f_address_b.IN1
memory_controller_address_b[8] => g_address_b.IN1
memory_controller_address_b[8] => h_address_b.IN1
memory_controller_address_b[8] => ii_address_b.IN1
memory_controller_address_b[8] => BANANA_address_b.IN1
memory_controller_address_b[8] => aa_address_b.IN1
memory_controller_address_b[8] => bb_address_b.IN1
memory_controller_address_b[8] => cc_address_b.IN1
memory_controller_address_b[8] => dd_address_b.IN1
memory_controller_address_b[9] => ~NO_FANOUT~
memory_controller_address_b[10] => ~NO_FANOUT~
memory_controller_address_b[11] => ~NO_FANOUT~
memory_controller_address_b[12] => ~NO_FANOUT~
memory_controller_address_b[13] => ~NO_FANOUT~
memory_controller_address_b[14] => ~NO_FANOUT~
memory_controller_address_b[15] => ~NO_FANOUT~
memory_controller_address_b[16] => ~NO_FANOUT~
memory_controller_address_b[17] => ~NO_FANOUT~
memory_controller_address_b[18] => ~NO_FANOUT~
memory_controller_address_b[19] => ~NO_FANOUT~
memory_controller_address_b[20] => ~NO_FANOUT~
memory_controller_address_b[21] => ~NO_FANOUT~
memory_controller_address_b[22] => ~NO_FANOUT~
memory_controller_address_b[23] => Equal13.IN8
memory_controller_address_b[23] => Equal14.IN1
memory_controller_address_b[23] => Equal15.IN8
memory_controller_address_b[23] => Equal16.IN1
memory_controller_address_b[23] => Equal17.IN8
memory_controller_address_b[23] => Equal18.IN2
memory_controller_address_b[23] => Equal19.IN8
memory_controller_address_b[23] => Equal20.IN1
memory_controller_address_b[23] => Equal21.IN8
memory_controller_address_b[23] => Equal22.IN2
memory_controller_address_b[23] => Equal23.IN8
memory_controller_address_b[23] => Equal24.IN2
memory_controller_address_b[23] => Equal25.IN8
memory_controller_address_b[24] => Equal13.IN0
memory_controller_address_b[24] => Equal14.IN0
memory_controller_address_b[24] => Equal15.IN7
memory_controller_address_b[24] => Equal16.IN8
memory_controller_address_b[24] => Equal17.IN1
memory_controller_address_b[24] => Equal18.IN1
memory_controller_address_b[24] => Equal19.IN7
memory_controller_address_b[24] => Equal20.IN8
memory_controller_address_b[24] => Equal21.IN1
memory_controller_address_b[24] => Equal22.IN1
memory_controller_address_b[24] => Equal23.IN7
memory_controller_address_b[24] => Equal24.IN8
memory_controller_address_b[24] => Equal25.IN2
memory_controller_address_b[25] => Equal13.IN7
memory_controller_address_b[25] => Equal14.IN8
memory_controller_address_b[25] => Equal15.IN0
memory_controller_address_b[25] => Equal16.IN0
memory_controller_address_b[25] => Equal17.IN0
memory_controller_address_b[25] => Equal18.IN0
memory_controller_address_b[25] => Equal19.IN6
memory_controller_address_b[25] => Equal20.IN7
memory_controller_address_b[25] => Equal21.IN7
memory_controller_address_b[25] => Equal22.IN8
memory_controller_address_b[25] => Equal23.IN1
memory_controller_address_b[25] => Equal24.IN1
memory_controller_address_b[25] => Equal25.IN1
memory_controller_address_b[26] => Equal13.IN6
memory_controller_address_b[26] => Equal14.IN7
memory_controller_address_b[26] => Equal15.IN6
memory_controller_address_b[26] => Equal16.IN7
memory_controller_address_b[26] => Equal17.IN7
memory_controller_address_b[26] => Equal18.IN8
memory_controller_address_b[26] => Equal19.IN0
memory_controller_address_b[26] => Equal20.IN0
memory_controller_address_b[26] => Equal21.IN0
memory_controller_address_b[26] => Equal22.IN0
memory_controller_address_b[26] => Equal23.IN0
memory_controller_address_b[26] => Equal24.IN0
memory_controller_address_b[26] => Equal25.IN0
memory_controller_address_b[27] => Equal13.IN5
memory_controller_address_b[27] => Equal14.IN6
memory_controller_address_b[27] => Equal15.IN5
memory_controller_address_b[27] => Equal16.IN6
memory_controller_address_b[27] => Equal17.IN6
memory_controller_address_b[27] => Equal18.IN7
memory_controller_address_b[27] => Equal19.IN5
memory_controller_address_b[27] => Equal20.IN6
memory_controller_address_b[27] => Equal21.IN6
memory_controller_address_b[27] => Equal22.IN7
memory_controller_address_b[27] => Equal23.IN6
memory_controller_address_b[27] => Equal24.IN7
memory_controller_address_b[27] => Equal25.IN7
memory_controller_address_b[28] => Equal13.IN4
memory_controller_address_b[28] => Equal14.IN5
memory_controller_address_b[28] => Equal15.IN4
memory_controller_address_b[28] => Equal16.IN5
memory_controller_address_b[28] => Equal17.IN5
memory_controller_address_b[28] => Equal18.IN6
memory_controller_address_b[28] => Equal19.IN4
memory_controller_address_b[28] => Equal20.IN5
memory_controller_address_b[28] => Equal21.IN5
memory_controller_address_b[28] => Equal22.IN6
memory_controller_address_b[28] => Equal23.IN5
memory_controller_address_b[28] => Equal24.IN6
memory_controller_address_b[28] => Equal25.IN6
memory_controller_address_b[29] => Equal13.IN3
memory_controller_address_b[29] => Equal14.IN4
memory_controller_address_b[29] => Equal15.IN3
memory_controller_address_b[29] => Equal16.IN4
memory_controller_address_b[29] => Equal17.IN4
memory_controller_address_b[29] => Equal18.IN5
memory_controller_address_b[29] => Equal19.IN3
memory_controller_address_b[29] => Equal20.IN4
memory_controller_address_b[29] => Equal21.IN4
memory_controller_address_b[29] => Equal22.IN5
memory_controller_address_b[29] => Equal23.IN4
memory_controller_address_b[29] => Equal24.IN5
memory_controller_address_b[29] => Equal25.IN5
memory_controller_address_b[30] => Equal13.IN2
memory_controller_address_b[30] => Equal14.IN3
memory_controller_address_b[30] => Equal15.IN2
memory_controller_address_b[30] => Equal16.IN3
memory_controller_address_b[30] => Equal17.IN3
memory_controller_address_b[30] => Equal18.IN4
memory_controller_address_b[30] => Equal19.IN2
memory_controller_address_b[30] => Equal20.IN3
memory_controller_address_b[30] => Equal21.IN3
memory_controller_address_b[30] => Equal22.IN4
memory_controller_address_b[30] => Equal23.IN3
memory_controller_address_b[30] => Equal24.IN4
memory_controller_address_b[30] => Equal25.IN4
memory_controller_address_b[31] => Equal13.IN1
memory_controller_address_b[31] => Equal14.IN2
memory_controller_address_b[31] => Equal15.IN1
memory_controller_address_b[31] => Equal16.IN2
memory_controller_address_b[31] => Equal17.IN2
memory_controller_address_b[31] => Equal18.IN3
memory_controller_address_b[31] => Equal19.IN1
memory_controller_address_b[31] => Equal20.IN2
memory_controller_address_b[31] => Equal21.IN2
memory_controller_address_b[31] => Equal22.IN3
memory_controller_address_b[31] => Equal23.IN2
memory_controller_address_b[31] => Equal24.IN3
memory_controller_address_b[31] => Equal25.IN3
memory_controller_enable_a => memory_controller_enable_reg_a.DATAIN
memory_controller_enable_b => memory_controller_enable_reg_b.DATAIN
memory_controller_write_enable_a => b_write_enable_a.IN1
memory_controller_write_enable_a => c_write_enable_a.IN1
memory_controller_write_enable_a => d_write_enable_a.IN1
memory_controller_write_enable_a => e_write_enable_a.IN1
memory_controller_write_enable_a => f_write_enable_a.IN1
memory_controller_write_enable_a => g_write_enable_a.IN1
memory_controller_write_enable_a => h_write_enable_a.IN1
memory_controller_write_enable_a => ii_write_enable_a.IN1
memory_controller_write_enable_a => BANANA_write_enable_a.IN1
memory_controller_write_enable_a => aa_write_enable_a.IN1
memory_controller_write_enable_a => bb_write_enable_a.IN1
memory_controller_write_enable_a => cc_write_enable_a.IN1
memory_controller_write_enable_a => dd_write_enable_a.IN1
memory_controller_write_enable_b => b_write_enable_b.IN1
memory_controller_write_enable_b => c_write_enable_b.IN1
memory_controller_write_enable_b => d_write_enable_b.IN1
memory_controller_write_enable_b => e_write_enable_b.IN1
memory_controller_write_enable_b => f_write_enable_b.IN1
memory_controller_write_enable_b => g_write_enable_b.IN1
memory_controller_write_enable_b => h_write_enable_b.IN1
memory_controller_write_enable_b => ii_write_enable_b.IN1
memory_controller_write_enable_b => BANANA_write_enable_b.IN1
memory_controller_write_enable_b => aa_write_enable_b.IN1
memory_controller_write_enable_b => bb_write_enable_b.IN1
memory_controller_write_enable_b => cc_write_enable_b.IN1
memory_controller_write_enable_b => dd_write_enable_b.IN1
memory_controller_in_a[0] => dd_in_a[0].IN13
memory_controller_in_a[1] => dd_in_a[1].IN13
memory_controller_in_a[2] => dd_in_a[2].IN13
memory_controller_in_a[3] => dd_in_a[3].IN13
memory_controller_in_a[4] => dd_in_a[4].IN13
memory_controller_in_a[5] => dd_in_a[5].IN13
memory_controller_in_a[6] => dd_in_a[6].IN13
memory_controller_in_a[7] => dd_in_a[7].IN13
memory_controller_in_a[8] => dd_in_a[8].IN13
memory_controller_in_a[9] => dd_in_a[9].IN13
memory_controller_in_a[10] => dd_in_a[10].IN13
memory_controller_in_a[11] => dd_in_a[11].IN13
memory_controller_in_a[12] => dd_in_a[12].IN13
memory_controller_in_a[13] => dd_in_a[13].IN13
memory_controller_in_a[14] => dd_in_a[14].IN13
memory_controller_in_a[15] => dd_in_a[15].IN13
memory_controller_in_a[16] => dd_in_a[16].IN13
memory_controller_in_a[17] => dd_in_a[17].IN13
memory_controller_in_a[18] => dd_in_a[18].IN13
memory_controller_in_a[19] => dd_in_a[19].IN13
memory_controller_in_a[20] => dd_in_a[20].IN13
memory_controller_in_a[21] => dd_in_a[21].IN13
memory_controller_in_a[22] => dd_in_a[22].IN13
memory_controller_in_a[23] => dd_in_a[23].IN13
memory_controller_in_a[24] => dd_in_a[24].IN13
memory_controller_in_a[25] => dd_in_a[25].IN13
memory_controller_in_a[26] => dd_in_a[26].IN13
memory_controller_in_a[27] => dd_in_a[27].IN13
memory_controller_in_a[28] => dd_in_a[28].IN13
memory_controller_in_a[29] => dd_in_a[29].IN13
memory_controller_in_a[30] => dd_in_a[30].IN13
memory_controller_in_a[31] => dd_in_a[31].IN13
memory_controller_in_a[32] => ~NO_FANOUT~
memory_controller_in_a[33] => ~NO_FANOUT~
memory_controller_in_a[34] => ~NO_FANOUT~
memory_controller_in_a[35] => ~NO_FANOUT~
memory_controller_in_a[36] => ~NO_FANOUT~
memory_controller_in_a[37] => ~NO_FANOUT~
memory_controller_in_a[38] => ~NO_FANOUT~
memory_controller_in_a[39] => ~NO_FANOUT~
memory_controller_in_a[40] => ~NO_FANOUT~
memory_controller_in_a[41] => ~NO_FANOUT~
memory_controller_in_a[42] => ~NO_FANOUT~
memory_controller_in_a[43] => ~NO_FANOUT~
memory_controller_in_a[44] => ~NO_FANOUT~
memory_controller_in_a[45] => ~NO_FANOUT~
memory_controller_in_a[46] => ~NO_FANOUT~
memory_controller_in_a[47] => ~NO_FANOUT~
memory_controller_in_a[48] => ~NO_FANOUT~
memory_controller_in_a[49] => ~NO_FANOUT~
memory_controller_in_a[50] => ~NO_FANOUT~
memory_controller_in_a[51] => ~NO_FANOUT~
memory_controller_in_a[52] => ~NO_FANOUT~
memory_controller_in_a[53] => ~NO_FANOUT~
memory_controller_in_a[54] => ~NO_FANOUT~
memory_controller_in_a[55] => ~NO_FANOUT~
memory_controller_in_a[56] => ~NO_FANOUT~
memory_controller_in_a[57] => ~NO_FANOUT~
memory_controller_in_a[58] => ~NO_FANOUT~
memory_controller_in_a[59] => ~NO_FANOUT~
memory_controller_in_a[60] => ~NO_FANOUT~
memory_controller_in_a[61] => ~NO_FANOUT~
memory_controller_in_a[62] => ~NO_FANOUT~
memory_controller_in_a[63] => ~NO_FANOUT~
memory_controller_in_b[0] => dd_in_b[0].IN13
memory_controller_in_b[1] => dd_in_b[1].IN13
memory_controller_in_b[2] => dd_in_b[2].IN13
memory_controller_in_b[3] => dd_in_b[3].IN13
memory_controller_in_b[4] => dd_in_b[4].IN13
memory_controller_in_b[5] => dd_in_b[5].IN13
memory_controller_in_b[6] => dd_in_b[6].IN13
memory_controller_in_b[7] => dd_in_b[7].IN13
memory_controller_in_b[8] => dd_in_b[8].IN13
memory_controller_in_b[9] => dd_in_b[9].IN13
memory_controller_in_b[10] => dd_in_b[10].IN13
memory_controller_in_b[11] => dd_in_b[11].IN13
memory_controller_in_b[12] => dd_in_b[12].IN13
memory_controller_in_b[13] => dd_in_b[13].IN13
memory_controller_in_b[14] => dd_in_b[14].IN13
memory_controller_in_b[15] => dd_in_b[15].IN13
memory_controller_in_b[16] => dd_in_b[16].IN13
memory_controller_in_b[17] => dd_in_b[17].IN13
memory_controller_in_b[18] => dd_in_b[18].IN13
memory_controller_in_b[19] => dd_in_b[19].IN13
memory_controller_in_b[20] => dd_in_b[20].IN13
memory_controller_in_b[21] => dd_in_b[21].IN13
memory_controller_in_b[22] => dd_in_b[22].IN13
memory_controller_in_b[23] => dd_in_b[23].IN13
memory_controller_in_b[24] => dd_in_b[24].IN13
memory_controller_in_b[25] => dd_in_b[25].IN13
memory_controller_in_b[26] => dd_in_b[26].IN13
memory_controller_in_b[27] => dd_in_b[27].IN13
memory_controller_in_b[28] => dd_in_b[28].IN13
memory_controller_in_b[29] => dd_in_b[29].IN13
memory_controller_in_b[30] => dd_in_b[30].IN13
memory_controller_in_b[31] => dd_in_b[31].IN13
memory_controller_in_b[32] => ~NO_FANOUT~
memory_controller_in_b[33] => ~NO_FANOUT~
memory_controller_in_b[34] => ~NO_FANOUT~
memory_controller_in_b[35] => ~NO_FANOUT~
memory_controller_in_b[36] => ~NO_FANOUT~
memory_controller_in_b[37] => ~NO_FANOUT~
memory_controller_in_b[38] => ~NO_FANOUT~
memory_controller_in_b[39] => ~NO_FANOUT~
memory_controller_in_b[40] => ~NO_FANOUT~
memory_controller_in_b[41] => ~NO_FANOUT~
memory_controller_in_b[42] => ~NO_FANOUT~
memory_controller_in_b[43] => ~NO_FANOUT~
memory_controller_in_b[44] => ~NO_FANOUT~
memory_controller_in_b[45] => ~NO_FANOUT~
memory_controller_in_b[46] => ~NO_FANOUT~
memory_controller_in_b[47] => ~NO_FANOUT~
memory_controller_in_b[48] => ~NO_FANOUT~
memory_controller_in_b[49] => ~NO_FANOUT~
memory_controller_in_b[50] => ~NO_FANOUT~
memory_controller_in_b[51] => ~NO_FANOUT~
memory_controller_in_b[52] => ~NO_FANOUT~
memory_controller_in_b[53] => ~NO_FANOUT~
memory_controller_in_b[54] => ~NO_FANOUT~
memory_controller_in_b[55] => ~NO_FANOUT~
memory_controller_in_b[56] => ~NO_FANOUT~
memory_controller_in_b[57] => ~NO_FANOUT~
memory_controller_in_b[58] => ~NO_FANOUT~
memory_controller_in_b[59] => ~NO_FANOUT~
memory_controller_in_b[60] => ~NO_FANOUT~
memory_controller_in_b[61] => ~NO_FANOUT~
memory_controller_in_b[62] => ~NO_FANOUT~
memory_controller_in_b[63] => ~NO_FANOUT~
memory_controller_size_a[0] => ~NO_FANOUT~
memory_controller_size_a[1] => ~NO_FANOUT~
memory_controller_size_b[0] => ~NO_FANOUT~
memory_controller_size_b[1] => ~NO_FANOUT~
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => memory_controller_out_reg_a[13]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[12]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[11]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[10]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[9]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[8]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[7]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[6]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[5]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[4]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[3]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[2]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[1]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[0]~reg0.ENA
memory_controller_waitrequest => select_b_reg_a[1].ENA
memory_controller_waitrequest => select_c_reg_a[1].ENA
memory_controller_waitrequest => select_d_reg_a[1].ENA
memory_controller_waitrequest => select_e_reg_a[1].ENA
memory_controller_waitrequest => select_f_reg_a[1].ENA
memory_controller_waitrequest => select_g_reg_a[1].ENA
memory_controller_waitrequest => select_h_reg_a[1].ENA
memory_controller_waitrequest => select_ii_reg_a[1].ENA
memory_controller_waitrequest => select_BANANA_reg_a[1].ENA
memory_controller_waitrequest => select_aa_reg_a[1].ENA
memory_controller_waitrequest => select_bb_reg_a[1].ENA
memory_controller_waitrequest => select_cc_reg_a[1].ENA
memory_controller_waitrequest => memory_controller_out_reg_b[63]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[62]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[61]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[60]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[59]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[58]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[57]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[56]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[55]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[54]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[53]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[52]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[51]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[50]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[49]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[48]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[47]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[46]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[45]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[44]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[43]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[42]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[41]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[40]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[39]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[38]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[37]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[36]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[35]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[34]~reg0.ENA
memory_controller_waitrequest => memory_controller_enable_reg_a.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[33]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[32]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[31]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[30]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[29]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[28]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[27]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[26]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[25]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[24]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[23]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[22]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[21]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[20]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[19]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[18]~reg0.ENA
memory_controller_waitrequest => select_dd_reg_a[1].ENA
memory_controller_waitrequest => memory_controller_out_reg_b[17]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[16]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[15]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[14]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[13]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[12]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[11]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[10]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[9]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[8]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[7]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[6]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[5]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[4]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[3]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[2]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[1]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_b[0]~reg0.ENA
memory_controller_waitrequest => select_b_reg_b[1].ENA
memory_controller_waitrequest => select_c_reg_b[1].ENA
memory_controller_waitrequest => select_d_reg_b[1].ENA
memory_controller_waitrequest => select_e_reg_b[1].ENA
memory_controller_waitrequest => select_f_reg_b[1].ENA
memory_controller_waitrequest => select_g_reg_b[1].ENA
memory_controller_waitrequest => select_h_reg_b[1].ENA
memory_controller_waitrequest => select_ii_reg_b[1].ENA
memory_controller_waitrequest => select_BANANA_reg_b[1].ENA
memory_controller_waitrequest => select_aa_reg_b[1].ENA
memory_controller_waitrequest => select_bb_reg_b[1].ENA
memory_controller_waitrequest => select_cc_reg_b[1].ENA
memory_controller_waitrequest => select_dd_reg_b[1].ENA
memory_controller_waitrequest => memory_controller_enable_reg_b.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[14]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[15]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[16]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[17]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[18]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[19]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[20]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[21]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[22]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[23]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[24]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[25]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[26]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[27]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[28]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[29]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[30]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[31]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[32]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[33]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[34]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[35]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[36]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[37]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[38]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[39]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[40]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[41]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[42]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[43]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[44]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[45]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[46]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[47]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[48]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[49]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[50]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[51]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[52]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[53]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[54]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[55]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[56]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[57]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[58]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[59]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[60]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[61]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[62]~reg0.ENA
memory_controller_waitrequest => memory_controller_out_reg_a[63]~reg0.ENA
memory_controller_out_reg_a[0] <= memory_controller_out_reg_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[1] <= memory_controller_out_reg_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[2] <= memory_controller_out_reg_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[3] <= memory_controller_out_reg_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[4] <= memory_controller_out_reg_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[5] <= memory_controller_out_reg_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[6] <= memory_controller_out_reg_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[7] <= memory_controller_out_reg_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[8] <= memory_controller_out_reg_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[9] <= memory_controller_out_reg_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[10] <= memory_controller_out_reg_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[11] <= memory_controller_out_reg_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[12] <= memory_controller_out_reg_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[13] <= memory_controller_out_reg_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[14] <= memory_controller_out_reg_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[15] <= memory_controller_out_reg_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[16] <= memory_controller_out_reg_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[17] <= memory_controller_out_reg_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[18] <= memory_controller_out_reg_a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[19] <= memory_controller_out_reg_a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[20] <= memory_controller_out_reg_a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[21] <= memory_controller_out_reg_a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[22] <= memory_controller_out_reg_a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[23] <= memory_controller_out_reg_a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[24] <= memory_controller_out_reg_a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[25] <= memory_controller_out_reg_a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[26] <= memory_controller_out_reg_a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[27] <= memory_controller_out_reg_a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[28] <= memory_controller_out_reg_a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[29] <= memory_controller_out_reg_a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[30] <= memory_controller_out_reg_a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[31] <= memory_controller_out_reg_a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[32] <= memory_controller_out_reg_a[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[33] <= memory_controller_out_reg_a[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[34] <= memory_controller_out_reg_a[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[35] <= memory_controller_out_reg_a[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[36] <= memory_controller_out_reg_a[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[37] <= memory_controller_out_reg_a[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[38] <= memory_controller_out_reg_a[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[39] <= memory_controller_out_reg_a[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[40] <= memory_controller_out_reg_a[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[41] <= memory_controller_out_reg_a[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[42] <= memory_controller_out_reg_a[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[43] <= memory_controller_out_reg_a[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[44] <= memory_controller_out_reg_a[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[45] <= memory_controller_out_reg_a[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[46] <= memory_controller_out_reg_a[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[47] <= memory_controller_out_reg_a[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[48] <= memory_controller_out_reg_a[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[49] <= memory_controller_out_reg_a[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[50] <= memory_controller_out_reg_a[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[51] <= memory_controller_out_reg_a[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[52] <= memory_controller_out_reg_a[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[53] <= memory_controller_out_reg_a[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[54] <= memory_controller_out_reg_a[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[55] <= memory_controller_out_reg_a[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[56] <= memory_controller_out_reg_a[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[57] <= memory_controller_out_reg_a[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[58] <= memory_controller_out_reg_a[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[59] <= memory_controller_out_reg_a[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[60] <= memory_controller_out_reg_a[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[61] <= memory_controller_out_reg_a[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[62] <= memory_controller_out_reg_a[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_a[63] <= memory_controller_out_reg_a[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[0] <= memory_controller_out_reg_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[1] <= memory_controller_out_reg_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[2] <= memory_controller_out_reg_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[3] <= memory_controller_out_reg_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[4] <= memory_controller_out_reg_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[5] <= memory_controller_out_reg_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[6] <= memory_controller_out_reg_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[7] <= memory_controller_out_reg_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[8] <= memory_controller_out_reg_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[9] <= memory_controller_out_reg_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[10] <= memory_controller_out_reg_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[11] <= memory_controller_out_reg_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[12] <= memory_controller_out_reg_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[13] <= memory_controller_out_reg_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[14] <= memory_controller_out_reg_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[15] <= memory_controller_out_reg_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[16] <= memory_controller_out_reg_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[17] <= memory_controller_out_reg_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[18] <= memory_controller_out_reg_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[19] <= memory_controller_out_reg_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[20] <= memory_controller_out_reg_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[21] <= memory_controller_out_reg_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[22] <= memory_controller_out_reg_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[23] <= memory_controller_out_reg_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[24] <= memory_controller_out_reg_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[25] <= memory_controller_out_reg_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[26] <= memory_controller_out_reg_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[27] <= memory_controller_out_reg_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[28] <= memory_controller_out_reg_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[29] <= memory_controller_out_reg_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[30] <= memory_controller_out_reg_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[31] <= memory_controller_out_reg_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[32] <= memory_controller_out_reg_b[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[33] <= memory_controller_out_reg_b[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[34] <= memory_controller_out_reg_b[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[35] <= memory_controller_out_reg_b[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[36] <= memory_controller_out_reg_b[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[37] <= memory_controller_out_reg_b[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[38] <= memory_controller_out_reg_b[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[39] <= memory_controller_out_reg_b[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[40] <= memory_controller_out_reg_b[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[41] <= memory_controller_out_reg_b[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[42] <= memory_controller_out_reg_b[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[43] <= memory_controller_out_reg_b[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[44] <= memory_controller_out_reg_b[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[45] <= memory_controller_out_reg_b[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[46] <= memory_controller_out_reg_b[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[47] <= memory_controller_out_reg_b[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[48] <= memory_controller_out_reg_b[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[49] <= memory_controller_out_reg_b[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[50] <= memory_controller_out_reg_b[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[51] <= memory_controller_out_reg_b[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[52] <= memory_controller_out_reg_b[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[53] <= memory_controller_out_reg_b[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[54] <= memory_controller_out_reg_b[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[55] <= memory_controller_out_reg_b[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[56] <= memory_controller_out_reg_b[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[57] <= memory_controller_out_reg_b[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[58] <= memory_controller_out_reg_b[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[59] <= memory_controller_out_reg_b[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[60] <= memory_controller_out_reg_b[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[61] <= memory_controller_out_reg_b[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[62] <= memory_controller_out_reg_b[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_reg_b[63] <= memory_controller_out_reg_b[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:b
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:c
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:d
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:e
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:f
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:g
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:h
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:ii
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:BANANA
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:aa
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:bb
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:cc
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_controller:memory_controller_inst|ram_dual_port:dd
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst
clk => return_val[0]~reg0.CLK
clk => return_val[1]~reg0.CLK
clk => return_val[2]~reg0.CLK
clk => return_val[3]~reg0.CLK
clk => return_val[4]~reg0.CLK
clk => return_val[5]~reg0.CLK
clk => return_val[6]~reg0.CLK
clk => return_val[7]~reg0.CLK
clk => return_val[8]~reg0.CLK
clk => return_val[9]~reg0.CLK
clk => return_val[10]~reg0.CLK
clk => return_val[11]~reg0.CLK
clk => return_val[12]~reg0.CLK
clk => return_val[13]~reg0.CLK
clk => return_val[14]~reg0.CLK
clk => return_val[15]~reg0.CLK
clk => return_val[16]~reg0.CLK
clk => return_val[17]~reg0.CLK
clk => return_val[18]~reg0.CLK
clk => return_val[19]~reg0.CLK
clk => return_val[20]~reg0.CLK
clk => return_val[21]~reg0.CLK
clk => return_val[22]~reg0.CLK
clk => return_val[23]~reg0.CLK
clk => return_val[24]~reg0.CLK
clk => return_val[25]~reg0.CLK
clk => return_val[26]~reg0.CLK
clk => return_val[27]~reg0.CLK
clk => return_val[28]~reg0.CLK
clk => return_val[29]~reg0.CLK
clk => return_val[30]~reg0.CLK
clk => return_val[31]~reg0.CLK
clk => finish~reg0.CLK
clk => main_1_69_reg_stage1[0].CLK
clk => main_1_69_reg_stage1[1].CLK
clk => main_1_69_reg_stage1[2].CLK
clk => main_1_69_reg_stage1[3].CLK
clk => main_1_69_reg_stage1[4].CLK
clk => main_1_69_reg_stage1[5].CLK
clk => main_1_69_reg_stage1[6].CLK
clk => main_1_69_reg_stage1[7].CLK
clk => main_1_69_reg_stage1[8].CLK
clk => main_1_69_reg_stage1[9].CLK
clk => main_1_69_reg_stage1[10].CLK
clk => main_1_69_reg_stage1[11].CLK
clk => main_1_69_reg_stage1[12].CLK
clk => main_1_69_reg_stage1[13].CLK
clk => main_1_69_reg_stage1[14].CLK
clk => main_1_69_reg_stage1[15].CLK
clk => main_1_69_reg_stage1[16].CLK
clk => main_1_69_reg_stage1[17].CLK
clk => main_1_69_reg_stage1[18].CLK
clk => main_1_69_reg_stage1[19].CLK
clk => main_1_69_reg_stage1[20].CLK
clk => main_1_69_reg_stage1[21].CLK
clk => main_1_69_reg_stage1[22].CLK
clk => main_1_69_reg_stage1[23].CLK
clk => main_1_69_reg_stage1[24].CLK
clk => main_1_69_reg_stage1[25].CLK
clk => main_1_69_reg_stage1[26].CLK
clk => main_1_69_reg_stage1[27].CLK
clk => main_1_69_reg_stage1[28].CLK
clk => main_1_69_reg_stage1[29].CLK
clk => main_1_69_reg_stage1[30].CLK
clk => main_1_69_reg_stage1[31].CLK
clk => main_1_62_reg_stage1[0].CLK
clk => main_1_62_reg_stage1[1].CLK
clk => main_1_62_reg_stage1[2].CLK
clk => main_1_62_reg_stage1[3].CLK
clk => main_1_62_reg_stage1[4].CLK
clk => main_1_62_reg_stage1[5].CLK
clk => main_1_62_reg_stage1[6].CLK
clk => main_1_62_reg_stage1[7].CLK
clk => main_1_62_reg_stage1[8].CLK
clk => main_1_62_reg_stage1[9].CLK
clk => main_1_62_reg_stage1[10].CLK
clk => main_1_62_reg_stage1[11].CLK
clk => main_1_62_reg_stage1[12].CLK
clk => main_1_62_reg_stage1[13].CLK
clk => main_1_62_reg_stage1[14].CLK
clk => main_1_62_reg_stage1[15].CLK
clk => main_1_62_reg_stage1[16].CLK
clk => main_1_62_reg_stage1[17].CLK
clk => main_1_62_reg_stage1[18].CLK
clk => main_1_62_reg_stage1[19].CLK
clk => main_1_62_reg_stage1[20].CLK
clk => main_1_62_reg_stage1[21].CLK
clk => main_1_62_reg_stage1[22].CLK
clk => main_1_62_reg_stage1[23].CLK
clk => main_1_62_reg_stage1[24].CLK
clk => main_1_62_reg_stage1[25].CLK
clk => main_1_62_reg_stage1[26].CLK
clk => main_1_62_reg_stage1[27].CLK
clk => main_1_62_reg_stage1[28].CLK
clk => main_1_62_reg_stage1[29].CLK
clk => main_1_62_reg_stage1[30].CLK
clk => main_1_62_reg_stage1[31].CLK
clk => main_1_60_reg_stage1[0].CLK
clk => main_1_60_reg_stage1[1].CLK
clk => main_1_60_reg_stage1[2].CLK
clk => main_1_60_reg_stage1[3].CLK
clk => main_1_60_reg_stage1[4].CLK
clk => main_1_60_reg_stage1[5].CLK
clk => main_1_60_reg_stage1[6].CLK
clk => main_1_60_reg_stage1[7].CLK
clk => main_1_60_reg_stage1[8].CLK
clk => main_1_60_reg_stage1[9].CLK
clk => main_1_60_reg_stage1[10].CLK
clk => main_1_60_reg_stage1[11].CLK
clk => main_1_60_reg_stage1[12].CLK
clk => main_1_60_reg_stage1[13].CLK
clk => main_1_60_reg_stage1[14].CLK
clk => main_1_60_reg_stage1[15].CLK
clk => main_1_60_reg_stage1[16].CLK
clk => main_1_60_reg_stage1[17].CLK
clk => main_1_60_reg_stage1[18].CLK
clk => main_1_60_reg_stage1[19].CLK
clk => main_1_60_reg_stage1[20].CLK
clk => main_1_60_reg_stage1[21].CLK
clk => main_1_60_reg_stage1[22].CLK
clk => main_1_60_reg_stage1[23].CLK
clk => main_1_60_reg_stage1[24].CLK
clk => main_1_60_reg_stage1[25].CLK
clk => main_1_60_reg_stage1[26].CLK
clk => main_1_60_reg_stage1[27].CLK
clk => main_1_60_reg_stage1[28].CLK
clk => main_1_60_reg_stage1[29].CLK
clk => main_1_60_reg_stage1[30].CLK
clk => main_1_60_reg_stage1[31].CLK
clk => main_1_59_reg_stage0[0].CLK
clk => main_1_59_reg_stage0[1].CLK
clk => main_1_59_reg_stage0[2].CLK
clk => main_1_59_reg_stage0[3].CLK
clk => main_1_59_reg_stage0[4].CLK
clk => main_1_59_reg_stage0[5].CLK
clk => main_1_59_reg_stage0[6].CLK
clk => main_1_59_reg_stage0[7].CLK
clk => main_1_59_reg_stage0[8].CLK
clk => main_1_59_reg_stage0[9].CLK
clk => main_1_59_reg_stage0[10].CLK
clk => main_1_59_reg_stage0[11].CLK
clk => main_1_59_reg_stage0[12].CLK
clk => main_1_59_reg_stage0[13].CLK
clk => main_1_59_reg_stage0[14].CLK
clk => main_1_59_reg_stage0[15].CLK
clk => main_1_59_reg_stage0[16].CLK
clk => main_1_59_reg_stage0[17].CLK
clk => main_1_59_reg_stage0[18].CLK
clk => main_1_59_reg_stage0[19].CLK
clk => main_1_59_reg_stage0[20].CLK
clk => main_1_59_reg_stage0[21].CLK
clk => main_1_59_reg_stage0[22].CLK
clk => main_1_59_reg_stage0[23].CLK
clk => main_1_59_reg_stage0[24].CLK
clk => main_1_59_reg_stage0[25].CLK
clk => main_1_59_reg_stage0[26].CLK
clk => main_1_59_reg_stage0[27].CLK
clk => main_1_59_reg_stage0[28].CLK
clk => main_1_59_reg_stage0[29].CLK
clk => main_1_59_reg_stage0[30].CLK
clk => main_1_59_reg_stage0[31].CLK
clk => main_1_57_reg_stage0[0].CLK
clk => main_1_57_reg_stage0[1].CLK
clk => main_1_57_reg_stage0[2].CLK
clk => main_1_57_reg_stage0[3].CLK
clk => main_1_57_reg_stage0[4].CLK
clk => main_1_57_reg_stage0[5].CLK
clk => main_1_57_reg_stage0[6].CLK
clk => main_1_57_reg_stage0[7].CLK
clk => main_1_57_reg_stage0[8].CLK
clk => main_1_57_reg_stage0[9].CLK
clk => main_1_57_reg_stage0[10].CLK
clk => main_1_57_reg_stage0[11].CLK
clk => main_1_57_reg_stage0[12].CLK
clk => main_1_57_reg_stage0[13].CLK
clk => main_1_57_reg_stage0[14].CLK
clk => main_1_57_reg_stage0[15].CLK
clk => main_1_57_reg_stage0[16].CLK
clk => main_1_57_reg_stage0[17].CLK
clk => main_1_57_reg_stage0[18].CLK
clk => main_1_57_reg_stage0[19].CLK
clk => main_1_57_reg_stage0[20].CLK
clk => main_1_57_reg_stage0[21].CLK
clk => main_1_57_reg_stage0[22].CLK
clk => main_1_57_reg_stage0[23].CLK
clk => main_1_57_reg_stage0[24].CLK
clk => main_1_57_reg_stage0[25].CLK
clk => main_1_57_reg_stage0[26].CLK
clk => main_1_57_reg_stage0[27].CLK
clk => main_1_57_reg_stage0[28].CLK
clk => main_1_57_reg_stage0[29].CLK
clk => main_1_57_reg_stage0[30].CLK
clk => main_1_57_reg_stage0[31].CLK
clk => main_1_55_reg_stage0[0].CLK
clk => main_1_55_reg_stage0[1].CLK
clk => main_1_55_reg_stage0[2].CLK
clk => main_1_55_reg_stage0[3].CLK
clk => main_1_55_reg_stage0[4].CLK
clk => main_1_55_reg_stage0[5].CLK
clk => main_1_55_reg_stage0[6].CLK
clk => main_1_55_reg_stage0[7].CLK
clk => main_1_55_reg_stage0[8].CLK
clk => main_1_55_reg_stage0[9].CLK
clk => main_1_55_reg_stage0[10].CLK
clk => main_1_55_reg_stage0[11].CLK
clk => main_1_55_reg_stage0[12].CLK
clk => main_1_55_reg_stage0[13].CLK
clk => main_1_55_reg_stage0[14].CLK
clk => main_1_55_reg_stage0[15].CLK
clk => main_1_55_reg_stage0[16].CLK
clk => main_1_55_reg_stage0[17].CLK
clk => main_1_55_reg_stage0[18].CLK
clk => main_1_55_reg_stage0[19].CLK
clk => main_1_55_reg_stage0[20].CLK
clk => main_1_55_reg_stage0[21].CLK
clk => main_1_55_reg_stage0[22].CLK
clk => main_1_55_reg_stage0[23].CLK
clk => main_1_55_reg_stage0[24].CLK
clk => main_1_55_reg_stage0[25].CLK
clk => main_1_55_reg_stage0[26].CLK
clk => main_1_55_reg_stage0[27].CLK
clk => main_1_55_reg_stage0[28].CLK
clk => main_1_55_reg_stage0[29].CLK
clk => main_1_55_reg_stage0[30].CLK
clk => main_1_55_reg_stage0[31].CLK
clk => main_1_53_reg_stage0[0].CLK
clk => main_1_53_reg_stage0[1].CLK
clk => main_1_53_reg_stage0[2].CLK
clk => main_1_53_reg_stage0[3].CLK
clk => main_1_53_reg_stage0[4].CLK
clk => main_1_53_reg_stage0[5].CLK
clk => main_1_53_reg_stage0[6].CLK
clk => main_1_53_reg_stage0[7].CLK
clk => main_1_53_reg_stage0[8].CLK
clk => main_1_53_reg_stage0[9].CLK
clk => main_1_53_reg_stage0[10].CLK
clk => main_1_53_reg_stage0[11].CLK
clk => main_1_53_reg_stage0[12].CLK
clk => main_1_53_reg_stage0[13].CLK
clk => main_1_53_reg_stage0[14].CLK
clk => main_1_53_reg_stage0[15].CLK
clk => main_1_53_reg_stage0[16].CLK
clk => main_1_53_reg_stage0[17].CLK
clk => main_1_53_reg_stage0[18].CLK
clk => main_1_53_reg_stage0[19].CLK
clk => main_1_53_reg_stage0[20].CLK
clk => main_1_53_reg_stage0[21].CLK
clk => main_1_53_reg_stage0[22].CLK
clk => main_1_53_reg_stage0[23].CLK
clk => main_1_53_reg_stage0[24].CLK
clk => main_1_53_reg_stage0[25].CLK
clk => main_1_53_reg_stage0[26].CLK
clk => main_1_53_reg_stage0[27].CLK
clk => main_1_53_reg_stage0[28].CLK
clk => main_1_53_reg_stage0[29].CLK
clk => main_1_53_reg_stage0[30].CLK
clk => main_1_53_reg_stage0[31].CLK
clk => main_1_52_reg_stage0[0].CLK
clk => main_1_52_reg_stage0[1].CLK
clk => main_1_52_reg_stage0[2].CLK
clk => main_1_52_reg_stage0[3].CLK
clk => main_1_52_reg_stage0[4].CLK
clk => main_1_52_reg_stage0[5].CLK
clk => main_1_52_reg_stage0[6].CLK
clk => main_1_52_reg_stage0[7].CLK
clk => main_1_52_reg_stage0[8].CLK
clk => main_1_52_reg_stage0[9].CLK
clk => main_1_52_reg_stage0[10].CLK
clk => main_1_52_reg_stage0[11].CLK
clk => main_1_52_reg_stage0[12].CLK
clk => main_1_52_reg_stage0[13].CLK
clk => main_1_52_reg_stage0[14].CLK
clk => main_1_52_reg_stage0[15].CLK
clk => main_1_52_reg_stage0[16].CLK
clk => main_1_52_reg_stage0[17].CLK
clk => main_1_52_reg_stage0[18].CLK
clk => main_1_52_reg_stage0[19].CLK
clk => main_1_52_reg_stage0[20].CLK
clk => main_1_52_reg_stage0[21].CLK
clk => main_1_52_reg_stage0[22].CLK
clk => main_1_52_reg_stage0[23].CLK
clk => main_1_52_reg_stage0[24].CLK
clk => main_1_52_reg_stage0[25].CLK
clk => main_1_52_reg_stage0[26].CLK
clk => main_1_52_reg_stage0[27].CLK
clk => main_1_52_reg_stage0[28].CLK
clk => main_1_52_reg_stage0[29].CLK
clk => main_1_52_reg_stage0[30].CLK
clk => main_1_52_reg_stage0[31].CLK
clk => main_1_50_reg_stage0[0].CLK
clk => main_1_50_reg_stage0[1].CLK
clk => main_1_50_reg_stage0[2].CLK
clk => main_1_50_reg_stage0[3].CLK
clk => main_1_50_reg_stage0[4].CLK
clk => main_1_50_reg_stage0[5].CLK
clk => main_1_50_reg_stage0[6].CLK
clk => main_1_50_reg_stage0[7].CLK
clk => main_1_50_reg_stage0[8].CLK
clk => main_1_50_reg_stage0[9].CLK
clk => main_1_50_reg_stage0[10].CLK
clk => main_1_50_reg_stage0[11].CLK
clk => main_1_50_reg_stage0[12].CLK
clk => main_1_50_reg_stage0[13].CLK
clk => main_1_50_reg_stage0[14].CLK
clk => main_1_50_reg_stage0[15].CLK
clk => main_1_50_reg_stage0[16].CLK
clk => main_1_50_reg_stage0[17].CLK
clk => main_1_50_reg_stage0[18].CLK
clk => main_1_50_reg_stage0[19].CLK
clk => main_1_50_reg_stage0[20].CLK
clk => main_1_50_reg_stage0[21].CLK
clk => main_1_50_reg_stage0[22].CLK
clk => main_1_50_reg_stage0[23].CLK
clk => main_1_50_reg_stage0[24].CLK
clk => main_1_50_reg_stage0[25].CLK
clk => main_1_50_reg_stage0[26].CLK
clk => main_1_50_reg_stage0[27].CLK
clk => main_1_50_reg_stage0[28].CLK
clk => main_1_50_reg_stage0[29].CLK
clk => main_1_50_reg_stage0[30].CLK
clk => main_1_50_reg_stage0[31].CLK
clk => main_1_49_reg_stage1[0].CLK
clk => main_1_49_reg_stage1[1].CLK
clk => main_1_49_reg_stage1[2].CLK
clk => main_1_49_reg_stage1[3].CLK
clk => main_1_49_reg_stage1[4].CLK
clk => main_1_49_reg_stage1[5].CLK
clk => main_1_49_reg_stage1[6].CLK
clk => main_1_49_reg_stage1[7].CLK
clk => main_1_49_reg_stage1[8].CLK
clk => main_1_49_reg_stage1[9].CLK
clk => main_1_49_reg_stage1[10].CLK
clk => main_1_49_reg_stage1[11].CLK
clk => main_1_49_reg_stage1[12].CLK
clk => main_1_49_reg_stage1[13].CLK
clk => main_1_49_reg_stage1[14].CLK
clk => main_1_49_reg_stage1[15].CLK
clk => main_1_49_reg_stage1[16].CLK
clk => main_1_49_reg_stage1[17].CLK
clk => main_1_49_reg_stage1[18].CLK
clk => main_1_49_reg_stage1[19].CLK
clk => main_1_49_reg_stage1[20].CLK
clk => main_1_49_reg_stage1[21].CLK
clk => main_1_49_reg_stage1[22].CLK
clk => main_1_49_reg_stage1[23].CLK
clk => main_1_49_reg_stage1[24].CLK
clk => main_1_49_reg_stage1[25].CLK
clk => main_1_49_reg_stage1[26].CLK
clk => main_1_49_reg_stage1[27].CLK
clk => main_1_49_reg_stage1[28].CLK
clk => main_1_49_reg_stage1[29].CLK
clk => main_1_49_reg_stage1[30].CLK
clk => main_1_49_reg_stage1[31].CLK
clk => main_1_49_reg_stage0[0].CLK
clk => main_1_49_reg_stage0[1].CLK
clk => main_1_49_reg_stage0[2].CLK
clk => main_1_49_reg_stage0[3].CLK
clk => main_1_49_reg_stage0[4].CLK
clk => main_1_49_reg_stage0[5].CLK
clk => main_1_49_reg_stage0[6].CLK
clk => main_1_49_reg_stage0[7].CLK
clk => main_1_49_reg_stage0[8].CLK
clk => main_1_49_reg_stage0[9].CLK
clk => main_1_49_reg_stage0[10].CLK
clk => main_1_49_reg_stage0[11].CLK
clk => main_1_49_reg_stage0[12].CLK
clk => main_1_49_reg_stage0[13].CLK
clk => main_1_49_reg_stage0[14].CLK
clk => main_1_49_reg_stage0[15].CLK
clk => main_1_49_reg_stage0[16].CLK
clk => main_1_49_reg_stage0[17].CLK
clk => main_1_49_reg_stage0[18].CLK
clk => main_1_49_reg_stage0[19].CLK
clk => main_1_49_reg_stage0[20].CLK
clk => main_1_49_reg_stage0[21].CLK
clk => main_1_49_reg_stage0[22].CLK
clk => main_1_49_reg_stage0[23].CLK
clk => main_1_49_reg_stage0[24].CLK
clk => main_1_49_reg_stage0[25].CLK
clk => main_1_49_reg_stage0[26].CLK
clk => main_1_49_reg_stage0[27].CLK
clk => main_1_49_reg_stage0[28].CLK
clk => main_1_49_reg_stage0[29].CLK
clk => main_1_49_reg_stage0[30].CLK
clk => main_1_49_reg_stage0[31].CLK
clk => main_1_48_reg_stage2[0].CLK
clk => main_1_48_reg_stage2[1].CLK
clk => main_1_48_reg_stage2[2].CLK
clk => main_1_48_reg_stage2[3].CLK
clk => main_1_48_reg_stage2[4].CLK
clk => main_1_48_reg_stage2[5].CLK
clk => main_1_48_reg_stage2[6].CLK
clk => main_1_48_reg_stage2[7].CLK
clk => main_1_48_reg_stage2[8].CLK
clk => main_1_48_reg_stage2[9].CLK
clk => main_1_48_reg_stage2[10].CLK
clk => main_1_48_reg_stage2[11].CLK
clk => main_1_48_reg_stage2[12].CLK
clk => main_1_48_reg_stage2[13].CLK
clk => main_1_48_reg_stage2[14].CLK
clk => main_1_48_reg_stage2[15].CLK
clk => main_1_48_reg_stage2[16].CLK
clk => main_1_48_reg_stage2[17].CLK
clk => main_1_48_reg_stage2[18].CLK
clk => main_1_48_reg_stage2[19].CLK
clk => main_1_48_reg_stage2[20].CLK
clk => main_1_48_reg_stage2[21].CLK
clk => main_1_48_reg_stage2[22].CLK
clk => main_1_48_reg_stage2[23].CLK
clk => main_1_48_reg_stage2[24].CLK
clk => main_1_48_reg_stage2[25].CLK
clk => main_1_48_reg_stage2[26].CLK
clk => main_1_48_reg_stage2[27].CLK
clk => main_1_48_reg_stage2[28].CLK
clk => main_1_48_reg_stage2[29].CLK
clk => main_1_48_reg_stage2[30].CLK
clk => main_1_48_reg_stage2[31].CLK
clk => main_1_48_reg_stage1[0].CLK
clk => main_1_48_reg_stage1[1].CLK
clk => main_1_48_reg_stage1[2].CLK
clk => main_1_48_reg_stage1[3].CLK
clk => main_1_48_reg_stage1[4].CLK
clk => main_1_48_reg_stage1[5].CLK
clk => main_1_48_reg_stage1[6].CLK
clk => main_1_48_reg_stage1[7].CLK
clk => main_1_48_reg_stage1[8].CLK
clk => main_1_48_reg_stage1[9].CLK
clk => main_1_48_reg_stage1[10].CLK
clk => main_1_48_reg_stage1[11].CLK
clk => main_1_48_reg_stage1[12].CLK
clk => main_1_48_reg_stage1[13].CLK
clk => main_1_48_reg_stage1[14].CLK
clk => main_1_48_reg_stage1[15].CLK
clk => main_1_48_reg_stage1[16].CLK
clk => main_1_48_reg_stage1[17].CLK
clk => main_1_48_reg_stage1[18].CLK
clk => main_1_48_reg_stage1[19].CLK
clk => main_1_48_reg_stage1[20].CLK
clk => main_1_48_reg_stage1[21].CLK
clk => main_1_48_reg_stage1[22].CLK
clk => main_1_48_reg_stage1[23].CLK
clk => main_1_48_reg_stage1[24].CLK
clk => main_1_48_reg_stage1[25].CLK
clk => main_1_48_reg_stage1[26].CLK
clk => main_1_48_reg_stage1[27].CLK
clk => main_1_48_reg_stage1[28].CLK
clk => main_1_48_reg_stage1[29].CLK
clk => main_1_48_reg_stage1[30].CLK
clk => main_1_48_reg_stage1[31].CLK
clk => main_1_47_reg_stage1[0].CLK
clk => main_1_47_reg_stage1[1].CLK
clk => main_1_47_reg_stage1[2].CLK
clk => main_1_47_reg_stage1[3].CLK
clk => main_1_47_reg_stage1[4].CLK
clk => main_1_47_reg_stage1[5].CLK
clk => main_1_47_reg_stage1[6].CLK
clk => main_1_47_reg_stage1[7].CLK
clk => main_1_47_reg_stage1[8].CLK
clk => main_1_47_reg_stage1[9].CLK
clk => main_1_47_reg_stage1[10].CLK
clk => main_1_47_reg_stage1[11].CLK
clk => main_1_47_reg_stage1[12].CLK
clk => main_1_47_reg_stage1[13].CLK
clk => main_1_47_reg_stage1[14].CLK
clk => main_1_47_reg_stage1[15].CLK
clk => main_1_47_reg_stage1[16].CLK
clk => main_1_47_reg_stage1[17].CLK
clk => main_1_47_reg_stage1[18].CLK
clk => main_1_47_reg_stage1[19].CLK
clk => main_1_47_reg_stage1[20].CLK
clk => main_1_47_reg_stage1[21].CLK
clk => main_1_47_reg_stage1[22].CLK
clk => main_1_47_reg_stage1[23].CLK
clk => main_1_47_reg_stage1[24].CLK
clk => main_1_47_reg_stage1[25].CLK
clk => main_1_47_reg_stage1[26].CLK
clk => main_1_47_reg_stage1[27].CLK
clk => main_1_47_reg_stage1[28].CLK
clk => main_1_47_reg_stage1[29].CLK
clk => main_1_47_reg_stage1[30].CLK
clk => main_1_47_reg_stage1[31].CLK
clk => main_1_45_reg_stage2[0].CLK
clk => main_1_45_reg_stage2[1].CLK
clk => main_1_45_reg_stage2[2].CLK
clk => main_1_45_reg_stage2[3].CLK
clk => main_1_45_reg_stage2[4].CLK
clk => main_1_45_reg_stage2[5].CLK
clk => main_1_45_reg_stage2[6].CLK
clk => main_1_45_reg_stage2[7].CLK
clk => main_1_45_reg_stage2[8].CLK
clk => main_1_45_reg_stage2[9].CLK
clk => main_1_45_reg_stage2[10].CLK
clk => main_1_45_reg_stage2[11].CLK
clk => main_1_45_reg_stage2[12].CLK
clk => main_1_45_reg_stage2[13].CLK
clk => main_1_45_reg_stage2[14].CLK
clk => main_1_45_reg_stage2[15].CLK
clk => main_1_45_reg_stage2[16].CLK
clk => main_1_45_reg_stage2[17].CLK
clk => main_1_45_reg_stage2[18].CLK
clk => main_1_45_reg_stage2[19].CLK
clk => main_1_45_reg_stage2[20].CLK
clk => main_1_45_reg_stage2[21].CLK
clk => main_1_45_reg_stage2[22].CLK
clk => main_1_45_reg_stage2[23].CLK
clk => main_1_45_reg_stage2[24].CLK
clk => main_1_45_reg_stage2[25].CLK
clk => main_1_45_reg_stage2[26].CLK
clk => main_1_45_reg_stage2[27].CLK
clk => main_1_45_reg_stage2[28].CLK
clk => main_1_45_reg_stage2[29].CLK
clk => main_1_45_reg_stage2[30].CLK
clk => main_1_45_reg_stage2[31].CLK
clk => main_1_45_reg_stage1[0].CLK
clk => main_1_45_reg_stage1[1].CLK
clk => main_1_45_reg_stage1[2].CLK
clk => main_1_45_reg_stage1[3].CLK
clk => main_1_45_reg_stage1[4].CLK
clk => main_1_45_reg_stage1[5].CLK
clk => main_1_45_reg_stage1[6].CLK
clk => main_1_45_reg_stage1[7].CLK
clk => main_1_45_reg_stage1[8].CLK
clk => main_1_45_reg_stage1[9].CLK
clk => main_1_45_reg_stage1[10].CLK
clk => main_1_45_reg_stage1[11].CLK
clk => main_1_45_reg_stage1[12].CLK
clk => main_1_45_reg_stage1[13].CLK
clk => main_1_45_reg_stage1[14].CLK
clk => main_1_45_reg_stage1[15].CLK
clk => main_1_45_reg_stage1[16].CLK
clk => main_1_45_reg_stage1[17].CLK
clk => main_1_45_reg_stage1[18].CLK
clk => main_1_45_reg_stage1[19].CLK
clk => main_1_45_reg_stage1[20].CLK
clk => main_1_45_reg_stage1[21].CLK
clk => main_1_45_reg_stage1[22].CLK
clk => main_1_45_reg_stage1[23].CLK
clk => main_1_45_reg_stage1[24].CLK
clk => main_1_45_reg_stage1[25].CLK
clk => main_1_45_reg_stage1[26].CLK
clk => main_1_45_reg_stage1[27].CLK
clk => main_1_45_reg_stage1[28].CLK
clk => main_1_45_reg_stage1[29].CLK
clk => main_1_45_reg_stage1[30].CLK
clk => main_1_45_reg_stage1[31].CLK
clk => main_1_43_reg_stage1[0].CLK
clk => main_1_43_reg_stage1[1].CLK
clk => main_1_43_reg_stage1[2].CLK
clk => main_1_43_reg_stage1[3].CLK
clk => main_1_43_reg_stage1[4].CLK
clk => main_1_43_reg_stage1[5].CLK
clk => main_1_43_reg_stage1[6].CLK
clk => main_1_43_reg_stage1[7].CLK
clk => main_1_43_reg_stage1[8].CLK
clk => main_1_43_reg_stage1[9].CLK
clk => main_1_43_reg_stage1[10].CLK
clk => main_1_43_reg_stage1[11].CLK
clk => main_1_43_reg_stage1[12].CLK
clk => main_1_43_reg_stage1[13].CLK
clk => main_1_43_reg_stage1[14].CLK
clk => main_1_43_reg_stage1[15].CLK
clk => main_1_43_reg_stage1[16].CLK
clk => main_1_43_reg_stage1[17].CLK
clk => main_1_43_reg_stage1[18].CLK
clk => main_1_43_reg_stage1[19].CLK
clk => main_1_43_reg_stage1[20].CLK
clk => main_1_43_reg_stage1[21].CLK
clk => main_1_43_reg_stage1[22].CLK
clk => main_1_43_reg_stage1[23].CLK
clk => main_1_43_reg_stage1[24].CLK
clk => main_1_43_reg_stage1[25].CLK
clk => main_1_43_reg_stage1[26].CLK
clk => main_1_43_reg_stage1[27].CLK
clk => main_1_43_reg_stage1[28].CLK
clk => main_1_43_reg_stage1[29].CLK
clk => main_1_43_reg_stage1[30].CLK
clk => main_1_43_reg_stage1[31].CLK
clk => main_1_41_reg_stage1[0].CLK
clk => main_1_41_reg_stage1[1].CLK
clk => main_1_41_reg_stage1[2].CLK
clk => main_1_41_reg_stage1[3].CLK
clk => main_1_41_reg_stage1[4].CLK
clk => main_1_41_reg_stage1[5].CLK
clk => main_1_41_reg_stage1[6].CLK
clk => main_1_41_reg_stage1[7].CLK
clk => main_1_41_reg_stage1[8].CLK
clk => main_1_41_reg_stage1[9].CLK
clk => main_1_41_reg_stage1[10].CLK
clk => main_1_41_reg_stage1[11].CLK
clk => main_1_41_reg_stage1[12].CLK
clk => main_1_41_reg_stage1[13].CLK
clk => main_1_41_reg_stage1[14].CLK
clk => main_1_41_reg_stage1[15].CLK
clk => main_1_41_reg_stage1[16].CLK
clk => main_1_41_reg_stage1[17].CLK
clk => main_1_41_reg_stage1[18].CLK
clk => main_1_41_reg_stage1[19].CLK
clk => main_1_41_reg_stage1[20].CLK
clk => main_1_41_reg_stage1[21].CLK
clk => main_1_41_reg_stage1[22].CLK
clk => main_1_41_reg_stage1[23].CLK
clk => main_1_41_reg_stage1[24].CLK
clk => main_1_41_reg_stage1[25].CLK
clk => main_1_41_reg_stage1[26].CLK
clk => main_1_41_reg_stage1[27].CLK
clk => main_1_41_reg_stage1[28].CLK
clk => main_1_41_reg_stage1[29].CLK
clk => main_1_41_reg_stage1[30].CLK
clk => main_1_41_reg_stage1[31].CLK
clk => main_1_40_reg_stage0[0].CLK
clk => main_1_40_reg_stage0[1].CLK
clk => main_1_40_reg_stage0[2].CLK
clk => main_1_40_reg_stage0[3].CLK
clk => main_1_40_reg_stage0[4].CLK
clk => main_1_40_reg_stage0[5].CLK
clk => main_1_40_reg_stage0[6].CLK
clk => main_1_40_reg_stage0[7].CLK
clk => main_1_40_reg_stage0[8].CLK
clk => main_1_40_reg_stage0[9].CLK
clk => main_1_40_reg_stage0[10].CLK
clk => main_1_40_reg_stage0[11].CLK
clk => main_1_40_reg_stage0[12].CLK
clk => main_1_40_reg_stage0[13].CLK
clk => main_1_40_reg_stage0[14].CLK
clk => main_1_40_reg_stage0[15].CLK
clk => main_1_40_reg_stage0[16].CLK
clk => main_1_40_reg_stage0[17].CLK
clk => main_1_40_reg_stage0[18].CLK
clk => main_1_40_reg_stage0[19].CLK
clk => main_1_40_reg_stage0[20].CLK
clk => main_1_40_reg_stage0[21].CLK
clk => main_1_40_reg_stage0[22].CLK
clk => main_1_40_reg_stage0[23].CLK
clk => main_1_40_reg_stage0[24].CLK
clk => main_1_40_reg_stage0[25].CLK
clk => main_1_40_reg_stage0[26].CLK
clk => main_1_40_reg_stage0[27].CLK
clk => main_1_40_reg_stage0[28].CLK
clk => main_1_40_reg_stage0[29].CLK
clk => main_1_40_reg_stage0[30].CLK
clk => main_1_40_reg_stage0[31].CLK
clk => main_1_38_reg_stage0[0].CLK
clk => main_1_38_reg_stage0[1].CLK
clk => main_1_38_reg_stage0[2].CLK
clk => main_1_38_reg_stage0[3].CLK
clk => main_1_38_reg_stage0[4].CLK
clk => main_1_38_reg_stage0[5].CLK
clk => main_1_38_reg_stage0[6].CLK
clk => main_1_38_reg_stage0[7].CLK
clk => main_1_38_reg_stage0[8].CLK
clk => main_1_38_reg_stage0[9].CLK
clk => main_1_38_reg_stage0[10].CLK
clk => main_1_38_reg_stage0[11].CLK
clk => main_1_38_reg_stage0[12].CLK
clk => main_1_38_reg_stage0[13].CLK
clk => main_1_38_reg_stage0[14].CLK
clk => main_1_38_reg_stage0[15].CLK
clk => main_1_38_reg_stage0[16].CLK
clk => main_1_38_reg_stage0[17].CLK
clk => main_1_38_reg_stage0[18].CLK
clk => main_1_38_reg_stage0[19].CLK
clk => main_1_38_reg_stage0[20].CLK
clk => main_1_38_reg_stage0[21].CLK
clk => main_1_38_reg_stage0[22].CLK
clk => main_1_38_reg_stage0[23].CLK
clk => main_1_38_reg_stage0[24].CLK
clk => main_1_38_reg_stage0[25].CLK
clk => main_1_38_reg_stage0[26].CLK
clk => main_1_38_reg_stage0[27].CLK
clk => main_1_38_reg_stage0[28].CLK
clk => main_1_38_reg_stage0[29].CLK
clk => main_1_38_reg_stage0[30].CLK
clk => main_1_38_reg_stage0[31].CLK
clk => main_1_36_reg_stage0[0].CLK
clk => main_1_36_reg_stage0[1].CLK
clk => main_1_36_reg_stage0[2].CLK
clk => main_1_36_reg_stage0[3].CLK
clk => main_1_36_reg_stage0[4].CLK
clk => main_1_36_reg_stage0[5].CLK
clk => main_1_36_reg_stage0[6].CLK
clk => main_1_36_reg_stage0[7].CLK
clk => main_1_36_reg_stage0[8].CLK
clk => main_1_36_reg_stage0[9].CLK
clk => main_1_36_reg_stage0[10].CLK
clk => main_1_36_reg_stage0[11].CLK
clk => main_1_36_reg_stage0[12].CLK
clk => main_1_36_reg_stage0[13].CLK
clk => main_1_36_reg_stage0[14].CLK
clk => main_1_36_reg_stage0[15].CLK
clk => main_1_36_reg_stage0[16].CLK
clk => main_1_36_reg_stage0[17].CLK
clk => main_1_36_reg_stage0[18].CLK
clk => main_1_36_reg_stage0[19].CLK
clk => main_1_36_reg_stage0[20].CLK
clk => main_1_36_reg_stage0[21].CLK
clk => main_1_36_reg_stage0[22].CLK
clk => main_1_36_reg_stage0[23].CLK
clk => main_1_36_reg_stage0[24].CLK
clk => main_1_36_reg_stage0[25].CLK
clk => main_1_36_reg_stage0[26].CLK
clk => main_1_36_reg_stage0[27].CLK
clk => main_1_36_reg_stage0[28].CLK
clk => main_1_36_reg_stage0[29].CLK
clk => main_1_36_reg_stage0[30].CLK
clk => main_1_36_reg_stage0[31].CLK
clk => main_1_34_reg_stage0[0].CLK
clk => main_1_34_reg_stage0[1].CLK
clk => main_1_34_reg_stage0[2].CLK
clk => main_1_34_reg_stage0[3].CLK
clk => main_1_34_reg_stage0[4].CLK
clk => main_1_34_reg_stage0[5].CLK
clk => main_1_34_reg_stage0[6].CLK
clk => main_1_34_reg_stage0[7].CLK
clk => main_1_34_reg_stage0[8].CLK
clk => main_1_34_reg_stage0[9].CLK
clk => main_1_34_reg_stage0[10].CLK
clk => main_1_34_reg_stage0[11].CLK
clk => main_1_34_reg_stage0[12].CLK
clk => main_1_34_reg_stage0[13].CLK
clk => main_1_34_reg_stage0[14].CLK
clk => main_1_34_reg_stage0[15].CLK
clk => main_1_34_reg_stage0[16].CLK
clk => main_1_34_reg_stage0[17].CLK
clk => main_1_34_reg_stage0[18].CLK
clk => main_1_34_reg_stage0[19].CLK
clk => main_1_34_reg_stage0[20].CLK
clk => main_1_34_reg_stage0[21].CLK
clk => main_1_34_reg_stage0[22].CLK
clk => main_1_34_reg_stage0[23].CLK
clk => main_1_34_reg_stage0[24].CLK
clk => main_1_34_reg_stage0[25].CLK
clk => main_1_34_reg_stage0[26].CLK
clk => main_1_34_reg_stage0[27].CLK
clk => main_1_34_reg_stage0[28].CLK
clk => main_1_34_reg_stage0[29].CLK
clk => main_1_34_reg_stage0[30].CLK
clk => main_1_34_reg_stage0[31].CLK
clk => main_1_33_reg_stage0[0].CLK
clk => main_1_33_reg_stage0[1].CLK
clk => main_1_33_reg_stage0[2].CLK
clk => main_1_33_reg_stage0[3].CLK
clk => main_1_33_reg_stage0[4].CLK
clk => main_1_33_reg_stage0[5].CLK
clk => main_1_33_reg_stage0[6].CLK
clk => main_1_33_reg_stage0[7].CLK
clk => main_1_33_reg_stage0[8].CLK
clk => main_1_33_reg_stage0[9].CLK
clk => main_1_33_reg_stage0[10].CLK
clk => main_1_33_reg_stage0[11].CLK
clk => main_1_33_reg_stage0[12].CLK
clk => main_1_33_reg_stage0[13].CLK
clk => main_1_33_reg_stage0[14].CLK
clk => main_1_33_reg_stage0[15].CLK
clk => main_1_33_reg_stage0[16].CLK
clk => main_1_33_reg_stage0[17].CLK
clk => main_1_33_reg_stage0[18].CLK
clk => main_1_33_reg_stage0[19].CLK
clk => main_1_33_reg_stage0[20].CLK
clk => main_1_33_reg_stage0[21].CLK
clk => main_1_33_reg_stage0[22].CLK
clk => main_1_33_reg_stage0[23].CLK
clk => main_1_33_reg_stage0[24].CLK
clk => main_1_33_reg_stage0[25].CLK
clk => main_1_33_reg_stage0[26].CLK
clk => main_1_33_reg_stage0[27].CLK
clk => main_1_33_reg_stage0[28].CLK
clk => main_1_33_reg_stage0[29].CLK
clk => main_1_33_reg_stage0[30].CLK
clk => main_1_33_reg_stage0[31].CLK
clk => main_1_31_reg_stage0[0].CLK
clk => main_1_31_reg_stage0[1].CLK
clk => main_1_31_reg_stage0[2].CLK
clk => main_1_31_reg_stage0[3].CLK
clk => main_1_31_reg_stage0[4].CLK
clk => main_1_31_reg_stage0[5].CLK
clk => main_1_31_reg_stage0[6].CLK
clk => main_1_31_reg_stage0[7].CLK
clk => main_1_31_reg_stage0[8].CLK
clk => main_1_31_reg_stage0[9].CLK
clk => main_1_31_reg_stage0[10].CLK
clk => main_1_31_reg_stage0[11].CLK
clk => main_1_31_reg_stage0[12].CLK
clk => main_1_31_reg_stage0[13].CLK
clk => main_1_31_reg_stage0[14].CLK
clk => main_1_31_reg_stage0[15].CLK
clk => main_1_31_reg_stage0[16].CLK
clk => main_1_31_reg_stage0[17].CLK
clk => main_1_31_reg_stage0[18].CLK
clk => main_1_31_reg_stage0[19].CLK
clk => main_1_31_reg_stage0[20].CLK
clk => main_1_31_reg_stage0[21].CLK
clk => main_1_31_reg_stage0[22].CLK
clk => main_1_31_reg_stage0[23].CLK
clk => main_1_31_reg_stage0[24].CLK
clk => main_1_31_reg_stage0[25].CLK
clk => main_1_31_reg_stage0[26].CLK
clk => main_1_31_reg_stage0[27].CLK
clk => main_1_31_reg_stage0[28].CLK
clk => main_1_31_reg_stage0[29].CLK
clk => main_1_31_reg_stage0[30].CLK
clk => main_1_31_reg_stage0[31].CLK
clk => main_1_30_reg_stage1[0].CLK
clk => main_1_30_reg_stage1[1].CLK
clk => main_1_30_reg_stage1[2].CLK
clk => main_1_30_reg_stage1[3].CLK
clk => main_1_30_reg_stage1[4].CLK
clk => main_1_30_reg_stage1[5].CLK
clk => main_1_30_reg_stage1[6].CLK
clk => main_1_30_reg_stage1[7].CLK
clk => main_1_30_reg_stage1[8].CLK
clk => main_1_30_reg_stage1[9].CLK
clk => main_1_30_reg_stage1[10].CLK
clk => main_1_30_reg_stage1[11].CLK
clk => main_1_30_reg_stage1[12].CLK
clk => main_1_30_reg_stage1[13].CLK
clk => main_1_30_reg_stage1[14].CLK
clk => main_1_30_reg_stage1[15].CLK
clk => main_1_30_reg_stage1[16].CLK
clk => main_1_30_reg_stage1[17].CLK
clk => main_1_30_reg_stage1[18].CLK
clk => main_1_30_reg_stage1[19].CLK
clk => main_1_30_reg_stage1[20].CLK
clk => main_1_30_reg_stage1[21].CLK
clk => main_1_30_reg_stage1[22].CLK
clk => main_1_30_reg_stage1[23].CLK
clk => main_1_30_reg_stage1[24].CLK
clk => main_1_30_reg_stage1[25].CLK
clk => main_1_30_reg_stage1[26].CLK
clk => main_1_30_reg_stage1[27].CLK
clk => main_1_30_reg_stage1[28].CLK
clk => main_1_30_reg_stage1[29].CLK
clk => main_1_30_reg_stage1[30].CLK
clk => main_1_30_reg_stage1[31].CLK
clk => main_1_30_reg_stage0[0].CLK
clk => main_1_30_reg_stage0[1].CLK
clk => main_1_30_reg_stage0[2].CLK
clk => main_1_30_reg_stage0[3].CLK
clk => main_1_30_reg_stage0[4].CLK
clk => main_1_30_reg_stage0[5].CLK
clk => main_1_30_reg_stage0[6].CLK
clk => main_1_30_reg_stage0[7].CLK
clk => main_1_30_reg_stage0[8].CLK
clk => main_1_30_reg_stage0[9].CLK
clk => main_1_30_reg_stage0[10].CLK
clk => main_1_30_reg_stage0[11].CLK
clk => main_1_30_reg_stage0[12].CLK
clk => main_1_30_reg_stage0[13].CLK
clk => main_1_30_reg_stage0[14].CLK
clk => main_1_30_reg_stage0[15].CLK
clk => main_1_30_reg_stage0[16].CLK
clk => main_1_30_reg_stage0[17].CLK
clk => main_1_30_reg_stage0[18].CLK
clk => main_1_30_reg_stage0[19].CLK
clk => main_1_30_reg_stage0[20].CLK
clk => main_1_30_reg_stage0[21].CLK
clk => main_1_30_reg_stage0[22].CLK
clk => main_1_30_reg_stage0[23].CLK
clk => main_1_30_reg_stage0[24].CLK
clk => main_1_30_reg_stage0[25].CLK
clk => main_1_30_reg_stage0[26].CLK
clk => main_1_30_reg_stage0[27].CLK
clk => main_1_30_reg_stage0[28].CLK
clk => main_1_30_reg_stage0[29].CLK
clk => main_1_30_reg_stage0[30].CLK
clk => main_1_30_reg_stage0[31].CLK
clk => main_1_29_reg_stage1[0].CLK
clk => main_1_29_reg_stage1[1].CLK
clk => main_1_29_reg_stage1[2].CLK
clk => main_1_29_reg_stage1[3].CLK
clk => main_1_29_reg_stage1[4].CLK
clk => main_1_29_reg_stage1[5].CLK
clk => main_1_29_reg_stage1[6].CLK
clk => main_1_29_reg_stage1[7].CLK
clk => main_1_29_reg_stage1[8].CLK
clk => main_1_29_reg_stage1[9].CLK
clk => main_1_29_reg_stage1[10].CLK
clk => main_1_29_reg_stage1[11].CLK
clk => main_1_29_reg_stage1[12].CLK
clk => main_1_29_reg_stage1[13].CLK
clk => main_1_29_reg_stage1[14].CLK
clk => main_1_29_reg_stage1[15].CLK
clk => main_1_29_reg_stage1[16].CLK
clk => main_1_29_reg_stage1[17].CLK
clk => main_1_29_reg_stage1[18].CLK
clk => main_1_29_reg_stage1[19].CLK
clk => main_1_29_reg_stage1[20].CLK
clk => main_1_29_reg_stage1[21].CLK
clk => main_1_29_reg_stage1[22].CLK
clk => main_1_29_reg_stage1[23].CLK
clk => main_1_29_reg_stage1[24].CLK
clk => main_1_29_reg_stage1[25].CLK
clk => main_1_29_reg_stage1[26].CLK
clk => main_1_29_reg_stage1[27].CLK
clk => main_1_29_reg_stage1[28].CLK
clk => main_1_29_reg_stage1[29].CLK
clk => main_1_29_reg_stage1[30].CLK
clk => main_1_29_reg_stage1[31].CLK
clk => main_1_29_reg_stage0[0].CLK
clk => main_1_29_reg_stage0[1].CLK
clk => main_1_29_reg_stage0[2].CLK
clk => main_1_29_reg_stage0[3].CLK
clk => main_1_29_reg_stage0[4].CLK
clk => main_1_29_reg_stage0[5].CLK
clk => main_1_29_reg_stage0[6].CLK
clk => main_1_29_reg_stage0[7].CLK
clk => main_1_29_reg_stage0[8].CLK
clk => main_1_29_reg_stage0[9].CLK
clk => main_1_29_reg_stage0[10].CLK
clk => main_1_29_reg_stage0[11].CLK
clk => main_1_29_reg_stage0[12].CLK
clk => main_1_29_reg_stage0[13].CLK
clk => main_1_29_reg_stage0[14].CLK
clk => main_1_29_reg_stage0[15].CLK
clk => main_1_29_reg_stage0[16].CLK
clk => main_1_29_reg_stage0[17].CLK
clk => main_1_29_reg_stage0[18].CLK
clk => main_1_29_reg_stage0[19].CLK
clk => main_1_29_reg_stage0[20].CLK
clk => main_1_29_reg_stage0[21].CLK
clk => main_1_29_reg_stage0[22].CLK
clk => main_1_29_reg_stage0[23].CLK
clk => main_1_29_reg_stage0[24].CLK
clk => main_1_29_reg_stage0[25].CLK
clk => main_1_29_reg_stage0[26].CLK
clk => main_1_29_reg_stage0[27].CLK
clk => main_1_29_reg_stage0[28].CLK
clk => main_1_29_reg_stage0[29].CLK
clk => main_1_29_reg_stage0[30].CLK
clk => main_1_29_reg_stage0[31].CLK
clk => main_1_27_reg_stage1[0].CLK
clk => main_1_27_reg_stage1[1].CLK
clk => main_1_27_reg_stage1[2].CLK
clk => main_1_27_reg_stage1[3].CLK
clk => main_1_27_reg_stage1[4].CLK
clk => main_1_27_reg_stage1[5].CLK
clk => main_1_27_reg_stage1[6].CLK
clk => main_1_27_reg_stage1[7].CLK
clk => main_1_27_reg_stage1[8].CLK
clk => main_1_27_reg_stage1[9].CLK
clk => main_1_27_reg_stage1[10].CLK
clk => main_1_27_reg_stage1[11].CLK
clk => main_1_27_reg_stage1[12].CLK
clk => main_1_27_reg_stage1[13].CLK
clk => main_1_27_reg_stage1[14].CLK
clk => main_1_27_reg_stage1[15].CLK
clk => main_1_27_reg_stage1[16].CLK
clk => main_1_27_reg_stage1[17].CLK
clk => main_1_27_reg_stage1[18].CLK
clk => main_1_27_reg_stage1[19].CLK
clk => main_1_27_reg_stage1[20].CLK
clk => main_1_27_reg_stage1[21].CLK
clk => main_1_27_reg_stage1[22].CLK
clk => main_1_27_reg_stage1[23].CLK
clk => main_1_27_reg_stage1[24].CLK
clk => main_1_27_reg_stage1[25].CLK
clk => main_1_27_reg_stage1[26].CLK
clk => main_1_27_reg_stage1[27].CLK
clk => main_1_27_reg_stage1[28].CLK
clk => main_1_27_reg_stage1[29].CLK
clk => main_1_27_reg_stage1[30].CLK
clk => main_1_27_reg_stage1[31].CLK
clk => main_1_27_reg_stage0[0].CLK
clk => main_1_27_reg_stage0[1].CLK
clk => main_1_27_reg_stage0[2].CLK
clk => main_1_27_reg_stage0[3].CLK
clk => main_1_27_reg_stage0[4].CLK
clk => main_1_27_reg_stage0[5].CLK
clk => main_1_27_reg_stage0[6].CLK
clk => main_1_27_reg_stage0[7].CLK
clk => main_1_27_reg_stage0[8].CLK
clk => main_1_27_reg_stage0[9].CLK
clk => main_1_27_reg_stage0[10].CLK
clk => main_1_27_reg_stage0[11].CLK
clk => main_1_27_reg_stage0[12].CLK
clk => main_1_27_reg_stage0[13].CLK
clk => main_1_27_reg_stage0[14].CLK
clk => main_1_27_reg_stage0[15].CLK
clk => main_1_27_reg_stage0[16].CLK
clk => main_1_27_reg_stage0[17].CLK
clk => main_1_27_reg_stage0[18].CLK
clk => main_1_27_reg_stage0[19].CLK
clk => main_1_27_reg_stage0[20].CLK
clk => main_1_27_reg_stage0[21].CLK
clk => main_1_27_reg_stage0[22].CLK
clk => main_1_27_reg_stage0[23].CLK
clk => main_1_27_reg_stage0[24].CLK
clk => main_1_27_reg_stage0[25].CLK
clk => main_1_27_reg_stage0[26].CLK
clk => main_1_27_reg_stage0[27].CLK
clk => main_1_27_reg_stage0[28].CLK
clk => main_1_27_reg_stage0[29].CLK
clk => main_1_27_reg_stage0[30].CLK
clk => main_1_27_reg_stage0[31].CLK
clk => main_1_10_reg_stage0[0].CLK
clk => main_1_10_reg_stage0[1].CLK
clk => main_1_10_reg_stage0[2].CLK
clk => main_1_10_reg_stage0[3].CLK
clk => main_1_10_reg_stage0[4].CLK
clk => main_1_10_reg_stage0[5].CLK
clk => main_1_10_reg_stage0[6].CLK
clk => main_1_10_reg_stage0[7].CLK
clk => main_1_10_reg_stage0[8].CLK
clk => main_1_10_reg_stage0[9].CLK
clk => main_1_10_reg_stage0[10].CLK
clk => main_1_10_reg_stage0[11].CLK
clk => main_1_10_reg_stage0[12].CLK
clk => main_1_10_reg_stage0[13].CLK
clk => main_1_10_reg_stage0[14].CLK
clk => main_1_10_reg_stage0[15].CLK
clk => main_1_10_reg_stage0[16].CLK
clk => main_1_10_reg_stage0[17].CLK
clk => main_1_10_reg_stage0[18].CLK
clk => main_1_10_reg_stage0[19].CLK
clk => main_1_10_reg_stage0[20].CLK
clk => main_1_10_reg_stage0[21].CLK
clk => main_1_10_reg_stage0[22].CLK
clk => main_1_10_reg_stage0[23].CLK
clk => main_1_10_reg_stage0[24].CLK
clk => main_1_10_reg_stage0[25].CLK
clk => main_1_10_reg_stage0[26].CLK
clk => main_1_10_reg_stage0[27].CLK
clk => main_1_10_reg_stage0[28].CLK
clk => main_1_10_reg_stage0[29].CLK
clk => main_1_9_reg_stage0[0].CLK
clk => main_1_9_reg_stage0[1].CLK
clk => main_1_9_reg_stage0[2].CLK
clk => main_1_9_reg_stage0[3].CLK
clk => main_1_9_reg_stage0[4].CLK
clk => main_1_9_reg_stage0[5].CLK
clk => main_1_9_reg_stage0[6].CLK
clk => main_1_9_reg_stage0[7].CLK
clk => main_1_9_reg_stage0[8].CLK
clk => main_1_9_reg_stage0[9].CLK
clk => main_1_9_reg_stage0[10].CLK
clk => main_1_9_reg_stage0[11].CLK
clk => main_1_9_reg_stage0[12].CLK
clk => main_1_9_reg_stage0[13].CLK
clk => main_1_9_reg_stage0[14].CLK
clk => main_1_9_reg_stage0[15].CLK
clk => main_1_9_reg_stage0[16].CLK
clk => main_1_9_reg_stage0[17].CLK
clk => main_1_9_reg_stage0[18].CLK
clk => main_1_9_reg_stage0[19].CLK
clk => main_1_9_reg_stage0[20].CLK
clk => main_1_9_reg_stage0[21].CLK
clk => main_1_9_reg_stage0[22].CLK
clk => main_1_9_reg_stage0[23].CLK
clk => main_1_9_reg_stage0[24].CLK
clk => main_1_9_reg_stage0[25].CLK
clk => main_1_9_reg_stage0[26].CLK
clk => main_1_9_reg_stage0[27].CLK
clk => main_1_9_reg_stage0[28].CLK
clk => main_1_9_reg_stage0[29].CLK
clk => main_1_scevgep22_reg_stage0[0].CLK
clk => main_1_scevgep22_reg_stage0[1].CLK
clk => main_1_scevgep22_reg_stage0[2].CLK
clk => main_1_scevgep22_reg_stage0[3].CLK
clk => main_1_scevgep22_reg_stage0[4].CLK
clk => main_1_scevgep22_reg_stage0[5].CLK
clk => main_1_scevgep22_reg_stage0[6].CLK
clk => main_1_scevgep22_reg_stage0[7].CLK
clk => main_1_scevgep22_reg_stage0[8].CLK
clk => main_1_scevgep22_reg_stage0[9].CLK
clk => main_1_scevgep22_reg_stage0[10].CLK
clk => main_1_scevgep22_reg_stage0[11].CLK
clk => main_1_scevgep22_reg_stage0[12].CLK
clk => main_1_scevgep22_reg_stage0[13].CLK
clk => main_1_scevgep22_reg_stage0[14].CLK
clk => main_1_scevgep22_reg_stage0[15].CLK
clk => main_1_scevgep22_reg_stage0[16].CLK
clk => main_1_scevgep22_reg_stage0[17].CLK
clk => main_1_scevgep22_reg_stage0[18].CLK
clk => main_1_scevgep22_reg_stage0[19].CLK
clk => main_1_scevgep22_reg_stage0[20].CLK
clk => main_1_scevgep22_reg_stage0[21].CLK
clk => main_1_scevgep22_reg_stage0[22].CLK
clk => main_1_scevgep22_reg_stage0[23].CLK
clk => main_1_scevgep22_reg_stage0[24].CLK
clk => main_1_scevgep22_reg_stage0[25].CLK
clk => main_1_scevgep22_reg_stage0[26].CLK
clk => main_1_scevgep22_reg_stage0[27].CLK
clk => main_1_scevgep22_reg_stage0[28].CLK
clk => main_1_scevgep22_reg_stage0[29].CLK
clk => main_1_scevgep22_reg_stage0[30].CLK
clk => main_1_scevgep22_reg_stage0[31].CLK
clk => main_1_scevgep21_reg_stage0[0].CLK
clk => main_1_scevgep21_reg_stage0[1].CLK
clk => main_1_scevgep21_reg_stage0[2].CLK
clk => main_1_scevgep21_reg_stage0[3].CLK
clk => main_1_scevgep21_reg_stage0[4].CLK
clk => main_1_scevgep21_reg_stage0[5].CLK
clk => main_1_scevgep21_reg_stage0[6].CLK
clk => main_1_scevgep21_reg_stage0[7].CLK
clk => main_1_scevgep21_reg_stage0[8].CLK
clk => main_1_scevgep21_reg_stage0[9].CLK
clk => main_1_scevgep21_reg_stage0[10].CLK
clk => main_1_scevgep21_reg_stage0[11].CLK
clk => main_1_scevgep21_reg_stage0[12].CLK
clk => main_1_scevgep21_reg_stage0[13].CLK
clk => main_1_scevgep21_reg_stage0[14].CLK
clk => main_1_scevgep21_reg_stage0[15].CLK
clk => main_1_scevgep21_reg_stage0[16].CLK
clk => main_1_scevgep21_reg_stage0[17].CLK
clk => main_1_scevgep21_reg_stage0[18].CLK
clk => main_1_scevgep21_reg_stage0[19].CLK
clk => main_1_scevgep21_reg_stage0[20].CLK
clk => main_1_scevgep21_reg_stage0[21].CLK
clk => main_1_scevgep21_reg_stage0[22].CLK
clk => main_1_scevgep21_reg_stage0[23].CLK
clk => main_1_scevgep21_reg_stage0[24].CLK
clk => main_1_scevgep21_reg_stage0[25].CLK
clk => main_1_scevgep21_reg_stage0[26].CLK
clk => main_1_scevgep21_reg_stage0[27].CLK
clk => main_1_scevgep21_reg_stage0[28].CLK
clk => main_1_scevgep21_reg_stage0[29].CLK
clk => main_1_scevgep21_reg_stage0[30].CLK
clk => main_1_scevgep21_reg_stage0[31].CLK
clk => main_1_scevgep20_reg_stage0[0].CLK
clk => main_1_scevgep20_reg_stage0[1].CLK
clk => main_1_scevgep20_reg_stage0[2].CLK
clk => main_1_scevgep20_reg_stage0[3].CLK
clk => main_1_scevgep20_reg_stage0[4].CLK
clk => main_1_scevgep20_reg_stage0[5].CLK
clk => main_1_scevgep20_reg_stage0[6].CLK
clk => main_1_scevgep20_reg_stage0[7].CLK
clk => main_1_scevgep20_reg_stage0[8].CLK
clk => main_1_scevgep20_reg_stage0[9].CLK
clk => main_1_scevgep20_reg_stage0[10].CLK
clk => main_1_scevgep20_reg_stage0[11].CLK
clk => main_1_scevgep20_reg_stage0[12].CLK
clk => main_1_scevgep20_reg_stage0[13].CLK
clk => main_1_scevgep20_reg_stage0[14].CLK
clk => main_1_scevgep20_reg_stage0[15].CLK
clk => main_1_scevgep20_reg_stage0[16].CLK
clk => main_1_scevgep20_reg_stage0[17].CLK
clk => main_1_scevgep20_reg_stage0[18].CLK
clk => main_1_scevgep20_reg_stage0[19].CLK
clk => main_1_scevgep20_reg_stage0[20].CLK
clk => main_1_scevgep20_reg_stage0[21].CLK
clk => main_1_scevgep20_reg_stage0[22].CLK
clk => main_1_scevgep20_reg_stage0[23].CLK
clk => main_1_scevgep20_reg_stage0[24].CLK
clk => main_1_scevgep20_reg_stage0[25].CLK
clk => main_1_scevgep20_reg_stage0[26].CLK
clk => main_1_scevgep20_reg_stage0[27].CLK
clk => main_1_scevgep20_reg_stage0[28].CLK
clk => main_1_scevgep20_reg_stage0[29].CLK
clk => main_1_scevgep20_reg_stage0[30].CLK
clk => main_1_scevgep20_reg_stage0[31].CLK
clk => main_1_scevgep19_reg_stage0[0].CLK
clk => main_1_scevgep19_reg_stage0[1].CLK
clk => main_1_scevgep19_reg_stage0[2].CLK
clk => main_1_scevgep19_reg_stage0[3].CLK
clk => main_1_scevgep19_reg_stage0[4].CLK
clk => main_1_scevgep19_reg_stage0[5].CLK
clk => main_1_scevgep19_reg_stage0[6].CLK
clk => main_1_scevgep19_reg_stage0[7].CLK
clk => main_1_scevgep19_reg_stage0[8].CLK
clk => main_1_scevgep19_reg_stage0[9].CLK
clk => main_1_scevgep19_reg_stage0[10].CLK
clk => main_1_scevgep19_reg_stage0[11].CLK
clk => main_1_scevgep19_reg_stage0[12].CLK
clk => main_1_scevgep19_reg_stage0[13].CLK
clk => main_1_scevgep19_reg_stage0[14].CLK
clk => main_1_scevgep19_reg_stage0[15].CLK
clk => main_1_scevgep19_reg_stage0[16].CLK
clk => main_1_scevgep19_reg_stage0[17].CLK
clk => main_1_scevgep19_reg_stage0[18].CLK
clk => main_1_scevgep19_reg_stage0[19].CLK
clk => main_1_scevgep19_reg_stage0[20].CLK
clk => main_1_scevgep19_reg_stage0[21].CLK
clk => main_1_scevgep19_reg_stage0[22].CLK
clk => main_1_scevgep19_reg_stage0[23].CLK
clk => main_1_scevgep19_reg_stage0[24].CLK
clk => main_1_scevgep19_reg_stage0[25].CLK
clk => main_1_scevgep19_reg_stage0[26].CLK
clk => main_1_scevgep19_reg_stage0[27].CLK
clk => main_1_scevgep19_reg_stage0[28].CLK
clk => main_1_scevgep19_reg_stage0[29].CLK
clk => main_1_scevgep19_reg_stage0[30].CLK
clk => main_1_scevgep19_reg_stage0[31].CLK
clk => main_1_8_reg_stage0[0].CLK
clk => main_1_8_reg_stage0[1].CLK
clk => main_1_8_reg_stage0[2].CLK
clk => main_1_8_reg_stage0[3].CLK
clk => main_1_8_reg_stage0[4].CLK
clk => main_1_8_reg_stage0[5].CLK
clk => main_1_8_reg_stage0[6].CLK
clk => main_1_8_reg_stage0[7].CLK
clk => main_1_8_reg_stage0[8].CLK
clk => main_1_8_reg_stage0[9].CLK
clk => main_1_8_reg_stage0[10].CLK
clk => main_1_8_reg_stage0[11].CLK
clk => main_1_8_reg_stage0[12].CLK
clk => main_1_8_reg_stage0[13].CLK
clk => main_1_8_reg_stage0[14].CLK
clk => main_1_8_reg_stage0[15].CLK
clk => main_1_8_reg_stage0[16].CLK
clk => main_1_8_reg_stage0[17].CLK
clk => main_1_8_reg_stage0[18].CLK
clk => main_1_8_reg_stage0[19].CLK
clk => main_1_8_reg_stage0[20].CLK
clk => main_1_8_reg_stage0[21].CLK
clk => main_1_8_reg_stage0[22].CLK
clk => main_1_8_reg_stage0[23].CLK
clk => main_1_8_reg_stage0[24].CLK
clk => main_1_8_reg_stage0[25].CLK
clk => main_1_8_reg_stage0[26].CLK
clk => main_1_8_reg_stage0[27].CLK
clk => main_1_8_reg_stage0[28].CLK
clk => main_1_8_reg_stage0[29].CLK
clk => main_1_scevgep18_reg_stage0[0].CLK
clk => main_1_scevgep18_reg_stage0[1].CLK
clk => main_1_scevgep18_reg_stage0[2].CLK
clk => main_1_scevgep18_reg_stage0[3].CLK
clk => main_1_scevgep18_reg_stage0[4].CLK
clk => main_1_scevgep18_reg_stage0[5].CLK
clk => main_1_scevgep18_reg_stage0[6].CLK
clk => main_1_scevgep18_reg_stage0[7].CLK
clk => main_1_scevgep18_reg_stage0[8].CLK
clk => main_1_scevgep18_reg_stage0[9].CLK
clk => main_1_scevgep18_reg_stage0[10].CLK
clk => main_1_scevgep18_reg_stage0[11].CLK
clk => main_1_scevgep18_reg_stage0[12].CLK
clk => main_1_scevgep18_reg_stage0[13].CLK
clk => main_1_scevgep18_reg_stage0[14].CLK
clk => main_1_scevgep18_reg_stage0[15].CLK
clk => main_1_scevgep18_reg_stage0[16].CLK
clk => main_1_scevgep18_reg_stage0[17].CLK
clk => main_1_scevgep18_reg_stage0[18].CLK
clk => main_1_scevgep18_reg_stage0[19].CLK
clk => main_1_scevgep18_reg_stage0[20].CLK
clk => main_1_scevgep18_reg_stage0[21].CLK
clk => main_1_scevgep18_reg_stage0[22].CLK
clk => main_1_scevgep18_reg_stage0[23].CLK
clk => main_1_scevgep18_reg_stage0[24].CLK
clk => main_1_scevgep18_reg_stage0[25].CLK
clk => main_1_scevgep18_reg_stage0[26].CLK
clk => main_1_scevgep18_reg_stage0[27].CLK
clk => main_1_scevgep18_reg_stage0[28].CLK
clk => main_1_scevgep18_reg_stage0[29].CLK
clk => main_1_scevgep18_reg_stage0[30].CLK
clk => main_1_scevgep18_reg_stage0[31].CLK
clk => main_1_scevgep17_reg_stage0[0].CLK
clk => main_1_scevgep17_reg_stage0[1].CLK
clk => main_1_scevgep17_reg_stage0[2].CLK
clk => main_1_scevgep17_reg_stage0[3].CLK
clk => main_1_scevgep17_reg_stage0[4].CLK
clk => main_1_scevgep17_reg_stage0[5].CLK
clk => main_1_scevgep17_reg_stage0[6].CLK
clk => main_1_scevgep17_reg_stage0[7].CLK
clk => main_1_scevgep17_reg_stage0[8].CLK
clk => main_1_scevgep17_reg_stage0[9].CLK
clk => main_1_scevgep17_reg_stage0[10].CLK
clk => main_1_scevgep17_reg_stage0[11].CLK
clk => main_1_scevgep17_reg_stage0[12].CLK
clk => main_1_scevgep17_reg_stage0[13].CLK
clk => main_1_scevgep17_reg_stage0[14].CLK
clk => main_1_scevgep17_reg_stage0[15].CLK
clk => main_1_scevgep17_reg_stage0[16].CLK
clk => main_1_scevgep17_reg_stage0[17].CLK
clk => main_1_scevgep17_reg_stage0[18].CLK
clk => main_1_scevgep17_reg_stage0[19].CLK
clk => main_1_scevgep17_reg_stage0[20].CLK
clk => main_1_scevgep17_reg_stage0[21].CLK
clk => main_1_scevgep17_reg_stage0[22].CLK
clk => main_1_scevgep17_reg_stage0[23].CLK
clk => main_1_scevgep17_reg_stage0[24].CLK
clk => main_1_scevgep17_reg_stage0[25].CLK
clk => main_1_scevgep17_reg_stage0[26].CLK
clk => main_1_scevgep17_reg_stage0[27].CLK
clk => main_1_scevgep17_reg_stage0[28].CLK
clk => main_1_scevgep17_reg_stage0[29].CLK
clk => main_1_scevgep17_reg_stage0[30].CLK
clk => main_1_scevgep17_reg_stage0[31].CLK
clk => main_1_scevgep16_reg_stage0[0].CLK
clk => main_1_scevgep16_reg_stage0[1].CLK
clk => main_1_scevgep16_reg_stage0[2].CLK
clk => main_1_scevgep16_reg_stage0[3].CLK
clk => main_1_scevgep16_reg_stage0[4].CLK
clk => main_1_scevgep16_reg_stage0[5].CLK
clk => main_1_scevgep16_reg_stage0[6].CLK
clk => main_1_scevgep16_reg_stage0[7].CLK
clk => main_1_scevgep16_reg_stage0[8].CLK
clk => main_1_scevgep16_reg_stage0[9].CLK
clk => main_1_scevgep16_reg_stage0[10].CLK
clk => main_1_scevgep16_reg_stage0[11].CLK
clk => main_1_scevgep16_reg_stage0[12].CLK
clk => main_1_scevgep16_reg_stage0[13].CLK
clk => main_1_scevgep16_reg_stage0[14].CLK
clk => main_1_scevgep16_reg_stage0[15].CLK
clk => main_1_scevgep16_reg_stage0[16].CLK
clk => main_1_scevgep16_reg_stage0[17].CLK
clk => main_1_scevgep16_reg_stage0[18].CLK
clk => main_1_scevgep16_reg_stage0[19].CLK
clk => main_1_scevgep16_reg_stage0[20].CLK
clk => main_1_scevgep16_reg_stage0[21].CLK
clk => main_1_scevgep16_reg_stage0[22].CLK
clk => main_1_scevgep16_reg_stage0[23].CLK
clk => main_1_scevgep16_reg_stage0[24].CLK
clk => main_1_scevgep16_reg_stage0[25].CLK
clk => main_1_scevgep16_reg_stage0[26].CLK
clk => main_1_scevgep16_reg_stage0[27].CLK
clk => main_1_scevgep16_reg_stage0[28].CLK
clk => main_1_scevgep16_reg_stage0[29].CLK
clk => main_1_scevgep16_reg_stage0[30].CLK
clk => main_1_scevgep16_reg_stage0[31].CLK
clk => main_1_scevgep15_reg_stage0[0].CLK
clk => main_1_scevgep15_reg_stage0[1].CLK
clk => main_1_scevgep15_reg_stage0[2].CLK
clk => main_1_scevgep15_reg_stage0[3].CLK
clk => main_1_scevgep15_reg_stage0[4].CLK
clk => main_1_scevgep15_reg_stage0[5].CLK
clk => main_1_scevgep15_reg_stage0[6].CLK
clk => main_1_scevgep15_reg_stage0[7].CLK
clk => main_1_scevgep15_reg_stage0[8].CLK
clk => main_1_scevgep15_reg_stage0[9].CLK
clk => main_1_scevgep15_reg_stage0[10].CLK
clk => main_1_scevgep15_reg_stage0[11].CLK
clk => main_1_scevgep15_reg_stage0[12].CLK
clk => main_1_scevgep15_reg_stage0[13].CLK
clk => main_1_scevgep15_reg_stage0[14].CLK
clk => main_1_scevgep15_reg_stage0[15].CLK
clk => main_1_scevgep15_reg_stage0[16].CLK
clk => main_1_scevgep15_reg_stage0[17].CLK
clk => main_1_scevgep15_reg_stage0[18].CLK
clk => main_1_scevgep15_reg_stage0[19].CLK
clk => main_1_scevgep15_reg_stage0[20].CLK
clk => main_1_scevgep15_reg_stage0[21].CLK
clk => main_1_scevgep15_reg_stage0[22].CLK
clk => main_1_scevgep15_reg_stage0[23].CLK
clk => main_1_scevgep15_reg_stage0[24].CLK
clk => main_1_scevgep15_reg_stage0[25].CLK
clk => main_1_scevgep15_reg_stage0[26].CLK
clk => main_1_scevgep15_reg_stage0[27].CLK
clk => main_1_scevgep15_reg_stage0[28].CLK
clk => main_1_scevgep15_reg_stage0[29].CLK
clk => main_1_scevgep15_reg_stage0[30].CLK
clk => main_1_scevgep15_reg_stage0[31].CLK
clk => main_1_7_reg_stage0[0].CLK
clk => main_1_7_reg_stage0[1].CLK
clk => main_1_7_reg_stage0[2].CLK
clk => main_1_7_reg_stage0[3].CLK
clk => main_1_7_reg_stage0[4].CLK
clk => main_1_7_reg_stage0[5].CLK
clk => main_1_7_reg_stage0[6].CLK
clk => main_1_7_reg_stage0[7].CLK
clk => main_1_7_reg_stage0[8].CLK
clk => main_1_7_reg_stage0[9].CLK
clk => main_1_7_reg_stage0[10].CLK
clk => main_1_7_reg_stage0[11].CLK
clk => main_1_7_reg_stage0[12].CLK
clk => main_1_7_reg_stage0[13].CLK
clk => main_1_7_reg_stage0[14].CLK
clk => main_1_7_reg_stage0[15].CLK
clk => main_1_7_reg_stage0[16].CLK
clk => main_1_7_reg_stage0[17].CLK
clk => main_1_7_reg_stage0[18].CLK
clk => main_1_7_reg_stage0[19].CLK
clk => main_1_7_reg_stage0[20].CLK
clk => main_1_7_reg_stage0[21].CLK
clk => main_1_7_reg_stage0[22].CLK
clk => main_1_7_reg_stage0[23].CLK
clk => main_1_7_reg_stage0[24].CLK
clk => main_1_7_reg_stage0[25].CLK
clk => main_1_7_reg_stage0[26].CLK
clk => main_1_7_reg_stage0[27].CLK
clk => main_1_7_reg_stage0[28].CLK
clk => main_1_7_reg_stage0[29].CLK
clk => main_1_scevgep14_reg_stage0[0].CLK
clk => main_1_scevgep14_reg_stage0[1].CLK
clk => main_1_scevgep14_reg_stage0[2].CLK
clk => main_1_scevgep14_reg_stage0[3].CLK
clk => main_1_scevgep14_reg_stage0[4].CLK
clk => main_1_scevgep14_reg_stage0[5].CLK
clk => main_1_scevgep14_reg_stage0[6].CLK
clk => main_1_scevgep14_reg_stage0[7].CLK
clk => main_1_scevgep14_reg_stage0[8].CLK
clk => main_1_scevgep14_reg_stage0[9].CLK
clk => main_1_scevgep14_reg_stage0[10].CLK
clk => main_1_scevgep14_reg_stage0[11].CLK
clk => main_1_scevgep14_reg_stage0[12].CLK
clk => main_1_scevgep14_reg_stage0[13].CLK
clk => main_1_scevgep14_reg_stage0[14].CLK
clk => main_1_scevgep14_reg_stage0[15].CLK
clk => main_1_scevgep14_reg_stage0[16].CLK
clk => main_1_scevgep14_reg_stage0[17].CLK
clk => main_1_scevgep14_reg_stage0[18].CLK
clk => main_1_scevgep14_reg_stage0[19].CLK
clk => main_1_scevgep14_reg_stage0[20].CLK
clk => main_1_scevgep14_reg_stage0[21].CLK
clk => main_1_scevgep14_reg_stage0[22].CLK
clk => main_1_scevgep14_reg_stage0[23].CLK
clk => main_1_scevgep14_reg_stage0[24].CLK
clk => main_1_scevgep14_reg_stage0[25].CLK
clk => main_1_scevgep14_reg_stage0[26].CLK
clk => main_1_scevgep14_reg_stage0[27].CLK
clk => main_1_scevgep14_reg_stage0[28].CLK
clk => main_1_scevgep14_reg_stage0[29].CLK
clk => main_1_scevgep14_reg_stage0[30].CLK
clk => main_1_scevgep14_reg_stage0[31].CLK
clk => main_1_6_reg_stage0[0].CLK
clk => main_1_6_reg_stage0[1].CLK
clk => main_1_6_reg_stage0[2].CLK
clk => main_1_6_reg_stage0[3].CLK
clk => main_1_6_reg_stage0[4].CLK
clk => main_1_6_reg_stage0[5].CLK
clk => main_1_6_reg_stage0[6].CLK
clk => main_1_6_reg_stage0[7].CLK
clk => main_1_6_reg_stage0[8].CLK
clk => main_1_6_reg_stage0[9].CLK
clk => main_1_6_reg_stage0[10].CLK
clk => main_1_6_reg_stage0[11].CLK
clk => main_1_6_reg_stage0[12].CLK
clk => main_1_6_reg_stage0[13].CLK
clk => main_1_6_reg_stage0[14].CLK
clk => main_1_6_reg_stage0[15].CLK
clk => main_1_6_reg_stage0[16].CLK
clk => main_1_6_reg_stage0[17].CLK
clk => main_1_6_reg_stage0[18].CLK
clk => main_1_6_reg_stage0[19].CLK
clk => main_1_6_reg_stage0[20].CLK
clk => main_1_6_reg_stage0[21].CLK
clk => main_1_6_reg_stage0[22].CLK
clk => main_1_6_reg_stage0[23].CLK
clk => main_1_6_reg_stage0[24].CLK
clk => main_1_6_reg_stage0[25].CLK
clk => main_1_6_reg_stage0[26].CLK
clk => main_1_6_reg_stage0[27].CLK
clk => main_1_6_reg_stage0[28].CLK
clk => main_1_6_reg_stage0[29].CLK
clk => main_1_scevgep13_reg_stage0[0].CLK
clk => main_1_scevgep13_reg_stage0[1].CLK
clk => main_1_scevgep13_reg_stage0[2].CLK
clk => main_1_scevgep13_reg_stage0[3].CLK
clk => main_1_scevgep13_reg_stage0[4].CLK
clk => main_1_scevgep13_reg_stage0[5].CLK
clk => main_1_scevgep13_reg_stage0[6].CLK
clk => main_1_scevgep13_reg_stage0[7].CLK
clk => main_1_scevgep13_reg_stage0[8].CLK
clk => main_1_scevgep13_reg_stage0[9].CLK
clk => main_1_scevgep13_reg_stage0[10].CLK
clk => main_1_scevgep13_reg_stage0[11].CLK
clk => main_1_scevgep13_reg_stage0[12].CLK
clk => main_1_scevgep13_reg_stage0[13].CLK
clk => main_1_scevgep13_reg_stage0[14].CLK
clk => main_1_scevgep13_reg_stage0[15].CLK
clk => main_1_scevgep13_reg_stage0[16].CLK
clk => main_1_scevgep13_reg_stage0[17].CLK
clk => main_1_scevgep13_reg_stage0[18].CLK
clk => main_1_scevgep13_reg_stage0[19].CLK
clk => main_1_scevgep13_reg_stage0[20].CLK
clk => main_1_scevgep13_reg_stage0[21].CLK
clk => main_1_scevgep13_reg_stage0[22].CLK
clk => main_1_scevgep13_reg_stage0[23].CLK
clk => main_1_scevgep13_reg_stage0[24].CLK
clk => main_1_scevgep13_reg_stage0[25].CLK
clk => main_1_scevgep13_reg_stage0[26].CLK
clk => main_1_scevgep13_reg_stage0[27].CLK
clk => main_1_scevgep13_reg_stage0[28].CLK
clk => main_1_scevgep13_reg_stage0[29].CLK
clk => main_1_scevgep13_reg_stage0[30].CLK
clk => main_1_scevgep13_reg_stage0[31].CLK
clk => main_1_5_reg_stage0[0].CLK
clk => main_1_5_reg_stage0[1].CLK
clk => main_1_5_reg_stage0[2].CLK
clk => main_1_5_reg_stage0[3].CLK
clk => main_1_5_reg_stage0[4].CLK
clk => main_1_5_reg_stage0[5].CLK
clk => main_1_5_reg_stage0[6].CLK
clk => main_1_5_reg_stage0[7].CLK
clk => main_1_5_reg_stage0[8].CLK
clk => main_1_5_reg_stage0[9].CLK
clk => main_1_5_reg_stage0[10].CLK
clk => main_1_5_reg_stage0[11].CLK
clk => main_1_5_reg_stage0[12].CLK
clk => main_1_5_reg_stage0[13].CLK
clk => main_1_5_reg_stage0[14].CLK
clk => main_1_5_reg_stage0[15].CLK
clk => main_1_5_reg_stage0[16].CLK
clk => main_1_5_reg_stage0[17].CLK
clk => main_1_5_reg_stage0[18].CLK
clk => main_1_5_reg_stage0[19].CLK
clk => main_1_5_reg_stage0[20].CLK
clk => main_1_5_reg_stage0[21].CLK
clk => main_1_5_reg_stage0[22].CLK
clk => main_1_5_reg_stage0[23].CLK
clk => main_1_5_reg_stage0[24].CLK
clk => main_1_5_reg_stage0[25].CLK
clk => main_1_5_reg_stage0[26].CLK
clk => main_1_5_reg_stage0[27].CLK
clk => main_1_5_reg_stage0[28].CLK
clk => main_1_5_reg_stage0[29].CLK
clk => main_1_scevgep12_reg_stage0[0].CLK
clk => main_1_scevgep12_reg_stage0[1].CLK
clk => main_1_scevgep12_reg_stage0[2].CLK
clk => main_1_scevgep12_reg_stage0[3].CLK
clk => main_1_scevgep12_reg_stage0[4].CLK
clk => main_1_scevgep12_reg_stage0[5].CLK
clk => main_1_scevgep12_reg_stage0[6].CLK
clk => main_1_scevgep12_reg_stage0[7].CLK
clk => main_1_scevgep12_reg_stage0[8].CLK
clk => main_1_scevgep12_reg_stage0[9].CLK
clk => main_1_scevgep12_reg_stage0[10].CLK
clk => main_1_scevgep12_reg_stage0[11].CLK
clk => main_1_scevgep12_reg_stage0[12].CLK
clk => main_1_scevgep12_reg_stage0[13].CLK
clk => main_1_scevgep12_reg_stage0[14].CLK
clk => main_1_scevgep12_reg_stage0[15].CLK
clk => main_1_scevgep12_reg_stage0[16].CLK
clk => main_1_scevgep12_reg_stage0[17].CLK
clk => main_1_scevgep12_reg_stage0[18].CLK
clk => main_1_scevgep12_reg_stage0[19].CLK
clk => main_1_scevgep12_reg_stage0[20].CLK
clk => main_1_scevgep12_reg_stage0[21].CLK
clk => main_1_scevgep12_reg_stage0[22].CLK
clk => main_1_scevgep12_reg_stage0[23].CLK
clk => main_1_scevgep12_reg_stage0[24].CLK
clk => main_1_scevgep12_reg_stage0[25].CLK
clk => main_1_scevgep12_reg_stage0[26].CLK
clk => main_1_scevgep12_reg_stage0[27].CLK
clk => main_1_scevgep12_reg_stage0[28].CLK
clk => main_1_scevgep12_reg_stage0[29].CLK
clk => main_1_scevgep12_reg_stage0[30].CLK
clk => main_1_scevgep12_reg_stage0[31].CLK
clk => main_1_4_reg_stage0[0].CLK
clk => main_1_4_reg_stage0[1].CLK
clk => main_1_4_reg_stage0[2].CLK
clk => main_1_4_reg_stage0[3].CLK
clk => main_1_4_reg_stage0[4].CLK
clk => main_1_4_reg_stage0[5].CLK
clk => main_1_4_reg_stage0[6].CLK
clk => main_1_4_reg_stage0[7].CLK
clk => main_1_4_reg_stage0[8].CLK
clk => main_1_4_reg_stage0[9].CLK
clk => main_1_4_reg_stage0[10].CLK
clk => main_1_4_reg_stage0[11].CLK
clk => main_1_4_reg_stage0[12].CLK
clk => main_1_4_reg_stage0[13].CLK
clk => main_1_4_reg_stage0[14].CLK
clk => main_1_4_reg_stage0[15].CLK
clk => main_1_4_reg_stage0[16].CLK
clk => main_1_4_reg_stage0[17].CLK
clk => main_1_4_reg_stage0[18].CLK
clk => main_1_4_reg_stage0[19].CLK
clk => main_1_4_reg_stage0[20].CLK
clk => main_1_4_reg_stage0[21].CLK
clk => main_1_4_reg_stage0[22].CLK
clk => main_1_4_reg_stage0[23].CLK
clk => main_1_4_reg_stage0[24].CLK
clk => main_1_4_reg_stage0[25].CLK
clk => main_1_4_reg_stage0[26].CLK
clk => main_1_4_reg_stage0[27].CLK
clk => main_1_4_reg_stage0[28].CLK
clk => main_1_4_reg_stage0[29].CLK
clk => main_1_scevgep11_reg_stage0[0].CLK
clk => main_1_scevgep11_reg_stage0[1].CLK
clk => main_1_scevgep11_reg_stage0[2].CLK
clk => main_1_scevgep11_reg_stage0[3].CLK
clk => main_1_scevgep11_reg_stage0[4].CLK
clk => main_1_scevgep11_reg_stage0[5].CLK
clk => main_1_scevgep11_reg_stage0[6].CLK
clk => main_1_scevgep11_reg_stage0[7].CLK
clk => main_1_scevgep11_reg_stage0[8].CLK
clk => main_1_scevgep11_reg_stage0[9].CLK
clk => main_1_scevgep11_reg_stage0[10].CLK
clk => main_1_scevgep11_reg_stage0[11].CLK
clk => main_1_scevgep11_reg_stage0[12].CLK
clk => main_1_scevgep11_reg_stage0[13].CLK
clk => main_1_scevgep11_reg_stage0[14].CLK
clk => main_1_scevgep11_reg_stage0[15].CLK
clk => main_1_scevgep11_reg_stage0[16].CLK
clk => main_1_scevgep11_reg_stage0[17].CLK
clk => main_1_scevgep11_reg_stage0[18].CLK
clk => main_1_scevgep11_reg_stage0[19].CLK
clk => main_1_scevgep11_reg_stage0[20].CLK
clk => main_1_scevgep11_reg_stage0[21].CLK
clk => main_1_scevgep11_reg_stage0[22].CLK
clk => main_1_scevgep11_reg_stage0[23].CLK
clk => main_1_scevgep11_reg_stage0[24].CLK
clk => main_1_scevgep11_reg_stage0[25].CLK
clk => main_1_scevgep11_reg_stage0[26].CLK
clk => main_1_scevgep11_reg_stage0[27].CLK
clk => main_1_scevgep11_reg_stage0[28].CLK
clk => main_1_scevgep11_reg_stage0[29].CLK
clk => main_1_scevgep11_reg_stage0[30].CLK
clk => main_1_scevgep11_reg_stage0[31].CLK
clk => main_1_3_reg_stage0[0].CLK
clk => main_1_3_reg_stage0[1].CLK
clk => main_1_3_reg_stage0[2].CLK
clk => main_1_3_reg_stage0[3].CLK
clk => main_1_3_reg_stage0[4].CLK
clk => main_1_3_reg_stage0[5].CLK
clk => main_1_3_reg_stage0[6].CLK
clk => main_1_3_reg_stage0[7].CLK
clk => main_1_3_reg_stage0[8].CLK
clk => main_1_3_reg_stage0[9].CLK
clk => main_1_3_reg_stage0[10].CLK
clk => main_1_3_reg_stage0[11].CLK
clk => main_1_3_reg_stage0[12].CLK
clk => main_1_3_reg_stage0[13].CLK
clk => main_1_3_reg_stage0[14].CLK
clk => main_1_3_reg_stage0[15].CLK
clk => main_1_3_reg_stage0[16].CLK
clk => main_1_3_reg_stage0[17].CLK
clk => main_1_3_reg_stage0[18].CLK
clk => main_1_3_reg_stage0[19].CLK
clk => main_1_3_reg_stage0[20].CLK
clk => main_1_3_reg_stage0[21].CLK
clk => main_1_3_reg_stage0[22].CLK
clk => main_1_3_reg_stage0[23].CLK
clk => main_1_3_reg_stage0[24].CLK
clk => main_1_3_reg_stage0[25].CLK
clk => main_1_3_reg_stage0[26].CLK
clk => main_1_3_reg_stage0[27].CLK
clk => main_1_3_reg_stage0[28].CLK
clk => main_1_3_reg_stage0[29].CLK
clk => main_1_scevgep10_reg_stage0[0].CLK
clk => main_1_scevgep10_reg_stage0[1].CLK
clk => main_1_scevgep10_reg_stage0[2].CLK
clk => main_1_scevgep10_reg_stage0[3].CLK
clk => main_1_scevgep10_reg_stage0[4].CLK
clk => main_1_scevgep10_reg_stage0[5].CLK
clk => main_1_scevgep10_reg_stage0[6].CLK
clk => main_1_scevgep10_reg_stage0[7].CLK
clk => main_1_scevgep10_reg_stage0[8].CLK
clk => main_1_scevgep10_reg_stage0[9].CLK
clk => main_1_scevgep10_reg_stage0[10].CLK
clk => main_1_scevgep10_reg_stage0[11].CLK
clk => main_1_scevgep10_reg_stage0[12].CLK
clk => main_1_scevgep10_reg_stage0[13].CLK
clk => main_1_scevgep10_reg_stage0[14].CLK
clk => main_1_scevgep10_reg_stage0[15].CLK
clk => main_1_scevgep10_reg_stage0[16].CLK
clk => main_1_scevgep10_reg_stage0[17].CLK
clk => main_1_scevgep10_reg_stage0[18].CLK
clk => main_1_scevgep10_reg_stage0[19].CLK
clk => main_1_scevgep10_reg_stage0[20].CLK
clk => main_1_scevgep10_reg_stage0[21].CLK
clk => main_1_scevgep10_reg_stage0[22].CLK
clk => main_1_scevgep10_reg_stage0[23].CLK
clk => main_1_scevgep10_reg_stage0[24].CLK
clk => main_1_scevgep10_reg_stage0[25].CLK
clk => main_1_scevgep10_reg_stage0[26].CLK
clk => main_1_scevgep10_reg_stage0[27].CLK
clk => main_1_scevgep10_reg_stage0[28].CLK
clk => main_1_scevgep10_reg_stage0[29].CLK
clk => main_1_scevgep10_reg_stage0[30].CLK
clk => main_1_scevgep10_reg_stage0[31].CLK
clk => main_1_scevgep9_reg_stage0[0].CLK
clk => main_1_scevgep9_reg_stage0[1].CLK
clk => main_1_scevgep9_reg_stage0[2].CLK
clk => main_1_scevgep9_reg_stage0[3].CLK
clk => main_1_scevgep9_reg_stage0[4].CLK
clk => main_1_scevgep9_reg_stage0[5].CLK
clk => main_1_scevgep9_reg_stage0[6].CLK
clk => main_1_scevgep9_reg_stage0[7].CLK
clk => main_1_scevgep9_reg_stage0[8].CLK
clk => main_1_scevgep9_reg_stage0[9].CLK
clk => main_1_scevgep9_reg_stage0[10].CLK
clk => main_1_scevgep9_reg_stage0[11].CLK
clk => main_1_scevgep9_reg_stage0[12].CLK
clk => main_1_scevgep9_reg_stage0[13].CLK
clk => main_1_scevgep9_reg_stage0[14].CLK
clk => main_1_scevgep9_reg_stage0[15].CLK
clk => main_1_scevgep9_reg_stage0[16].CLK
clk => main_1_scevgep9_reg_stage0[17].CLK
clk => main_1_scevgep9_reg_stage0[18].CLK
clk => main_1_scevgep9_reg_stage0[19].CLK
clk => main_1_scevgep9_reg_stage0[20].CLK
clk => main_1_scevgep9_reg_stage0[21].CLK
clk => main_1_scevgep9_reg_stage0[22].CLK
clk => main_1_scevgep9_reg_stage0[23].CLK
clk => main_1_scevgep9_reg_stage0[24].CLK
clk => main_1_scevgep9_reg_stage0[25].CLK
clk => main_1_scevgep9_reg_stage0[26].CLK
clk => main_1_scevgep9_reg_stage0[27].CLK
clk => main_1_scevgep9_reg_stage0[28].CLK
clk => main_1_scevgep9_reg_stage0[29].CLK
clk => main_1_scevgep9_reg_stage0[30].CLK
clk => main_1_scevgep9_reg_stage0[31].CLK
clk => main_1_scevgep8_reg_stage0[0].CLK
clk => main_1_scevgep8_reg_stage0[1].CLK
clk => main_1_scevgep8_reg_stage0[2].CLK
clk => main_1_scevgep8_reg_stage0[3].CLK
clk => main_1_scevgep8_reg_stage0[4].CLK
clk => main_1_scevgep8_reg_stage0[5].CLK
clk => main_1_scevgep8_reg_stage0[6].CLK
clk => main_1_scevgep8_reg_stage0[7].CLK
clk => main_1_scevgep8_reg_stage0[8].CLK
clk => main_1_scevgep8_reg_stage0[9].CLK
clk => main_1_scevgep8_reg_stage0[10].CLK
clk => main_1_scevgep8_reg_stage0[11].CLK
clk => main_1_scevgep8_reg_stage0[12].CLK
clk => main_1_scevgep8_reg_stage0[13].CLK
clk => main_1_scevgep8_reg_stage0[14].CLK
clk => main_1_scevgep8_reg_stage0[15].CLK
clk => main_1_scevgep8_reg_stage0[16].CLK
clk => main_1_scevgep8_reg_stage0[17].CLK
clk => main_1_scevgep8_reg_stage0[18].CLK
clk => main_1_scevgep8_reg_stage0[19].CLK
clk => main_1_scevgep8_reg_stage0[20].CLK
clk => main_1_scevgep8_reg_stage0[21].CLK
clk => main_1_scevgep8_reg_stage0[22].CLK
clk => main_1_scevgep8_reg_stage0[23].CLK
clk => main_1_scevgep8_reg_stage0[24].CLK
clk => main_1_scevgep8_reg_stage0[25].CLK
clk => main_1_scevgep8_reg_stage0[26].CLK
clk => main_1_scevgep8_reg_stage0[27].CLK
clk => main_1_scevgep8_reg_stage0[28].CLK
clk => main_1_scevgep8_reg_stage0[29].CLK
clk => main_1_scevgep8_reg_stage0[30].CLK
clk => main_1_scevgep8_reg_stage0[31].CLK
clk => main_1_scevgep7_reg_stage1[0].CLK
clk => main_1_scevgep7_reg_stage1[1].CLK
clk => main_1_scevgep7_reg_stage1[2].CLK
clk => main_1_scevgep7_reg_stage1[3].CLK
clk => main_1_scevgep7_reg_stage1[4].CLK
clk => main_1_scevgep7_reg_stage1[5].CLK
clk => main_1_scevgep7_reg_stage1[6].CLK
clk => main_1_scevgep7_reg_stage1[7].CLK
clk => main_1_scevgep7_reg_stage1[8].CLK
clk => main_1_scevgep7_reg_stage1[9].CLK
clk => main_1_scevgep7_reg_stage1[10].CLK
clk => main_1_scevgep7_reg_stage1[11].CLK
clk => main_1_scevgep7_reg_stage1[12].CLK
clk => main_1_scevgep7_reg_stage1[13].CLK
clk => main_1_scevgep7_reg_stage1[14].CLK
clk => main_1_scevgep7_reg_stage1[15].CLK
clk => main_1_scevgep7_reg_stage1[16].CLK
clk => main_1_scevgep7_reg_stage1[17].CLK
clk => main_1_scevgep7_reg_stage1[18].CLK
clk => main_1_scevgep7_reg_stage1[19].CLK
clk => main_1_scevgep7_reg_stage1[20].CLK
clk => main_1_scevgep7_reg_stage1[21].CLK
clk => main_1_scevgep7_reg_stage1[22].CLK
clk => main_1_scevgep7_reg_stage1[23].CLK
clk => main_1_scevgep7_reg_stage1[24].CLK
clk => main_1_scevgep7_reg_stage1[25].CLK
clk => main_1_scevgep7_reg_stage1[26].CLK
clk => main_1_scevgep7_reg_stage1[27].CLK
clk => main_1_scevgep7_reg_stage1[28].CLK
clk => main_1_scevgep7_reg_stage1[29].CLK
clk => main_1_scevgep7_reg_stage1[30].CLK
clk => main_1_scevgep7_reg_stage1[31].CLK
clk => main_1_scevgep7_reg_stage0[0].CLK
clk => main_1_scevgep7_reg_stage0[1].CLK
clk => main_1_scevgep7_reg_stage0[2].CLK
clk => main_1_scevgep7_reg_stage0[3].CLK
clk => main_1_scevgep7_reg_stage0[4].CLK
clk => main_1_scevgep7_reg_stage0[5].CLK
clk => main_1_scevgep7_reg_stage0[6].CLK
clk => main_1_scevgep7_reg_stage0[7].CLK
clk => main_1_scevgep7_reg_stage0[8].CLK
clk => main_1_scevgep7_reg_stage0[9].CLK
clk => main_1_scevgep7_reg_stage0[10].CLK
clk => main_1_scevgep7_reg_stage0[11].CLK
clk => main_1_scevgep7_reg_stage0[12].CLK
clk => main_1_scevgep7_reg_stage0[13].CLK
clk => main_1_scevgep7_reg_stage0[14].CLK
clk => main_1_scevgep7_reg_stage0[15].CLK
clk => main_1_scevgep7_reg_stage0[16].CLK
clk => main_1_scevgep7_reg_stage0[17].CLK
clk => main_1_scevgep7_reg_stage0[18].CLK
clk => main_1_scevgep7_reg_stage0[19].CLK
clk => main_1_scevgep7_reg_stage0[20].CLK
clk => main_1_scevgep7_reg_stage0[21].CLK
clk => main_1_scevgep7_reg_stage0[22].CLK
clk => main_1_scevgep7_reg_stage0[23].CLK
clk => main_1_scevgep7_reg_stage0[24].CLK
clk => main_1_scevgep7_reg_stage0[25].CLK
clk => main_1_scevgep7_reg_stage0[26].CLK
clk => main_1_scevgep7_reg_stage0[27].CLK
clk => main_1_scevgep7_reg_stage0[28].CLK
clk => main_1_scevgep7_reg_stage0[29].CLK
clk => main_1_scevgep7_reg_stage0[30].CLK
clk => main_1_scevgep7_reg_stage0[31].CLK
clk => main_1_2_reg_stage0[0].CLK
clk => main_1_2_reg_stage0[1].CLK
clk => main_1_2_reg_stage0[2].CLK
clk => main_1_2_reg_stage0[3].CLK
clk => main_1_2_reg_stage0[4].CLK
clk => main_1_2_reg_stage0[5].CLK
clk => main_1_2_reg_stage0[6].CLK
clk => main_1_2_reg_stage0[7].CLK
clk => main_1_2_reg_stage0[8].CLK
clk => main_1_2_reg_stage0[9].CLK
clk => main_1_2_reg_stage0[10].CLK
clk => main_1_2_reg_stage0[11].CLK
clk => main_1_2_reg_stage0[12].CLK
clk => main_1_2_reg_stage0[13].CLK
clk => main_1_2_reg_stage0[14].CLK
clk => main_1_2_reg_stage0[15].CLK
clk => main_1_2_reg_stage0[16].CLK
clk => main_1_2_reg_stage0[17].CLK
clk => main_1_2_reg_stage0[18].CLK
clk => main_1_2_reg_stage0[19].CLK
clk => main_1_2_reg_stage0[20].CLK
clk => main_1_2_reg_stage0[21].CLK
clk => main_1_2_reg_stage0[22].CLK
clk => main_1_2_reg_stage0[23].CLK
clk => main_1_2_reg_stage0[24].CLK
clk => main_1_2_reg_stage0[25].CLK
clk => main_1_2_reg_stage0[26].CLK
clk => main_1_2_reg_stage0[27].CLK
clk => main_1_2_reg_stage0[28].CLK
clk => main_1_2_reg_stage0[29].CLK
clk => main_1_scevgep6_reg_stage0[0].CLK
clk => main_1_scevgep6_reg_stage0[1].CLK
clk => main_1_scevgep6_reg_stage0[2].CLK
clk => main_1_scevgep6_reg_stage0[3].CLK
clk => main_1_scevgep6_reg_stage0[4].CLK
clk => main_1_scevgep6_reg_stage0[5].CLK
clk => main_1_scevgep6_reg_stage0[6].CLK
clk => main_1_scevgep6_reg_stage0[7].CLK
clk => main_1_scevgep6_reg_stage0[8].CLK
clk => main_1_scevgep6_reg_stage0[9].CLK
clk => main_1_scevgep6_reg_stage0[10].CLK
clk => main_1_scevgep6_reg_stage0[11].CLK
clk => main_1_scevgep6_reg_stage0[12].CLK
clk => main_1_scevgep6_reg_stage0[13].CLK
clk => main_1_scevgep6_reg_stage0[14].CLK
clk => main_1_scevgep6_reg_stage0[15].CLK
clk => main_1_scevgep6_reg_stage0[16].CLK
clk => main_1_scevgep6_reg_stage0[17].CLK
clk => main_1_scevgep6_reg_stage0[18].CLK
clk => main_1_scevgep6_reg_stage0[19].CLK
clk => main_1_scevgep6_reg_stage0[20].CLK
clk => main_1_scevgep6_reg_stage0[21].CLK
clk => main_1_scevgep6_reg_stage0[22].CLK
clk => main_1_scevgep6_reg_stage0[23].CLK
clk => main_1_scevgep6_reg_stage0[24].CLK
clk => main_1_scevgep6_reg_stage0[25].CLK
clk => main_1_scevgep6_reg_stage0[26].CLK
clk => main_1_scevgep6_reg_stage0[27].CLK
clk => main_1_scevgep6_reg_stage0[28].CLK
clk => main_1_scevgep6_reg_stage0[29].CLK
clk => main_1_scevgep6_reg_stage0[30].CLK
clk => main_1_scevgep6_reg_stage0[31].CLK
clk => main_1_scevgep5_reg_stage0[0].CLK
clk => main_1_scevgep5_reg_stage0[1].CLK
clk => main_1_scevgep5_reg_stage0[2].CLK
clk => main_1_scevgep5_reg_stage0[3].CLK
clk => main_1_scevgep5_reg_stage0[4].CLK
clk => main_1_scevgep5_reg_stage0[5].CLK
clk => main_1_scevgep5_reg_stage0[6].CLK
clk => main_1_scevgep5_reg_stage0[7].CLK
clk => main_1_scevgep5_reg_stage0[8].CLK
clk => main_1_scevgep5_reg_stage0[9].CLK
clk => main_1_scevgep5_reg_stage0[10].CLK
clk => main_1_scevgep5_reg_stage0[11].CLK
clk => main_1_scevgep5_reg_stage0[12].CLK
clk => main_1_scevgep5_reg_stage0[13].CLK
clk => main_1_scevgep5_reg_stage0[14].CLK
clk => main_1_scevgep5_reg_stage0[15].CLK
clk => main_1_scevgep5_reg_stage0[16].CLK
clk => main_1_scevgep5_reg_stage0[17].CLK
clk => main_1_scevgep5_reg_stage0[18].CLK
clk => main_1_scevgep5_reg_stage0[19].CLK
clk => main_1_scevgep5_reg_stage0[20].CLK
clk => main_1_scevgep5_reg_stage0[21].CLK
clk => main_1_scevgep5_reg_stage0[22].CLK
clk => main_1_scevgep5_reg_stage0[23].CLK
clk => main_1_scevgep5_reg_stage0[24].CLK
clk => main_1_scevgep5_reg_stage0[25].CLK
clk => main_1_scevgep5_reg_stage0[26].CLK
clk => main_1_scevgep5_reg_stage0[27].CLK
clk => main_1_scevgep5_reg_stage0[28].CLK
clk => main_1_scevgep5_reg_stage0[29].CLK
clk => main_1_scevgep5_reg_stage0[30].CLK
clk => main_1_scevgep5_reg_stage0[31].CLK
clk => main_1_scevgep4_reg_stage0[0].CLK
clk => main_1_scevgep4_reg_stage0[1].CLK
clk => main_1_scevgep4_reg_stage0[2].CLK
clk => main_1_scevgep4_reg_stage0[3].CLK
clk => main_1_scevgep4_reg_stage0[4].CLK
clk => main_1_scevgep4_reg_stage0[5].CLK
clk => main_1_scevgep4_reg_stage0[6].CLK
clk => main_1_scevgep4_reg_stage0[7].CLK
clk => main_1_scevgep4_reg_stage0[8].CLK
clk => main_1_scevgep4_reg_stage0[9].CLK
clk => main_1_scevgep4_reg_stage0[10].CLK
clk => main_1_scevgep4_reg_stage0[11].CLK
clk => main_1_scevgep4_reg_stage0[12].CLK
clk => main_1_scevgep4_reg_stage0[13].CLK
clk => main_1_scevgep4_reg_stage0[14].CLK
clk => main_1_scevgep4_reg_stage0[15].CLK
clk => main_1_scevgep4_reg_stage0[16].CLK
clk => main_1_scevgep4_reg_stage0[17].CLK
clk => main_1_scevgep4_reg_stage0[18].CLK
clk => main_1_scevgep4_reg_stage0[19].CLK
clk => main_1_scevgep4_reg_stage0[20].CLK
clk => main_1_scevgep4_reg_stage0[21].CLK
clk => main_1_scevgep4_reg_stage0[22].CLK
clk => main_1_scevgep4_reg_stage0[23].CLK
clk => main_1_scevgep4_reg_stage0[24].CLK
clk => main_1_scevgep4_reg_stage0[25].CLK
clk => main_1_scevgep4_reg_stage0[26].CLK
clk => main_1_scevgep4_reg_stage0[27].CLK
clk => main_1_scevgep4_reg_stage0[28].CLK
clk => main_1_scevgep4_reg_stage0[29].CLK
clk => main_1_scevgep4_reg_stage0[30].CLK
clk => main_1_scevgep4_reg_stage0[31].CLK
clk => main_1_scevgep3_reg_stage2[0].CLK
clk => main_1_scevgep3_reg_stage2[1].CLK
clk => main_1_scevgep3_reg_stage2[2].CLK
clk => main_1_scevgep3_reg_stage2[3].CLK
clk => main_1_scevgep3_reg_stage2[4].CLK
clk => main_1_scevgep3_reg_stage2[5].CLK
clk => main_1_scevgep3_reg_stage2[6].CLK
clk => main_1_scevgep3_reg_stage2[7].CLK
clk => main_1_scevgep3_reg_stage2[8].CLK
clk => main_1_scevgep3_reg_stage2[9].CLK
clk => main_1_scevgep3_reg_stage2[10].CLK
clk => main_1_scevgep3_reg_stage2[11].CLK
clk => main_1_scevgep3_reg_stage2[12].CLK
clk => main_1_scevgep3_reg_stage2[13].CLK
clk => main_1_scevgep3_reg_stage2[14].CLK
clk => main_1_scevgep3_reg_stage2[15].CLK
clk => main_1_scevgep3_reg_stage2[16].CLK
clk => main_1_scevgep3_reg_stage2[17].CLK
clk => main_1_scevgep3_reg_stage2[18].CLK
clk => main_1_scevgep3_reg_stage2[19].CLK
clk => main_1_scevgep3_reg_stage2[20].CLK
clk => main_1_scevgep3_reg_stage2[21].CLK
clk => main_1_scevgep3_reg_stage2[22].CLK
clk => main_1_scevgep3_reg_stage2[23].CLK
clk => main_1_scevgep3_reg_stage2[24].CLK
clk => main_1_scevgep3_reg_stage2[25].CLK
clk => main_1_scevgep3_reg_stage2[26].CLK
clk => main_1_scevgep3_reg_stage2[27].CLK
clk => main_1_scevgep3_reg_stage2[28].CLK
clk => main_1_scevgep3_reg_stage2[29].CLK
clk => main_1_scevgep3_reg_stage2[30].CLK
clk => main_1_scevgep3_reg_stage2[31].CLK
clk => main_1_scevgep3_reg_stage1[0].CLK
clk => main_1_scevgep3_reg_stage1[1].CLK
clk => main_1_scevgep3_reg_stage1[2].CLK
clk => main_1_scevgep3_reg_stage1[3].CLK
clk => main_1_scevgep3_reg_stage1[4].CLK
clk => main_1_scevgep3_reg_stage1[5].CLK
clk => main_1_scevgep3_reg_stage1[6].CLK
clk => main_1_scevgep3_reg_stage1[7].CLK
clk => main_1_scevgep3_reg_stage1[8].CLK
clk => main_1_scevgep3_reg_stage1[9].CLK
clk => main_1_scevgep3_reg_stage1[10].CLK
clk => main_1_scevgep3_reg_stage1[11].CLK
clk => main_1_scevgep3_reg_stage1[12].CLK
clk => main_1_scevgep3_reg_stage1[13].CLK
clk => main_1_scevgep3_reg_stage1[14].CLK
clk => main_1_scevgep3_reg_stage1[15].CLK
clk => main_1_scevgep3_reg_stage1[16].CLK
clk => main_1_scevgep3_reg_stage1[17].CLK
clk => main_1_scevgep3_reg_stage1[18].CLK
clk => main_1_scevgep3_reg_stage1[19].CLK
clk => main_1_scevgep3_reg_stage1[20].CLK
clk => main_1_scevgep3_reg_stage1[21].CLK
clk => main_1_scevgep3_reg_stage1[22].CLK
clk => main_1_scevgep3_reg_stage1[23].CLK
clk => main_1_scevgep3_reg_stage1[24].CLK
clk => main_1_scevgep3_reg_stage1[25].CLK
clk => main_1_scevgep3_reg_stage1[26].CLK
clk => main_1_scevgep3_reg_stage1[27].CLK
clk => main_1_scevgep3_reg_stage1[28].CLK
clk => main_1_scevgep3_reg_stage1[29].CLK
clk => main_1_scevgep3_reg_stage1[30].CLK
clk => main_1_scevgep3_reg_stage1[31].CLK
clk => main_1_scevgep3_reg_stage0[0].CLK
clk => main_1_scevgep3_reg_stage0[1].CLK
clk => main_1_scevgep3_reg_stage0[2].CLK
clk => main_1_scevgep3_reg_stage0[3].CLK
clk => main_1_scevgep3_reg_stage0[4].CLK
clk => main_1_scevgep3_reg_stage0[5].CLK
clk => main_1_scevgep3_reg_stage0[6].CLK
clk => main_1_scevgep3_reg_stage0[7].CLK
clk => main_1_scevgep3_reg_stage0[8].CLK
clk => main_1_scevgep3_reg_stage0[9].CLK
clk => main_1_scevgep3_reg_stage0[10].CLK
clk => main_1_scevgep3_reg_stage0[11].CLK
clk => main_1_scevgep3_reg_stage0[12].CLK
clk => main_1_scevgep3_reg_stage0[13].CLK
clk => main_1_scevgep3_reg_stage0[14].CLK
clk => main_1_scevgep3_reg_stage0[15].CLK
clk => main_1_scevgep3_reg_stage0[16].CLK
clk => main_1_scevgep3_reg_stage0[17].CLK
clk => main_1_scevgep3_reg_stage0[18].CLK
clk => main_1_scevgep3_reg_stage0[19].CLK
clk => main_1_scevgep3_reg_stage0[20].CLK
clk => main_1_scevgep3_reg_stage0[21].CLK
clk => main_1_scevgep3_reg_stage0[22].CLK
clk => main_1_scevgep3_reg_stage0[23].CLK
clk => main_1_scevgep3_reg_stage0[24].CLK
clk => main_1_scevgep3_reg_stage0[25].CLK
clk => main_1_scevgep3_reg_stage0[26].CLK
clk => main_1_scevgep3_reg_stage0[27].CLK
clk => main_1_scevgep3_reg_stage0[28].CLK
clk => main_1_scevgep3_reg_stage0[29].CLK
clk => main_1_scevgep3_reg_stage0[30].CLK
clk => main_1_scevgep3_reg_stage0[31].CLK
clk => main_1_scevgep2_reg_stage2[0].CLK
clk => main_1_scevgep2_reg_stage2[1].CLK
clk => main_1_scevgep2_reg_stage2[2].CLK
clk => main_1_scevgep2_reg_stage2[3].CLK
clk => main_1_scevgep2_reg_stage2[4].CLK
clk => main_1_scevgep2_reg_stage2[5].CLK
clk => main_1_scevgep2_reg_stage2[6].CLK
clk => main_1_scevgep2_reg_stage2[7].CLK
clk => main_1_scevgep2_reg_stage2[8].CLK
clk => main_1_scevgep2_reg_stage2[9].CLK
clk => main_1_scevgep2_reg_stage2[10].CLK
clk => main_1_scevgep2_reg_stage2[11].CLK
clk => main_1_scevgep2_reg_stage2[12].CLK
clk => main_1_scevgep2_reg_stage2[13].CLK
clk => main_1_scevgep2_reg_stage2[14].CLK
clk => main_1_scevgep2_reg_stage2[15].CLK
clk => main_1_scevgep2_reg_stage2[16].CLK
clk => main_1_scevgep2_reg_stage2[17].CLK
clk => main_1_scevgep2_reg_stage2[18].CLK
clk => main_1_scevgep2_reg_stage2[19].CLK
clk => main_1_scevgep2_reg_stage2[20].CLK
clk => main_1_scevgep2_reg_stage2[21].CLK
clk => main_1_scevgep2_reg_stage2[22].CLK
clk => main_1_scevgep2_reg_stage2[23].CLK
clk => main_1_scevgep2_reg_stage2[24].CLK
clk => main_1_scevgep2_reg_stage2[25].CLK
clk => main_1_scevgep2_reg_stage2[26].CLK
clk => main_1_scevgep2_reg_stage2[27].CLK
clk => main_1_scevgep2_reg_stage2[28].CLK
clk => main_1_scevgep2_reg_stage2[29].CLK
clk => main_1_scevgep2_reg_stage2[30].CLK
clk => main_1_scevgep2_reg_stage2[31].CLK
clk => main_1_scevgep2_reg_stage1[0].CLK
clk => main_1_scevgep2_reg_stage1[1].CLK
clk => main_1_scevgep2_reg_stage1[2].CLK
clk => main_1_scevgep2_reg_stage1[3].CLK
clk => main_1_scevgep2_reg_stage1[4].CLK
clk => main_1_scevgep2_reg_stage1[5].CLK
clk => main_1_scevgep2_reg_stage1[6].CLK
clk => main_1_scevgep2_reg_stage1[7].CLK
clk => main_1_scevgep2_reg_stage1[8].CLK
clk => main_1_scevgep2_reg_stage1[9].CLK
clk => main_1_scevgep2_reg_stage1[10].CLK
clk => main_1_scevgep2_reg_stage1[11].CLK
clk => main_1_scevgep2_reg_stage1[12].CLK
clk => main_1_scevgep2_reg_stage1[13].CLK
clk => main_1_scevgep2_reg_stage1[14].CLK
clk => main_1_scevgep2_reg_stage1[15].CLK
clk => main_1_scevgep2_reg_stage1[16].CLK
clk => main_1_scevgep2_reg_stage1[17].CLK
clk => main_1_scevgep2_reg_stage1[18].CLK
clk => main_1_scevgep2_reg_stage1[19].CLK
clk => main_1_scevgep2_reg_stage1[20].CLK
clk => main_1_scevgep2_reg_stage1[21].CLK
clk => main_1_scevgep2_reg_stage1[22].CLK
clk => main_1_scevgep2_reg_stage1[23].CLK
clk => main_1_scevgep2_reg_stage1[24].CLK
clk => main_1_scevgep2_reg_stage1[25].CLK
clk => main_1_scevgep2_reg_stage1[26].CLK
clk => main_1_scevgep2_reg_stage1[27].CLK
clk => main_1_scevgep2_reg_stage1[28].CLK
clk => main_1_scevgep2_reg_stage1[29].CLK
clk => main_1_scevgep2_reg_stage1[30].CLK
clk => main_1_scevgep2_reg_stage1[31].CLK
clk => main_1_scevgep2_reg_stage0[0].CLK
clk => main_1_scevgep2_reg_stage0[1].CLK
clk => main_1_scevgep2_reg_stage0[2].CLK
clk => main_1_scevgep2_reg_stage0[3].CLK
clk => main_1_scevgep2_reg_stage0[4].CLK
clk => main_1_scevgep2_reg_stage0[5].CLK
clk => main_1_scevgep2_reg_stage0[6].CLK
clk => main_1_scevgep2_reg_stage0[7].CLK
clk => main_1_scevgep2_reg_stage0[8].CLK
clk => main_1_scevgep2_reg_stage0[9].CLK
clk => main_1_scevgep2_reg_stage0[10].CLK
clk => main_1_scevgep2_reg_stage0[11].CLK
clk => main_1_scevgep2_reg_stage0[12].CLK
clk => main_1_scevgep2_reg_stage0[13].CLK
clk => main_1_scevgep2_reg_stage0[14].CLK
clk => main_1_scevgep2_reg_stage0[15].CLK
clk => main_1_scevgep2_reg_stage0[16].CLK
clk => main_1_scevgep2_reg_stage0[17].CLK
clk => main_1_scevgep2_reg_stage0[18].CLK
clk => main_1_scevgep2_reg_stage0[19].CLK
clk => main_1_scevgep2_reg_stage0[20].CLK
clk => main_1_scevgep2_reg_stage0[21].CLK
clk => main_1_scevgep2_reg_stage0[22].CLK
clk => main_1_scevgep2_reg_stage0[23].CLK
clk => main_1_scevgep2_reg_stage0[24].CLK
clk => main_1_scevgep2_reg_stage0[25].CLK
clk => main_1_scevgep2_reg_stage0[26].CLK
clk => main_1_scevgep2_reg_stage0[27].CLK
clk => main_1_scevgep2_reg_stage0[28].CLK
clk => main_1_scevgep2_reg_stage0[29].CLK
clk => main_1_scevgep2_reg_stage0[30].CLK
clk => main_1_scevgep2_reg_stage0[31].CLK
clk => main_1_scevgep_reg_stage0[0].CLK
clk => main_1_scevgep_reg_stage0[1].CLK
clk => main_1_scevgep_reg_stage0[2].CLK
clk => main_1_scevgep_reg_stage0[3].CLK
clk => main_1_scevgep_reg_stage0[4].CLK
clk => main_1_scevgep_reg_stage0[5].CLK
clk => main_1_scevgep_reg_stage0[6].CLK
clk => main_1_scevgep_reg_stage0[7].CLK
clk => main_1_scevgep_reg_stage0[8].CLK
clk => main_1_scevgep_reg_stage0[9].CLK
clk => main_1_scevgep_reg_stage0[10].CLK
clk => main_1_scevgep_reg_stage0[11].CLK
clk => main_1_scevgep_reg_stage0[12].CLK
clk => main_1_scevgep_reg_stage0[13].CLK
clk => main_1_scevgep_reg_stage0[14].CLK
clk => main_1_scevgep_reg_stage0[15].CLK
clk => main_1_scevgep_reg_stage0[16].CLK
clk => main_1_scevgep_reg_stage0[17].CLK
clk => main_1_scevgep_reg_stage0[18].CLK
clk => main_1_scevgep_reg_stage0[19].CLK
clk => main_1_scevgep_reg_stage0[20].CLK
clk => main_1_scevgep_reg_stage0[21].CLK
clk => main_1_scevgep_reg_stage0[22].CLK
clk => main_1_scevgep_reg_stage0[23].CLK
clk => main_1_scevgep_reg_stage0[24].CLK
clk => main_1_scevgep_reg_stage0[25].CLK
clk => main_1_scevgep_reg_stage0[26].CLK
clk => main_1_scevgep_reg_stage0[27].CLK
clk => main_1_scevgep_reg_stage0[28].CLK
clk => main_1_scevgep_reg_stage0[29].CLK
clk => main_1_scevgep_reg_stage0[30].CLK
clk => main_1_scevgep_reg_stage0[31].CLK
clk => loop_1_i_stage1[0].CLK
clk => loop_1_i_stage1[1].CLK
clk => loop_1_i_stage1[2].CLK
clk => loop_1_i_stage1[3].CLK
clk => loop_1_i_stage1[4].CLK
clk => loop_1_i_stage1[5].CLK
clk => loop_1_i_stage1[6].CLK
clk => loop_1_i_stage1[7].CLK
clk => loop_1_i_stage1[8].CLK
clk => loop_1_i_stage1[9].CLK
clk => loop_1_i_stage1[10].CLK
clk => loop_1_i_stage1[11].CLK
clk => loop_1_i_stage1[12].CLK
clk => loop_1_i_stage1[13].CLK
clk => loop_1_i_stage1[14].CLK
clk => loop_1_i_stage1[15].CLK
clk => loop_1_i_stage1[16].CLK
clk => loop_1_i_stage1[17].CLK
clk => loop_1_i_stage1[18].CLK
clk => loop_1_i_stage1[19].CLK
clk => loop_1_i_stage1[20].CLK
clk => loop_1_i_stage1[21].CLK
clk => loop_1_i_stage1[22].CLK
clk => loop_1_i_stage1[23].CLK
clk => loop_1_i_stage1[24].CLK
clk => loop_1_i_stage1[25].CLK
clk => loop_1_i_stage1[26].CLK
clk => loop_1_i_stage1[27].CLK
clk => loop_1_i_stage1[28].CLK
clk => loop_1_i_stage1[29].CLK
clk => loop_1_i_stage1[30].CLK
clk => loop_1_i_stage1[31].CLK
clk => loop_1_valid_bit_25.CLK
clk => loop_1_valid_bit_24.CLK
clk => loop_1_valid_bit_23.CLK
clk => loop_1_valid_bit_22.CLK
clk => loop_1_valid_bit_21.CLK
clk => loop_1_valid_bit_20.CLK
clk => loop_1_valid_bit_19.CLK
clk => loop_1_valid_bit_18.CLK
clk => loop_1_valid_bit_17.CLK
clk => loop_1_valid_bit_16.CLK
clk => loop_1_valid_bit_15.CLK
clk => loop_1_valid_bit_14.CLK
clk => loop_1_valid_bit_13.CLK
clk => loop_1_valid_bit_12.CLK
clk => loop_1_valid_bit_11.CLK
clk => loop_1_valid_bit_10.CLK
clk => loop_1_valid_bit_9.CLK
clk => loop_1_valid_bit_8.CLK
clk => loop_1_valid_bit_7.CLK
clk => loop_1_valid_bit_6.CLK
clk => loop_1_valid_bit_5.CLK
clk => loop_1_valid_bit_4.CLK
clk => loop_1_valid_bit_3.CLK
clk => loop_1_valid_bit_2.CLK
clk => loop_1_valid_bit_1.CLK
clk => loop_1_valid_bit_0.CLK
clk => loop_1_epilogue.CLK
clk => loop_1_i_stage0[0].CLK
clk => loop_1_i_stage0[1].CLK
clk => loop_1_i_stage0[2].CLK
clk => loop_1_i_stage0[3].CLK
clk => loop_1_i_stage0[4].CLK
clk => loop_1_i_stage0[5].CLK
clk => loop_1_i_stage0[6].CLK
clk => loop_1_i_stage0[7].CLK
clk => loop_1_i_stage0[8].CLK
clk => loop_1_i_stage0[9].CLK
clk => loop_1_i_stage0[10].CLK
clk => loop_1_i_stage0[11].CLK
clk => loop_1_i_stage0[12].CLK
clk => loop_1_i_stage0[13].CLK
clk => loop_1_i_stage0[14].CLK
clk => loop_1_i_stage0[15].CLK
clk => loop_1_i_stage0[16].CLK
clk => loop_1_i_stage0[17].CLK
clk => loop_1_i_stage0[18].CLK
clk => loop_1_i_stage0[19].CLK
clk => loop_1_i_stage0[20].CLK
clk => loop_1_i_stage0[21].CLK
clk => loop_1_i_stage0[22].CLK
clk => loop_1_i_stage0[23].CLK
clk => loop_1_i_stage0[24].CLK
clk => loop_1_i_stage0[25].CLK
clk => loop_1_i_stage0[26].CLK
clk => loop_1_i_stage0[27].CLK
clk => loop_1_i_stage0[28].CLK
clk => loop_1_i_stage0[29].CLK
clk => loop_1_i_stage0[30].CLK
clk => loop_1_i_stage0[31].CLK
clk => loop_1_started.CLK
clk => main_70_71_reg[0].CLK
clk => main_70_71_reg[1].CLK
clk => main_70_71_reg[2].CLK
clk => main_70_71_reg[3].CLK
clk => main_70_71_reg[4].CLK
clk => main_70_71_reg[5].CLK
clk => main_70_71_reg[6].CLK
clk => main_70_71_reg[7].CLK
clk => main_70_71_reg[8].CLK
clk => main_70_71_reg[9].CLK
clk => main_70_71_reg[10].CLK
clk => main_70_71_reg[11].CLK
clk => main_70_71_reg[12].CLK
clk => main_70_71_reg[13].CLK
clk => main_70_71_reg[14].CLK
clk => main_70_71_reg[15].CLK
clk => main_70_71_reg[16].CLK
clk => main_70_71_reg[17].CLK
clk => main_70_71_reg[18].CLK
clk => main_70_71_reg[19].CLK
clk => main_70_71_reg[20].CLK
clk => main_70_71_reg[21].CLK
clk => main_70_71_reg[22].CLK
clk => main_70_71_reg[23].CLK
clk => main_70_71_reg[24].CLK
clk => main_70_71_reg[25].CLK
clk => main_70_71_reg[26].CLK
clk => main_70_71_reg[27].CLK
clk => main_70_71_reg[28].CLK
clk => main_70_71_reg[29].CLK
clk => main_70_71_reg[30].CLK
clk => main_70_71_reg[31].CLK
clk => loop_1_ii_state~13.DATAIN
clk => cur_state~9.DATAIN
clk2x => ~NO_FANOUT~
clk1x_follower => ~NO_FANOUT~
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => loop_1_started.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_ii_state.OUTPUTSELECT
reset => loop_1_epilogue.OUTPUTSELECT
reset => loop_1_valid_bit_0.OUTPUTSELECT
reset => loop_1_valid_bit_1.OUTPUTSELECT
reset => loop_1_valid_bit_2.OUTPUTSELECT
reset => loop_1_valid_bit_3.OUTPUTSELECT
reset => loop_1_valid_bit_4.OUTPUTSELECT
reset => loop_1_valid_bit_5.OUTPUTSELECT
reset => loop_1_valid_bit_6.OUTPUTSELECT
reset => loop_1_valid_bit_7.OUTPUTSELECT
reset => loop_1_valid_bit_8.OUTPUTSELECT
reset => loop_1_valid_bit_9.OUTPUTSELECT
reset => loop_1_valid_bit_10.OUTPUTSELECT
reset => loop_1_valid_bit_11.OUTPUTSELECT
reset => loop_1_valid_bit_12.OUTPUTSELECT
reset => loop_1_valid_bit_13.OUTPUTSELECT
reset => loop_1_valid_bit_14.OUTPUTSELECT
reset => loop_1_valid_bit_15.OUTPUTSELECT
reset => loop_1_valid_bit_16.OUTPUTSELECT
reset => loop_1_valid_bit_17.OUTPUTSELECT
reset => loop_1_valid_bit_18.OUTPUTSELECT
reset => loop_1_valid_bit_19.OUTPUTSELECT
reset => loop_1_valid_bit_20.OUTPUTSELECT
reset => loop_1_valid_bit_21.OUTPUTSELECT
reset => loop_1_valid_bit_22.OUTPUTSELECT
reset => loop_1_valid_bit_23.OUTPUTSELECT
reset => loop_1_valid_bit_24.OUTPUTSELECT
reset => loop_1_valid_bit_25.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage1.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
reset => loop_1_i_stage0.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => always97.IN1
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_0.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_1.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_2.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_3.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_4.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_5.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_6.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_7.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_8.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_9.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_10.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_11.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_12.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_13.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_14.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_15.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_16.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_17.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_18.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_19.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_20.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_21.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_22.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_23.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_24.OUTPUTSELECT
memory_controller_waitrequest => loop_1_valid_bit_25.OUTPUTSELECT
memory_controller_waitrequest => finish.DATAB
memory_controller_waitrequest => always193.IN1
memory_controller_waitrequest => loop_1_pipeline_finish.IN1
memory_controller_waitrequest => always97.IN0
memory_controller_waitrequest => always98.IN1
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always99.IN0
memory_controller_waitrequest => always100.IN1
memory_controller_waitrequest => always101.IN1
memory_controller_waitrequest => always194.IN1
memory_controller_waitrequest => always129.IN1
memory_controller_waitrequest => always131.IN1
memory_controller_waitrequest => always132.IN1
memory_controller_waitrequest => always140.IN1
memory_controller_waitrequest => always165.IN1
memory_controller_waitrequest => always167.IN1
memory_controller_waitrequest => always169.IN1
memory_controller_waitrequest => always171.IN1
memory_controller_waitrequest => always172.IN1
memory_controller_waitrequest => always174.IN1
memory_controller_waitrequest => always175.IN1
memory_controller_waitrequest => always176.IN1
memory_controller_waitrequest => always182.IN1
memory_controller_enable_a <= memory_controller_enable_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[0] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[1] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[2] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[3] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[4] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[5] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[6] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[7] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[8] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[9] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[10] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[11] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[12] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[13] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[14] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[15] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[16] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[17] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[18] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[19] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[20] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[21] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[22] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[23] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[24] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[25] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[26] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[27] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[28] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[29] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[30] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_a[31] <= memory_controller_address_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_enable_a <= memory_controller_write_enable_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[0] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[1] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[2] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[3] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[4] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[5] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[6] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[7] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[8] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[9] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[10] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[11] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[12] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[13] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[14] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[15] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[16] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[17] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[18] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[19] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[20] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[21] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[22] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[23] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[24] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[25] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[26] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[27] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[28] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[29] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[30] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[31] <= memory_controller_in_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_a[32] <= <GND>
memory_controller_in_a[33] <= <GND>
memory_controller_in_a[34] <= <GND>
memory_controller_in_a[35] <= <GND>
memory_controller_in_a[36] <= <GND>
memory_controller_in_a[37] <= <GND>
memory_controller_in_a[38] <= <GND>
memory_controller_in_a[39] <= <GND>
memory_controller_in_a[40] <= <GND>
memory_controller_in_a[41] <= <GND>
memory_controller_in_a[42] <= <GND>
memory_controller_in_a[43] <= <GND>
memory_controller_in_a[44] <= <GND>
memory_controller_in_a[45] <= <GND>
memory_controller_in_a[46] <= <GND>
memory_controller_in_a[47] <= <GND>
memory_controller_in_a[48] <= <GND>
memory_controller_in_a[49] <= <GND>
memory_controller_in_a[50] <= <GND>
memory_controller_in_a[51] <= <GND>
memory_controller_in_a[52] <= <GND>
memory_controller_in_a[53] <= <GND>
memory_controller_in_a[54] <= <GND>
memory_controller_in_a[55] <= <GND>
memory_controller_in_a[56] <= <GND>
memory_controller_in_a[57] <= <GND>
memory_controller_in_a[58] <= <GND>
memory_controller_in_a[59] <= <GND>
memory_controller_in_a[60] <= <GND>
memory_controller_in_a[61] <= <GND>
memory_controller_in_a[62] <= <GND>
memory_controller_in_a[63] <= <GND>
memory_controller_size_a[0] <= <GND>
memory_controller_size_a[1] <= memory_controller_size_a.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_a[0] => Add32.IN32
memory_controller_out_a[0] => Add50.IN32
memory_controller_out_a[0] => Add33.IN32
memory_controller_out_a[0] => Add51.IN32
memory_controller_out_a[0] => Add35.IN32
memory_controller_out_a[0] => Add53.IN32
memory_controller_out_a[0] => Add36.IN32
memory_controller_out_a[0] => Add54.IN32
memory_controller_out_a[0] => Add38.IN32
memory_controller_out_a[0] => Add56.IN32
memory_controller_out_a[0] => Add40.IN32
memory_controller_out_a[0] => Add58.IN32
memory_controller_out_a[0] => Add42.IN32
memory_controller_out_a[0] => Add60.IN32
memory_controller_out_a[0] => Add43.IN32
memory_controller_out_a[0] => Add61.IN32
memory_controller_out_a[0] => Add45.IN32
memory_controller_out_a[0] => Add63.IN32
memory_controller_out_a[0] => Equal0.IN6
memory_controller_out_a[0] => main_70_71_reg[0].DATAIN
memory_controller_out_a[0] => main_1_29_reg_stage0[0].DATAIN
memory_controller_out_a[0] => main_1_30_reg_stage0[0].DATAIN
memory_controller_out_a[1] => Add32.IN31
memory_controller_out_a[1] => Add50.IN31
memory_controller_out_a[1] => Add33.IN31
memory_controller_out_a[1] => Add51.IN31
memory_controller_out_a[1] => Add35.IN31
memory_controller_out_a[1] => Add53.IN31
memory_controller_out_a[1] => Add36.IN31
memory_controller_out_a[1] => Add54.IN31
memory_controller_out_a[1] => Add38.IN31
memory_controller_out_a[1] => Add56.IN31
memory_controller_out_a[1] => Add40.IN31
memory_controller_out_a[1] => Add58.IN31
memory_controller_out_a[1] => Add42.IN31
memory_controller_out_a[1] => Add60.IN31
memory_controller_out_a[1] => Add43.IN31
memory_controller_out_a[1] => Add61.IN31
memory_controller_out_a[1] => Add45.IN31
memory_controller_out_a[1] => Add63.IN31
memory_controller_out_a[1] => Equal0.IN31
memory_controller_out_a[1] => main_1_30_reg_stage0[1].DATAIN
memory_controller_out_a[1] => main_1_29_reg_stage0[1].DATAIN
memory_controller_out_a[1] => main_70_71_reg[1].DATAIN
memory_controller_out_a[2] => Add32.IN30
memory_controller_out_a[2] => Add50.IN30
memory_controller_out_a[2] => Add33.IN30
memory_controller_out_a[2] => Add51.IN30
memory_controller_out_a[2] => Add35.IN30
memory_controller_out_a[2] => Add53.IN30
memory_controller_out_a[2] => Add36.IN30
memory_controller_out_a[2] => Add54.IN30
memory_controller_out_a[2] => Add38.IN30
memory_controller_out_a[2] => Add56.IN30
memory_controller_out_a[2] => Add40.IN30
memory_controller_out_a[2] => Add58.IN30
memory_controller_out_a[2] => Add42.IN30
memory_controller_out_a[2] => Add60.IN30
memory_controller_out_a[2] => Add43.IN30
memory_controller_out_a[2] => Add61.IN30
memory_controller_out_a[2] => Add45.IN30
memory_controller_out_a[2] => Add63.IN30
memory_controller_out_a[2] => Equal0.IN5
memory_controller_out_a[2] => main_1_30_reg_stage0[2].DATAIN
memory_controller_out_a[2] => main_1_29_reg_stage0[2].DATAIN
memory_controller_out_a[2] => main_70_71_reg[2].DATAIN
memory_controller_out_a[3] => Add32.IN29
memory_controller_out_a[3] => Add50.IN29
memory_controller_out_a[3] => Add33.IN29
memory_controller_out_a[3] => Add51.IN29
memory_controller_out_a[3] => Add35.IN29
memory_controller_out_a[3] => Add53.IN29
memory_controller_out_a[3] => Add36.IN29
memory_controller_out_a[3] => Add54.IN29
memory_controller_out_a[3] => Add38.IN29
memory_controller_out_a[3] => Add56.IN29
memory_controller_out_a[3] => Add40.IN29
memory_controller_out_a[3] => Add58.IN29
memory_controller_out_a[3] => Add42.IN29
memory_controller_out_a[3] => Add60.IN29
memory_controller_out_a[3] => Add43.IN29
memory_controller_out_a[3] => Add61.IN29
memory_controller_out_a[3] => Add45.IN29
memory_controller_out_a[3] => Add63.IN29
memory_controller_out_a[3] => Equal0.IN30
memory_controller_out_a[3] => main_1_30_reg_stage0[3].DATAIN
memory_controller_out_a[3] => main_1_29_reg_stage0[3].DATAIN
memory_controller_out_a[3] => main_70_71_reg[3].DATAIN
memory_controller_out_a[4] => Add32.IN28
memory_controller_out_a[4] => Add50.IN28
memory_controller_out_a[4] => Add33.IN28
memory_controller_out_a[4] => Add51.IN28
memory_controller_out_a[4] => Add35.IN28
memory_controller_out_a[4] => Add53.IN28
memory_controller_out_a[4] => Add36.IN28
memory_controller_out_a[4] => Add54.IN28
memory_controller_out_a[4] => Add38.IN28
memory_controller_out_a[4] => Add56.IN28
memory_controller_out_a[4] => Add40.IN28
memory_controller_out_a[4] => Add58.IN28
memory_controller_out_a[4] => Add42.IN28
memory_controller_out_a[4] => Add60.IN28
memory_controller_out_a[4] => Add43.IN28
memory_controller_out_a[4] => Add61.IN28
memory_controller_out_a[4] => Add45.IN28
memory_controller_out_a[4] => Add63.IN28
memory_controller_out_a[4] => Equal0.IN29
memory_controller_out_a[4] => main_1_30_reg_stage0[4].DATAIN
memory_controller_out_a[4] => main_1_29_reg_stage0[4].DATAIN
memory_controller_out_a[4] => main_70_71_reg[4].DATAIN
memory_controller_out_a[5] => Add32.IN27
memory_controller_out_a[5] => Add50.IN27
memory_controller_out_a[5] => Add33.IN27
memory_controller_out_a[5] => Add51.IN27
memory_controller_out_a[5] => Add35.IN27
memory_controller_out_a[5] => Add53.IN27
memory_controller_out_a[5] => Add36.IN27
memory_controller_out_a[5] => Add54.IN27
memory_controller_out_a[5] => Add38.IN27
memory_controller_out_a[5] => Add56.IN27
memory_controller_out_a[5] => Add40.IN27
memory_controller_out_a[5] => Add58.IN27
memory_controller_out_a[5] => Add42.IN27
memory_controller_out_a[5] => Add60.IN27
memory_controller_out_a[5] => Add43.IN27
memory_controller_out_a[5] => Add61.IN27
memory_controller_out_a[5] => Add45.IN27
memory_controller_out_a[5] => Add63.IN27
memory_controller_out_a[5] => Equal0.IN28
memory_controller_out_a[5] => main_1_30_reg_stage0[5].DATAIN
memory_controller_out_a[5] => main_1_29_reg_stage0[5].DATAIN
memory_controller_out_a[5] => main_70_71_reg[5].DATAIN
memory_controller_out_a[6] => Add32.IN26
memory_controller_out_a[6] => Add50.IN26
memory_controller_out_a[6] => Add33.IN26
memory_controller_out_a[6] => Add51.IN26
memory_controller_out_a[6] => Add35.IN26
memory_controller_out_a[6] => Add53.IN26
memory_controller_out_a[6] => Add36.IN26
memory_controller_out_a[6] => Add54.IN26
memory_controller_out_a[6] => Add38.IN26
memory_controller_out_a[6] => Add56.IN26
memory_controller_out_a[6] => Add40.IN26
memory_controller_out_a[6] => Add58.IN26
memory_controller_out_a[6] => Add42.IN26
memory_controller_out_a[6] => Add60.IN26
memory_controller_out_a[6] => Add43.IN26
memory_controller_out_a[6] => Add61.IN26
memory_controller_out_a[6] => Add45.IN26
memory_controller_out_a[6] => Add63.IN26
memory_controller_out_a[6] => Equal0.IN27
memory_controller_out_a[6] => main_1_30_reg_stage0[6].DATAIN
memory_controller_out_a[6] => main_1_29_reg_stage0[6].DATAIN
memory_controller_out_a[6] => main_70_71_reg[6].DATAIN
memory_controller_out_a[7] => Add32.IN25
memory_controller_out_a[7] => Add50.IN25
memory_controller_out_a[7] => Add33.IN25
memory_controller_out_a[7] => Add51.IN25
memory_controller_out_a[7] => Add35.IN25
memory_controller_out_a[7] => Add53.IN25
memory_controller_out_a[7] => Add36.IN25
memory_controller_out_a[7] => Add54.IN25
memory_controller_out_a[7] => Add38.IN25
memory_controller_out_a[7] => Add56.IN25
memory_controller_out_a[7] => Add40.IN25
memory_controller_out_a[7] => Add58.IN25
memory_controller_out_a[7] => Add42.IN25
memory_controller_out_a[7] => Add60.IN25
memory_controller_out_a[7] => Add43.IN25
memory_controller_out_a[7] => Add61.IN25
memory_controller_out_a[7] => Add45.IN25
memory_controller_out_a[7] => Add63.IN25
memory_controller_out_a[7] => Equal0.IN26
memory_controller_out_a[7] => main_1_30_reg_stage0[7].DATAIN
memory_controller_out_a[7] => main_1_29_reg_stage0[7].DATAIN
memory_controller_out_a[7] => main_70_71_reg[7].DATAIN
memory_controller_out_a[8] => Add32.IN24
memory_controller_out_a[8] => Add50.IN24
memory_controller_out_a[8] => Add33.IN24
memory_controller_out_a[8] => Add51.IN24
memory_controller_out_a[8] => Add35.IN24
memory_controller_out_a[8] => Add53.IN24
memory_controller_out_a[8] => Add36.IN24
memory_controller_out_a[8] => Add54.IN24
memory_controller_out_a[8] => Add38.IN24
memory_controller_out_a[8] => Add56.IN24
memory_controller_out_a[8] => Add40.IN24
memory_controller_out_a[8] => Add58.IN24
memory_controller_out_a[8] => Add42.IN24
memory_controller_out_a[8] => Add60.IN24
memory_controller_out_a[8] => Add43.IN24
memory_controller_out_a[8] => Add61.IN24
memory_controller_out_a[8] => Add45.IN24
memory_controller_out_a[8] => Add63.IN24
memory_controller_out_a[8] => Equal0.IN4
memory_controller_out_a[8] => main_1_30_reg_stage0[8].DATAIN
memory_controller_out_a[8] => main_1_29_reg_stage0[8].DATAIN
memory_controller_out_a[8] => main_70_71_reg[8].DATAIN
memory_controller_out_a[9] => Add32.IN23
memory_controller_out_a[9] => Add50.IN23
memory_controller_out_a[9] => Add33.IN23
memory_controller_out_a[9] => Add51.IN23
memory_controller_out_a[9] => Add35.IN23
memory_controller_out_a[9] => Add53.IN23
memory_controller_out_a[9] => Add36.IN23
memory_controller_out_a[9] => Add54.IN23
memory_controller_out_a[9] => Add38.IN23
memory_controller_out_a[9] => Add56.IN23
memory_controller_out_a[9] => Add40.IN23
memory_controller_out_a[9] => Add58.IN23
memory_controller_out_a[9] => Add42.IN23
memory_controller_out_a[9] => Add60.IN23
memory_controller_out_a[9] => Add43.IN23
memory_controller_out_a[9] => Add61.IN23
memory_controller_out_a[9] => Add45.IN23
memory_controller_out_a[9] => Add63.IN23
memory_controller_out_a[9] => Equal0.IN25
memory_controller_out_a[9] => main_1_30_reg_stage0[9].DATAIN
memory_controller_out_a[9] => main_1_29_reg_stage0[9].DATAIN
memory_controller_out_a[9] => main_70_71_reg[9].DATAIN
memory_controller_out_a[10] => Add32.IN22
memory_controller_out_a[10] => Add50.IN22
memory_controller_out_a[10] => Add33.IN22
memory_controller_out_a[10] => Add51.IN22
memory_controller_out_a[10] => Add35.IN22
memory_controller_out_a[10] => Add53.IN22
memory_controller_out_a[10] => Add36.IN22
memory_controller_out_a[10] => Add54.IN22
memory_controller_out_a[10] => Add38.IN22
memory_controller_out_a[10] => Add56.IN22
memory_controller_out_a[10] => Add40.IN22
memory_controller_out_a[10] => Add58.IN22
memory_controller_out_a[10] => Add42.IN22
memory_controller_out_a[10] => Add60.IN22
memory_controller_out_a[10] => Add43.IN22
memory_controller_out_a[10] => Add61.IN22
memory_controller_out_a[10] => Add45.IN22
memory_controller_out_a[10] => Add63.IN22
memory_controller_out_a[10] => Equal0.IN3
memory_controller_out_a[10] => main_1_30_reg_stage0[10].DATAIN
memory_controller_out_a[10] => main_1_29_reg_stage0[10].DATAIN
memory_controller_out_a[10] => main_70_71_reg[10].DATAIN
memory_controller_out_a[11] => Add32.IN21
memory_controller_out_a[11] => Add50.IN21
memory_controller_out_a[11] => Add33.IN21
memory_controller_out_a[11] => Add51.IN21
memory_controller_out_a[11] => Add35.IN21
memory_controller_out_a[11] => Add53.IN21
memory_controller_out_a[11] => Add36.IN21
memory_controller_out_a[11] => Add54.IN21
memory_controller_out_a[11] => Add38.IN21
memory_controller_out_a[11] => Add56.IN21
memory_controller_out_a[11] => Add40.IN21
memory_controller_out_a[11] => Add58.IN21
memory_controller_out_a[11] => Add42.IN21
memory_controller_out_a[11] => Add60.IN21
memory_controller_out_a[11] => Add43.IN21
memory_controller_out_a[11] => Add61.IN21
memory_controller_out_a[11] => Add45.IN21
memory_controller_out_a[11] => Add63.IN21
memory_controller_out_a[11] => Equal0.IN24
memory_controller_out_a[11] => main_1_30_reg_stage0[11].DATAIN
memory_controller_out_a[11] => main_1_29_reg_stage0[11].DATAIN
memory_controller_out_a[11] => main_70_71_reg[11].DATAIN
memory_controller_out_a[12] => Add32.IN20
memory_controller_out_a[12] => Add50.IN20
memory_controller_out_a[12] => Add33.IN20
memory_controller_out_a[12] => Add51.IN20
memory_controller_out_a[12] => Add35.IN20
memory_controller_out_a[12] => Add53.IN20
memory_controller_out_a[12] => Add36.IN20
memory_controller_out_a[12] => Add54.IN20
memory_controller_out_a[12] => Add38.IN20
memory_controller_out_a[12] => Add56.IN20
memory_controller_out_a[12] => Add40.IN20
memory_controller_out_a[12] => Add58.IN20
memory_controller_out_a[12] => Add42.IN20
memory_controller_out_a[12] => Add60.IN20
memory_controller_out_a[12] => Add43.IN20
memory_controller_out_a[12] => Add61.IN20
memory_controller_out_a[12] => Add45.IN20
memory_controller_out_a[12] => Add63.IN20
memory_controller_out_a[12] => Equal0.IN2
memory_controller_out_a[12] => main_1_30_reg_stage0[12].DATAIN
memory_controller_out_a[12] => main_1_29_reg_stage0[12].DATAIN
memory_controller_out_a[12] => main_70_71_reg[12].DATAIN
memory_controller_out_a[13] => Add32.IN19
memory_controller_out_a[13] => Add50.IN19
memory_controller_out_a[13] => Add33.IN19
memory_controller_out_a[13] => Add51.IN19
memory_controller_out_a[13] => Add35.IN19
memory_controller_out_a[13] => Add53.IN19
memory_controller_out_a[13] => Add36.IN19
memory_controller_out_a[13] => Add54.IN19
memory_controller_out_a[13] => Add38.IN19
memory_controller_out_a[13] => Add56.IN19
memory_controller_out_a[13] => Add40.IN19
memory_controller_out_a[13] => Add58.IN19
memory_controller_out_a[13] => Add42.IN19
memory_controller_out_a[13] => Add60.IN19
memory_controller_out_a[13] => Add43.IN19
memory_controller_out_a[13] => Add61.IN19
memory_controller_out_a[13] => Add45.IN19
memory_controller_out_a[13] => Add63.IN19
memory_controller_out_a[13] => Equal0.IN23
memory_controller_out_a[13] => main_1_30_reg_stage0[13].DATAIN
memory_controller_out_a[13] => main_1_29_reg_stage0[13].DATAIN
memory_controller_out_a[13] => main_70_71_reg[13].DATAIN
memory_controller_out_a[14] => Add32.IN18
memory_controller_out_a[14] => Add50.IN18
memory_controller_out_a[14] => Add33.IN18
memory_controller_out_a[14] => Add51.IN18
memory_controller_out_a[14] => Add35.IN18
memory_controller_out_a[14] => Add53.IN18
memory_controller_out_a[14] => Add36.IN18
memory_controller_out_a[14] => Add54.IN18
memory_controller_out_a[14] => Add38.IN18
memory_controller_out_a[14] => Add56.IN18
memory_controller_out_a[14] => Add40.IN18
memory_controller_out_a[14] => Add58.IN18
memory_controller_out_a[14] => Add42.IN18
memory_controller_out_a[14] => Add60.IN18
memory_controller_out_a[14] => Add43.IN18
memory_controller_out_a[14] => Add61.IN18
memory_controller_out_a[14] => Add45.IN18
memory_controller_out_a[14] => Add63.IN18
memory_controller_out_a[14] => Equal0.IN1
memory_controller_out_a[14] => main_1_30_reg_stage0[14].DATAIN
memory_controller_out_a[14] => main_1_29_reg_stage0[14].DATAIN
memory_controller_out_a[14] => main_70_71_reg[14].DATAIN
memory_controller_out_a[15] => Add32.IN17
memory_controller_out_a[15] => Add50.IN17
memory_controller_out_a[15] => Add33.IN17
memory_controller_out_a[15] => Add51.IN17
memory_controller_out_a[15] => Add35.IN17
memory_controller_out_a[15] => Add53.IN17
memory_controller_out_a[15] => Add36.IN17
memory_controller_out_a[15] => Add54.IN17
memory_controller_out_a[15] => Add38.IN17
memory_controller_out_a[15] => Add56.IN17
memory_controller_out_a[15] => Add40.IN17
memory_controller_out_a[15] => Add58.IN17
memory_controller_out_a[15] => Add42.IN17
memory_controller_out_a[15] => Add60.IN17
memory_controller_out_a[15] => Add43.IN17
memory_controller_out_a[15] => Add61.IN17
memory_controller_out_a[15] => Add45.IN17
memory_controller_out_a[15] => Add63.IN17
memory_controller_out_a[15] => Equal0.IN22
memory_controller_out_a[15] => main_1_30_reg_stage0[15].DATAIN
memory_controller_out_a[15] => main_1_29_reg_stage0[15].DATAIN
memory_controller_out_a[15] => main_70_71_reg[15].DATAIN
memory_controller_out_a[16] => Add32.IN16
memory_controller_out_a[16] => Add50.IN16
memory_controller_out_a[16] => Add33.IN16
memory_controller_out_a[16] => Add51.IN16
memory_controller_out_a[16] => Add35.IN16
memory_controller_out_a[16] => Add53.IN16
memory_controller_out_a[16] => Add36.IN16
memory_controller_out_a[16] => Add54.IN16
memory_controller_out_a[16] => Add38.IN16
memory_controller_out_a[16] => Add56.IN16
memory_controller_out_a[16] => Add40.IN16
memory_controller_out_a[16] => Add58.IN16
memory_controller_out_a[16] => Add42.IN16
memory_controller_out_a[16] => Add60.IN16
memory_controller_out_a[16] => Add43.IN16
memory_controller_out_a[16] => Add61.IN16
memory_controller_out_a[16] => Add45.IN16
memory_controller_out_a[16] => Add63.IN16
memory_controller_out_a[16] => Equal0.IN0
memory_controller_out_a[16] => main_1_30_reg_stage0[16].DATAIN
memory_controller_out_a[16] => main_1_29_reg_stage0[16].DATAIN
memory_controller_out_a[16] => main_70_71_reg[16].DATAIN
memory_controller_out_a[17] => Add32.IN15
memory_controller_out_a[17] => Add50.IN15
memory_controller_out_a[17] => Add33.IN15
memory_controller_out_a[17] => Add51.IN15
memory_controller_out_a[17] => Add35.IN15
memory_controller_out_a[17] => Add53.IN15
memory_controller_out_a[17] => Add36.IN15
memory_controller_out_a[17] => Add54.IN15
memory_controller_out_a[17] => Add38.IN15
memory_controller_out_a[17] => Add56.IN15
memory_controller_out_a[17] => Add40.IN15
memory_controller_out_a[17] => Add58.IN15
memory_controller_out_a[17] => Add42.IN15
memory_controller_out_a[17] => Add60.IN15
memory_controller_out_a[17] => Add43.IN15
memory_controller_out_a[17] => Add61.IN15
memory_controller_out_a[17] => Add45.IN15
memory_controller_out_a[17] => Add63.IN15
memory_controller_out_a[17] => Equal0.IN21
memory_controller_out_a[17] => main_1_30_reg_stage0[17].DATAIN
memory_controller_out_a[17] => main_1_29_reg_stage0[17].DATAIN
memory_controller_out_a[17] => main_70_71_reg[17].DATAIN
memory_controller_out_a[18] => Add32.IN14
memory_controller_out_a[18] => Add50.IN14
memory_controller_out_a[18] => Add33.IN14
memory_controller_out_a[18] => Add51.IN14
memory_controller_out_a[18] => Add35.IN14
memory_controller_out_a[18] => Add53.IN14
memory_controller_out_a[18] => Add36.IN14
memory_controller_out_a[18] => Add54.IN14
memory_controller_out_a[18] => Add38.IN14
memory_controller_out_a[18] => Add56.IN14
memory_controller_out_a[18] => Add40.IN14
memory_controller_out_a[18] => Add58.IN14
memory_controller_out_a[18] => Add42.IN14
memory_controller_out_a[18] => Add60.IN14
memory_controller_out_a[18] => Add43.IN14
memory_controller_out_a[18] => Add61.IN14
memory_controller_out_a[18] => Add45.IN14
memory_controller_out_a[18] => Add63.IN14
memory_controller_out_a[18] => Equal0.IN20
memory_controller_out_a[18] => main_1_30_reg_stage0[18].DATAIN
memory_controller_out_a[18] => main_1_29_reg_stage0[18].DATAIN
memory_controller_out_a[18] => main_70_71_reg[18].DATAIN
memory_controller_out_a[19] => Add32.IN13
memory_controller_out_a[19] => Add50.IN13
memory_controller_out_a[19] => Add33.IN13
memory_controller_out_a[19] => Add51.IN13
memory_controller_out_a[19] => Add35.IN13
memory_controller_out_a[19] => Add53.IN13
memory_controller_out_a[19] => Add36.IN13
memory_controller_out_a[19] => Add54.IN13
memory_controller_out_a[19] => Add38.IN13
memory_controller_out_a[19] => Add56.IN13
memory_controller_out_a[19] => Add40.IN13
memory_controller_out_a[19] => Add58.IN13
memory_controller_out_a[19] => Add42.IN13
memory_controller_out_a[19] => Add60.IN13
memory_controller_out_a[19] => Add43.IN13
memory_controller_out_a[19] => Add61.IN13
memory_controller_out_a[19] => Add45.IN13
memory_controller_out_a[19] => Add63.IN13
memory_controller_out_a[19] => Equal0.IN19
memory_controller_out_a[19] => main_1_30_reg_stage0[19].DATAIN
memory_controller_out_a[19] => main_1_29_reg_stage0[19].DATAIN
memory_controller_out_a[19] => main_70_71_reg[19].DATAIN
memory_controller_out_a[20] => Add32.IN12
memory_controller_out_a[20] => Add50.IN12
memory_controller_out_a[20] => Add33.IN12
memory_controller_out_a[20] => Add51.IN12
memory_controller_out_a[20] => Add35.IN12
memory_controller_out_a[20] => Add53.IN12
memory_controller_out_a[20] => Add36.IN12
memory_controller_out_a[20] => Add54.IN12
memory_controller_out_a[20] => Add38.IN12
memory_controller_out_a[20] => Add56.IN12
memory_controller_out_a[20] => Add40.IN12
memory_controller_out_a[20] => Add58.IN12
memory_controller_out_a[20] => Add42.IN12
memory_controller_out_a[20] => Add60.IN12
memory_controller_out_a[20] => Add43.IN12
memory_controller_out_a[20] => Add61.IN12
memory_controller_out_a[20] => Add45.IN12
memory_controller_out_a[20] => Add63.IN12
memory_controller_out_a[20] => Equal0.IN18
memory_controller_out_a[20] => main_1_30_reg_stage0[20].DATAIN
memory_controller_out_a[20] => main_1_29_reg_stage0[20].DATAIN
memory_controller_out_a[20] => main_70_71_reg[20].DATAIN
memory_controller_out_a[21] => Add32.IN11
memory_controller_out_a[21] => Add50.IN11
memory_controller_out_a[21] => Add33.IN11
memory_controller_out_a[21] => Add51.IN11
memory_controller_out_a[21] => Add35.IN11
memory_controller_out_a[21] => Add53.IN11
memory_controller_out_a[21] => Add36.IN11
memory_controller_out_a[21] => Add54.IN11
memory_controller_out_a[21] => Add38.IN11
memory_controller_out_a[21] => Add56.IN11
memory_controller_out_a[21] => Add40.IN11
memory_controller_out_a[21] => Add58.IN11
memory_controller_out_a[21] => Add42.IN11
memory_controller_out_a[21] => Add60.IN11
memory_controller_out_a[21] => Add43.IN11
memory_controller_out_a[21] => Add61.IN11
memory_controller_out_a[21] => Add45.IN11
memory_controller_out_a[21] => Add63.IN11
memory_controller_out_a[21] => Equal0.IN17
memory_controller_out_a[21] => main_1_30_reg_stage0[21].DATAIN
memory_controller_out_a[21] => main_1_29_reg_stage0[21].DATAIN
memory_controller_out_a[21] => main_70_71_reg[21].DATAIN
memory_controller_out_a[22] => Add32.IN10
memory_controller_out_a[22] => Add50.IN10
memory_controller_out_a[22] => Add33.IN10
memory_controller_out_a[22] => Add51.IN10
memory_controller_out_a[22] => Add35.IN10
memory_controller_out_a[22] => Add53.IN10
memory_controller_out_a[22] => Add36.IN10
memory_controller_out_a[22] => Add54.IN10
memory_controller_out_a[22] => Add38.IN10
memory_controller_out_a[22] => Add56.IN10
memory_controller_out_a[22] => Add40.IN10
memory_controller_out_a[22] => Add58.IN10
memory_controller_out_a[22] => Add42.IN10
memory_controller_out_a[22] => Add60.IN10
memory_controller_out_a[22] => Add43.IN10
memory_controller_out_a[22] => Add61.IN10
memory_controller_out_a[22] => Add45.IN10
memory_controller_out_a[22] => Add63.IN10
memory_controller_out_a[22] => Equal0.IN16
memory_controller_out_a[22] => main_1_30_reg_stage0[22].DATAIN
memory_controller_out_a[22] => main_1_29_reg_stage0[22].DATAIN
memory_controller_out_a[22] => main_70_71_reg[22].DATAIN
memory_controller_out_a[23] => Add32.IN9
memory_controller_out_a[23] => Add50.IN9
memory_controller_out_a[23] => Add33.IN9
memory_controller_out_a[23] => Add51.IN9
memory_controller_out_a[23] => Add35.IN9
memory_controller_out_a[23] => Add53.IN9
memory_controller_out_a[23] => Add36.IN9
memory_controller_out_a[23] => Add54.IN9
memory_controller_out_a[23] => Add38.IN9
memory_controller_out_a[23] => Add56.IN9
memory_controller_out_a[23] => Add40.IN9
memory_controller_out_a[23] => Add58.IN9
memory_controller_out_a[23] => Add42.IN9
memory_controller_out_a[23] => Add60.IN9
memory_controller_out_a[23] => Add43.IN9
memory_controller_out_a[23] => Add61.IN9
memory_controller_out_a[23] => Add45.IN9
memory_controller_out_a[23] => Add63.IN9
memory_controller_out_a[23] => Equal0.IN15
memory_controller_out_a[23] => main_1_30_reg_stage0[23].DATAIN
memory_controller_out_a[23] => main_1_29_reg_stage0[23].DATAIN
memory_controller_out_a[23] => main_70_71_reg[23].DATAIN
memory_controller_out_a[24] => Add32.IN8
memory_controller_out_a[24] => Add50.IN8
memory_controller_out_a[24] => Add33.IN8
memory_controller_out_a[24] => Add51.IN8
memory_controller_out_a[24] => Add35.IN8
memory_controller_out_a[24] => Add53.IN8
memory_controller_out_a[24] => Add36.IN8
memory_controller_out_a[24] => Add54.IN8
memory_controller_out_a[24] => Add38.IN8
memory_controller_out_a[24] => Add56.IN8
memory_controller_out_a[24] => Add40.IN8
memory_controller_out_a[24] => Add58.IN8
memory_controller_out_a[24] => Add42.IN8
memory_controller_out_a[24] => Add60.IN8
memory_controller_out_a[24] => Add43.IN8
memory_controller_out_a[24] => Add61.IN8
memory_controller_out_a[24] => Add45.IN8
memory_controller_out_a[24] => Add63.IN8
memory_controller_out_a[24] => Equal0.IN14
memory_controller_out_a[24] => main_1_30_reg_stage0[24].DATAIN
memory_controller_out_a[24] => main_1_29_reg_stage0[24].DATAIN
memory_controller_out_a[24] => main_70_71_reg[24].DATAIN
memory_controller_out_a[25] => Add32.IN7
memory_controller_out_a[25] => Add50.IN7
memory_controller_out_a[25] => Add33.IN7
memory_controller_out_a[25] => Add51.IN7
memory_controller_out_a[25] => Add35.IN7
memory_controller_out_a[25] => Add53.IN7
memory_controller_out_a[25] => Add36.IN7
memory_controller_out_a[25] => Add54.IN7
memory_controller_out_a[25] => Add38.IN7
memory_controller_out_a[25] => Add56.IN7
memory_controller_out_a[25] => Add40.IN7
memory_controller_out_a[25] => Add58.IN7
memory_controller_out_a[25] => Add42.IN7
memory_controller_out_a[25] => Add60.IN7
memory_controller_out_a[25] => Add43.IN7
memory_controller_out_a[25] => Add61.IN7
memory_controller_out_a[25] => Add45.IN7
memory_controller_out_a[25] => Add63.IN7
memory_controller_out_a[25] => Equal0.IN13
memory_controller_out_a[25] => main_1_30_reg_stage0[25].DATAIN
memory_controller_out_a[25] => main_1_29_reg_stage0[25].DATAIN
memory_controller_out_a[25] => main_70_71_reg[25].DATAIN
memory_controller_out_a[26] => Add32.IN6
memory_controller_out_a[26] => Add50.IN6
memory_controller_out_a[26] => Add33.IN6
memory_controller_out_a[26] => Add51.IN6
memory_controller_out_a[26] => Add35.IN6
memory_controller_out_a[26] => Add53.IN6
memory_controller_out_a[26] => Add36.IN6
memory_controller_out_a[26] => Add54.IN6
memory_controller_out_a[26] => Add38.IN6
memory_controller_out_a[26] => Add56.IN6
memory_controller_out_a[26] => Add40.IN6
memory_controller_out_a[26] => Add58.IN6
memory_controller_out_a[26] => Add42.IN6
memory_controller_out_a[26] => Add60.IN6
memory_controller_out_a[26] => Add43.IN6
memory_controller_out_a[26] => Add61.IN6
memory_controller_out_a[26] => Add45.IN6
memory_controller_out_a[26] => Add63.IN6
memory_controller_out_a[26] => Equal0.IN12
memory_controller_out_a[26] => main_1_30_reg_stage0[26].DATAIN
memory_controller_out_a[26] => main_1_29_reg_stage0[26].DATAIN
memory_controller_out_a[26] => main_70_71_reg[26].DATAIN
memory_controller_out_a[27] => Add32.IN5
memory_controller_out_a[27] => Add50.IN5
memory_controller_out_a[27] => Add33.IN5
memory_controller_out_a[27] => Add51.IN5
memory_controller_out_a[27] => Add35.IN5
memory_controller_out_a[27] => Add53.IN5
memory_controller_out_a[27] => Add36.IN5
memory_controller_out_a[27] => Add54.IN5
memory_controller_out_a[27] => Add38.IN5
memory_controller_out_a[27] => Add56.IN5
memory_controller_out_a[27] => Add40.IN5
memory_controller_out_a[27] => Add58.IN5
memory_controller_out_a[27] => Add42.IN5
memory_controller_out_a[27] => Add60.IN5
memory_controller_out_a[27] => Add43.IN5
memory_controller_out_a[27] => Add61.IN5
memory_controller_out_a[27] => Add45.IN5
memory_controller_out_a[27] => Add63.IN5
memory_controller_out_a[27] => Equal0.IN11
memory_controller_out_a[27] => main_1_30_reg_stage0[27].DATAIN
memory_controller_out_a[27] => main_1_29_reg_stage0[27].DATAIN
memory_controller_out_a[27] => main_70_71_reg[27].DATAIN
memory_controller_out_a[28] => Add32.IN4
memory_controller_out_a[28] => Add50.IN4
memory_controller_out_a[28] => Add33.IN4
memory_controller_out_a[28] => Add51.IN4
memory_controller_out_a[28] => Add35.IN4
memory_controller_out_a[28] => Add53.IN4
memory_controller_out_a[28] => Add36.IN4
memory_controller_out_a[28] => Add54.IN4
memory_controller_out_a[28] => Add38.IN4
memory_controller_out_a[28] => Add56.IN4
memory_controller_out_a[28] => Add40.IN4
memory_controller_out_a[28] => Add58.IN4
memory_controller_out_a[28] => Add42.IN4
memory_controller_out_a[28] => Add60.IN4
memory_controller_out_a[28] => Add43.IN4
memory_controller_out_a[28] => Add61.IN4
memory_controller_out_a[28] => Add45.IN4
memory_controller_out_a[28] => Add63.IN4
memory_controller_out_a[28] => Equal0.IN10
memory_controller_out_a[28] => main_1_30_reg_stage0[28].DATAIN
memory_controller_out_a[28] => main_1_29_reg_stage0[28].DATAIN
memory_controller_out_a[28] => main_70_71_reg[28].DATAIN
memory_controller_out_a[29] => Add32.IN3
memory_controller_out_a[29] => Add50.IN3
memory_controller_out_a[29] => Add33.IN3
memory_controller_out_a[29] => Add51.IN3
memory_controller_out_a[29] => Add35.IN3
memory_controller_out_a[29] => Add53.IN3
memory_controller_out_a[29] => Add36.IN3
memory_controller_out_a[29] => Add54.IN3
memory_controller_out_a[29] => Add38.IN3
memory_controller_out_a[29] => Add56.IN3
memory_controller_out_a[29] => Add40.IN3
memory_controller_out_a[29] => Add58.IN3
memory_controller_out_a[29] => Add42.IN3
memory_controller_out_a[29] => Add60.IN3
memory_controller_out_a[29] => Add43.IN3
memory_controller_out_a[29] => Add61.IN3
memory_controller_out_a[29] => Add45.IN3
memory_controller_out_a[29] => Add63.IN3
memory_controller_out_a[29] => Equal0.IN9
memory_controller_out_a[29] => main_1_30_reg_stage0[29].DATAIN
memory_controller_out_a[29] => main_1_29_reg_stage0[29].DATAIN
memory_controller_out_a[29] => main_70_71_reg[29].DATAIN
memory_controller_out_a[30] => Add32.IN2
memory_controller_out_a[30] => Add50.IN2
memory_controller_out_a[30] => Add33.IN2
memory_controller_out_a[30] => Add51.IN2
memory_controller_out_a[30] => Add35.IN2
memory_controller_out_a[30] => Add53.IN2
memory_controller_out_a[30] => Add36.IN2
memory_controller_out_a[30] => Add54.IN2
memory_controller_out_a[30] => Add38.IN2
memory_controller_out_a[30] => Add56.IN2
memory_controller_out_a[30] => Add40.IN2
memory_controller_out_a[30] => Add58.IN2
memory_controller_out_a[30] => Add42.IN2
memory_controller_out_a[30] => Add60.IN2
memory_controller_out_a[30] => Add43.IN2
memory_controller_out_a[30] => Add61.IN2
memory_controller_out_a[30] => Add45.IN2
memory_controller_out_a[30] => Add63.IN2
memory_controller_out_a[30] => Equal0.IN8
memory_controller_out_a[30] => main_1_30_reg_stage0[30].DATAIN
memory_controller_out_a[30] => main_1_29_reg_stage0[30].DATAIN
memory_controller_out_a[30] => main_70_71_reg[30].DATAIN
memory_controller_out_a[31] => Add32.IN1
memory_controller_out_a[31] => Add50.IN1
memory_controller_out_a[31] => Add33.IN1
memory_controller_out_a[31] => Add51.IN1
memory_controller_out_a[31] => Add35.IN1
memory_controller_out_a[31] => Add53.IN1
memory_controller_out_a[31] => Add36.IN1
memory_controller_out_a[31] => Add54.IN1
memory_controller_out_a[31] => Add38.IN1
memory_controller_out_a[31] => Add56.IN1
memory_controller_out_a[31] => Add40.IN1
memory_controller_out_a[31] => Add58.IN1
memory_controller_out_a[31] => Add42.IN1
memory_controller_out_a[31] => Add60.IN1
memory_controller_out_a[31] => Add43.IN1
memory_controller_out_a[31] => Add61.IN1
memory_controller_out_a[31] => Add45.IN1
memory_controller_out_a[31] => Add63.IN1
memory_controller_out_a[31] => Equal0.IN7
memory_controller_out_a[31] => main_1_30_reg_stage0[31].DATAIN
memory_controller_out_a[31] => main_1_29_reg_stage0[31].DATAIN
memory_controller_out_a[31] => main_70_71_reg[31].DATAIN
memory_controller_out_a[32] => ~NO_FANOUT~
memory_controller_out_a[33] => ~NO_FANOUT~
memory_controller_out_a[34] => ~NO_FANOUT~
memory_controller_out_a[35] => ~NO_FANOUT~
memory_controller_out_a[36] => ~NO_FANOUT~
memory_controller_out_a[37] => ~NO_FANOUT~
memory_controller_out_a[38] => ~NO_FANOUT~
memory_controller_out_a[39] => ~NO_FANOUT~
memory_controller_out_a[40] => ~NO_FANOUT~
memory_controller_out_a[41] => ~NO_FANOUT~
memory_controller_out_a[42] => ~NO_FANOUT~
memory_controller_out_a[43] => ~NO_FANOUT~
memory_controller_out_a[44] => ~NO_FANOUT~
memory_controller_out_a[45] => ~NO_FANOUT~
memory_controller_out_a[46] => ~NO_FANOUT~
memory_controller_out_a[47] => ~NO_FANOUT~
memory_controller_out_a[48] => ~NO_FANOUT~
memory_controller_out_a[49] => ~NO_FANOUT~
memory_controller_out_a[50] => ~NO_FANOUT~
memory_controller_out_a[51] => ~NO_FANOUT~
memory_controller_out_a[52] => ~NO_FANOUT~
memory_controller_out_a[53] => ~NO_FANOUT~
memory_controller_out_a[54] => ~NO_FANOUT~
memory_controller_out_a[55] => ~NO_FANOUT~
memory_controller_out_a[56] => ~NO_FANOUT~
memory_controller_out_a[57] => ~NO_FANOUT~
memory_controller_out_a[58] => ~NO_FANOUT~
memory_controller_out_a[59] => ~NO_FANOUT~
memory_controller_out_a[60] => ~NO_FANOUT~
memory_controller_out_a[61] => ~NO_FANOUT~
memory_controller_out_a[62] => ~NO_FANOUT~
memory_controller_out_a[63] => ~NO_FANOUT~
memory_controller_enable_b <= memory_controller_enable_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[0] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[1] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[2] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[3] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[4] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[5] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[6] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[7] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[8] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[9] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[10] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[11] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[12] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[13] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[14] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[15] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[16] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[17] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[18] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[19] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[20] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[21] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[22] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[23] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[24] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[25] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[26] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[27] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[28] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[29] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[30] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address_b[31] <= memory_controller_address_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_enable_b <= memory_controller_write_enable_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[0] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[1] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[2] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[3] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[4] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[5] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[6] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[7] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[8] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[9] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[10] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[11] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[12] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[13] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[14] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[15] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[16] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[17] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[18] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[19] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[20] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[21] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[22] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[23] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[24] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[25] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[26] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[27] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[28] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[29] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[30] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[31] <= memory_controller_in_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_in_b[32] <= <GND>
memory_controller_in_b[33] <= <GND>
memory_controller_in_b[34] <= <GND>
memory_controller_in_b[35] <= <GND>
memory_controller_in_b[36] <= <GND>
memory_controller_in_b[37] <= <GND>
memory_controller_in_b[38] <= <GND>
memory_controller_in_b[39] <= <GND>
memory_controller_in_b[40] <= <GND>
memory_controller_in_b[41] <= <GND>
memory_controller_in_b[42] <= <GND>
memory_controller_in_b[43] <= <GND>
memory_controller_in_b[44] <= <GND>
memory_controller_in_b[45] <= <GND>
memory_controller_in_b[46] <= <GND>
memory_controller_in_b[47] <= <GND>
memory_controller_in_b[48] <= <GND>
memory_controller_in_b[49] <= <GND>
memory_controller_in_b[50] <= <GND>
memory_controller_in_b[51] <= <GND>
memory_controller_in_b[52] <= <GND>
memory_controller_in_b[53] <= <GND>
memory_controller_in_b[54] <= <GND>
memory_controller_in_b[55] <= <GND>
memory_controller_in_b[56] <= <GND>
memory_controller_in_b[57] <= <GND>
memory_controller_in_b[58] <= <GND>
memory_controller_in_b[59] <= <GND>
memory_controller_in_b[60] <= <GND>
memory_controller_in_b[61] <= <GND>
memory_controller_in_b[62] <= <GND>
memory_controller_in_b[63] <= <GND>
memory_controller_size_b[0] <= <GND>
memory_controller_size_b[1] <= memory_controller_size_b.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_out_b[0] => Add32.IN64
memory_controller_out_b[0] => Add50.IN64
memory_controller_out_b[0] => Add34.IN32
memory_controller_out_b[0] => Add52.IN32
memory_controller_out_b[0] => Add37.IN32
memory_controller_out_b[0] => Add55.IN32
memory_controller_out_b[0] => Add39.IN32
memory_controller_out_b[0] => Add57.IN32
memory_controller_out_b[0] => Add41.IN32
memory_controller_out_b[0] => Add59.IN32
memory_controller_out_b[0] => Add44.IN32
memory_controller_out_b[0] => Add62.IN32
memory_controller_out_b[0] => Add47.IN32
memory_controller_out_b[0] => Add65.IN32
memory_controller_out_b[0] => main_1_27_reg_stage0[0].DATAIN
memory_controller_out_b[0] => main_1_49_reg_stage0[0].DATAIN
memory_controller_out_b[1] => Add32.IN63
memory_controller_out_b[1] => Add50.IN63
memory_controller_out_b[1] => Add34.IN31
memory_controller_out_b[1] => Add52.IN31
memory_controller_out_b[1] => Add37.IN31
memory_controller_out_b[1] => Add55.IN31
memory_controller_out_b[1] => Add39.IN31
memory_controller_out_b[1] => Add57.IN31
memory_controller_out_b[1] => Add41.IN31
memory_controller_out_b[1] => Add59.IN31
memory_controller_out_b[1] => Add44.IN31
memory_controller_out_b[1] => Add62.IN31
memory_controller_out_b[1] => Add47.IN31
memory_controller_out_b[1] => Add65.IN31
memory_controller_out_b[1] => main_1_49_reg_stage0[1].DATAIN
memory_controller_out_b[1] => main_1_27_reg_stage0[1].DATAIN
memory_controller_out_b[2] => Add32.IN62
memory_controller_out_b[2] => Add50.IN62
memory_controller_out_b[2] => Add34.IN30
memory_controller_out_b[2] => Add52.IN30
memory_controller_out_b[2] => Add37.IN30
memory_controller_out_b[2] => Add55.IN30
memory_controller_out_b[2] => Add39.IN30
memory_controller_out_b[2] => Add57.IN30
memory_controller_out_b[2] => Add41.IN30
memory_controller_out_b[2] => Add59.IN30
memory_controller_out_b[2] => Add44.IN30
memory_controller_out_b[2] => Add62.IN30
memory_controller_out_b[2] => Add47.IN30
memory_controller_out_b[2] => Add65.IN30
memory_controller_out_b[2] => main_1_49_reg_stage0[2].DATAIN
memory_controller_out_b[2] => main_1_27_reg_stage0[2].DATAIN
memory_controller_out_b[3] => Add32.IN61
memory_controller_out_b[3] => Add50.IN61
memory_controller_out_b[3] => Add34.IN29
memory_controller_out_b[3] => Add52.IN29
memory_controller_out_b[3] => Add37.IN29
memory_controller_out_b[3] => Add55.IN29
memory_controller_out_b[3] => Add39.IN29
memory_controller_out_b[3] => Add57.IN29
memory_controller_out_b[3] => Add41.IN29
memory_controller_out_b[3] => Add59.IN29
memory_controller_out_b[3] => Add44.IN29
memory_controller_out_b[3] => Add62.IN29
memory_controller_out_b[3] => Add47.IN29
memory_controller_out_b[3] => Add65.IN29
memory_controller_out_b[3] => main_1_49_reg_stage0[3].DATAIN
memory_controller_out_b[3] => main_1_27_reg_stage0[3].DATAIN
memory_controller_out_b[4] => Add32.IN60
memory_controller_out_b[4] => Add50.IN60
memory_controller_out_b[4] => Add34.IN28
memory_controller_out_b[4] => Add52.IN28
memory_controller_out_b[4] => Add37.IN28
memory_controller_out_b[4] => Add55.IN28
memory_controller_out_b[4] => Add39.IN28
memory_controller_out_b[4] => Add57.IN28
memory_controller_out_b[4] => Add41.IN28
memory_controller_out_b[4] => Add59.IN28
memory_controller_out_b[4] => Add44.IN28
memory_controller_out_b[4] => Add62.IN28
memory_controller_out_b[4] => Add47.IN28
memory_controller_out_b[4] => Add65.IN28
memory_controller_out_b[4] => main_1_49_reg_stage0[4].DATAIN
memory_controller_out_b[4] => main_1_27_reg_stage0[4].DATAIN
memory_controller_out_b[5] => Add32.IN59
memory_controller_out_b[5] => Add50.IN59
memory_controller_out_b[5] => Add34.IN27
memory_controller_out_b[5] => Add52.IN27
memory_controller_out_b[5] => Add37.IN27
memory_controller_out_b[5] => Add55.IN27
memory_controller_out_b[5] => Add39.IN27
memory_controller_out_b[5] => Add57.IN27
memory_controller_out_b[5] => Add41.IN27
memory_controller_out_b[5] => Add59.IN27
memory_controller_out_b[5] => Add44.IN27
memory_controller_out_b[5] => Add62.IN27
memory_controller_out_b[5] => Add47.IN27
memory_controller_out_b[5] => Add65.IN27
memory_controller_out_b[5] => main_1_49_reg_stage0[5].DATAIN
memory_controller_out_b[5] => main_1_27_reg_stage0[5].DATAIN
memory_controller_out_b[6] => Add32.IN58
memory_controller_out_b[6] => Add50.IN58
memory_controller_out_b[6] => Add34.IN26
memory_controller_out_b[6] => Add52.IN26
memory_controller_out_b[6] => Add37.IN26
memory_controller_out_b[6] => Add55.IN26
memory_controller_out_b[6] => Add39.IN26
memory_controller_out_b[6] => Add57.IN26
memory_controller_out_b[6] => Add41.IN26
memory_controller_out_b[6] => Add59.IN26
memory_controller_out_b[6] => Add44.IN26
memory_controller_out_b[6] => Add62.IN26
memory_controller_out_b[6] => Add47.IN26
memory_controller_out_b[6] => Add65.IN26
memory_controller_out_b[6] => main_1_49_reg_stage0[6].DATAIN
memory_controller_out_b[6] => main_1_27_reg_stage0[6].DATAIN
memory_controller_out_b[7] => Add32.IN57
memory_controller_out_b[7] => Add50.IN57
memory_controller_out_b[7] => Add34.IN25
memory_controller_out_b[7] => Add52.IN25
memory_controller_out_b[7] => Add37.IN25
memory_controller_out_b[7] => Add55.IN25
memory_controller_out_b[7] => Add39.IN25
memory_controller_out_b[7] => Add57.IN25
memory_controller_out_b[7] => Add41.IN25
memory_controller_out_b[7] => Add59.IN25
memory_controller_out_b[7] => Add44.IN25
memory_controller_out_b[7] => Add62.IN25
memory_controller_out_b[7] => Add47.IN25
memory_controller_out_b[7] => Add65.IN25
memory_controller_out_b[7] => main_1_49_reg_stage0[7].DATAIN
memory_controller_out_b[7] => main_1_27_reg_stage0[7].DATAIN
memory_controller_out_b[8] => Add32.IN56
memory_controller_out_b[8] => Add50.IN56
memory_controller_out_b[8] => Add34.IN24
memory_controller_out_b[8] => Add52.IN24
memory_controller_out_b[8] => Add37.IN24
memory_controller_out_b[8] => Add55.IN24
memory_controller_out_b[8] => Add39.IN24
memory_controller_out_b[8] => Add57.IN24
memory_controller_out_b[8] => Add41.IN24
memory_controller_out_b[8] => Add59.IN24
memory_controller_out_b[8] => Add44.IN24
memory_controller_out_b[8] => Add62.IN24
memory_controller_out_b[8] => Add47.IN24
memory_controller_out_b[8] => Add65.IN24
memory_controller_out_b[8] => main_1_49_reg_stage0[8].DATAIN
memory_controller_out_b[8] => main_1_27_reg_stage0[8].DATAIN
memory_controller_out_b[9] => Add32.IN55
memory_controller_out_b[9] => Add50.IN55
memory_controller_out_b[9] => Add34.IN23
memory_controller_out_b[9] => Add52.IN23
memory_controller_out_b[9] => Add37.IN23
memory_controller_out_b[9] => Add55.IN23
memory_controller_out_b[9] => Add39.IN23
memory_controller_out_b[9] => Add57.IN23
memory_controller_out_b[9] => Add41.IN23
memory_controller_out_b[9] => Add59.IN23
memory_controller_out_b[9] => Add44.IN23
memory_controller_out_b[9] => Add62.IN23
memory_controller_out_b[9] => Add47.IN23
memory_controller_out_b[9] => Add65.IN23
memory_controller_out_b[9] => main_1_49_reg_stage0[9].DATAIN
memory_controller_out_b[9] => main_1_27_reg_stage0[9].DATAIN
memory_controller_out_b[10] => Add32.IN54
memory_controller_out_b[10] => Add50.IN54
memory_controller_out_b[10] => Add34.IN22
memory_controller_out_b[10] => Add52.IN22
memory_controller_out_b[10] => Add37.IN22
memory_controller_out_b[10] => Add55.IN22
memory_controller_out_b[10] => Add39.IN22
memory_controller_out_b[10] => Add57.IN22
memory_controller_out_b[10] => Add41.IN22
memory_controller_out_b[10] => Add59.IN22
memory_controller_out_b[10] => Add44.IN22
memory_controller_out_b[10] => Add62.IN22
memory_controller_out_b[10] => Add47.IN22
memory_controller_out_b[10] => Add65.IN22
memory_controller_out_b[10] => main_1_49_reg_stage0[10].DATAIN
memory_controller_out_b[10] => main_1_27_reg_stage0[10].DATAIN
memory_controller_out_b[11] => Add32.IN53
memory_controller_out_b[11] => Add50.IN53
memory_controller_out_b[11] => Add34.IN21
memory_controller_out_b[11] => Add52.IN21
memory_controller_out_b[11] => Add37.IN21
memory_controller_out_b[11] => Add55.IN21
memory_controller_out_b[11] => Add39.IN21
memory_controller_out_b[11] => Add57.IN21
memory_controller_out_b[11] => Add41.IN21
memory_controller_out_b[11] => Add59.IN21
memory_controller_out_b[11] => Add44.IN21
memory_controller_out_b[11] => Add62.IN21
memory_controller_out_b[11] => Add47.IN21
memory_controller_out_b[11] => Add65.IN21
memory_controller_out_b[11] => main_1_49_reg_stage0[11].DATAIN
memory_controller_out_b[11] => main_1_27_reg_stage0[11].DATAIN
memory_controller_out_b[12] => Add32.IN52
memory_controller_out_b[12] => Add50.IN52
memory_controller_out_b[12] => Add34.IN20
memory_controller_out_b[12] => Add52.IN20
memory_controller_out_b[12] => Add37.IN20
memory_controller_out_b[12] => Add55.IN20
memory_controller_out_b[12] => Add39.IN20
memory_controller_out_b[12] => Add57.IN20
memory_controller_out_b[12] => Add41.IN20
memory_controller_out_b[12] => Add59.IN20
memory_controller_out_b[12] => Add44.IN20
memory_controller_out_b[12] => Add62.IN20
memory_controller_out_b[12] => Add47.IN20
memory_controller_out_b[12] => Add65.IN20
memory_controller_out_b[12] => main_1_49_reg_stage0[12].DATAIN
memory_controller_out_b[12] => main_1_27_reg_stage0[12].DATAIN
memory_controller_out_b[13] => Add32.IN51
memory_controller_out_b[13] => Add50.IN51
memory_controller_out_b[13] => Add34.IN19
memory_controller_out_b[13] => Add52.IN19
memory_controller_out_b[13] => Add37.IN19
memory_controller_out_b[13] => Add55.IN19
memory_controller_out_b[13] => Add39.IN19
memory_controller_out_b[13] => Add57.IN19
memory_controller_out_b[13] => Add41.IN19
memory_controller_out_b[13] => Add59.IN19
memory_controller_out_b[13] => Add44.IN19
memory_controller_out_b[13] => Add62.IN19
memory_controller_out_b[13] => Add47.IN19
memory_controller_out_b[13] => Add65.IN19
memory_controller_out_b[13] => main_1_49_reg_stage0[13].DATAIN
memory_controller_out_b[13] => main_1_27_reg_stage0[13].DATAIN
memory_controller_out_b[14] => Add32.IN50
memory_controller_out_b[14] => Add50.IN50
memory_controller_out_b[14] => Add34.IN18
memory_controller_out_b[14] => Add52.IN18
memory_controller_out_b[14] => Add37.IN18
memory_controller_out_b[14] => Add55.IN18
memory_controller_out_b[14] => Add39.IN18
memory_controller_out_b[14] => Add57.IN18
memory_controller_out_b[14] => Add41.IN18
memory_controller_out_b[14] => Add59.IN18
memory_controller_out_b[14] => Add44.IN18
memory_controller_out_b[14] => Add62.IN18
memory_controller_out_b[14] => Add47.IN18
memory_controller_out_b[14] => Add65.IN18
memory_controller_out_b[14] => main_1_49_reg_stage0[14].DATAIN
memory_controller_out_b[14] => main_1_27_reg_stage0[14].DATAIN
memory_controller_out_b[15] => Add32.IN49
memory_controller_out_b[15] => Add50.IN49
memory_controller_out_b[15] => Add34.IN17
memory_controller_out_b[15] => Add52.IN17
memory_controller_out_b[15] => Add37.IN17
memory_controller_out_b[15] => Add55.IN17
memory_controller_out_b[15] => Add39.IN17
memory_controller_out_b[15] => Add57.IN17
memory_controller_out_b[15] => Add41.IN17
memory_controller_out_b[15] => Add59.IN17
memory_controller_out_b[15] => Add44.IN17
memory_controller_out_b[15] => Add62.IN17
memory_controller_out_b[15] => Add47.IN17
memory_controller_out_b[15] => Add65.IN17
memory_controller_out_b[15] => main_1_49_reg_stage0[15].DATAIN
memory_controller_out_b[15] => main_1_27_reg_stage0[15].DATAIN
memory_controller_out_b[16] => Add32.IN48
memory_controller_out_b[16] => Add50.IN48
memory_controller_out_b[16] => Add34.IN16
memory_controller_out_b[16] => Add52.IN16
memory_controller_out_b[16] => Add37.IN16
memory_controller_out_b[16] => Add55.IN16
memory_controller_out_b[16] => Add39.IN16
memory_controller_out_b[16] => Add57.IN16
memory_controller_out_b[16] => Add41.IN16
memory_controller_out_b[16] => Add59.IN16
memory_controller_out_b[16] => Add44.IN16
memory_controller_out_b[16] => Add62.IN16
memory_controller_out_b[16] => Add47.IN16
memory_controller_out_b[16] => Add65.IN16
memory_controller_out_b[16] => main_1_49_reg_stage0[16].DATAIN
memory_controller_out_b[16] => main_1_27_reg_stage0[16].DATAIN
memory_controller_out_b[17] => Add32.IN47
memory_controller_out_b[17] => Add50.IN47
memory_controller_out_b[17] => Add34.IN15
memory_controller_out_b[17] => Add52.IN15
memory_controller_out_b[17] => Add37.IN15
memory_controller_out_b[17] => Add55.IN15
memory_controller_out_b[17] => Add39.IN15
memory_controller_out_b[17] => Add57.IN15
memory_controller_out_b[17] => Add41.IN15
memory_controller_out_b[17] => Add59.IN15
memory_controller_out_b[17] => Add44.IN15
memory_controller_out_b[17] => Add62.IN15
memory_controller_out_b[17] => Add47.IN15
memory_controller_out_b[17] => Add65.IN15
memory_controller_out_b[17] => main_1_49_reg_stage0[17].DATAIN
memory_controller_out_b[17] => main_1_27_reg_stage0[17].DATAIN
memory_controller_out_b[18] => Add32.IN46
memory_controller_out_b[18] => Add50.IN46
memory_controller_out_b[18] => Add34.IN14
memory_controller_out_b[18] => Add52.IN14
memory_controller_out_b[18] => Add37.IN14
memory_controller_out_b[18] => Add55.IN14
memory_controller_out_b[18] => Add39.IN14
memory_controller_out_b[18] => Add57.IN14
memory_controller_out_b[18] => Add41.IN14
memory_controller_out_b[18] => Add59.IN14
memory_controller_out_b[18] => Add44.IN14
memory_controller_out_b[18] => Add62.IN14
memory_controller_out_b[18] => Add47.IN14
memory_controller_out_b[18] => Add65.IN14
memory_controller_out_b[18] => main_1_49_reg_stage0[18].DATAIN
memory_controller_out_b[18] => main_1_27_reg_stage0[18].DATAIN
memory_controller_out_b[19] => Add32.IN45
memory_controller_out_b[19] => Add50.IN45
memory_controller_out_b[19] => Add34.IN13
memory_controller_out_b[19] => Add52.IN13
memory_controller_out_b[19] => Add37.IN13
memory_controller_out_b[19] => Add55.IN13
memory_controller_out_b[19] => Add39.IN13
memory_controller_out_b[19] => Add57.IN13
memory_controller_out_b[19] => Add41.IN13
memory_controller_out_b[19] => Add59.IN13
memory_controller_out_b[19] => Add44.IN13
memory_controller_out_b[19] => Add62.IN13
memory_controller_out_b[19] => Add47.IN13
memory_controller_out_b[19] => Add65.IN13
memory_controller_out_b[19] => main_1_49_reg_stage0[19].DATAIN
memory_controller_out_b[19] => main_1_27_reg_stage0[19].DATAIN
memory_controller_out_b[20] => Add32.IN44
memory_controller_out_b[20] => Add50.IN44
memory_controller_out_b[20] => Add34.IN12
memory_controller_out_b[20] => Add52.IN12
memory_controller_out_b[20] => Add37.IN12
memory_controller_out_b[20] => Add55.IN12
memory_controller_out_b[20] => Add39.IN12
memory_controller_out_b[20] => Add57.IN12
memory_controller_out_b[20] => Add41.IN12
memory_controller_out_b[20] => Add59.IN12
memory_controller_out_b[20] => Add44.IN12
memory_controller_out_b[20] => Add62.IN12
memory_controller_out_b[20] => Add47.IN12
memory_controller_out_b[20] => Add65.IN12
memory_controller_out_b[20] => main_1_49_reg_stage0[20].DATAIN
memory_controller_out_b[20] => main_1_27_reg_stage0[20].DATAIN
memory_controller_out_b[21] => Add32.IN43
memory_controller_out_b[21] => Add50.IN43
memory_controller_out_b[21] => Add34.IN11
memory_controller_out_b[21] => Add52.IN11
memory_controller_out_b[21] => Add37.IN11
memory_controller_out_b[21] => Add55.IN11
memory_controller_out_b[21] => Add39.IN11
memory_controller_out_b[21] => Add57.IN11
memory_controller_out_b[21] => Add41.IN11
memory_controller_out_b[21] => Add59.IN11
memory_controller_out_b[21] => Add44.IN11
memory_controller_out_b[21] => Add62.IN11
memory_controller_out_b[21] => Add47.IN11
memory_controller_out_b[21] => Add65.IN11
memory_controller_out_b[21] => main_1_49_reg_stage0[21].DATAIN
memory_controller_out_b[21] => main_1_27_reg_stage0[21].DATAIN
memory_controller_out_b[22] => Add32.IN42
memory_controller_out_b[22] => Add50.IN42
memory_controller_out_b[22] => Add34.IN10
memory_controller_out_b[22] => Add52.IN10
memory_controller_out_b[22] => Add37.IN10
memory_controller_out_b[22] => Add55.IN10
memory_controller_out_b[22] => Add39.IN10
memory_controller_out_b[22] => Add57.IN10
memory_controller_out_b[22] => Add41.IN10
memory_controller_out_b[22] => Add59.IN10
memory_controller_out_b[22] => Add44.IN10
memory_controller_out_b[22] => Add62.IN10
memory_controller_out_b[22] => Add47.IN10
memory_controller_out_b[22] => Add65.IN10
memory_controller_out_b[22] => main_1_49_reg_stage0[22].DATAIN
memory_controller_out_b[22] => main_1_27_reg_stage0[22].DATAIN
memory_controller_out_b[23] => Add32.IN41
memory_controller_out_b[23] => Add50.IN41
memory_controller_out_b[23] => Add34.IN9
memory_controller_out_b[23] => Add52.IN9
memory_controller_out_b[23] => Add37.IN9
memory_controller_out_b[23] => Add55.IN9
memory_controller_out_b[23] => Add39.IN9
memory_controller_out_b[23] => Add57.IN9
memory_controller_out_b[23] => Add41.IN9
memory_controller_out_b[23] => Add59.IN9
memory_controller_out_b[23] => Add44.IN9
memory_controller_out_b[23] => Add62.IN9
memory_controller_out_b[23] => Add47.IN9
memory_controller_out_b[23] => Add65.IN9
memory_controller_out_b[23] => main_1_49_reg_stage0[23].DATAIN
memory_controller_out_b[23] => main_1_27_reg_stage0[23].DATAIN
memory_controller_out_b[24] => Add32.IN40
memory_controller_out_b[24] => Add50.IN40
memory_controller_out_b[24] => Add34.IN8
memory_controller_out_b[24] => Add52.IN8
memory_controller_out_b[24] => Add37.IN8
memory_controller_out_b[24] => Add55.IN8
memory_controller_out_b[24] => Add39.IN8
memory_controller_out_b[24] => Add57.IN8
memory_controller_out_b[24] => Add41.IN8
memory_controller_out_b[24] => Add59.IN8
memory_controller_out_b[24] => Add44.IN8
memory_controller_out_b[24] => Add62.IN8
memory_controller_out_b[24] => Add47.IN8
memory_controller_out_b[24] => Add65.IN8
memory_controller_out_b[24] => main_1_49_reg_stage0[24].DATAIN
memory_controller_out_b[24] => main_1_27_reg_stage0[24].DATAIN
memory_controller_out_b[25] => Add32.IN39
memory_controller_out_b[25] => Add50.IN39
memory_controller_out_b[25] => Add34.IN7
memory_controller_out_b[25] => Add52.IN7
memory_controller_out_b[25] => Add37.IN7
memory_controller_out_b[25] => Add55.IN7
memory_controller_out_b[25] => Add39.IN7
memory_controller_out_b[25] => Add57.IN7
memory_controller_out_b[25] => Add41.IN7
memory_controller_out_b[25] => Add59.IN7
memory_controller_out_b[25] => Add44.IN7
memory_controller_out_b[25] => Add62.IN7
memory_controller_out_b[25] => Add47.IN7
memory_controller_out_b[25] => Add65.IN7
memory_controller_out_b[25] => main_1_49_reg_stage0[25].DATAIN
memory_controller_out_b[25] => main_1_27_reg_stage0[25].DATAIN
memory_controller_out_b[26] => Add32.IN38
memory_controller_out_b[26] => Add50.IN38
memory_controller_out_b[26] => Add34.IN6
memory_controller_out_b[26] => Add52.IN6
memory_controller_out_b[26] => Add37.IN6
memory_controller_out_b[26] => Add55.IN6
memory_controller_out_b[26] => Add39.IN6
memory_controller_out_b[26] => Add57.IN6
memory_controller_out_b[26] => Add41.IN6
memory_controller_out_b[26] => Add59.IN6
memory_controller_out_b[26] => Add44.IN6
memory_controller_out_b[26] => Add62.IN6
memory_controller_out_b[26] => Add47.IN6
memory_controller_out_b[26] => Add65.IN6
memory_controller_out_b[26] => main_1_49_reg_stage0[26].DATAIN
memory_controller_out_b[26] => main_1_27_reg_stage0[26].DATAIN
memory_controller_out_b[27] => Add32.IN37
memory_controller_out_b[27] => Add50.IN37
memory_controller_out_b[27] => Add34.IN5
memory_controller_out_b[27] => Add52.IN5
memory_controller_out_b[27] => Add37.IN5
memory_controller_out_b[27] => Add55.IN5
memory_controller_out_b[27] => Add39.IN5
memory_controller_out_b[27] => Add57.IN5
memory_controller_out_b[27] => Add41.IN5
memory_controller_out_b[27] => Add59.IN5
memory_controller_out_b[27] => Add44.IN5
memory_controller_out_b[27] => Add62.IN5
memory_controller_out_b[27] => Add47.IN5
memory_controller_out_b[27] => Add65.IN5
memory_controller_out_b[27] => main_1_49_reg_stage0[27].DATAIN
memory_controller_out_b[27] => main_1_27_reg_stage0[27].DATAIN
memory_controller_out_b[28] => Add32.IN36
memory_controller_out_b[28] => Add50.IN36
memory_controller_out_b[28] => Add34.IN4
memory_controller_out_b[28] => Add52.IN4
memory_controller_out_b[28] => Add37.IN4
memory_controller_out_b[28] => Add55.IN4
memory_controller_out_b[28] => Add39.IN4
memory_controller_out_b[28] => Add57.IN4
memory_controller_out_b[28] => Add41.IN4
memory_controller_out_b[28] => Add59.IN4
memory_controller_out_b[28] => Add44.IN4
memory_controller_out_b[28] => Add62.IN4
memory_controller_out_b[28] => Add47.IN4
memory_controller_out_b[28] => Add65.IN4
memory_controller_out_b[28] => main_1_49_reg_stage0[28].DATAIN
memory_controller_out_b[28] => main_1_27_reg_stage0[28].DATAIN
memory_controller_out_b[29] => Add32.IN35
memory_controller_out_b[29] => Add50.IN35
memory_controller_out_b[29] => Add34.IN3
memory_controller_out_b[29] => Add52.IN3
memory_controller_out_b[29] => Add37.IN3
memory_controller_out_b[29] => Add55.IN3
memory_controller_out_b[29] => Add39.IN3
memory_controller_out_b[29] => Add57.IN3
memory_controller_out_b[29] => Add41.IN3
memory_controller_out_b[29] => Add59.IN3
memory_controller_out_b[29] => Add44.IN3
memory_controller_out_b[29] => Add62.IN3
memory_controller_out_b[29] => Add47.IN3
memory_controller_out_b[29] => Add65.IN3
memory_controller_out_b[29] => main_1_49_reg_stage0[29].DATAIN
memory_controller_out_b[29] => main_1_27_reg_stage0[29].DATAIN
memory_controller_out_b[30] => Add32.IN34
memory_controller_out_b[30] => Add50.IN34
memory_controller_out_b[30] => Add34.IN2
memory_controller_out_b[30] => Add52.IN2
memory_controller_out_b[30] => Add37.IN2
memory_controller_out_b[30] => Add55.IN2
memory_controller_out_b[30] => Add39.IN2
memory_controller_out_b[30] => Add57.IN2
memory_controller_out_b[30] => Add41.IN2
memory_controller_out_b[30] => Add59.IN2
memory_controller_out_b[30] => Add44.IN2
memory_controller_out_b[30] => Add62.IN2
memory_controller_out_b[30] => Add47.IN2
memory_controller_out_b[30] => Add65.IN2
memory_controller_out_b[30] => main_1_49_reg_stage0[30].DATAIN
memory_controller_out_b[30] => main_1_27_reg_stage0[30].DATAIN
memory_controller_out_b[31] => Add32.IN33
memory_controller_out_b[31] => Add50.IN33
memory_controller_out_b[31] => Add34.IN1
memory_controller_out_b[31] => Add52.IN1
memory_controller_out_b[31] => Add37.IN1
memory_controller_out_b[31] => Add55.IN1
memory_controller_out_b[31] => Add39.IN1
memory_controller_out_b[31] => Add57.IN1
memory_controller_out_b[31] => Add41.IN1
memory_controller_out_b[31] => Add59.IN1
memory_controller_out_b[31] => Add44.IN1
memory_controller_out_b[31] => Add62.IN1
memory_controller_out_b[31] => Add47.IN1
memory_controller_out_b[31] => Add65.IN1
memory_controller_out_b[31] => main_1_49_reg_stage0[31].DATAIN
memory_controller_out_b[31] => main_1_27_reg_stage0[31].DATAIN
memory_controller_out_b[32] => ~NO_FANOUT~
memory_controller_out_b[33] => ~NO_FANOUT~
memory_controller_out_b[34] => ~NO_FANOUT~
memory_controller_out_b[35] => ~NO_FANOUT~
memory_controller_out_b[36] => ~NO_FANOUT~
memory_controller_out_b[37] => ~NO_FANOUT~
memory_controller_out_b[38] => ~NO_FANOUT~
memory_controller_out_b[39] => ~NO_FANOUT~
memory_controller_out_b[40] => ~NO_FANOUT~
memory_controller_out_b[41] => ~NO_FANOUT~
memory_controller_out_b[42] => ~NO_FANOUT~
memory_controller_out_b[43] => ~NO_FANOUT~
memory_controller_out_b[44] => ~NO_FANOUT~
memory_controller_out_b[45] => ~NO_FANOUT~
memory_controller_out_b[46] => ~NO_FANOUT~
memory_controller_out_b[47] => ~NO_FANOUT~
memory_controller_out_b[48] => ~NO_FANOUT~
memory_controller_out_b[49] => ~NO_FANOUT~
memory_controller_out_b[50] => ~NO_FANOUT~
memory_controller_out_b[51] => ~NO_FANOUT~
memory_controller_out_b[52] => ~NO_FANOUT~
memory_controller_out_b[53] => ~NO_FANOUT~
memory_controller_out_b[54] => ~NO_FANOUT~
memory_controller_out_b[55] => ~NO_FANOUT~
memory_controller_out_b[56] => ~NO_FANOUT~
memory_controller_out_b[57] => ~NO_FANOUT~
memory_controller_out_b[58] => ~NO_FANOUT~
memory_controller_out_b[59] => ~NO_FANOUT~
memory_controller_out_b[60] => ~NO_FANOUT~
memory_controller_out_b[61] => ~NO_FANOUT~
memory_controller_out_b[62] => ~NO_FANOUT~
memory_controller_out_b[63] => ~NO_FANOUT~
return_val[0] <= return_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[1] <= return_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[2] <= return_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[3] <= return_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[4] <= return_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[5] <= return_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[6] <= return_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[7] <= return_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[8] <= return_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[9] <= return_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[10] <= return_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[11] <= return_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[12] <= return_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[13] <= return_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[14] <= return_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[15] <= return_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[16] <= return_val[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[17] <= return_val[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[18] <= return_val[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[19] <= return_val[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[20] <= return_val[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[21] <= return_val[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[22] <= return_val[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[23] <= return_val[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[24] <= return_val[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[25] <= return_val[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[26] <= return_val[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[27] <= return_val[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[28] <= return_val[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[29] <= return_val[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[30] <= return_val[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[31] <= return_val[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


