chinook hardwaresoftwar cosynthesi system abstract design embed system face ever tighter constraint design time computeraid design tool embed system kept pace trend chinook cosynthesi system address autom timeconsum errorpron task embed control design name synthesi interfac hardwar softwar need integr system compon migrat function processor custom logic cosimul design synthesi paper describ princip element chinook discuss applic varieti embed design b introduct embed system design vari industri segment includ consum electron automot control medic equip face increas pressur creat product quickli inexpens trend coupl increas level integr perform programm achiev offtheshelf integr circuit includ microprocessor programm logic devic lcd network interfac control speech gener design find use devic advantag low cost way facilit rapid realiz design prototyp product well fact embed control found everyth consum electron automobil smart credit card medic equip mani product declin lifetim make custom integr circuit less econom viabl option job embed system design also chang addit time market constraint design must worri correct cost effect implement thu design need explor larg design space potenti solut yet integr cad tool avail help task design must quickli defin simul map onto cheapest combin compon unlik generalpurpos comput embed system design optim provid specif function thu time consum errorpron task embed system design precis detail map abstract function specif onto target compon fact process timeconsum mani design fix target architectur system compon well complet evalu final system perform one map often lead design overdesign system faster processor larger capac logic devic realli need therebi increas cost target architectur prove inadequ due perform capac constraint design would face costli remap process clear design explor tool autom map process thu provid faster feedback design decis sore need mani design autom tool framework propos address problem tool either look highlevel specif assist actual implement help individu part implement provid system view exampl former includ behavior simul formal specif languag exampl latter includ compil board layout tool logic synthesi system recent tool deal hardwar softwar portion system propos address system integr issu domin design cycl 2 taxonomi hardwaresoftwar codesign field hardwaresoftwar codesign realtim embed system organ along three princip dimens implement technolog applic domain aspect design cycl 21 technolog embed system may implement number technolog includ offtheshelf compon programm logic fullcustom semicustom asic exampl technolog includ interfac control fpga standard processor core core either custom design enhanc custom datapath io logic choic technolog signific impact priceperform embed system asic provid higher perform expens design difficult modifi fabric fpga processor reprogramm use quickli prototyp system avail larg quantiti often competit priceperform ratio custom logic increasingli function move softwar microprocessor deliv desir perform obviat need much custom logic thu design burden shift softwar increas pressur autom task devic driver gener schedul meet realtim constraint 22 domain embed system divid two princip domain controldomin dataflow base upon characterist applic dataflow domain data sampl regular interv process order behavior system remain time time step set mathemat oper appli window data sampl digit signal process dsp system canon exampl dataflow domain control dominatedsystem span much wider rang character complex condit modal behavior rather mathintens comput exampl controldomin system network control avion control system cours mani system contain element domain usual one domin design attent 23 design problem problem embed system design includ specif behavior time constraint partit interfac schedul codegener analysi simul debug point tool either exist contempl aspect design process focu discuss dimens controldomin applic specif captur behavior requir design part done inform use mixtur natur languag document pseudocod block diagram approach made design mainten upgrad retarget time intens sometim imposs sever formal specif method propos includ finit state machin 4 petri net 18 csp 15 today tool lie somewher middl specif written highlevel program hardwar descript languag simulat enabl earli valid design still accept formal time perform constraint critic mani embed applic constraint explicitli repres design must devis valid softwar schedul interact compon hand simul help task limit test perform explicitli formal verif synthesi techniqu need guarante constraint satisfi partit process determin compon implement portion system function may split processor auxiliari logic set processor attempt autom partit includ simul anneal algorithm 9 hardwar softwar migrat 12 part ignor problem interfac commun part fact design spend larg fraction time interfac system compon oper environ includ user interfac bulk error lie yet interfac remain one least address area mani cosynthesi tool interfac task may involv hardwar softwar aspect interfac well low level time concern may requir glue logic interfac gener describ 20 though synthesi interfac softwar address aspect embed system design cycl includ retarget codegener differ offtheshelf processor well custom design one perform estim softwar critic import requir partit meet time constraint done confid analysi tool need predict execut time possibl size code fragment final simul debugg profil need evalu final design detail level 3 chinook cosynthesi system univers washington approach cosynthesi realtim reactiv embed system embodi chinook tool gener complet design specif given singl highlevel specif desir system function sever featur distinguish chinook work area motiv observ concern outlin previou two section use taxonomi section 2 chinook intend controldomin design construct offtheshelf compon address aspect design process whose autom provid benefit design term shorten design cycl permit design space explor autom task errorpron cumbersom follow element chinook system princip innov lie import note make chinook uniqu combin element rather singl one ffl singl specif design write one specif singl specif languag explicit timingperform constraint rather separ netlist hardwar descrip tion softwar languag implicit constraint key retarget maintain design ffl one simul environ highlevel specif design simul directli help debug design intent well oper aspect design final synthes result intermedi step simul environ augment addit tool eg debugg profil softwar comprehens softwar schedul chinook synthes appropri softwar architectur time requir system lowlevel partit ensur signal 4verilog specif parser processor devic librari driver synthes schedul comm synthes interfac synthes code gener netlist program behavior simul structur simul mix simul figur 1 chinook cosynthesi system ing constraint satisfi possibl synthes hardwar modul static finegrain schedul tailor devic driver custom dynam schedul interrupt handler ffl interfac synthesi interfac hardwar softwar system compon clude peripher devic well multipl processor automat synthes appropri chang reflect interprocessor commun devic driver ffl complet inform physic prototyp chinook gener complet netlist assembl system complet code processor run cosynthesi system readi assembl evalu intend environ chinook cosynthesi system consist parser processordevic librari devicedriv synthes interfac synthes commun synthes schedul simul see figur 1 parser accept system descript annot verilog addit behavior specif also contain structur specif instanti princip compon system includ processor peripher devic standard interfac devic librari contain detail gener specif devic interfac form time diagram verilog code model simul c processor contain specif interfac well time schema softwar runtim estim 19 devicedriv synthes compil time diagram verilog devic driver custom code given processor make lowlevel partit decis meet signal constraint interfac synthes alloc io resourc connect processor peripher devic control custom access routin reflect assign commun synthes gener hardwar softwar need interprocessor commu nicat resourc alloc schedul gener c code meet realtim constraint softwar c code compil processorspecif compil chinook also output netlist includ necessari glue logic construct desir system chinook attempt attempt sever task highlevel partit function hardwar softwar processor instead assum design involv design explor better posit make assign modul andor task level chinook compil code target processor assum exist appropri c compil also abl provid schedul feedback expect runtim code fragment final focu realtim reactiv system assum cach employ 4 specif singl verilog file provid input chinook contain behavior structur con struct behavior style impos chinook enabl express realtim reactiv behavior well facilit partit structur compon mere list proce sor peripher devic commun interfac use princip compon system design would like evalu map desir function chinook expect design tag task andor modul processor prefer implement implement untag modulestask assum hardwar separ function compon allow design quickli explor design space instanti differ processor altern peripher devic without modifi behavior specif interact devic interfac specifi use procedur abstract layer long two interfac eg scsi pcmcia support access routin eg read write easili interchang model reactiv behavior controldomin applic organ control state system set mode mode defin behavior regim system respond input mode also defin scope set time constraint must satisfi system within mode necessarili oper outsid mode similar hierarch state 14 captur sequenti concurr behavior chinook allow specif realtim requir term minimum maximum separ io event name event system compon system environ low level constraint may correspond setup hold time simpli sequenc constraint success io high level minmax separ also use express respons time system input rate constraint perform 8 given mode system respons defin set handler conceptu eventtrigg routin activ condit check timetrigg loop handler respond gener io event andor caus mode transit handler consist trigger condit bodi trigger condit event express consist input environ handler trigger condit evalu true handler bodi execut exampl network interfac chip may signal messag pend trigger handler read messag note handler bodi softwar hardwar combin two depend tag abil processor meet time constraint handler specif point view handler execut atom may interleav schedul schedul embed system time constraint differ level interact devic environ must respect lowlevel signal constraint also perform requir rate respons time constraint satisfi highlevel constraint design use processbas schedul techniqu base oper system concept 17 3 techniqu coarsegrain prioritydriven dynam preemptiv assum processor perform io directli process independ sinc time constraint coarsegrain overhead incur execut preemption dismiss howev mani embed system must perform direct io meet finegrain time constraint constraint much difficult meet schedul afford incur much runtim overhead time must handl uncertainti execut delay instead chinook static schedul lowlevel io highlevel oper group mode custom dynam schedul may gener larger mode ie top mode hierarchi chinook use static nonpreempt schedul algorithm meet minmax time constraint finegrain oper delay rang 6 determin serial order oper insert delay meet minimum constraint necessari complex problem nphard employ heurist order function help exact algorithm quickli find valid short schedul experiment result show best heurist consist outperform heurist solv problem inexactli 13 high level rate constraint specifi refer event success itera tion respons time constraint time take mode transit static schedul softwar chinook first convert handler within mode singl handler contain bodi possibl use unrol schedul singl partiallyord handler interleav 8 note mode transit may trigger one handler handler run complet schedul must maintain integr handler state use critic region achiev atom execut disabl interleav necessari servic devic long separ sequenti event instead chinook allow user defin safe point handler potenti mode transit safe occur 5 parallel handler must reach safe point mode transit allow take effect 6 interfac synthesi interfac synthesi realiz commun compon via hardwar softwar element chinook handl wide rang interfac synthesi problem lowest level chinook synthes devic driver directli time diagram gener custom code particular processor use separ portion implement softwar synthes requir extern hardwar processor gener purpos io port chinook employ effici heurist connect devic processor use minim interfac hardwar processor without io port chinook automat implement interfac use memorymap io includ alloc address space gener requir bu logic instruct synthesi solut requir knowledg interfac processor devic captur librari processor defin io resourc builtin function eg seriallin control timer etc detail architectur templat eg specif resistor capacitor requir powerup reset devic descript contain interfac inform includ port skelet access routin encapsul time diagram success interfac synthesi chinook updat access routin bind devic port processor io port memori bu take account interven glue logic may synthes manag connect detail gener interfac across hardwaresoftwar boundari interfac synthes complet design enabl simul evalu final implement level 61 driver synthesi time diagram detail level devic interfac describ data sheet form time diagram show sequenc signal event make io transact across interfac time diagram usual annot time requir time delay time guarante first three requir impos user interfac second two time promis made devic long user conform requir new devic ad devic librari constraint correspond time diagram enter via waveform editor 11 chinook pars waveform synthes devic driver code choos linear schedul control event insert addit interfac glue logic necessari 22 62 io port alloc mani processor use embed system includ io port use directli sens manipul processor environ port access softwar like regist thu provid lowcost straightforward interfac mechan chinook provid port alloc scheme use minim amount glue logic furthermor devic access routin custom reflect assign pin 7 key idea io port may abl servic multipl devic without glue logic without perform penalti devic interfac abl isol share bu becom activ appropri control signal guard enabl thu guard interfac devic share io port devic interfac activ time necessari port alloc insert glue logic add guard previous unguard interfac share buss chinook also synthes port creat new interfac point addit devic hardwar synthes creat new port processor memori bu modul decod address translat control signal read write new io pin 63 memorymap io io port ineffici due multipl instruct manipul valu much addit hardwar unavail case higherperform processor chinook synthes interfac use memorymap io first mani part processor well peripher devic design memorymap io mind contain builtin address match logic connect memori bu littl glue logic second mani compon without builtin address compar still connect littl glue logic depend avail address space user reserv io devic alloc portion address space processor control alloc done intellig ie use onehot binari huffman encod possibl amount address match logic requir minim memorymap io also prefer method interprocessor commun use support pointtopoint share memori scheme allow design explor map function multipl processor map tool must automat synthes interprocessor commun hardwar softwar essenti view one processor processor peripher devic requir devic driver 7 commun synthesi requir faster respons time increas modular frequent guid embed system design employ multipl processor processor often heterogen cost modular concern drive design tailor processor specif function cad support nonexist type system even debugg support concurr develop program two ident processor design find heterogen multipl processor system difficult debug thu constrain design unnecessarili make debug task tractabl chinook provid support interprocessor commun synthes hardwar softwar need transfer data processor design tag procedur modul processor use implement chinook determin data must transfer mechan use transfer includ interconnect processor glue logic andor buffer memori meet time constraint chinook adjust interfac softwar run processor consid case fast processor commun slow one handshak slow processor may caus fast one violat constraint buffer reduc load fast processor elimin direct handshak commun becom nonblock data may process burst 71 interprocessor commun synthesi consid commun multipl processor system mani new issu aris includ predict interconnect topolog access peripher devic commun protocol interconnect topolog could busbas pointtopoint hybrid scheme peripher devic may access via design processor mani processor may share access commun protocol may content base static schedul block nonblock masterslav peer choic impact perform predict complex schedul hardwar requir chinook support choic default use model suitabl realtim controldomin applic base nonblock commun among peer design peripher processor interconnect may either pointtopoint busbas handler commun environ devic driver call handler via messag messag event trigger anoth handler option data valu intraprocessor messag implement share variabl interprocessor messag transmit via commun channel synthes element commun librari contain buffer fifo arbit interconnect templat given partit handler provid user chinook synthes commun channel satisfi time resourc constraint commun compon chosen connect respect processor use interfac techniqu section 6 multipl commun channel processor channel may map physic connect may share connect 72 migrat processor keep mind chinook focu aid design explor design space import design free easili alloc function differ processor assign tag highlevel specif design rapidli chang partit function two processor processor direct hardwar implementa tion chinook synthes interprocessor commun channel optim use task greatli simplifi design longer design need radic alter code run one processor propag chang other keep track potenti implic time requir resourc access adjust made automat chinook migrat function divid three part input paramet send control sequenc ing output paramet receiv input output paramet map latch memori locat connect processor use interfac techniqu discuss earlier control sequenc may simpli move anoth processor move hardwar instanti finitestatemachin datapath gener solut requir behavior synthesi quit straightforward case involv io origin softwar replac routin pass input kickstart hardwar softwar handler processor read back output 8 simul design simul differ level detail initi specif compat behavior verilog simul without exact time detail io synthesi step refin abstract commun oper concret signal compon output intermedi design step final implement also simul cyclelevel accuraci simul use verilogxl program languag interfac 2 commun peripher devic model devic model written c make xwindow call visual p26 p20 ale p2 p0 speaker rxd p21 network processor io devic io driver net driver mem driver proc driver io handler proc handler net handler magic b figur 2 exampl synthes chinook portabl electron phonebook b commun magic system repres simul devic devic model export api applic program simul synthesi simul specif earli stage design api bound behavior simul model exampl scsi devic export send routin simul user may popup window contain variou field scsi packet creat new packet design select send option call send routin enabl user simul environ system design consist manner structur simul system devic pin interfac model run multipl fsm recogn possibl io sequenc parallel fsm match given io invok correspond behavior routin simul devic reaction given waveform chinook use rtllevel processor model simul final system implement processor model also written c interpret machin code run actual processor stage possibl execut softwar debugg although synthes code origin verilog sourc binari code disassembl regist program counter stack intern memori builtin devic visibl processor statu window processor model faith reproduc within cyclelevel accuraci appropri waveform processor pin 9 exampl sever embed system design use chinook tool follow exampl show type complex current version support portabl electron phonebook node control distribut system mobil defibril 91 portabl electron phonebook portabl electron phonebook origin design senior undergradu student take implement reverseengin high level specif run chinook tool see figur 2a gener solut requir less hardwar origin implement due interfac synthesi algorithm abl simul entir system behavior structur level valid design build applic hardwar accord gener netlist system oper correctli upon appli power 92 magic magic memori gener interconnect control custom node control flash architectur 16 commun processor network io devic dram see figur 2b model architectur three handler one processor request one network request one io request sinc dram initi activ requir handler commun dram occur via devic driver call use magic applic experi use common api differ peripher specif written easi select scsi ethernet network interfac chip demonstr design easili explor differ high level option observ ramif part system scsi ethernet chip driver devic librari straightforward implement system requir protocol chip use result synthes chinook perform experi simul 93 mobil defibril purpos mobil defibril reviv heartattack victim power electr shock consid digit control subsystem contain extens interfac includ display ecg waveform voic synthesi digit audio record pccard nonvolatil stor age difficulti guarante time constraint would respect commerci version applic design microcontrol asic current explor solut use reprogramm compon increas avail inexpens power microprocessor fpga design embed system face implement choic ever given less time realiz design unfortun comput aid design tool track trend chinook cosynthesi system facilit design space explor autom mani aspect system integr often timeconsum errorpron task embed system design process design space explor enabl use singl system specif captur reactiv realtim behavior system appropri abstract interact environ enhanc retarget sinc time requir critic mani embed applic chinook use static schedul guarante satisfact construct sever interfac synthesi techniqu employ interconnect system compon necessari interfac hardwar softwar gener automat minim glue logic introduc higher level chinook facilit easi migrat function among process element manag commun requir processor enabl design rapidli evalu differ architectur templat partit simul support throughout design cycl initi behavior specif final structur implement chinook output consist netlist logic specif code processor element need construct complet system use chinook synthes sever embed system includ electron phonebook scsi interfac vlsi chip tester handheld logic analyz infrar network transceiv current experi use evalu design space automat defibril multiprocessor io subsystem futur work includ develop synthesi method effici commun use higher level knowledg dataflow control depend handler instanc rout data around processor may reduc processor load yield higher perform cost addit hardwar ongo work includ make chinook robust integr especi schedul compilerestim addit investig techniqu permit partit softwar run workstationpc function peripher devic embed system board attach system bu standard interfac seriallin pcmcia slot r esterel languag cadenc design system thing consid softwar schedul cosynthesi reactiv realtim system interv schedul finegrain softwar schedul embed system synthesi hardwaresoftwar interfac microcontrollerbas system schedul reactiv realtim system specif design embed hardwaresoftwar system specif time digit system constrain softwar gener hardwaresoftwar system statechart visual formal complex system commun sequenti process stanford flash multiprocessor design realtim program system base process model petri net properti predict determinist execut time realtim program system level hardwar modul gener verilog hardwar descript languag interfac time verif applic synthesi tr commun sequenti process statechart visual formal complex system predict determinist execut time realtim program stanford flash multiprocessor softwar schedul cosynthesi reactiv realtim system interfac time verif applic synthesi system level hardwar modul gener interv schedul interfac cosynthesi techniqu embed system verilog hardwar descript languag 4th ed synthesi fo hardwaresoftwar interfac microcontrollerbas system hardwaresoftwar cosynthesi digit system hardwaresoftwar cosynthesi microcontrol specif design embed hardwaresoftwar system hardwaresoftwar codesign embed system schedul reactiv realtim system constrain softwar gener hardwaresoftwar system ctr michael gasteier manfr glesner busbas commun synthesi system level acm transact design autom electron system toda v4 n1 p111 jan 1999 petru ele zebo peng1 krzysztof kuchcinski alexa doboli hardwaresoftwar partit iter improv heurist proceed 9th intern symposium system synthesi p71 novemb 0608 1996 paul pop petru ele zebo peng bu access optim distribut embed system base schedul analysi proceed confer design autom test europ p567575 march 2730 2000 pari franc r niemann p marwedel synthesi commun control concurr hardwaresoftwar system proceed confer design autom test europ p912913 februari 2326 1998 le palai de congr de pari franc verkest julio leao da silva jr chantal ykman kri croe miguel miranda sven wuytack francki catthoor gjalt de jong hugo de man matiss systemonchip design methodolog emphas dynam memori manag journal vlsi signal process system v21 n3 p185194 juli 1999 thoma benner rolf ernst approach mix system cosynthesi proceed 5th intern workshop hardwaresoftwar codesign p9 march 2426 1997 pai chou ross b ortega gaetano borriello interfac cosynthesi techniqu embed system proceed 1995 ieeeacm intern confer computeraid design p280287 novemb 0509 1995 san jose california unit state osamu ogawa sylvain bayon de noyer pascal chauvet katsuya shinohara yoshiharu watanab hiroshi niizuma takayuki sasaki yuji takai practic approach bu architectur optim transact level proceed confer design autom test europ design forum p20176 march 0307 pai chou ross b ortega gaetano borriello interfac cosynthesi techniqu embed system read hardwaresoftwar codesign kluwer academ publish norwel 2001 k van rompaey bolsen h de man verkest cowarea design environ heterogen hardwaresoftwar system proceed confer european design autom p252257 septemb 1996 geneva switzerland steven vercauteren bill lin hugo de man strategi realtim kernel support applicationspecif hwsw embed architectur proceed 33rd annual confer design autom p678683 june 0307 1996 la vega nevada unit state koen danckaert francki catthoor hugo de man system level memori optim hardwaresoftwar codesign proceed 5th intern workshop hardwaresoftwar codesign p55 march 2426 1997 bill lin steven vercauteren hugo de man imec embed architectur cosynthesi system integr proceed 4th intern workshop hardwaresoftwar codesign p2 march 1820 1996 vincenza carchiolo michel malgeri giusepp mangioni approach synthesi hw sw codesign proceed 5th intern workshop hardwaresoftwar codesign p173 march 2426 1997 koen danckaert francki catthoor hugo de man system level memori optim hardwaresoftwar codesign read hardwaresoftwar codesign kluwer academ publish norwel 2001 robert p dick niraj k jha mocsyn multiobject corebas singlechip system synthesi proceed confer design autom test europ p55e januari 1999 munich germani steven vercauteren bill lin hugo de man construct applicationspecif heterogen embed architectur custom hwsw applic proceed 33rd annual confer design autom p521526 june 0307 1996 la vega nevada unit state joerg henkel rolf ernst interplay runtim estim granular hwsw partit proceed 4th intern workshop hardwaresoftwar codesign p52 march 1820 1996 algorithm synthesi larg timeconstrain heterogen adapt system acm transact design autom electron system toda v6 n2 p207225 april 2001 baghdadi lyonnard n zergainoh jerraya effici architectur model systemat design applicationspecif multiprocessor soc proceed confer design autom test europ p5563 march 2001 munich germani steven vercauteren jan van der steen diederik berkest combin softwar synthesi hardwaresoftwar interfac gener meet hard realtim constraint proceed confer design autom test europ p112e januari 1999 munich germani jeanmarc daveau gilberto fernand marchioro tarek benismail ahm amin jerraya protocol select interfac gener hwsw codesign read hardwaresoftwar codesign kluwer academ publish norwel 2001 kanishka lahiri anand raghunathan sujit dey effici explor soc commun architectur design space proceed 2000 ieeeacm intern confer computeraid design novemb 0509 2000 san jose california kanishka lahiri anand raghunathan ganesh lakshminarayana sujit dey commun architectur tuner methodolog design highperform commun architectur systemsonchip proceed 37th confer design autom p513518 june 0509 2000 lo angel california unit state paul lievers pieter van der wolf kee visser ed depretter methodolog architectur explor heterogen signal process system journal vlsi signal process system v29 n3 p197207 novemb 2001 l freund israel f rousseau j berg auguin c belleudi g gogniat codesign experi acoust echo cancel gmdfagr acm transact design autom electron system toda v2 n4 p365383 oct 1997 abid changuel jerraya explor hardwaresoftwar design space codesign robot arm control proceed confer european design autom p4247 septemb 1996 geneva switzerland jason cong yipe fan guol han wei jiang zhiru zhang behavior commun cooptim system sequenti commun media proceed 43rd annual confer design autom juli 2428 2006 san francisco ca usa bagann j l philipp e martin codesign methodolog telecommun system case studi acoust echo cancel journal vlsi signal process system v22 n1 p2129 aug 1999 paoann hsiung time coverif concurr embed realtim system proceed seventh intern workshop hardwaresoftwar codesign p110114 march 1999 rome itali ansgar bredenfeld codesign tool construct use apic proceed seventh intern workshop hardwaresoftwar codesign p126130 march 1999 rome itali vincent mooney toshiyuki sakamoto giovanni de mich runtim schedul synthesi hardwaresoftwar system applic robot control design abstract proceed 5th intern workshop hardwaresoftwar codesign p95 march 2426 1997 felic balarin massimiliano chiodo attila jurecska luciano lavagno bassam tabbara alberto sangiovannivincentelli automat gener realtim oper system embed system proceed 5th intern workshop hardwaresoftwar codesign p955 march 2426 1997 octvio p dia isabel c teixeira j paulo teixeira metric criteria qualiti assess testabl hwsw system architectur journal electron test theori applic v14 n12 p149158 febapril 1999 abid ben ismail changuel c valderrama romdhani g f marchioro j daveau jerraya hardwaresoftwar codesign methodolog design embed system integr computeraid engin v5 n1 p6984 januari 1998 jay k adam donald e thoma design mix hardwaresoftwar system proceed 33rd annual confer design autom p515520 june 0307 1996 la vega nevada unit state vincent j mooney iii pathbas edg activ dynam runtim schedul proceed 12th intern symposium system synthesi p30 novemb 0104 1999 vincent j mooney iii giovanni de mich real time analysi prioriti schedul gener hardwaresoftwar system synthes runtim system proceed 1997 ieeeacm intern confer computeraid design p605612 novemb 0913 1997 san jose california unit state vincenza carchiolo michel malgeri guisepp mangioni hardwaresoftwar synthesi formal specif codesign embed system acm transact design autom electron system toda v5 n3 p399432 juli 2000 gabriela nicolescu sungjoo yoo aimen bouchhima ahm amin jerraya valid componentbas design flow multicor soc proceed 15th intern symposium system synthesi octob 0204 2002 kyoto japan dirk ziegenbein kai richter rolf ernst lothar thiel jrgen teich spi system model heterogen specifi embed system ieee transact larg scale integr vlsi system v10 n4 p379389 august 2002 jrg henkel rolf ernst hardwaresoftwar partition use dynam determin granular proceed 34th annual confer design autom p691696 june 0913 1997 anaheim california unit state r marculescu nandi probabilist applic model systemlevel perfrom analysi proceed confer design autom test europ p572579 march 2001 munich germani giovanni de mich rajesh k gupta hardwaresoftwar codesign read hardwaresoftwar codesign kluwer academ publish norwel 2001