<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4365' type='4350'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='101'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='87512' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='87512' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='87663' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='87663' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1731'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='585' c='_ZN4llvm12X86InstrInfo19isDataInvariantLoadERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5107' c='_ZL17hasUndefRegUpdatejjb'/>
