Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 12 16:47:58 2023
| Host         : DESKTOP-S8TNSEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TIMER0_timing_summary_routed.rpt -pb TIMER0_timing_summary_routed.pb -rpx TIMER0_timing_summary_routed.rpx -warn_on_violation
| Design       : TIMER0
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     45          
LUTAR-1    Warning           LUT drives async reset alert    16          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (10)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (103)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: DATA_init[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATA_init[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATA_init[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATA_init[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATA_init[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATA_init[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATA_init[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATA_init[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: EN (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: RESET (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_ex (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: set_clk (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: out_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   87          inf        0.000                      0                   87           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 overflow_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            TMRIF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.872ns  (logic 3.977ns (40.290%)  route 5.895ns (59.710%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  overflow_reg/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  overflow_reg/Q
                         net (fo=11, routed)          5.895     6.351    TMRIF_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.872 r  TMRIF_OBUF_inst/O
                         net (fo=0)                   0.000     9.872    TMRIF
    L1                                                                r  TMRIF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            TMR0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.719ns  (logic 4.213ns (54.575%)  route 3.506ns (45.425%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          LDCE                         0.000     0.000 r  a_reg[1]_LDC/G
    SLICE_X3Y12          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a_reg[1]_LDC/Q
                         net (fo=3, routed)           0.827     1.386    a_reg[1]_LDC_n_0
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.124     1.510 r  TMR0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.680     4.189    TMR0_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.719 r  TMR0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.719    TMR0[1]
    E19                                                               r  TMR0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            a_reg[1]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.660ns  (logic 1.539ns (20.090%)  route 6.121ns (79.910%))
  Logic Levels:           7  (LDCE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          LDCE                         0.000     0.000 r  a_reg[0]_LDC/G
    SLICE_X3Y11          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a_reg[0]_LDC/Q
                         net (fo=5, routed)           1.013     1.572    a_reg[0]_LDC_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  a[6]_P_i_2/O
                         net (fo=8, routed)           0.993     2.689    a[6]_P_i_2_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I3_O)        0.124     2.813 r  a[7]_P_i_10/O
                         net (fo=1, routed)           0.963     3.777    a[7]_P_i_10_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.929 r  a[7]_P_i_8/O
                         net (fo=1, routed)           0.682     4.611    a[7]_P_i_8_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.332     4.943 r  a[7]_P_i_6/O
                         net (fo=4, routed)           0.783     5.726    a[7]_P_i_6_n_0
    SLICE_X2Y8           LUT4 (Prop_lut4_I0_O)        0.124     5.850 r  a[7]_P_i_4/O
                         net (fo=8, routed)           0.574     6.423    a[7]_P_i_4_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I3_O)        0.124     6.547 r  a[7]_P_i_1/O
                         net (fo=8, routed)           1.113     7.660    a[7]_P_i_1_n_0
    SLICE_X1Y12          FDPE                                         r  a_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            a_reg[5]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.602ns  (logic 1.539ns (20.245%)  route 6.063ns (79.755%))
  Logic Levels:           7  (LDCE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          LDCE                         0.000     0.000 r  a_reg[0]_LDC/G
    SLICE_X3Y11          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a_reg[0]_LDC/Q
                         net (fo=5, routed)           1.013     1.572    a_reg[0]_LDC_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  a[6]_P_i_2/O
                         net (fo=8, routed)           0.993     2.689    a[6]_P_i_2_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I3_O)        0.124     2.813 r  a[7]_P_i_10/O
                         net (fo=1, routed)           0.963     3.777    a[7]_P_i_10_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.929 r  a[7]_P_i_8/O
                         net (fo=1, routed)           0.682     4.611    a[7]_P_i_8_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.332     4.943 r  a[7]_P_i_6/O
                         net (fo=4, routed)           0.783     5.726    a[7]_P_i_6_n_0
    SLICE_X2Y8           LUT4 (Prop_lut4_I0_O)        0.124     5.850 r  a[7]_P_i_4/O
                         net (fo=8, routed)           0.574     6.423    a[7]_P_i_4_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I3_O)        0.124     6.547 r  a[7]_P_i_1/O
                         net (fo=8, routed)           1.055     7.602    a[7]_P_i_1_n_0
    SLICE_X6Y10          FDPE                                         r  a_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            a_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 1.539ns (20.528%)  route 5.958ns (79.472%))
  Logic Levels:           7  (LDCE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          LDCE                         0.000     0.000 r  a_reg[0]_LDC/G
    SLICE_X3Y11          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a_reg[0]_LDC/Q
                         net (fo=5, routed)           1.013     1.572    a_reg[0]_LDC_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  a[6]_P_i_2/O
                         net (fo=8, routed)           0.993     2.689    a[6]_P_i_2_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I3_O)        0.124     2.813 r  a[7]_P_i_10/O
                         net (fo=1, routed)           0.963     3.777    a[7]_P_i_10_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.929 r  a[7]_P_i_8/O
                         net (fo=1, routed)           0.682     4.611    a[7]_P_i_8_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.332     4.943 r  a[7]_P_i_6/O
                         net (fo=4, routed)           0.783     5.726    a[7]_P_i_6_n_0
    SLICE_X2Y8           LUT4 (Prop_lut4_I0_O)        0.124     5.850 r  a[7]_P_i_4/O
                         net (fo=8, routed)           0.574     6.423    a[7]_P_i_4_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I3_O)        0.124     6.547 r  a[7]_P_i_1/O
                         net (fo=8, routed)           0.950     7.497    a[7]_P_i_1_n_0
    SLICE_X4Y11          FDPE                                         r  a_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            a_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 1.539ns (20.648%)  route 5.915ns (79.352%))
  Logic Levels:           7  (LDCE=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          LDCE                         0.000     0.000 r  a_reg[0]_LDC/G
    SLICE_X3Y11          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a_reg[0]_LDC/Q
                         net (fo=5, routed)           1.013     1.572    a_reg[0]_LDC_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  a[6]_P_i_2/O
                         net (fo=8, routed)           0.993     2.689    a[6]_P_i_2_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I3_O)        0.124     2.813 r  a[7]_P_i_10/O
                         net (fo=1, routed)           0.963     3.777    a[7]_P_i_10_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.929 r  a[7]_P_i_8/O
                         net (fo=1, routed)           0.682     4.611    a[7]_P_i_8_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.332     4.943 r  a[7]_P_i_6/O
                         net (fo=4, routed)           0.783     5.726    a[7]_P_i_6_n_0
    SLICE_X2Y8           LUT4 (Prop_lut4_I0_O)        0.124     5.850 r  a[7]_P_i_4/O
                         net (fo=8, routed)           1.480     7.330    a[7]_P_i_4_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.454 r  a[2]_C_i_1/O
                         net (fo=1, routed)           0.000     7.454    a[2]_C_i_1_n_0
    SLICE_X1Y10          FDCE                                         r  a_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            a_reg[4]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 1.539ns (20.895%)  route 5.826ns (79.104%))
  Logic Levels:           7  (LDCE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          LDCE                         0.000     0.000 r  a_reg[0]_LDC/G
    SLICE_X3Y11          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a_reg[0]_LDC/Q
                         net (fo=5, routed)           1.013     1.572    a_reg[0]_LDC_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  a[6]_P_i_2/O
                         net (fo=8, routed)           0.993     2.689    a[6]_P_i_2_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I3_O)        0.124     2.813 r  a[7]_P_i_10/O
                         net (fo=1, routed)           0.963     3.777    a[7]_P_i_10_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.929 r  a[7]_P_i_8/O
                         net (fo=1, routed)           0.682     4.611    a[7]_P_i_8_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.332     4.943 r  a[7]_P_i_6/O
                         net (fo=4, routed)           0.783     5.726    a[7]_P_i_6_n_0
    SLICE_X2Y8           LUT4 (Prop_lut4_I0_O)        0.124     5.850 r  a[7]_P_i_4/O
                         net (fo=8, routed)           0.574     6.423    a[7]_P_i_4_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I3_O)        0.124     6.547 r  a[7]_P_i_1/O
                         net (fo=8, routed)           0.818     7.365    a[7]_P_i_1_n_0
    SLICE_X4Y10          FDPE                                         r  a_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            TMR0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.280ns  (logic 4.483ns (61.581%)  route 2.797ns (38.419%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           LDCE                         0.000     0.000 r  a_reg[6]_LDC/G
    SLICE_X2Y7           LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  a_reg[6]_LDC/Q
                         net (fo=2, routed)           0.663     1.288    a_reg[6]_LDC_n_0
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.148     1.436 r  TMR0_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           2.134     3.570    TMR0_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.710     7.280 r  TMR0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.280    TMR0[6]
    U14                                                               r  TMR0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            TMR0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 4.184ns (57.541%)  route 3.087ns (42.459%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          LDCE                         0.000     0.000 r  a_reg[2]_LDC/G
    SLICE_X0Y10          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a_reg[2]_LDC/Q
                         net (fo=6, routed)           0.988     1.547    a_reg[2]_LDC_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.124     1.671 r  TMR0_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           2.100     3.770    TMR0_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.271 r  TMR0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.271    TMR0[2]
    U19                                                               r  TMR0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            a_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.259ns  (logic 1.539ns (21.202%)  route 5.720ns (78.798%))
  Logic Levels:           7  (LDCE=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          LDCE                         0.000     0.000 r  a_reg[0]_LDC/G
    SLICE_X3Y11          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a_reg[0]_LDC/Q
                         net (fo=5, routed)           1.013     1.572    a_reg[0]_LDC_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  a[6]_P_i_2/O
                         net (fo=8, routed)           0.993     2.689    a[6]_P_i_2_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I3_O)        0.124     2.813 r  a[7]_P_i_10/O
                         net (fo=1, routed)           0.963     3.777    a[7]_P_i_10_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.152     3.929 r  a[7]_P_i_8/O
                         net (fo=1, routed)           0.682     4.611    a[7]_P_i_8_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.332     4.943 r  a[7]_P_i_6/O
                         net (fo=4, routed)           0.783     5.726    a[7]_P_i_6_n_0
    SLICE_X2Y8           LUT4 (Prop_lut4_I0_O)        0.124     5.850 r  a[7]_P_i_4/O
                         net (fo=8, routed)           1.285     7.135    a[7]_P_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.124     7.259 r  a[1]_C_i_1/O
                         net (fo=1, routed)           0.000     7.259    a[1]_C_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  a_reg[1]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.617%)  route 0.155ns (45.383%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  a_reg[2]_C/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a_reg[2]_C/Q
                         net (fo=7, routed)           0.155     0.296    a_reg[2]_C_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.341 r  a[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.341    a[2]_C_i_1_n_0
    SLICE_X1Y10          FDCE                                         r  a_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE                         0.000     0.000 r  a_reg[3]_C/C
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a_reg[3]_C/Q
                         net (fo=2, routed)           0.167     0.308    a_reg[3]_C_n_0
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  a[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.353    a[3]_C_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  a_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE                         0.000     0.000 r  a_reg[4]_C/C
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a_reg[4]_C/Q
                         net (fo=4, routed)           0.168     0.309    a_reg[4]_C_n_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  a[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    a[4]_C_i_1_n_0
    SLICE_X5Y11          FDCE                                         r  a_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE                         0.000     0.000 r  a_reg[5]_C/C
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a_reg[5]_C/Q
                         net (fo=4, routed)           0.178     0.319    a_reg[5]_C_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.364 r  a[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.364    a[5]_C_i_1_n_0
    SLICE_X5Y10          FDCE                                         r  a_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[7]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            a_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDPE                         0.000     0.000 r  a_reg[7]_P/C
    SLICE_X3Y8           FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  a_reg[7]_P/Q
                         net (fo=4, routed)           0.179     0.320    a_reg[7]_P_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.365 r  a[7]_P_i_2/O
                         net (fo=1, routed)           0.000     0.365    p_3_in[7]
    SLICE_X3Y8           FDPE                                         r  a_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  a_reg[7]_C/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a_reg[7]_C/Q
                         net (fo=5, routed)           0.185     0.326    a_reg[7]_C_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  a[7]_C_i_1/O
                         net (fo=1, routed)           0.000     0.371    a[7]_C_i_1_n_0
    SLICE_X4Y8           FDCE                                         r  a_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overflow_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            overflow_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.985%)  route 0.194ns (51.015%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE                         0.000     0.000 r  overflow_reg/C
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  overflow_reg/Q
                         net (fo=11, routed)          0.194     0.335    TMRIF_OBUF
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.380 r  overflow_i_1/O
                         net (fo=1, routed)           0.000     0.380    overflow_i_1_n_0
    SLICE_X1Y8           FDCE                                         r  overflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  a_reg[1]_C/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a_reg[1]_C/Q
                         net (fo=4, routed)           0.196     0.337    a_reg[1]_C_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.045     0.382 r  a[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.382    a[1]_C_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  a_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            a_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.596%)  route 0.197ns (51.404%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDPE                         0.000     0.000 r  a_reg[0]_P/C
    SLICE_X4Y11          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  a_reg[0]_P/Q
                         net (fo=5, routed)           0.197     0.338    a_reg[0]_P_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.383 r  a[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.383    a[0]_C_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  a_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.758%)  route 0.212ns (53.242%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  a_reg[2]_C/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  a_reg[2]_C/Q
                         net (fo=7, routed)           0.080     0.221    a_reg[2]_C_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.045     0.266 r  a[4]_P_i_1/O
                         net (fo=2, routed)           0.131     0.398    p_3_in[4]
    SLICE_X4Y10          FDPE                                         r  a_reg[4]_P/D
  -------------------------------------------------------------------    -------------------





