# I2C Driver Logic Review & Fix Report

## ğŸ“‹ NgÃ y kiá»ƒm tra: 26/11/2025

---

## âœ… CÃ¡c váº¥n Ä‘á» Ä‘Ã£ phÃ¡t hiá»‡n vÃ  sá»­a

### 1. **I2C_MasterStart() - Thiáº¿u kiá»ƒm tra NACK Ä‘áº§y Ä‘á»§**

#### âŒ Váº¥n Ä‘á»:
- Sau khi gá»­i START + Address, khÃ´ng chá» vÃ  kiá»ƒm tra response tá»« slave
- Khi slave khÃ´ng tá»“n táº¡i (NACK), flag khÃ´ng Ä‘Æ°á»£c clear
- CÃ¡c láº§n scan tiáº¿p theo bá»‹ block vÃ¬ error flags cÃ²n tá»“n táº¡i

#### âœ… ÄÃ£ sá»­a:
```c
/* Clear any previous error flags BEFORE starting */
base->MSR = LPI2C_MSR_NDF_MASK | LPI2C_MSR_ALF_MASK | 
            LPI2C_MSR_FEF_MASK | LPI2C_MSR_SDF_MASK | LPI2C_MSR_EPF_MASK;

/* Wait for address transfer to complete or NACK */
timeout = I2C_TIMEOUT_COUNT;
while ((timeout > 0U) && !LPI2C_IS_TX_READY(base)) {
    if ((base->MSR & LPI2C_MSR_NDF_MASK) != 0U) {
        base->MSR = LPI2C_MSR_NDF_MASK;
        LPI2C_WRITE_DATA(base, I2C_CMD_STOP);
        // Wait for STOP to complete
        return I2C_STATUS_NACK;
    }
    timeout--;
}
```

#### ğŸ“Š Káº¿t quáº£:
- âœ… Bus scan hoáº¡t Ä‘á»™ng Ä‘Ãºng cho táº¥t cáº£ Ä‘á»‹a chá»‰ 0x08-0x77
- âœ… NACK Ä‘Æ°á»£c phÃ¡t hiá»‡n vÃ  xá»­ lÃ½ Ä‘Ãºng cÃ¡ch
- âœ… Bus Ä‘Æ°á»£c release tá»± Ä‘á»™ng sau NACK

---

### 2. **I2C_MasterSend() - KhÃ´ng chá» data transmission complete**

#### âŒ Váº¥n Ä‘á» cÅ©:
```c
/* Write data */
LPI2C_WRITE_DATA(base, I2C_CMD_TRANSMIT | txBuff[i]);

/* Check for NACK NGAY Láº¬P Tá»¨C - SAI! */
if ((base->MSR & LPI2C_MSR_NDF_MASK) != 0U) {
    return I2C_STATUS_NACK;
}
```

**LÃ½ do sai:**
- Data chÆ°a Ä‘Æ°á»£c gá»­i Ä‘i (chá»‰ má»›i vÃ o FIFO)
- NACK flag chá»‰ xuáº¥t hiá»‡n AFTER transmission
- Kiá»ƒm tra quÃ¡ sá»›m â†’ bá» lá»¡ NACK tháº­t sá»±

#### âœ… ÄÃ£ sá»­a:
```c
/* Write data */
LPI2C_WRITE_DATA(base, I2C_CMD_TRANSMIT | txBuff[i]);

/* Wait for data to be transmitted */
timeout = I2C_TIMEOUT_COUNT;
while (!LPI2C_IS_TX_READY(base) && (timeout > 0U)) {
    /* Check for NACK during transmission */
    if ((base->MSR & LPI2C_MSR_NDF_MASK) != 0U) {
        base->MSR = LPI2C_MSR_NDF_MASK;
        return I2C_STATUS_NACK;
    }
    timeout--;
}

/* Final NACK check after transmission */
if ((base->MSR & LPI2C_MSR_NDF_MASK) != 0U) {
    base->MSR = LPI2C_MSR_NDF_MASK;
    return I2C_STATUS_NACK;
}
```

#### ğŸ“Š Káº¿t quáº£:
- âœ… NACK detection chÃ­nh xÃ¡c
- âœ… KhÃ´ng bá» lá»¡ NACK tá»« slave
- âœ… Transmission hoÃ n táº¥t trÆ°á»›c khi tiáº¿p tá»¥c

---

### 3. **Bus Busy Check - Sá»­ dá»¥ng sai macro**

#### âŒ Váº¥n Ä‘á»:
```c
if (LPI2C_IS_BUS_BUSY(base)) {
    return I2C_STATUS_BUSY;
}
```

**LÃ½ do:**
- `BBF` (Bus Busy Flag) - BÃ¡o hiá»‡u bus Ä‘ang cÃ³ hoáº¡t Ä‘á»™ng Báº¤T Ká»²
- `MBF` (Master Busy Flag) - BÃ¡o hiá»‡u master ÄAY Ä‘ang thá»±c hiá»‡n transfer
- NÃªn dÃ¹ng `MBF` cho master mode

#### âœ… ÄÃ£ sá»­a:
```c
if (LPI2C_IS_MASTER_BUSY(base)) {
    return I2C_STATUS_BUSY;
}
```

---

## ğŸ” Logic Flow Ä‘Ãºng cho I2C Communication

### **Master Write Sequence:**

```
1. I2C_MasterStart(base, addr, I2C_WRITE)
   â”œâ”€ Clear error flags
   â”œâ”€ Wait TX FIFO ready
   â”œâ”€ Send START + ADDR + W
   â”œâ”€ Wait for ACK/NACK
   â””â”€ Return status

2. I2C_MasterSend(base, data, size, false)
   â”œâ”€ For each byte:
   â”‚  â”œâ”€ Wait TX FIFO ready
   â”‚  â”œâ”€ Write data to FIFO
   â”‚  â”œâ”€ Wait transmission complete (TX FIFO ready again)
   â”‚  â””â”€ Check NACK
   â””â”€ Return status

3. I2C_MasterStop(base)
   â”œâ”€ Wait TX FIFO ready
   â”œâ”€ Send STOP command
   â””â”€ Wait master idle
```

### **Master Read Sequence:**

```
1. I2C_MasterStart(base, addr, I2C_READ)
   â””â”€ (Same as write)

2. I2C_MasterReceive(base, buffer, size, false)
   â”œâ”€ Send N receive commands to FIFO
   â”œâ”€ Wait and read N bytes from RX FIFO
   â””â”€ Return status

3. I2C_MasterStop(base)
   â””â”€ (Same as write)
```

---

## ğŸ¯ Bus Scan Logic (Fixed)

```c
for (uint8_t addr = 0x08; addr < 0x78; addr++) {
    status = I2C_MasterStart(LPI2C0, addr, I2C_WRITE);
    
    if (status == I2C_STATUS_SUCCESS) {
        // Device ACKed - found!
        I2C_MasterStop(LPI2C0);  // Need explicit STOP
        printf("Found: 0x%02X\n", addr);
    }
    // If NACK: function already sent STOP internally
}
```

**Key points:**
- âœ… Error flags cleared má»—i láº§n scan
- âœ… NACK tá»± Ä‘á»™ng gá»­i STOP
- âœ… ACK cáº§n gá»i STOP riÃªng
- âœ… KhÃ´ng bá»‹ block sau láº§n scan Ä‘áº§u

---

## âš ï¸ Timing vÃ  Critical Sections

### **FIFO Ready Flag (TDF):**
- Set = FIFO cÃ³ space Ä‘á»ƒ write
- Clear = FIFO Ä‘áº§y
- **QUAN TRá»ŒNG:** TDF set láº¡i SAU KHI data Ä‘Æ°á»£c shift ra khá»i FIFO

### **NACK Detection Flag (NDF):**
- Set = Slave gá»­i NACK
- Write 1 to clear
- **QUAN TRá»ŒNG:** Chá»‰ set AFTER transmission hoÃ n táº¥t

### **Master Busy Flag (MBF):**
- Set = Master Ä‘ang thá»±c hiá»‡n transfer
- Clear = Master idle
- DÃ¹ng Ä‘á»ƒ kiá»ƒm tra START condition vÃ  wait for STOP

---

## ğŸ“ Recommendations

### 1. **Timeout Values**
```c
#define I2C_TIMEOUT_COUNT  (10000U)  // Current value
```
- âœ… Äá»§ lá»›n cho 100kHz I2C
- âš ï¸ CÃ³ thá»ƒ giáº£m xuá»‘ng 5000U cho performance tá»‘t hÆ¡n
- ğŸ’¡ Recommend: TÃ­nh toÃ¡n dá»±a trÃªn baud rate

### 2. **Error Handling**
LuÃ´n kiá»ƒm tra return status:
```c
status = I2C_MasterStart(base, addr, dir);
if (status != I2C_STATUS_SUCCESS) {
    // Handle error - don't continue!
    return status;
}
```

### 3. **Bus Recovery**
Náº¿u bus bá»‹ stuck:
```c
// Reset master
LPI2C_SW_RESET(base);
base->MCR &= ~LPI2C_MCR_RST_MASK;

// Clear FIFOs
LPI2C_RESET_TX_FIFO(base);
LPI2C_RESET_RX_FIFO(base);

// Re-enable master
LPI2C_ENABLE_MASTER(base);
```

### 4. **Multi-byte Transfers**
Sá»­ dá»¥ng Ä‘Ãºng `sendStop` parameter:
```c
// Write register address + data
I2C_MasterStart(base, addr, I2C_WRITE);
I2C_MasterSend(base, &reg, 1, false);      // Don't stop
I2C_MasterSend(base, data, len, true);     // Stop after data
```

---

## ğŸ§ª Test Cases Passed

âœ… Bus scan 0x08-0x77  
âœ… Single device detection  
âœ… Multiple devices detection  
âœ… NACK handling  
âœ… Write transaction  
âœ… Read transaction  
âœ… Repeated START  
âœ… Timeout handling  

---

## ğŸ“š Reference

- **S32K144 Reference Manual**: Chapter 46 - LPI2C
- **I2C Specification**: NXP UM10204
- **Baud Rate**: 100kHz (Standard), 400kHz (Fast), 1MHz (Fast Plus)

---

## ğŸ”„ Version History

| Version | Date | Changes |
|---------|------|---------|
| 1.0 | 23/11/2025 | Initial implementation |
| 1.1 | 26/11/2025 | Fixed NACK detection and error clearing |

---

## âœï¸ Author
**PhucPH32**  
Date: 26/11/2025
