
Robotto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a44c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  0800a61c  0800a61c  0000b61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a850  0800a850  0000c080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a850  0800a850  0000b850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a858  0800a858  0000c080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a858  0800a858  0000b858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a85c  0800a85c  0000b85c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800a860  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005354  20000080  0800a8e0  0000c080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200053d4  0800a8e0  0000c3d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c925  00000000  00000000  0000c0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000413a  00000000  00000000  000289d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001910  00000000  00000000  0002cb10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000136a  00000000  00000000  0002e420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027aa7  00000000  00000000  0002f78a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fc50  00000000  00000000  00057231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f258b  00000000  00000000  00076e81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016940c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cd8  00000000  00000000  00169450  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  00170128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a604 	.word	0x0800a604

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	0800a604 	.word	0x0800a604

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	2000481c 	.word	0x2000481c

080002a4 <__aeabi_drsub>:
 80002a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a8:	e002      	b.n	80002b0 <__adddf3>
 80002aa:	bf00      	nop

080002ac <__aeabi_dsub>:
 80002ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b0 <__adddf3>:
 80002b0:	b530      	push	{r4, r5, lr}
 80002b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ba:	ea94 0f05 	teq	r4, r5
 80002be:	bf08      	it	eq
 80002c0:	ea90 0f02 	teqeq	r0, r2
 80002c4:	bf1f      	itttt	ne
 80002c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d6:	f000 80e2 	beq.w	800049e <__adddf3+0x1ee>
 80002da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e2:	bfb8      	it	lt
 80002e4:	426d      	neglt	r5, r5
 80002e6:	dd0c      	ble.n	8000302 <__adddf3+0x52>
 80002e8:	442c      	add	r4, r5
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	ea82 0000 	eor.w	r0, r2, r0
 80002f6:	ea83 0101 	eor.w	r1, r3, r1
 80002fa:	ea80 0202 	eor.w	r2, r0, r2
 80002fe:	ea81 0303 	eor.w	r3, r1, r3
 8000302:	2d36      	cmp	r5, #54	@ 0x36
 8000304:	bf88      	it	hi
 8000306:	bd30      	pophi	{r4, r5, pc}
 8000308:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800030c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000310:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000314:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x70>
 800031a:	4240      	negs	r0, r0
 800031c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000320:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000324:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000328:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x84>
 800032e:	4252      	negs	r2, r2
 8000330:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000334:	ea94 0f05 	teq	r4, r5
 8000338:	f000 80a7 	beq.w	800048a <__adddf3+0x1da>
 800033c:	f1a4 0401 	sub.w	r4, r4, #1
 8000340:	f1d5 0e20 	rsbs	lr, r5, #32
 8000344:	db0d      	blt.n	8000362 <__adddf3+0xb2>
 8000346:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034a:	fa22 f205 	lsr.w	r2, r2, r5
 800034e:	1880      	adds	r0, r0, r2
 8000350:	f141 0100 	adc.w	r1, r1, #0
 8000354:	fa03 f20e 	lsl.w	r2, r3, lr
 8000358:	1880      	adds	r0, r0, r2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	4159      	adcs	r1, r3
 8000360:	e00e      	b.n	8000380 <__adddf3+0xd0>
 8000362:	f1a5 0520 	sub.w	r5, r5, #32
 8000366:	f10e 0e20 	add.w	lr, lr, #32
 800036a:	2a01      	cmp	r2, #1
 800036c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000370:	bf28      	it	cs
 8000372:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	18c0      	adds	r0, r0, r3
 800037c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000380:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000384:	d507      	bpl.n	8000396 <__adddf3+0xe6>
 8000386:	f04f 0e00 	mov.w	lr, #0
 800038a:	f1dc 0c00 	rsbs	ip, ip, #0
 800038e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000392:	eb6e 0101 	sbc.w	r1, lr, r1
 8000396:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039a:	d31b      	bcc.n	80003d4 <__adddf3+0x124>
 800039c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a0:	d30c      	bcc.n	80003bc <__adddf3+0x10c>
 80003a2:	0849      	lsrs	r1, r1, #1
 80003a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003ac:	f104 0401 	add.w	r4, r4, #1
 80003b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b8:	f080 809a 	bcs.w	80004f0 <__adddf3+0x240>
 80003bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c0:	bf08      	it	eq
 80003c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c6:	f150 0000 	adcs.w	r0, r0, #0
 80003ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ce:	ea41 0105 	orr.w	r1, r1, r5
 80003d2:	bd30      	pop	{r4, r5, pc}
 80003d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d8:	4140      	adcs	r0, r0
 80003da:	eb41 0101 	adc.w	r1, r1, r1
 80003de:	3c01      	subs	r4, #1
 80003e0:	bf28      	it	cs
 80003e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e6:	d2e9      	bcs.n	80003bc <__adddf3+0x10c>
 80003e8:	f091 0f00 	teq	r1, #0
 80003ec:	bf04      	itt	eq
 80003ee:	4601      	moveq	r1, r0
 80003f0:	2000      	moveq	r0, #0
 80003f2:	fab1 f381 	clz	r3, r1
 80003f6:	bf08      	it	eq
 80003f8:	3320      	addeq	r3, #32
 80003fa:	f1a3 030b 	sub.w	r3, r3, #11
 80003fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000402:	da0c      	bge.n	800041e <__adddf3+0x16e>
 8000404:	320c      	adds	r2, #12
 8000406:	dd08      	ble.n	800041a <__adddf3+0x16a>
 8000408:	f102 0c14 	add.w	ip, r2, #20
 800040c:	f1c2 020c 	rsb	r2, r2, #12
 8000410:	fa01 f00c 	lsl.w	r0, r1, ip
 8000414:	fa21 f102 	lsr.w	r1, r1, r2
 8000418:	e00c      	b.n	8000434 <__adddf3+0x184>
 800041a:	f102 0214 	add.w	r2, r2, #20
 800041e:	bfd8      	it	le
 8000420:	f1c2 0c20 	rsble	ip, r2, #32
 8000424:	fa01 f102 	lsl.w	r1, r1, r2
 8000428:	fa20 fc0c 	lsr.w	ip, r0, ip
 800042c:	bfdc      	itt	le
 800042e:	ea41 010c 	orrle.w	r1, r1, ip
 8000432:	4090      	lslle	r0, r2
 8000434:	1ae4      	subs	r4, r4, r3
 8000436:	bfa2      	ittt	ge
 8000438:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800043c:	4329      	orrge	r1, r5
 800043e:	bd30      	popge	{r4, r5, pc}
 8000440:	ea6f 0404 	mvn.w	r4, r4
 8000444:	3c1f      	subs	r4, #31
 8000446:	da1c      	bge.n	8000482 <__adddf3+0x1d2>
 8000448:	340c      	adds	r4, #12
 800044a:	dc0e      	bgt.n	800046a <__adddf3+0x1ba>
 800044c:	f104 0414 	add.w	r4, r4, #20
 8000450:	f1c4 0220 	rsb	r2, r4, #32
 8000454:	fa20 f004 	lsr.w	r0, r0, r4
 8000458:	fa01 f302 	lsl.w	r3, r1, r2
 800045c:	ea40 0003 	orr.w	r0, r0, r3
 8000460:	fa21 f304 	lsr.w	r3, r1, r4
 8000464:	ea45 0103 	orr.w	r1, r5, r3
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	f1c4 040c 	rsb	r4, r4, #12
 800046e:	f1c4 0220 	rsb	r2, r4, #32
 8000472:	fa20 f002 	lsr.w	r0, r0, r2
 8000476:	fa01 f304 	lsl.w	r3, r1, r4
 800047a:	ea40 0003 	orr.w	r0, r0, r3
 800047e:	4629      	mov	r1, r5
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	fa21 f004 	lsr.w	r0, r1, r4
 8000486:	4629      	mov	r1, r5
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	f094 0f00 	teq	r4, #0
 800048e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000492:	bf06      	itte	eq
 8000494:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000498:	3401      	addeq	r4, #1
 800049a:	3d01      	subne	r5, #1
 800049c:	e74e      	b.n	800033c <__adddf3+0x8c>
 800049e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a2:	bf18      	it	ne
 80004a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a8:	d029      	beq.n	80004fe <__adddf3+0x24e>
 80004aa:	ea94 0f05 	teq	r4, r5
 80004ae:	bf08      	it	eq
 80004b0:	ea90 0f02 	teqeq	r0, r2
 80004b4:	d005      	beq.n	80004c2 <__adddf3+0x212>
 80004b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ba:	bf04      	itt	eq
 80004bc:	4619      	moveq	r1, r3
 80004be:	4610      	moveq	r0, r2
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	ea91 0f03 	teq	r1, r3
 80004c6:	bf1e      	ittt	ne
 80004c8:	2100      	movne	r1, #0
 80004ca:	2000      	movne	r0, #0
 80004cc:	bd30      	popne	{r4, r5, pc}
 80004ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d2:	d105      	bne.n	80004e0 <__adddf3+0x230>
 80004d4:	0040      	lsls	r0, r0, #1
 80004d6:	4149      	adcs	r1, r1
 80004d8:	bf28      	it	cs
 80004da:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e4:	bf3c      	itt	cc
 80004e6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ea:	bd30      	popcc	{r4, r5, pc}
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f8:	f04f 0000 	mov.w	r0, #0
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000502:	bf1a      	itte	ne
 8000504:	4619      	movne	r1, r3
 8000506:	4610      	movne	r0, r2
 8000508:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800050c:	bf1c      	itt	ne
 800050e:	460b      	movne	r3, r1
 8000510:	4602      	movne	r2, r0
 8000512:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000516:	bf06      	itte	eq
 8000518:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800051c:	ea91 0f03 	teqeq	r1, r3
 8000520:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	bf00      	nop

08000528 <__aeabi_ui2d>:
 8000528:	f090 0f00 	teq	r0, #0
 800052c:	bf04      	itt	eq
 800052e:	2100      	moveq	r1, #0
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000538:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800053c:	f04f 0500 	mov.w	r5, #0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e750      	b.n	80003e8 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_i2d>:
 8000548:	f090 0f00 	teq	r0, #0
 800054c:	bf04      	itt	eq
 800054e:	2100      	moveq	r1, #0
 8000550:	4770      	bxeq	lr
 8000552:	b530      	push	{r4, r5, lr}
 8000554:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000558:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000560:	bf48      	it	mi
 8000562:	4240      	negmi	r0, r0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e73e      	b.n	80003e8 <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_f2d>:
 800056c:	0042      	lsls	r2, r0, #1
 800056e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000572:	ea4f 0131 	mov.w	r1, r1, rrx
 8000576:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057a:	bf1f      	itttt	ne
 800057c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000580:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000584:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000588:	4770      	bxne	lr
 800058a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058e:	bf08      	it	eq
 8000590:	4770      	bxeq	lr
 8000592:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000596:	bf04      	itt	eq
 8000598:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005ac:	e71c      	b.n	80003e8 <__adddf3+0x138>
 80005ae:	bf00      	nop

080005b0 <__aeabi_ul2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	e00a      	b.n	80005d6 <__aeabi_l2d+0x16>

080005c0 <__aeabi_l2d>:
 80005c0:	ea50 0201 	orrs.w	r2, r0, r1
 80005c4:	bf08      	it	eq
 80005c6:	4770      	bxeq	lr
 80005c8:	b530      	push	{r4, r5, lr}
 80005ca:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ce:	d502      	bpl.n	80005d6 <__aeabi_l2d+0x16>
 80005d0:	4240      	negs	r0, r0
 80005d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005da:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e2:	f43f aed8 	beq.w	8000396 <__adddf3+0xe6>
 80005e6:	f04f 0203 	mov.w	r2, #3
 80005ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ee:	bf18      	it	ne
 80005f0:	3203      	addne	r2, #3
 80005f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f6:	bf18      	it	ne
 80005f8:	3203      	addne	r2, #3
 80005fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fe:	f1c2 0320 	rsb	r3, r2, #32
 8000602:	fa00 fc03 	lsl.w	ip, r0, r3
 8000606:	fa20 f002 	lsr.w	r0, r0, r2
 800060a:	fa01 fe03 	lsl.w	lr, r1, r3
 800060e:	ea40 000e 	orr.w	r0, r0, lr
 8000612:	fa21 f102 	lsr.w	r1, r1, r2
 8000616:	4414      	add	r4, r2
 8000618:	e6bd      	b.n	8000396 <__adddf3+0xe6>
 800061a:	bf00      	nop

0800061c <__aeabi_dmul>:
 800061c:	b570      	push	{r4, r5, r6, lr}
 800061e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000622:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000626:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062a:	bf1d      	ittte	ne
 800062c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000630:	ea94 0f0c 	teqne	r4, ip
 8000634:	ea95 0f0c 	teqne	r5, ip
 8000638:	f000 f8de 	bleq	80007f8 <__aeabi_dmul+0x1dc>
 800063c:	442c      	add	r4, r5
 800063e:	ea81 0603 	eor.w	r6, r1, r3
 8000642:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000646:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064e:	bf18      	it	ne
 8000650:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800065c:	d038      	beq.n	80006d0 <__aeabi_dmul+0xb4>
 800065e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000662:	f04f 0500 	mov.w	r5, #0
 8000666:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000672:	f04f 0600 	mov.w	r6, #0
 8000676:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067a:	f09c 0f00 	teq	ip, #0
 800067e:	bf18      	it	ne
 8000680:	f04e 0e01 	orrne.w	lr, lr, #1
 8000684:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000688:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800068c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000690:	d204      	bcs.n	800069c <__aeabi_dmul+0x80>
 8000692:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000696:	416d      	adcs	r5, r5
 8000698:	eb46 0606 	adc.w	r6, r6, r6
 800069c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006ac:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b4:	bf88      	it	hi
 80006b6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006ba:	d81e      	bhi.n	80006fa <__aeabi_dmul+0xde>
 80006bc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c0:	bf08      	it	eq
 80006c2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c6:	f150 0000 	adcs.w	r0, r0, #0
 80006ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ce:	bd70      	pop	{r4, r5, r6, pc}
 80006d0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d4:	ea46 0101 	orr.w	r1, r6, r1
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	ea81 0103 	eor.w	r1, r1, r3
 80006e0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e4:	bfc2      	ittt	gt
 80006e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ee:	bd70      	popgt	{r4, r5, r6, pc}
 80006f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f4:	f04f 0e00 	mov.w	lr, #0
 80006f8:	3c01      	subs	r4, #1
 80006fa:	f300 80ab 	bgt.w	8000854 <__aeabi_dmul+0x238>
 80006fe:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000702:	bfde      	ittt	le
 8000704:	2000      	movle	r0, #0
 8000706:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070a:	bd70      	pople	{r4, r5, r6, pc}
 800070c:	f1c4 0400 	rsb	r4, r4, #0
 8000710:	3c20      	subs	r4, #32
 8000712:	da35      	bge.n	8000780 <__aeabi_dmul+0x164>
 8000714:	340c      	adds	r4, #12
 8000716:	dc1b      	bgt.n	8000750 <__aeabi_dmul+0x134>
 8000718:	f104 0414 	add.w	r4, r4, #20
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f305 	lsl.w	r3, r0, r5
 8000724:	fa20 f004 	lsr.w	r0, r0, r4
 8000728:	fa01 f205 	lsl.w	r2, r1, r5
 800072c:	ea40 0002 	orr.w	r0, r0, r2
 8000730:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000734:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	fa21 f604 	lsr.w	r6, r1, r4
 8000740:	eb42 0106 	adc.w	r1, r2, r6
 8000744:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000748:	bf08      	it	eq
 800074a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074e:	bd70      	pop	{r4, r5, r6, pc}
 8000750:	f1c4 040c 	rsb	r4, r4, #12
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f304 	lsl.w	r3, r0, r4
 800075c:	fa20 f005 	lsr.w	r0, r0, r5
 8000760:	fa01 f204 	lsl.w	r2, r1, r4
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000770:	f141 0100 	adc.w	r1, r1, #0
 8000774:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000778:	bf08      	it	eq
 800077a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077e:	bd70      	pop	{r4, r5, r6, pc}
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f205 	lsl.w	r2, r0, r5
 8000788:	ea4e 0e02 	orr.w	lr, lr, r2
 800078c:	fa20 f304 	lsr.w	r3, r0, r4
 8000790:	fa01 f205 	lsl.w	r2, r1, r5
 8000794:	ea43 0302 	orr.w	r3, r3, r2
 8000798:	fa21 f004 	lsr.w	r0, r1, r4
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	fa21 f204 	lsr.w	r2, r1, r4
 80007a4:	ea20 0002 	bic.w	r0, r0, r2
 80007a8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b0:	bf08      	it	eq
 80007b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b6:	bd70      	pop	{r4, r5, r6, pc}
 80007b8:	f094 0f00 	teq	r4, #0
 80007bc:	d10f      	bne.n	80007de <__aeabi_dmul+0x1c2>
 80007be:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c2:	0040      	lsls	r0, r0, #1
 80007c4:	eb41 0101 	adc.w	r1, r1, r1
 80007c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007cc:	bf08      	it	eq
 80007ce:	3c01      	subeq	r4, #1
 80007d0:	d0f7      	beq.n	80007c2 <__aeabi_dmul+0x1a6>
 80007d2:	ea41 0106 	orr.w	r1, r1, r6
 80007d6:	f095 0f00 	teq	r5, #0
 80007da:	bf18      	it	ne
 80007dc:	4770      	bxne	lr
 80007de:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e2:	0052      	lsls	r2, r2, #1
 80007e4:	eb43 0303 	adc.w	r3, r3, r3
 80007e8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007ec:	bf08      	it	eq
 80007ee:	3d01      	subeq	r5, #1
 80007f0:	d0f7      	beq.n	80007e2 <__aeabi_dmul+0x1c6>
 80007f2:	ea43 0306 	orr.w	r3, r3, r6
 80007f6:	4770      	bx	lr
 80007f8:	ea94 0f0c 	teq	r4, ip
 80007fc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000800:	bf18      	it	ne
 8000802:	ea95 0f0c 	teqne	r5, ip
 8000806:	d00c      	beq.n	8000822 <__aeabi_dmul+0x206>
 8000808:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080c:	bf18      	it	ne
 800080e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000812:	d1d1      	bne.n	80007b8 <__aeabi_dmul+0x19c>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800081c:	f04f 0000 	mov.w	r0, #0
 8000820:	bd70      	pop	{r4, r5, r6, pc}
 8000822:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000826:	bf06      	itte	eq
 8000828:	4610      	moveq	r0, r2
 800082a:	4619      	moveq	r1, r3
 800082c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000830:	d019      	beq.n	8000866 <__aeabi_dmul+0x24a>
 8000832:	ea94 0f0c 	teq	r4, ip
 8000836:	d102      	bne.n	800083e <__aeabi_dmul+0x222>
 8000838:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800083c:	d113      	bne.n	8000866 <__aeabi_dmul+0x24a>
 800083e:	ea95 0f0c 	teq	r5, ip
 8000842:	d105      	bne.n	8000850 <__aeabi_dmul+0x234>
 8000844:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000848:	bf1c      	itt	ne
 800084a:	4610      	movne	r0, r2
 800084c:	4619      	movne	r1, r3
 800084e:	d10a      	bne.n	8000866 <__aeabi_dmul+0x24a>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800085c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000860:	f04f 0000 	mov.w	r0, #0
 8000864:	bd70      	pop	{r4, r5, r6, pc}
 8000866:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086e:	bd70      	pop	{r4, r5, r6, pc}

08000870 <__aeabi_ddiv>:
 8000870:	b570      	push	{r4, r5, r6, lr}
 8000872:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000876:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087e:	bf1d      	ittte	ne
 8000880:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000884:	ea94 0f0c 	teqne	r4, ip
 8000888:	ea95 0f0c 	teqne	r5, ip
 800088c:	f000 f8a7 	bleq	80009de <__aeabi_ddiv+0x16e>
 8000890:	eba4 0405 	sub.w	r4, r4, r5
 8000894:	ea81 0e03 	eor.w	lr, r1, r3
 8000898:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800089c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a0:	f000 8088 	beq.w	80009b4 <__aeabi_ddiv+0x144>
 80008a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008ac:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008bc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c8:	429d      	cmp	r5, r3
 80008ca:	bf08      	it	eq
 80008cc:	4296      	cmpeq	r6, r2
 80008ce:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d6:	d202      	bcs.n	80008de <__aeabi_ddiv+0x6e>
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	1ab6      	subs	r6, r6, r2
 80008e0:	eb65 0503 	sbc.w	r5, r5, r3
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ee:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fa:	bf22      	ittt	cs
 80008fc:	1ab6      	subcs	r6, r6, r2
 80008fe:	4675      	movcs	r5, lr
 8000900:	ea40 000c 	orrcs.w	r0, r0, ip
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	ebb6 0e02 	subs.w	lr, r6, r2
 800090e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000912:	bf22      	ittt	cs
 8000914:	1ab6      	subcs	r6, r6, r2
 8000916:	4675      	movcs	r5, lr
 8000918:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	ebb6 0e02 	subs.w	lr, r6, r2
 8000926:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092a:	bf22      	ittt	cs
 800092c:	1ab6      	subcs	r6, r6, r2
 800092e:	4675      	movcs	r5, lr
 8000930:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000934:	085b      	lsrs	r3, r3, #1
 8000936:	ea4f 0232 	mov.w	r2, r2, rrx
 800093a:	ebb6 0e02 	subs.w	lr, r6, r2
 800093e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000942:	bf22      	ittt	cs
 8000944:	1ab6      	subcs	r6, r6, r2
 8000946:	4675      	movcs	r5, lr
 8000948:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800094c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000950:	d018      	beq.n	8000984 <__aeabi_ddiv+0x114>
 8000952:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000956:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000962:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000966:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096e:	d1c0      	bne.n	80008f2 <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	d10b      	bne.n	800098e <__aeabi_ddiv+0x11e>
 8000976:	ea41 0100 	orr.w	r1, r1, r0
 800097a:	f04f 0000 	mov.w	r0, #0
 800097e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000982:	e7b6      	b.n	80008f2 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000988:	bf04      	itt	eq
 800098a:	4301      	orreq	r1, r0
 800098c:	2000      	moveq	r0, #0
 800098e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000992:	bf88      	it	hi
 8000994:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000998:	f63f aeaf 	bhi.w	80006fa <__aeabi_dmul+0xde>
 800099c:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a0:	bf04      	itt	eq
 80009a2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009aa:	f150 0000 	adcs.w	r0, r0, #0
 80009ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b2:	bd70      	pop	{r4, r5, r6, pc}
 80009b4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009bc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c0:	bfc2      	ittt	gt
 80009c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ca:	bd70      	popgt	{r4, r5, r6, pc}
 80009cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d0:	f04f 0e00 	mov.w	lr, #0
 80009d4:	3c01      	subs	r4, #1
 80009d6:	e690      	b.n	80006fa <__aeabi_dmul+0xde>
 80009d8:	ea45 0e06 	orr.w	lr, r5, r6
 80009dc:	e68d      	b.n	80006fa <__aeabi_dmul+0xde>
 80009de:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e2:	ea94 0f0c 	teq	r4, ip
 80009e6:	bf08      	it	eq
 80009e8:	ea95 0f0c 	teqeq	r5, ip
 80009ec:	f43f af3b 	beq.w	8000866 <__aeabi_dmul+0x24a>
 80009f0:	ea94 0f0c 	teq	r4, ip
 80009f4:	d10a      	bne.n	8000a0c <__aeabi_ddiv+0x19c>
 80009f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fa:	f47f af34 	bne.w	8000866 <__aeabi_dmul+0x24a>
 80009fe:	ea95 0f0c 	teq	r5, ip
 8000a02:	f47f af25 	bne.w	8000850 <__aeabi_dmul+0x234>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e72c      	b.n	8000866 <__aeabi_dmul+0x24a>
 8000a0c:	ea95 0f0c 	teq	r5, ip
 8000a10:	d106      	bne.n	8000a20 <__aeabi_ddiv+0x1b0>
 8000a12:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a16:	f43f aefd 	beq.w	8000814 <__aeabi_dmul+0x1f8>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e722      	b.n	8000866 <__aeabi_dmul+0x24a>
 8000a20:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a24:	bf18      	it	ne
 8000a26:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2a:	f47f aec5 	bne.w	80007b8 <__aeabi_dmul+0x19c>
 8000a2e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a32:	f47f af0d 	bne.w	8000850 <__aeabi_dmul+0x234>
 8000a36:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3a:	f47f aeeb 	bne.w	8000814 <__aeabi_dmul+0x1f8>
 8000a3e:	e712      	b.n	8000866 <__aeabi_dmul+0x24a>

08000a40 <__gedf2>:
 8000a40:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a44:	e006      	b.n	8000a54 <__cmpdf2+0x4>
 8000a46:	bf00      	nop

08000a48 <__ledf2>:
 8000a48:	f04f 0c01 	mov.w	ip, #1
 8000a4c:	e002      	b.n	8000a54 <__cmpdf2+0x4>
 8000a4e:	bf00      	nop

08000a50 <__cmpdf2>:
 8000a50:	f04f 0c01 	mov.w	ip, #1
 8000a54:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a58:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	bf18      	it	ne
 8000a66:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6a:	d01b      	beq.n	8000aa4 <__cmpdf2+0x54>
 8000a6c:	b001      	add	sp, #4
 8000a6e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a72:	bf0c      	ite	eq
 8000a74:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a78:	ea91 0f03 	teqne	r1, r3
 8000a7c:	bf02      	ittt	eq
 8000a7e:	ea90 0f02 	teqeq	r0, r2
 8000a82:	2000      	moveq	r0, #0
 8000a84:	4770      	bxeq	lr
 8000a86:	f110 0f00 	cmn.w	r0, #0
 8000a8a:	ea91 0f03 	teq	r1, r3
 8000a8e:	bf58      	it	pl
 8000a90:	4299      	cmppl	r1, r3
 8000a92:	bf08      	it	eq
 8000a94:	4290      	cmpeq	r0, r2
 8000a96:	bf2c      	ite	cs
 8000a98:	17d8      	asrcs	r0, r3, #31
 8000a9a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9e:	f040 0001 	orr.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__cmpdf2+0x64>
 8000aae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab2:	d107      	bne.n	8000ac4 <__cmpdf2+0x74>
 8000ab4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d1d6      	bne.n	8000a6c <__cmpdf2+0x1c>
 8000abe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac2:	d0d3      	beq.n	8000a6c <__cmpdf2+0x1c>
 8000ac4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_cdrcmple>:
 8000acc:	4684      	mov	ip, r0
 8000ace:	4610      	mov	r0, r2
 8000ad0:	4662      	mov	r2, ip
 8000ad2:	468c      	mov	ip, r1
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4663      	mov	r3, ip
 8000ad8:	e000      	b.n	8000adc <__aeabi_cdcmpeq>
 8000ada:	bf00      	nop

08000adc <__aeabi_cdcmpeq>:
 8000adc:	b501      	push	{r0, lr}
 8000ade:	f7ff ffb7 	bl	8000a50 <__cmpdf2>
 8000ae2:	2800      	cmp	r0, #0
 8000ae4:	bf48      	it	mi
 8000ae6:	f110 0f00 	cmnmi.w	r0, #0
 8000aea:	bd01      	pop	{r0, pc}

08000aec <__aeabi_dcmpeq>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff fff4 	bl	8000adc <__aeabi_cdcmpeq>
 8000af4:	bf0c      	ite	eq
 8000af6:	2001      	moveq	r0, #1
 8000af8:	2000      	movne	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmplt>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffea 	bl	8000adc <__aeabi_cdcmpeq>
 8000b08:	bf34      	ite	cc
 8000b0a:	2001      	movcc	r0, #1
 8000b0c:	2000      	movcs	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmple>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffe0 	bl	8000adc <__aeabi_cdcmpeq>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpge>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffce 	bl	8000acc <__aeabi_cdrcmple>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpgt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffc4 	bl	8000acc <__aeabi_cdrcmple>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_d2f>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b58:	bf24      	itt	cs
 8000b5a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b5e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b62:	d90d      	bls.n	8000b80 <__aeabi_d2f+0x30>
 8000b64:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b68:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b6c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b70:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b74:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b78:	bf08      	it	eq
 8000b7a:	f020 0001 	biceq.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b84:	d121      	bne.n	8000bca <__aeabi_d2f+0x7a>
 8000b86:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8a:	bfbc      	itt	lt
 8000b8c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b90:	4770      	bxlt	lr
 8000b92:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b96:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9a:	f1c2 0218 	rsb	r2, r2, #24
 8000b9e:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ba6:	fa20 f002 	lsr.w	r0, r0, r2
 8000baa:	bf18      	it	ne
 8000bac:	f040 0001 	orrne.w	r0, r0, #1
 8000bb0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bbc:	ea40 000c 	orr.w	r0, r0, ip
 8000bc0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc8:	e7cc      	b.n	8000b64 <__aeabi_d2f+0x14>
 8000bca:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bce:	d107      	bne.n	8000be0 <__aeabi_d2f+0x90>
 8000bd0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd4:	bf1e      	ittt	ne
 8000bd6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bda:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bde:	4770      	bxne	lr
 8000be0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000be8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_uldivmod>:
 8000bf0:	b953      	cbnz	r3, 8000c08 <__aeabi_uldivmod+0x18>
 8000bf2:	b94a      	cbnz	r2, 8000c08 <__aeabi_uldivmod+0x18>
 8000bf4:	2900      	cmp	r1, #0
 8000bf6:	bf08      	it	eq
 8000bf8:	2800      	cmpeq	r0, #0
 8000bfa:	bf1c      	itt	ne
 8000bfc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c00:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c04:	f000 b988 	b.w	8000f18 <__aeabi_idiv0>
 8000c08:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c10:	f000 f806 	bl	8000c20 <__udivmoddi4>
 8000c14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c1c:	b004      	add	sp, #16
 8000c1e:	4770      	bx	lr

08000c20 <__udivmoddi4>:
 8000c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c24:	9d08      	ldr	r5, [sp, #32]
 8000c26:	468e      	mov	lr, r1
 8000c28:	4604      	mov	r4, r0
 8000c2a:	4688      	mov	r8, r1
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d14a      	bne.n	8000cc6 <__udivmoddi4+0xa6>
 8000c30:	428a      	cmp	r2, r1
 8000c32:	4617      	mov	r7, r2
 8000c34:	d962      	bls.n	8000cfc <__udivmoddi4+0xdc>
 8000c36:	fab2 f682 	clz	r6, r2
 8000c3a:	b14e      	cbz	r6, 8000c50 <__udivmoddi4+0x30>
 8000c3c:	f1c6 0320 	rsb	r3, r6, #32
 8000c40:	fa01 f806 	lsl.w	r8, r1, r6
 8000c44:	fa20 f303 	lsr.w	r3, r0, r3
 8000c48:	40b7      	lsls	r7, r6
 8000c4a:	ea43 0808 	orr.w	r8, r3, r8
 8000c4e:	40b4      	lsls	r4, r6
 8000c50:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c54:	fa1f fc87 	uxth.w	ip, r7
 8000c58:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c5c:	0c23      	lsrs	r3, r4, #16
 8000c5e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c66:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d909      	bls.n	8000c82 <__udivmoddi4+0x62>
 8000c6e:	18fb      	adds	r3, r7, r3
 8000c70:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c74:	f080 80ea 	bcs.w	8000e4c <__udivmoddi4+0x22c>
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	f240 80e7 	bls.w	8000e4c <__udivmoddi4+0x22c>
 8000c7e:	3902      	subs	r1, #2
 8000c80:	443b      	add	r3, r7
 8000c82:	1a9a      	subs	r2, r3, r2
 8000c84:	b2a3      	uxth	r3, r4
 8000c86:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c92:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c96:	459c      	cmp	ip, r3
 8000c98:	d909      	bls.n	8000cae <__udivmoddi4+0x8e>
 8000c9a:	18fb      	adds	r3, r7, r3
 8000c9c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ca0:	f080 80d6 	bcs.w	8000e50 <__udivmoddi4+0x230>
 8000ca4:	459c      	cmp	ip, r3
 8000ca6:	f240 80d3 	bls.w	8000e50 <__udivmoddi4+0x230>
 8000caa:	443b      	add	r3, r7
 8000cac:	3802      	subs	r0, #2
 8000cae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb2:	eba3 030c 	sub.w	r3, r3, ip
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	b11d      	cbz	r5, 8000cc2 <__udivmoddi4+0xa2>
 8000cba:	40f3      	lsrs	r3, r6
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d905      	bls.n	8000cd6 <__udivmoddi4+0xb6>
 8000cca:	b10d      	cbz	r5, 8000cd0 <__udivmoddi4+0xb0>
 8000ccc:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4608      	mov	r0, r1
 8000cd4:	e7f5      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000cd6:	fab3 f183 	clz	r1, r3
 8000cda:	2900      	cmp	r1, #0
 8000cdc:	d146      	bne.n	8000d6c <__udivmoddi4+0x14c>
 8000cde:	4573      	cmp	r3, lr
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0xc8>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 8105 	bhi.w	8000ef2 <__udivmoddi4+0x2d2>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	4690      	mov	r8, r2
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	d0e5      	beq.n	8000cc2 <__udivmoddi4+0xa2>
 8000cf6:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfa:	e7e2      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000cfc:	2a00      	cmp	r2, #0
 8000cfe:	f000 8090 	beq.w	8000e22 <__udivmoddi4+0x202>
 8000d02:	fab2 f682 	clz	r6, r2
 8000d06:	2e00      	cmp	r6, #0
 8000d08:	f040 80a4 	bne.w	8000e54 <__udivmoddi4+0x234>
 8000d0c:	1a8a      	subs	r2, r1, r2
 8000d0e:	0c03      	lsrs	r3, r0, #16
 8000d10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d14:	b280      	uxth	r0, r0
 8000d16:	b2bc      	uxth	r4, r7
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d1e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d26:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2a:	429a      	cmp	r2, r3
 8000d2c:	d907      	bls.n	8000d3e <__udivmoddi4+0x11e>
 8000d2e:	18fb      	adds	r3, r7, r3
 8000d30:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x11c>
 8000d36:	429a      	cmp	r2, r3
 8000d38:	f200 80e0 	bhi.w	8000efc <__udivmoddi4+0x2dc>
 8000d3c:	46c4      	mov	ip, r8
 8000d3e:	1a9b      	subs	r3, r3, r2
 8000d40:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d44:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d48:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d4c:	fb02 f404 	mul.w	r4, r2, r4
 8000d50:	429c      	cmp	r4, r3
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x144>
 8000d54:	18fb      	adds	r3, r7, r3
 8000d56:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x142>
 8000d5c:	429c      	cmp	r4, r3
 8000d5e:	f200 80ca 	bhi.w	8000ef6 <__udivmoddi4+0x2d6>
 8000d62:	4602      	mov	r2, r0
 8000d64:	1b1b      	subs	r3, r3, r4
 8000d66:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0x98>
 8000d6c:	f1c1 0620 	rsb	r6, r1, #32
 8000d70:	408b      	lsls	r3, r1
 8000d72:	fa22 f706 	lsr.w	r7, r2, r6
 8000d76:	431f      	orrs	r7, r3
 8000d78:	fa0e f401 	lsl.w	r4, lr, r1
 8000d7c:	fa20 f306 	lsr.w	r3, r0, r6
 8000d80:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d84:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d88:	4323      	orrs	r3, r4
 8000d8a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d8e:	fa1f fc87 	uxth.w	ip, r7
 8000d92:	fbbe f0f9 	udiv	r0, lr, r9
 8000d96:	0c1c      	lsrs	r4, r3, #16
 8000d98:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d9c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da0:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da4:	45a6      	cmp	lr, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	d909      	bls.n	8000dc0 <__udivmoddi4+0x1a0>
 8000dac:	193c      	adds	r4, r7, r4
 8000dae:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000db2:	f080 809c 	bcs.w	8000eee <__udivmoddi4+0x2ce>
 8000db6:	45a6      	cmp	lr, r4
 8000db8:	f240 8099 	bls.w	8000eee <__udivmoddi4+0x2ce>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	443c      	add	r4, r7
 8000dc0:	eba4 040e 	sub.w	r4, r4, lr
 8000dc4:	fa1f fe83 	uxth.w	lr, r3
 8000dc8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dcc:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd8:	45a4      	cmp	ip, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x1ce>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000de2:	f080 8082 	bcs.w	8000eea <__udivmoddi4+0x2ca>
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d97f      	bls.n	8000eea <__udivmoddi4+0x2ca>
 8000dea:	3b02      	subs	r3, #2
 8000dec:	443c      	add	r4, r7
 8000dee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfa:	4564      	cmp	r4, ip
 8000dfc:	4673      	mov	r3, lr
 8000dfe:	46e1      	mov	r9, ip
 8000e00:	d362      	bcc.n	8000ec8 <__udivmoddi4+0x2a8>
 8000e02:	d05f      	beq.n	8000ec4 <__udivmoddi4+0x2a4>
 8000e04:	b15d      	cbz	r5, 8000e1e <__udivmoddi4+0x1fe>
 8000e06:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0a:	eb64 0409 	sbc.w	r4, r4, r9
 8000e0e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e12:	fa22 f301 	lsr.w	r3, r2, r1
 8000e16:	431e      	orrs	r6, r3
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	e9c5 6400 	strd	r6, r4, [r5]
 8000e1e:	2100      	movs	r1, #0
 8000e20:	e74f      	b.n	8000cc2 <__udivmoddi4+0xa2>
 8000e22:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e26:	0c01      	lsrs	r1, r0, #16
 8000e28:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e2c:	b280      	uxth	r0, r0
 8000e2e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e32:	463b      	mov	r3, r7
 8000e34:	4638      	mov	r0, r7
 8000e36:	463c      	mov	r4, r7
 8000e38:	46b8      	mov	r8, r7
 8000e3a:	46be      	mov	lr, r7
 8000e3c:	2620      	movs	r6, #32
 8000e3e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e42:	eba2 0208 	sub.w	r2, r2, r8
 8000e46:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4a:	e766      	b.n	8000d1a <__udivmoddi4+0xfa>
 8000e4c:	4601      	mov	r1, r0
 8000e4e:	e718      	b.n	8000c82 <__udivmoddi4+0x62>
 8000e50:	4610      	mov	r0, r2
 8000e52:	e72c      	b.n	8000cae <__udivmoddi4+0x8e>
 8000e54:	f1c6 0220 	rsb	r2, r6, #32
 8000e58:	fa2e f302 	lsr.w	r3, lr, r2
 8000e5c:	40b7      	lsls	r7, r6
 8000e5e:	40b1      	lsls	r1, r6
 8000e60:	fa20 f202 	lsr.w	r2, r0, r2
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e6e:	b2bc      	uxth	r4, r7
 8000e70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e74:	0c11      	lsrs	r1, r2, #16
 8000e76:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7a:	fb08 f904 	mul.w	r9, r8, r4
 8000e7e:	40b0      	lsls	r0, r6
 8000e80:	4589      	cmp	r9, r1
 8000e82:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e86:	b280      	uxth	r0, r0
 8000e88:	d93e      	bls.n	8000f08 <__udivmoddi4+0x2e8>
 8000e8a:	1879      	adds	r1, r7, r1
 8000e8c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e90:	d201      	bcs.n	8000e96 <__udivmoddi4+0x276>
 8000e92:	4589      	cmp	r9, r1
 8000e94:	d81f      	bhi.n	8000ed6 <__udivmoddi4+0x2b6>
 8000e96:	eba1 0109 	sub.w	r1, r1, r9
 8000e9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9e:	fb09 f804 	mul.w	r8, r9, r4
 8000ea2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ea6:	b292      	uxth	r2, r2
 8000ea8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eac:	4542      	cmp	r2, r8
 8000eae:	d229      	bcs.n	8000f04 <__udivmoddi4+0x2e4>
 8000eb0:	18ba      	adds	r2, r7, r2
 8000eb2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eb6:	d2c4      	bcs.n	8000e42 <__udivmoddi4+0x222>
 8000eb8:	4542      	cmp	r2, r8
 8000eba:	d2c2      	bcs.n	8000e42 <__udivmoddi4+0x222>
 8000ebc:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec0:	443a      	add	r2, r7
 8000ec2:	e7be      	b.n	8000e42 <__udivmoddi4+0x222>
 8000ec4:	45f0      	cmp	r8, lr
 8000ec6:	d29d      	bcs.n	8000e04 <__udivmoddi4+0x1e4>
 8000ec8:	ebbe 0302 	subs.w	r3, lr, r2
 8000ecc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed0:	3801      	subs	r0, #1
 8000ed2:	46e1      	mov	r9, ip
 8000ed4:	e796      	b.n	8000e04 <__udivmoddi4+0x1e4>
 8000ed6:	eba7 0909 	sub.w	r9, r7, r9
 8000eda:	4449      	add	r1, r9
 8000edc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee4:	fb09 f804 	mul.w	r8, r9, r4
 8000ee8:	e7db      	b.n	8000ea2 <__udivmoddi4+0x282>
 8000eea:	4673      	mov	r3, lr
 8000eec:	e77f      	b.n	8000dee <__udivmoddi4+0x1ce>
 8000eee:	4650      	mov	r0, sl
 8000ef0:	e766      	b.n	8000dc0 <__udivmoddi4+0x1a0>
 8000ef2:	4608      	mov	r0, r1
 8000ef4:	e6fd      	b.n	8000cf2 <__udivmoddi4+0xd2>
 8000ef6:	443b      	add	r3, r7
 8000ef8:	3a02      	subs	r2, #2
 8000efa:	e733      	b.n	8000d64 <__udivmoddi4+0x144>
 8000efc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f00:	443b      	add	r3, r7
 8000f02:	e71c      	b.n	8000d3e <__udivmoddi4+0x11e>
 8000f04:	4649      	mov	r1, r9
 8000f06:	e79c      	b.n	8000e42 <__udivmoddi4+0x222>
 8000f08:	eba1 0109 	sub.w	r1, r1, r9
 8000f0c:	46c4      	mov	ip, r8
 8000f0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f12:	fb09 f804 	mul.w	r8, r9, r4
 8000f16:	e7c4      	b.n	8000ea2 <__udivmoddi4+0x282>

08000f18 <__aeabi_idiv0>:
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f20:	f000 ff6c 	bl	8001dfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f24:	f000 f816 	bl	8000f54 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  traceSTART();
 8000f28:	f007 ff3c 	bl	8008da4 <SEGGER_SYSVIEW_Conf>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f2c:	f000 f988 	bl	8001240 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000f30:	f000 f8da 	bl	80010e8 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000f34:	f000 f87c 	bl	8001030 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000f38:	f000 f8a8 	bl	800108c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

	if (createRobottoTasks() != ROBOTTO_OK)
 8000f3c:	f000 fb9a 	bl	8001674 <createRobottoTasks>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <main+0x2e>
	{
		Error_Handler();
 8000f46:	f000 fa01 	bl	800134c <Error_Handler>
	}

	vTaskStartScheduler();
 8000f4a:	f005 f91f 	bl	800618c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000f4e:	bf00      	nop
 8000f50:	e7fd      	b.n	8000f4e <main+0x32>
	...

08000f54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b094      	sub	sp, #80	@ 0x50
 8000f58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5a:	f107 031c 	add.w	r3, r7, #28
 8000f5e:	2234      	movs	r2, #52	@ 0x34
 8000f60:	2100      	movs	r1, #0
 8000f62:	4618      	mov	r0, r3
 8000f64:	f009 fa5e 	bl	800a424 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f68:	f107 0308 	add.w	r3, r7, #8
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	609a      	str	r2, [r3, #8]
 8000f74:	60da      	str	r2, [r3, #12]
 8000f76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f78:	2300      	movs	r3, #0
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001028 <SystemClock_Config+0xd4>)
 8000f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f80:	4a29      	ldr	r2, [pc, #164]	@ (8001028 <SystemClock_Config+0xd4>)
 8000f82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f86:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f88:	4b27      	ldr	r3, [pc, #156]	@ (8001028 <SystemClock_Config+0xd4>)
 8000f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f90:	607b      	str	r3, [r7, #4]
 8000f92:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f94:	2300      	movs	r3, #0
 8000f96:	603b      	str	r3, [r7, #0]
 8000f98:	4b24      	ldr	r3, [pc, #144]	@ (800102c <SystemClock_Config+0xd8>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fa0:	4a22      	ldr	r2, [pc, #136]	@ (800102c <SystemClock_Config+0xd8>)
 8000fa2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fa6:	6013      	str	r3, [r2, #0]
 8000fa8:	4b20      	ldr	r3, [pc, #128]	@ (800102c <SystemClock_Config+0xd8>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fb0:	603b      	str	r3, [r7, #0]
 8000fb2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fbc:	2310      	movs	r3, #16
 8000fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000fc8:	2310      	movs	r3, #16
 8000fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000fcc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000fd0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fd2:	2304      	movs	r3, #4
 8000fd4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fde:	f107 031c 	add.w	r3, r7, #28
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f002 fb24 	bl	8003630 <HAL_RCC_OscConfig>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000fee:	f000 f9ad 	bl	800134c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff2:	230f      	movs	r3, #15
 8000ff4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ffe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001002:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001004:	2300      	movs	r3, #0
 8001006:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001008:	f107 0308 	add.w	r3, r7, #8
 800100c:	2102      	movs	r1, #2
 800100e:	4618      	mov	r0, r3
 8001010:	f002 f82c 	bl	800306c <HAL_RCC_ClockConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800101a:	f000 f997 	bl	800134c <Error_Handler>
  }
}
 800101e:	bf00      	nop
 8001020:	3750      	adds	r7, #80	@ 0x50
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40023800 	.word	0x40023800
 800102c:	40007000 	.word	0x40007000

08001030 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001034:	4b12      	ldr	r3, [pc, #72]	@ (8001080 <MX_I2C1_Init+0x50>)
 8001036:	4a13      	ldr	r2, [pc, #76]	@ (8001084 <MX_I2C1_Init+0x54>)
 8001038:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800103a:	4b11      	ldr	r3, [pc, #68]	@ (8001080 <MX_I2C1_Init+0x50>)
 800103c:	4a12      	ldr	r2, [pc, #72]	@ (8001088 <MX_I2C1_Init+0x58>)
 800103e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001040:	4b0f      	ldr	r3, [pc, #60]	@ (8001080 <MX_I2C1_Init+0x50>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001046:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <MX_I2C1_Init+0x50>)
 8001048:	2200      	movs	r2, #0
 800104a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800104c:	4b0c      	ldr	r3, [pc, #48]	@ (8001080 <MX_I2C1_Init+0x50>)
 800104e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001052:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001054:	4b0a      	ldr	r3, [pc, #40]	@ (8001080 <MX_I2C1_Init+0x50>)
 8001056:	2200      	movs	r2, #0
 8001058:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800105a:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <MX_I2C1_Init+0x50>)
 800105c:	2200      	movs	r2, #0
 800105e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001060:	4b07      	ldr	r3, [pc, #28]	@ (8001080 <MX_I2C1_Init+0x50>)
 8001062:	2200      	movs	r2, #0
 8001064:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001066:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <MX_I2C1_Init+0x50>)
 8001068:	2200      	movs	r2, #0
 800106a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800106c:	4804      	ldr	r0, [pc, #16]	@ (8001080 <MX_I2C1_Init+0x50>)
 800106e:	f001 f9b1 	bl	80023d4 <HAL_I2C_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001078:	f000 f968 	bl	800134c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	2000009c 	.word	0x2000009c
 8001084:	40005400 	.word	0x40005400
 8001088:	000186a0 	.word	0x000186a0

0800108c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001090:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <MX_I2C2_Init+0x50>)
 8001092:	4a13      	ldr	r2, [pc, #76]	@ (80010e0 <MX_I2C2_Init+0x54>)
 8001094:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001096:	4b11      	ldr	r3, [pc, #68]	@ (80010dc <MX_I2C2_Init+0x50>)
 8001098:	4a12      	ldr	r2, [pc, #72]	@ (80010e4 <MX_I2C2_Init+0x58>)
 800109a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800109c:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <MX_I2C2_Init+0x50>)
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80010a2:	4b0e      	ldr	r3, [pc, #56]	@ (80010dc <MX_I2C2_Init+0x50>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010a8:	4b0c      	ldr	r3, [pc, #48]	@ (80010dc <MX_I2C2_Init+0x50>)
 80010aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010ae:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010b0:	4b0a      	ldr	r3, [pc, #40]	@ (80010dc <MX_I2C2_Init+0x50>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80010b6:	4b09      	ldr	r3, [pc, #36]	@ (80010dc <MX_I2C2_Init+0x50>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010bc:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <MX_I2C2_Init+0x50>)
 80010be:	2200      	movs	r2, #0
 80010c0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010c2:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <MX_I2C2_Init+0x50>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80010c8:	4804      	ldr	r0, [pc, #16]	@ (80010dc <MX_I2C2_Init+0x50>)
 80010ca:	f001 f983 	bl	80023d4 <HAL_I2C_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80010d4:	f000 f93a 	bl	800134c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	200000f0 	.word	0x200000f0
 80010e0:	40005800 	.word	0x40005800
 80010e4:	000186a0 	.word	0x000186a0

080010e8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b096      	sub	sp, #88	@ 0x58
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010fc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001106:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]
 8001114:	611a      	str	r2, [r3, #16]
 8001116:	615a      	str	r2, [r3, #20]
 8001118:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	2220      	movs	r2, #32
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f009 f97f 	bl	800a424 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001126:	4b44      	ldr	r3, [pc, #272]	@ (8001238 <MX_TIM1_Init+0x150>)
 8001128:	4a44      	ldr	r2, [pc, #272]	@ (800123c <MX_TIM1_Init+0x154>)
 800112a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 800112c:	4b42      	ldr	r3, [pc, #264]	@ (8001238 <MX_TIM1_Init+0x150>)
 800112e:	2253      	movs	r2, #83	@ 0x53
 8001130:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001132:	4b41      	ldr	r3, [pc, #260]	@ (8001238 <MX_TIM1_Init+0x150>)
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 8001138:	4b3f      	ldr	r3, [pc, #252]	@ (8001238 <MX_TIM1_Init+0x150>)
 800113a:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800113e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001140:	4b3d      	ldr	r3, [pc, #244]	@ (8001238 <MX_TIM1_Init+0x150>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001146:	4b3c      	ldr	r3, [pc, #240]	@ (8001238 <MX_TIM1_Init+0x150>)
 8001148:	2200      	movs	r2, #0
 800114a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800114c:	4b3a      	ldr	r3, [pc, #232]	@ (8001238 <MX_TIM1_Init+0x150>)
 800114e:	2200      	movs	r2, #0
 8001150:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001152:	4839      	ldr	r0, [pc, #228]	@ (8001238 <MX_TIM1_Init+0x150>)
 8001154:	f002 fd0a 	bl	8003b6c <HAL_TIM_Base_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800115e:	f000 f8f5 	bl	800134c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001162:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001166:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001168:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800116c:	4619      	mov	r1, r3
 800116e:	4832      	ldr	r0, [pc, #200]	@ (8001238 <MX_TIM1_Init+0x150>)
 8001170:	f003 f890 	bl	8004294 <HAL_TIM_ConfigClockSource>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800117a:	f000 f8e7 	bl	800134c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800117e:	482e      	ldr	r0, [pc, #184]	@ (8001238 <MX_TIM1_Init+0x150>)
 8001180:	f002 fdb4 	bl	8003cec <HAL_TIM_PWM_Init>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800118a:	f000 f8df 	bl	800134c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800118e:	2300      	movs	r3, #0
 8001190:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001192:	2300      	movs	r3, #0
 8001194:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001196:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800119a:	4619      	mov	r1, r3
 800119c:	4826      	ldr	r0, [pc, #152]	@ (8001238 <MX_TIM1_Init+0x150>)
 800119e:	f003 fc7f 	bl	8004aa0 <HAL_TIMEx_MasterConfigSynchronization>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80011a8:	f000 f8d0 	bl	800134c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011ac:	2360      	movs	r3, #96	@ 0x60
 80011ae:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011b4:	2300      	movs	r3, #0
 80011b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011b8:	2300      	movs	r3, #0
 80011ba:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011bc:	2300      	movs	r3, #0
 80011be:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011c0:	2300      	movs	r3, #0
 80011c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011c4:	2300      	movs	r3, #0
 80011c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011cc:	2200      	movs	r2, #0
 80011ce:	4619      	mov	r1, r3
 80011d0:	4819      	ldr	r0, [pc, #100]	@ (8001238 <MX_TIM1_Init+0x150>)
 80011d2:	f002 ff9d 	bl	8004110 <HAL_TIM_PWM_ConfigChannel>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80011dc:	f000 f8b6 	bl	800134c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011e4:	2204      	movs	r2, #4
 80011e6:	4619      	mov	r1, r3
 80011e8:	4813      	ldr	r0, [pc, #76]	@ (8001238 <MX_TIM1_Init+0x150>)
 80011ea:	f002 ff91 	bl	8004110 <HAL_TIM_PWM_ConfigChannel>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80011f4:	f000 f8aa 	bl	800134c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011f8:	2300      	movs	r3, #0
 80011fa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011fc:	2300      	movs	r3, #0
 80011fe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001200:	2300      	movs	r3, #0
 8001202:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800120c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001210:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001212:	2300      	movs	r3, #0
 8001214:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	4619      	mov	r1, r3
 800121a:	4807      	ldr	r0, [pc, #28]	@ (8001238 <MX_TIM1_Init+0x150>)
 800121c:	f003 fcbc 	bl	8004b98 <HAL_TIMEx_ConfigBreakDeadTime>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001226:	f000 f891 	bl	800134c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800122a:	4803      	ldr	r0, [pc, #12]	@ (8001238 <MX_TIM1_Init+0x150>)
 800122c:	f000 fb60 	bl	80018f0 <HAL_TIM_MspPostInit>

}
 8001230:	bf00      	nop
 8001232:	3758      	adds	r7, #88	@ 0x58
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20000144 	.word	0x20000144
 800123c:	40010000 	.word	0x40010000

08001240 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b088      	sub	sp, #32
 8001244:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001246:	f107 030c 	add.w	r3, r7, #12
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
 8001254:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	4b30      	ldr	r3, [pc, #192]	@ (800131c <MX_GPIO_Init+0xdc>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	4a2f      	ldr	r2, [pc, #188]	@ (800131c <MX_GPIO_Init+0xdc>)
 8001260:	f043 0304 	orr.w	r3, r3, #4
 8001264:	6313      	str	r3, [r2, #48]	@ 0x30
 8001266:	4b2d      	ldr	r3, [pc, #180]	@ (800131c <MX_GPIO_Init+0xdc>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	f003 0304 	and.w	r3, r3, #4
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	4b29      	ldr	r3, [pc, #164]	@ (800131c <MX_GPIO_Init+0xdc>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4a28      	ldr	r2, [pc, #160]	@ (800131c <MX_GPIO_Init+0xdc>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b26      	ldr	r3, [pc, #152]	@ (800131c <MX_GPIO_Init+0xdc>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	603b      	str	r3, [r7, #0]
 8001292:	4b22      	ldr	r3, [pc, #136]	@ (800131c <MX_GPIO_Init+0xdc>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	4a21      	ldr	r2, [pc, #132]	@ (800131c <MX_GPIO_Init+0xdc>)
 8001298:	f043 0302 	orr.w	r3, r3, #2
 800129c:	6313      	str	r3, [r2, #48]	@ 0x30
 800129e:	4b1f      	ldr	r3, [pc, #124]	@ (800131c <MX_GPIO_Init+0xdc>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	603b      	str	r3, [r7, #0]
 80012a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_L_UP_Pin|MOTOR_L_DOWN_Pin|MOTOR_R_UP_Pin|MOTOR_R_DOWN_Pin, GPIO_PIN_RESET);
 80012aa:	2200      	movs	r2, #0
 80012ac:	210f      	movs	r1, #15
 80012ae:	481c      	ldr	r0, [pc, #112]	@ (8001320 <MX_GPIO_Init+0xe0>)
 80012b0:	f001 f85c 	bl	800236c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012b4:	2200      	movs	r2, #0
 80012b6:	2120      	movs	r1, #32
 80012b8:	481a      	ldr	r0, [pc, #104]	@ (8001324 <MX_GPIO_Init+0xe4>)
 80012ba:	f001 f857 	bl	800236c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012c4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012ce:	f107 030c 	add.w	r3, r7, #12
 80012d2:	4619      	mov	r1, r3
 80012d4:	4812      	ldr	r0, [pc, #72]	@ (8001320 <MX_GPIO_Init+0xe0>)
 80012d6:	f000 feb5 	bl	8002044 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_L_UP_Pin MOTOR_L_DOWN_Pin MOTOR_R_UP_Pin MOTOR_R_DOWN_Pin */
  GPIO_InitStruct.Pin = MOTOR_L_UP_Pin|MOTOR_L_DOWN_Pin|MOTOR_R_UP_Pin|MOTOR_R_DOWN_Pin;
 80012da:	230f      	movs	r3, #15
 80012dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012de:	2301      	movs	r3, #1
 80012e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e6:	2300      	movs	r3, #0
 80012e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	4619      	mov	r1, r3
 80012f0:	480b      	ldr	r0, [pc, #44]	@ (8001320 <MX_GPIO_Init+0xe0>)
 80012f2:	f000 fea7 	bl	8002044 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012f6:	2320      	movs	r3, #32
 80012f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fa:	2301      	movs	r3, #1
 80012fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001302:	2300      	movs	r3, #0
 8001304:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	4619      	mov	r1, r3
 800130c:	4805      	ldr	r0, [pc, #20]	@ (8001324 <MX_GPIO_Init+0xe4>)
 800130e:	f000 fe99 	bl	8002044 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001312:	bf00      	nop
 8001314:	3720      	adds	r7, #32
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40023800 	.word	0x40023800
 8001320:	40020800 	.word	0x40020800
 8001324:	40020000 	.word	0x40020000

08001328 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a04      	ldr	r2, [pc, #16]	@ (8001348 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d101      	bne.n	800133e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800133a:	f000 fd81 	bl	8001e40 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800133e:	bf00      	nop
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40001400 	.word	0x40001400

0800134c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001350:	b672      	cpsid	i
}
 8001352:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <Error_Handler+0x8>

08001358 <motionPlanningStatusInit>:




ActivityStatus motionPlanningStatusInit()
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
	return ACTIVITY_STATUS_RUNNING;
 800135c:	2301      	movs	r3, #1
}
 800135e:	4618      	mov	r0, r3
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <motionPlanningStatusRunning>:

ActivityStatus motionPlanningStatusRunning()
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
	WheelSpeedSetPoint speed_set_point = {0};
 800136e:	463b      	mov	r3, r7
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]

	speed_set_point.left = 6.28;
 8001376:	4b0c      	ldr	r3, [pc, #48]	@ (80013a8 <motionPlanningStatusRunning+0x40>)
 8001378:	603b      	str	r3, [r7, #0]
	speed_set_point.right = -6.28;
 800137a:	4b0c      	ldr	r3, [pc, #48]	@ (80013ac <motionPlanningStatusRunning+0x44>)
 800137c:	607b      	str	r3, [r7, #4]
		counter = 0;
	}
	counter++;
	*/

	if (xQueueSend(speed_set_points_queue_handle, &speed_set_point, 0) != pdPASS)
 800137e:	4b0c      	ldr	r3, [pc, #48]	@ (80013b0 <motionPlanningStatusRunning+0x48>)
 8001380:	6818      	ldr	r0, [r3, #0]
 8001382:	4639      	mov	r1, r7
 8001384:	2300      	movs	r3, #0
 8001386:	2200      	movs	r2, #0
 8001388:	f004 f82a 	bl	80053e0 <xQueueGenericSend>
 800138c:	4603      	mov	r3, r0
 800138e:	2b01      	cmp	r3, #1
 8001390:	d004      	beq.n	800139c <motionPlanningStatusRunning+0x34>
	{
		last_error = "ERROR WHILE PUSHING TO THE QUEUE";
 8001392:	4b08      	ldr	r3, [pc, #32]	@ (80013b4 <motionPlanningStatusRunning+0x4c>)
 8001394:	4a08      	ldr	r2, [pc, #32]	@ (80013b8 <motionPlanningStatusRunning+0x50>)
 8001396:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8001398:	2302      	movs	r3, #2
 800139a:	e000      	b.n	800139e <motionPlanningStatusRunning+0x36>
	}
	return ACTIVITY_STATUS_RUNNING;
 800139c:	2301      	movs	r3, #1
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40c8f5c3 	.word	0x40c8f5c3
 80013ac:	c0c8f5c3 	.word	0xc0c8f5c3
 80013b0:	200001a0 	.word	0x200001a0
 80013b4:	2000018c 	.word	0x2000018c
 80013b8:	0800a61c 	.word	0x0800a61c

080013bc <runMotionPlanningStateMachine>:



void runMotionPlanningStateMachine()
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;

	if(ACTIVITY_STATUS_INIT == activity_status)
 80013c0:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <runMotionPlanningStateMachine+0x34>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d106      	bne.n	80013d6 <runMotionPlanningStateMachine+0x1a>
	{
		activity_status = motionPlanningStatusInit();
 80013c8:	f7ff ffc6 	bl	8001358 <motionPlanningStatusInit>
 80013cc:	4603      	mov	r3, r0
 80013ce:	461a      	mov	r2, r3
 80013d0:	4b07      	ldr	r3, [pc, #28]	@ (80013f0 <runMotionPlanningStateMachine+0x34>)
 80013d2:	701a      	strb	r2, [r3, #0]
	{

	}


}
 80013d4:	e009      	b.n	80013ea <runMotionPlanningStateMachine+0x2e>
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 80013d6:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <runMotionPlanningStateMachine+0x34>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d105      	bne.n	80013ea <runMotionPlanningStateMachine+0x2e>
		activity_status = motionPlanningStatusRunning();
 80013de:	f7ff ffc3 	bl	8001368 <motionPlanningStatusRunning>
 80013e2:	4603      	mov	r3, r0
 80013e4:	461a      	mov	r2, r3
 80013e6:	4b02      	ldr	r3, [pc, #8]	@ (80013f0 <runMotionPlanningStateMachine+0x34>)
 80013e8:	701a      	strb	r2, [r3, #0]
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000190 	.word	0x20000190
 80013f4:	00000000 	.word	0x00000000

080013f8 <updateWheelStatusEstimation>:
#include "odometry.h"
#include <math.h>


bool updateWheelStatusEstimation(WheelStatus* wheel_status, float angle, TickType_t tick)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b088      	sub	sp, #32
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	ed87 0a02 	vstr	s0, [r7, #8]
 8001404:	6079      	str	r1, [r7, #4]
    if (!wheel_status->initialized) {
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	7b1b      	ldrb	r3, [r3, #12]
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d00e      	beq.n	8001432 <updateWheelStatusEstimation+0x3a>
    	wheel_status->last_angle = angle;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	68ba      	ldr	r2, [r7, #8]
 8001418:	601a      	str	r2, [r3, #0]
    	wheel_status->last_speed = 0.0f;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	f04f 0200 	mov.w	r2, #0
 8001420:	605a      	str	r2, [r3, #4]
    	wheel_status->last_tick = tick;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	609a      	str	r2, [r3, #8]
    	wheel_status->initialized = true;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	2201      	movs	r2, #1
 800142c:	731a      	strb	r2, [r3, #12]

    	return false;
 800142e:	2300      	movs	r3, #0
 8001430:	e064      	b.n	80014fc <updateWheelStatusEstimation+0x104>
    }

    TickType_t delta_tick = tick - wheel_status->last_tick;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	61bb      	str	r3, [r7, #24]
    if (delta_tick == 0)
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d101      	bne.n	8001446 <updateWheelStatusEstimation+0x4e>
        return false;
 8001442:	2300      	movs	r3, #0
 8001444:	e05a      	b.n	80014fc <updateWheelStatusEstimation+0x104>

    float delta_angle = angle - wheel_status->last_angle;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	edd3 7a00 	vldr	s15, [r3]
 800144c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001450:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001454:	edc7 7a07 	vstr	s15, [r7, #28]

    // Handle wrap-around (02PI)
    if (delta_angle > M_PI)
 8001458:	69f8      	ldr	r0, [r7, #28]
 800145a:	f7ff f887 	bl	800056c <__aeabi_f2d>
 800145e:	a32b      	add	r3, pc, #172	@ (adr r3, 800150c <updateWheelStatusEstimation+0x114>)
 8001460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001464:	f7ff fb6a 	bl	8000b3c <__aeabi_dcmpgt>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d010      	beq.n	8001490 <updateWheelStatusEstimation+0x98>
        delta_angle -= M_TWOPI;
 800146e:	69f8      	ldr	r0, [r7, #28]
 8001470:	f7ff f87c 	bl	800056c <__aeabi_f2d>
 8001474:	a327      	add	r3, pc, #156	@ (adr r3, 8001514 <updateWheelStatusEstimation+0x11c>)
 8001476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147a:	f7fe ff17 	bl	80002ac <__aeabi_dsub>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	4610      	mov	r0, r2
 8001484:	4619      	mov	r1, r3
 8001486:	f7ff fb63 	bl	8000b50 <__aeabi_d2f>
 800148a:	4603      	mov	r3, r0
 800148c:	61fb      	str	r3, [r7, #28]
 800148e:	e01a      	b.n	80014c6 <updateWheelStatusEstimation+0xce>
    else if (delta_angle < -M_PI)
 8001490:	69f8      	ldr	r0, [r7, #28]
 8001492:	f7ff f86b 	bl	800056c <__aeabi_f2d>
 8001496:	a321      	add	r3, pc, #132	@ (adr r3, 800151c <updateWheelStatusEstimation+0x124>)
 8001498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149c:	f7ff fb30 	bl	8000b00 <__aeabi_dcmplt>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d00f      	beq.n	80014c6 <updateWheelStatusEstimation+0xce>
        delta_angle += M_TWOPI;
 80014a6:	69f8      	ldr	r0, [r7, #28]
 80014a8:	f7ff f860 	bl	800056c <__aeabi_f2d>
 80014ac:	a319      	add	r3, pc, #100	@ (adr r3, 8001514 <updateWheelStatusEstimation+0x11c>)
 80014ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b2:	f7fe fefd 	bl	80002b0 <__adddf3>
 80014b6:	4602      	mov	r2, r0
 80014b8:	460b      	mov	r3, r1
 80014ba:	4610      	mov	r0, r2
 80014bc:	4619      	mov	r1, r3
 80014be:	f7ff fb47 	bl	8000b50 <__aeabi_d2f>
 80014c2:	4603      	mov	r3, r0
 80014c4:	61fb      	str	r3, [r7, #28]

    // Convert tick difference to seconds
    float delta_time = delta_tick * (portTICK_PERIOD_MS / 1000.0f);
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	ee07 3a90 	vmov	s15, r3
 80014cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014d0:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001508 <updateWheelStatusEstimation+0x110>
 80014d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014d8:	edc7 7a05 	vstr	s15, [r7, #20]

    wheel_status->last_speed = delta_angle / delta_time;
 80014dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80014e0:	ed97 7a05 	vldr	s14, [r7, #20]
 80014e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	edc3 7a01 	vstr	s15, [r3, #4]
	wheel_status->last_angle = angle;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	68ba      	ldr	r2, [r7, #8]
 80014f2:	601a      	str	r2, [r3, #0]
	wheel_status->last_tick = tick;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	609a      	str	r2, [r3, #8]
    return true;
 80014fa:	2301      	movs	r3, #1
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3720      	adds	r7, #32
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	f3af 8000 	nop.w
 8001508:	3a83126f 	.word	0x3a83126f
 800150c:	54442d18 	.word	0x54442d18
 8001510:	400921fb 	.word	0x400921fb
 8001514:	54442d18 	.word	0x54442d18
 8001518:	401921fb 	.word	0x401921fb
 800151c:	54442d18 	.word	0x54442d18
 8001520:	c00921fb 	.word	0xc00921fb

08001524 <calculatePIDResponse>:
	float integrated_error;
} PIDStatus;


float calculatePIDResponse(PIDStatus * pid_status, float current_value, float set_point)
{
 8001524:	b480      	push	{r7}
 8001526:	b087      	sub	sp, #28
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001530:	edc7 0a01 	vstr	s1, [r7, #4]
	float error = set_point - current_value;
 8001534:	ed97 7a01 	vldr	s14, [r7, #4]
 8001538:	edd7 7a02 	vldr	s15, [r7, #8]
 800153c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001540:	edc7 7a05 	vstr	s15, [r7, #20]
	pid_status->integrated_error += error;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	ed93 7a03 	vldr	s14, [r3, #12]
 800154a:	edd7 7a05 	vldr	s15, [r7, #20]
 800154e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	edc3 7a03 	vstr	s15, [r3, #12]
	return error * pid_status->kP + pid_status->integrated_error * pid_status->kI;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	ed93 7a00 	vldr	s14, [r3]
 800155e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001562:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	edd3 6a03 	vldr	s13, [r3, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001572:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001576:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800157a:	eeb0 0a67 	vmov.f32	s0, s15
 800157e:	371c      	adds	r7, #28
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <calculateRequiredDutyCycle>:


RobottoErrorCode calculateRequiredDutyCycle(const WheelSpeedSetPoint* speed_set_point, const WheelStatus* left_wheel_status, const WheelStatus* right_wheel_status, float* out_left_duty, float* out_right_duty)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
 8001594:	603b      	str	r3, [r7, #0]
	// max speed ~= 20rad/s

	static PIDStatus pid_left =  {.kP = 0.1, .kI = 0.1, .kD = 0.0, .integrated_error = 0.0};
	static PIDStatus pid_right = {.kP = 0.1, .kI = 0.1, .kD = 0.0, .integrated_error = 0.0};

	*out_left_duty = calculatePIDResponse(&pid_left, left_wheel_status->last_speed, speed_set_point->left);
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	edd3 7a01 	vldr	s15, [r3, #4]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	ed93 7a00 	vldr	s14, [r3]
 80015a2:	eef0 0a47 	vmov.f32	s1, s14
 80015a6:	eeb0 0a67 	vmov.f32	s0, s15
 80015aa:	480f      	ldr	r0, [pc, #60]	@ (80015e8 <calculateRequiredDutyCycle+0x60>)
 80015ac:	f7ff ffba 	bl	8001524 <calculatePIDResponse>
 80015b0:	eef0 7a40 	vmov.f32	s15, s0
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	edc3 7a00 	vstr	s15, [r3]
	*out_right_duty = calculatePIDResponse(&pid_right, right_wheel_status->last_speed, speed_set_point->right);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	ed93 7a01 	vldr	s14, [r3, #4]
 80015c6:	eef0 0a47 	vmov.f32	s1, s14
 80015ca:	eeb0 0a67 	vmov.f32	s0, s15
 80015ce:	4807      	ldr	r0, [pc, #28]	@ (80015ec <calculateRequiredDutyCycle+0x64>)
 80015d0:	f7ff ffa8 	bl	8001524 <calculatePIDResponse>
 80015d4:	eef0 7a40 	vmov.f32	s15, s0
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	edc3 7a00 	vstr	s15, [r3]

	return ROBOTTO_OK;
 80015de:	2300      	movs	r3, #0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000000 	.word	0x20000000
 80015ec:	20000010 	.word	0x20000010

080015f0 <startLedBlinkTask>:





void startLedBlinkTask(void *argument) {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(LED_BLINK_PERIOD_MS);
 80015f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015fc:	60fb      	str	r3, [r7, #12]
	TickType_t last_wake_time = xTaskGetTickCount();
 80015fe:	f004 ff45 	bl	800648c <xTaskGetTickCount>
 8001602:	4603      	mov	r3, r0
 8001604:	60bb      	str	r3, [r7, #8]
	for (;;) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001606:	2120      	movs	r1, #32
 8001608:	4805      	ldr	r0, [pc, #20]	@ (8001620 <startLedBlinkTask+0x30>)
 800160a:	f000 fec8 	bl	800239e <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&last_wake_time, period);
 800160e:	f107 0308 	add.w	r3, r7, #8
 8001612:	68f9      	ldr	r1, [r7, #12]
 8001614:	4618      	mov	r0, r3
 8001616:	f004 fccb 	bl	8005fb0 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800161a:	bf00      	nop
 800161c:	e7f3      	b.n	8001606 <startLedBlinkTask+0x16>
 800161e:	bf00      	nop
 8001620:	40020000 	.word	0x40020000

08001624 <motorControlTask>:
	}
}

void motorControlTask(void *argument)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(MOTOR_CONTROL_PERIOD_MS);
 800162c:	230a      	movs	r3, #10
 800162e:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8001630:	f004 ff2c 	bl	800648c <xTaskGetTickCount>
 8001634:	4603      	mov	r3, r0
 8001636:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		runWheelsControlStateMachine();
 8001638:	f000 fb86 	bl	8001d48 <runWheelsControlStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 800163c:	f107 0308 	add.w	r3, r7, #8
 8001640:	68f9      	ldr	r1, [r7, #12]
 8001642:	4618      	mov	r0, r3
 8001644:	f004 fcb4 	bl	8005fb0 <xTaskDelayUntil>
		runWheelsControlStateMachine();
 8001648:	bf00      	nop
 800164a:	e7f5      	b.n	8001638 <motorControlTask+0x14>

0800164c <motionPlanningTask>:
	}
}

void motionPlanningTask(void *argument)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(MOTION_PLANNING_PERIOD_MS);
 8001654:	2332      	movs	r3, #50	@ 0x32
 8001656:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8001658:	f004 ff18 	bl	800648c <xTaskGetTickCount>
 800165c:	4603      	mov	r3, r0
 800165e:	60bb      	str	r3, [r7, #8]
	for (;;) {
		runMotionPlanningStateMachine();
 8001660:	f7ff feac 	bl	80013bc <runMotionPlanningStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 8001664:	f107 0308 	add.w	r3, r7, #8
 8001668:	68f9      	ldr	r1, [r7, #12]
 800166a:	4618      	mov	r0, r3
 800166c:	f004 fca0 	bl	8005fb0 <xTaskDelayUntil>
		runMotionPlanningStateMachine();
 8001670:	bf00      	nop
 8001672:	e7f5      	b.n	8001660 <motionPlanningTask+0x14>

08001674 <createRobottoTasks>:




RobottoErrorCode createRobottoTasks()
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af02      	add	r7, sp, #8
	speed_set_points_queue_handle = xQueueCreate(1, sizeof(WheelSpeedSetPoint));
 800167a:	2200      	movs	r2, #0
 800167c:	2108      	movs	r1, #8
 800167e:	2001      	movs	r0, #1
 8001680:	f003 fe2e 	bl	80052e0 <xQueueGenericCreate>
 8001684:	4603      	mov	r3, r0
 8001686:	4a1c      	ldr	r2, [pc, #112]	@ (80016f8 <createRobottoTasks+0x84>)
 8001688:	6013      	str	r3, [r2, #0]
	if (speed_set_points_queue_handle == NULL)
 800168a:	4b1b      	ldr	r3, [pc, #108]	@ (80016f8 <createRobottoTasks+0x84>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d101      	bne.n	8001696 <createRobottoTasks+0x22>
	{
		return ROBOTTO_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e02d      	b.n	80016f2 <createRobottoTasks+0x7e>
	}


	if (xTaskCreate(startLedBlinkTask, "LED_Blink", configMINIMAL_STACK_SIZE,
 8001696:	4b19      	ldr	r3, [pc, #100]	@ (80016fc <createRobottoTasks+0x88>)
 8001698:	9301      	str	r3, [sp, #4]
 800169a:	2301      	movs	r3, #1
 800169c:	9300      	str	r3, [sp, #0]
 800169e:	2300      	movs	r3, #0
 80016a0:	2280      	movs	r2, #128	@ 0x80
 80016a2:	4917      	ldr	r1, [pc, #92]	@ (8001700 <createRobottoTasks+0x8c>)
 80016a4:	4817      	ldr	r0, [pc, #92]	@ (8001704 <createRobottoTasks+0x90>)
 80016a6:	f004 fafc 	bl	8005ca2 <xTaskCreate>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d001      	beq.n	80016b4 <createRobottoTasks+0x40>
			NULL, LED_BLINK_PRIORITY, &led_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e01e      	b.n	80016f2 <createRobottoTasks+0x7e>
	}
	if (xTaskCreate(motorControlTask, "MOTOR_Control", configMINIMAL_STACK_SIZE,
 80016b4:	4b14      	ldr	r3, [pc, #80]	@ (8001708 <createRobottoTasks+0x94>)
 80016b6:	9301      	str	r3, [sp, #4]
 80016b8:	2305      	movs	r3, #5
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	2300      	movs	r3, #0
 80016be:	2280      	movs	r2, #128	@ 0x80
 80016c0:	4912      	ldr	r1, [pc, #72]	@ (800170c <createRobottoTasks+0x98>)
 80016c2:	4813      	ldr	r0, [pc, #76]	@ (8001710 <createRobottoTasks+0x9c>)
 80016c4:	f004 faed 	bl	8005ca2 <xTaskCreate>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d001      	beq.n	80016d2 <createRobottoTasks+0x5e>
			NULL, MOTOR_CONTROL_PRIORITY, &motor_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e00f      	b.n	80016f2 <createRobottoTasks+0x7e>
	}
	if (xTaskCreate(motionPlanningTask, "MOTION_Planning", configMINIMAL_STACK_SIZE,
 80016d2:	4b10      	ldr	r3, [pc, #64]	@ (8001714 <createRobottoTasks+0xa0>)
 80016d4:	9301      	str	r3, [sp, #4]
 80016d6:	2303      	movs	r3, #3
 80016d8:	9300      	str	r3, [sp, #0]
 80016da:	2300      	movs	r3, #0
 80016dc:	2280      	movs	r2, #128	@ 0x80
 80016de:	490e      	ldr	r1, [pc, #56]	@ (8001718 <createRobottoTasks+0xa4>)
 80016e0:	480e      	ldr	r0, [pc, #56]	@ (800171c <createRobottoTasks+0xa8>)
 80016e2:	f004 fade 	bl	8005ca2 <xTaskCreate>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d001      	beq.n	80016f0 <createRobottoTasks+0x7c>
			NULL, MOTION_PLANNING_PRIORITY, &motion_planning_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e000      	b.n	80016f2 <createRobottoTasks+0x7e>
	}
	return ROBOTTO_OK;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	200001a0 	.word	0x200001a0
 80016fc:	20000194 	.word	0x20000194
 8001700:	0800a640 	.word	0x0800a640
 8001704:	080015f1 	.word	0x080015f1
 8001708:	20000198 	.word	0x20000198
 800170c:	0800a64c 	.word	0x0800a64c
 8001710:	08001625 	.word	0x08001625
 8001714:	2000019c 	.word	0x2000019c
 8001718:	0800a65c 	.word	0x0800a65c
 800171c:	0800164d 	.word	0x0800164d

08001720 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	607b      	str	r3, [r7, #4]
 800172a:	4b10      	ldr	r3, [pc, #64]	@ (800176c <HAL_MspInit+0x4c>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172e:	4a0f      	ldr	r2, [pc, #60]	@ (800176c <HAL_MspInit+0x4c>)
 8001730:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001734:	6453      	str	r3, [r2, #68]	@ 0x44
 8001736:	4b0d      	ldr	r3, [pc, #52]	@ (800176c <HAL_MspInit+0x4c>)
 8001738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800173a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800173e:	607b      	str	r3, [r7, #4]
 8001740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	603b      	str	r3, [r7, #0]
 8001746:	4b09      	ldr	r3, [pc, #36]	@ (800176c <HAL_MspInit+0x4c>)
 8001748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174a:	4a08      	ldr	r2, [pc, #32]	@ (800176c <HAL_MspInit+0x4c>)
 800174c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001750:	6413      	str	r3, [r2, #64]	@ 0x40
 8001752:	4b06      	ldr	r3, [pc, #24]	@ (800176c <HAL_MspInit+0x4c>)
 8001754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800175a:	603b      	str	r3, [r7, #0]
 800175c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800175e:	bf00      	nop
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	40023800 	.word	0x40023800

08001770 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08c      	sub	sp, #48	@ 0x30
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001778:	f107 031c 	add.w	r3, r7, #28
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a42      	ldr	r2, [pc, #264]	@ (8001898 <HAL_I2C_MspInit+0x128>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d12c      	bne.n	80017ec <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	61bb      	str	r3, [r7, #24]
 8001796:	4b41      	ldr	r3, [pc, #260]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	4a40      	ldr	r2, [pc, #256]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 800179c:	f043 0302 	orr.w	r3, r3, #2
 80017a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a2:	4b3e      	ldr	r3, [pc, #248]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	61bb      	str	r3, [r7, #24]
 80017ac:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ENC1_SCL_Pin|ENC1_SDA_Pin;
 80017ae:	23c0      	movs	r3, #192	@ 0xc0
 80017b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b2:	2312      	movs	r3, #18
 80017b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ba:	2303      	movs	r3, #3
 80017bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017be:	2304      	movs	r3, #4
 80017c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c2:	f107 031c 	add.w	r3, r7, #28
 80017c6:	4619      	mov	r1, r3
 80017c8:	4835      	ldr	r0, [pc, #212]	@ (80018a0 <HAL_I2C_MspInit+0x130>)
 80017ca:	f000 fc3b 	bl	8002044 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
 80017d2:	4b32      	ldr	r3, [pc, #200]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 80017d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d6:	4a31      	ldr	r2, [pc, #196]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 80017d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80017de:	4b2f      	ldr	r3, [pc, #188]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 80017e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80017ea:	e050      	b.n	800188e <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a2c      	ldr	r2, [pc, #176]	@ (80018a4 <HAL_I2C_MspInit+0x134>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d14b      	bne.n	800188e <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	613b      	str	r3, [r7, #16]
 80017fa:	4b28      	ldr	r3, [pc, #160]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4a27      	ldr	r2, [pc, #156]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 8001800:	f043 0302 	orr.w	r3, r3, #2
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4b25      	ldr	r3, [pc, #148]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	4b21      	ldr	r3, [pc, #132]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	4a20      	ldr	r2, [pc, #128]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 800181c:	f043 0304 	orr.w	r3, r3, #4
 8001820:	6313      	str	r3, [r2, #48]	@ 0x30
 8001822:	4b1e      	ldr	r3, [pc, #120]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f003 0304 	and.w	r3, r3, #4
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_SCL_Pin;
 800182e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001834:	2312      	movs	r3, #18
 8001836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183c:	2303      	movs	r3, #3
 800183e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001840:	2304      	movs	r3, #4
 8001842:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SCL_GPIO_Port, &GPIO_InitStruct);
 8001844:	f107 031c 	add.w	r3, r7, #28
 8001848:	4619      	mov	r1, r3
 800184a:	4815      	ldr	r0, [pc, #84]	@ (80018a0 <HAL_I2C_MspInit+0x130>)
 800184c:	f000 fbfa 	bl	8002044 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC2_SDA_Pin;
 8001850:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001856:	2312      	movs	r3, #18
 8001858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800185e:	2303      	movs	r3, #3
 8001860:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001862:	2304      	movs	r3, #4
 8001864:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SDA_GPIO_Port, &GPIO_InitStruct);
 8001866:	f107 031c 	add.w	r3, r7, #28
 800186a:	4619      	mov	r1, r3
 800186c:	480e      	ldr	r0, [pc, #56]	@ (80018a8 <HAL_I2C_MspInit+0x138>)
 800186e:	f000 fbe9 	bl	8002044 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	60bb      	str	r3, [r7, #8]
 8001876:	4b09      	ldr	r3, [pc, #36]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800187a:	4a08      	ldr	r2, [pc, #32]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 800187c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001880:	6413      	str	r3, [r2, #64]	@ 0x40
 8001882:	4b06      	ldr	r3, [pc, #24]	@ (800189c <HAL_I2C_MspInit+0x12c>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001886:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	68bb      	ldr	r3, [r7, #8]
}
 800188e:	bf00      	nop
 8001890:	3730      	adds	r7, #48	@ 0x30
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40005400 	.word	0x40005400
 800189c:	40023800 	.word	0x40023800
 80018a0:	40020400 	.word	0x40020400
 80018a4:	40005800 	.word	0x40005800
 80018a8:	40020800 	.word	0x40020800

080018ac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a0b      	ldr	r2, [pc, #44]	@ (80018e8 <HAL_TIM_Base_MspInit+0x3c>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d10d      	bne.n	80018da <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	4b0a      	ldr	r3, [pc, #40]	@ (80018ec <HAL_TIM_Base_MspInit+0x40>)
 80018c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c6:	4a09      	ldr	r2, [pc, #36]	@ (80018ec <HAL_TIM_Base_MspInit+0x40>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ce:	4b07      	ldr	r3, [pc, #28]	@ (80018ec <HAL_TIM_Base_MspInit+0x40>)
 80018d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80018da:	bf00      	nop
 80018dc:	3714      	adds	r7, #20
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	40010000 	.word	0x40010000
 80018ec:	40023800 	.word	0x40023800

080018f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f8:	f107 030c 	add.w	r3, r7, #12
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a12      	ldr	r2, [pc, #72]	@ (8001958 <HAL_TIM_MspPostInit+0x68>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d11e      	bne.n	8001950 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	60bb      	str	r3, [r7, #8]
 8001916:	4b11      	ldr	r3, [pc, #68]	@ (800195c <HAL_TIM_MspPostInit+0x6c>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	4a10      	ldr	r2, [pc, #64]	@ (800195c <HAL_TIM_MspPostInit+0x6c>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	6313      	str	r3, [r2, #48]	@ 0x30
 8001922:	4b0e      	ldr	r3, [pc, #56]	@ (800195c <HAL_TIM_MspPostInit+0x6c>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	60bb      	str	r3, [r7, #8]
 800192c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_R_PWM_Pin|MOTOR_L_PWM_Pin;
 800192e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001932:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001934:	2302      	movs	r3, #2
 8001936:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193c:	2300      	movs	r3, #0
 800193e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001940:	2301      	movs	r3, #1
 8001942:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	4619      	mov	r1, r3
 800194a:	4805      	ldr	r0, [pc, #20]	@ (8001960 <HAL_TIM_MspPostInit+0x70>)
 800194c:	f000 fb7a 	bl	8002044 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001950:	bf00      	nop
 8001952:	3720      	adds	r7, #32
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40010000 	.word	0x40010000
 800195c:	40023800 	.word	0x40023800
 8001960:	40020000 	.word	0x40020000

08001964 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08e      	sub	sp, #56	@ 0x38
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800196c:	2300      	movs	r3, #0
 800196e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001970:	2300      	movs	r3, #0
 8001972:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001974:	2300      	movs	r3, #0
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	4b33      	ldr	r3, [pc, #204]	@ (8001a48 <HAL_InitTick+0xe4>)
 800197a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197c:	4a32      	ldr	r2, [pc, #200]	@ (8001a48 <HAL_InitTick+0xe4>)
 800197e:	f043 0320 	orr.w	r3, r3, #32
 8001982:	6413      	str	r3, [r2, #64]	@ 0x40
 8001984:	4b30      	ldr	r3, [pc, #192]	@ (8001a48 <HAL_InitTick+0xe4>)
 8001986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001988:	f003 0320 	and.w	r3, r3, #32
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001990:	f107 0210 	add.w	r2, r7, #16
 8001994:	f107 0314 	add.w	r3, r7, #20
 8001998:	4611      	mov	r1, r2
 800199a:	4618      	mov	r0, r3
 800199c:	f001 fc6c 	bl	8003278 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80019a0:	6a3b      	ldr	r3, [r7, #32]
 80019a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80019a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d103      	bne.n	80019b2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80019aa:	f001 fc51 	bl	8003250 <HAL_RCC_GetPCLK1Freq>
 80019ae:	6378      	str	r0, [r7, #52]	@ 0x34
 80019b0:	e004      	b.n	80019bc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80019b2:	f001 fc4d 	bl	8003250 <HAL_RCC_GetPCLK1Freq>
 80019b6:	4603      	mov	r3, r0
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019be:	4a23      	ldr	r2, [pc, #140]	@ (8001a4c <HAL_InitTick+0xe8>)
 80019c0:	fba2 2303 	umull	r2, r3, r2, r3
 80019c4:	0c9b      	lsrs	r3, r3, #18
 80019c6:	3b01      	subs	r3, #1
 80019c8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80019ca:	4b21      	ldr	r3, [pc, #132]	@ (8001a50 <HAL_InitTick+0xec>)
 80019cc:	4a21      	ldr	r2, [pc, #132]	@ (8001a54 <HAL_InitTick+0xf0>)
 80019ce:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80019d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a50 <HAL_InitTick+0xec>)
 80019d2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019d6:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80019d8:	4a1d      	ldr	r2, [pc, #116]	@ (8001a50 <HAL_InitTick+0xec>)
 80019da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019dc:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80019de:	4b1c      	ldr	r3, [pc, #112]	@ (8001a50 <HAL_InitTick+0xec>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a50 <HAL_InitTick+0xec>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ea:	4b19      	ldr	r3, [pc, #100]	@ (8001a50 <HAL_InitTick+0xec>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 80019f0:	4817      	ldr	r0, [pc, #92]	@ (8001a50 <HAL_InitTick+0xec>)
 80019f2:	f002 f8bb 	bl	8003b6c <HAL_TIM_Base_Init>
 80019f6:	4603      	mov	r3, r0
 80019f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80019fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d11b      	bne.n	8001a3c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001a04:	4812      	ldr	r0, [pc, #72]	@ (8001a50 <HAL_InitTick+0xec>)
 8001a06:	f002 f901 	bl	8003c0c <HAL_TIM_Base_Start_IT>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001a10:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d111      	bne.n	8001a3c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001a18:	2037      	movs	r0, #55	@ 0x37
 8001a1a:	f000 fb05 	bl	8002028 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2b0f      	cmp	r3, #15
 8001a22:	d808      	bhi.n	8001a36 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001a24:	2200      	movs	r2, #0
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	2037      	movs	r0, #55	@ 0x37
 8001a2a:	f000 fae1 	bl	8001ff0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a58 <HAL_InitTick+0xf4>)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6013      	str	r3, [r2, #0]
 8001a34:	e002      	b.n	8001a3c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001a3c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3738      	adds	r7, #56	@ 0x38
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	431bde83 	.word	0x431bde83
 8001a50:	200001a4 	.word	0x200001a4
 8001a54:	40001400 	.word	0x40001400
 8001a58:	20000024 	.word	0x20000024

08001a5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <NMI_Handler+0x4>

08001a64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <HardFault_Handler+0x4>

08001a6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a70:	bf00      	nop
 8001a72:	e7fd      	b.n	8001a70 <MemManage_Handler+0x4>

08001a74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <BusFault_Handler+0x4>

08001a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <UsageFault_Handler+0x4>

08001a84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
	...

08001a94 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001a98:	4802      	ldr	r0, [pc, #8]	@ (8001aa4 <TIM7_IRQHandler+0x10>)
 8001a9a:	f002 fa49 	bl	8003f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200001a4 	.word	0x200001a4

08001aa8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aac:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <SystemInit+0x20>)
 8001aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ab2:	4a05      	ldr	r2, [pc, #20]	@ (8001ac8 <SystemInit+0x20>)
 8001ab4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ab8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <readAngleAndUpdateWheelsStatus>:




RobottoErrorCode readAngleAndUpdateWheelsStatus(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
	TickType_t tick = xTaskGetTickCount();
 8001ad6:	f004 fcd9 	bl	800648c <xTaskGetTickCount>
 8001ada:	6178      	str	r0, [r7, #20]

	float left_wheel_angle = 0.0f;
 8001adc:	f04f 0300 	mov.w	r3, #0
 8001ae0:	613b      	str	r3, [r7, #16]
	if(ROBOTTO_OK != readAngleRad(WHEEL_LEFT, &left_wheel_angle))
 8001ae2:	f107 0310 	add.w	r3, r7, #16
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	2001      	movs	r0, #1
 8001aea:	f003 f8d1 	bl	8004c90 <readAngleRad>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <readAngleAndUpdateWheelsStatus+0x2c>
	{
		return ROBOTTO_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e01e      	b.n	8001b36 <readAngleAndUpdateWheelsStatus+0x6a>
	}
	updateWheelStatusEstimation(left_wheel_status, left_wheel_angle, tick);
 8001af8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001afc:	6979      	ldr	r1, [r7, #20]
 8001afe:	eeb0 0a67 	vmov.f32	s0, s15
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff fc78 	bl	80013f8 <updateWheelStatusEstimation>


	float right_wheel_angle = 0.0f;
 8001b08:	f04f 0300 	mov.w	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
	if(ROBOTTO_OK != readAngleRad(WHEEL_RIGHT, &right_wheel_angle))
 8001b0e:	f107 030c 	add.w	r3, r7, #12
 8001b12:	4619      	mov	r1, r3
 8001b14:	2000      	movs	r0, #0
 8001b16:	f003 f8bb 	bl	8004c90 <readAngleRad>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <readAngleAndUpdateWheelsStatus+0x58>
	{
		return ROBOTTO_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e008      	b.n	8001b36 <readAngleAndUpdateWheelsStatus+0x6a>
	}
	updateWheelStatusEstimation(right_wheel_status, right_wheel_angle, tick);
 8001b24:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b28:	6979      	ldr	r1, [r7, #20]
 8001b2a:	eeb0 0a67 	vmov.f32	s0, s15
 8001b2e:	6838      	ldr	r0, [r7, #0]
 8001b30:	f7ff fc62 	bl	80013f8 <updateWheelStatusEstimation>

	return ROBOTTO_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <runWheelsControlStatusInit>:
/////////////////////////////////////////////////////////////////



ActivityStatus runWheelsControlStatusInit(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b088      	sub	sp, #32
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
	initializeMotorDriver();
 8001b4a:	f003 f979 	bl	8004e40 <initializeMotorDriver>

	EncoderStatus left_encoder_status = {0};
 8001b4e:	f107 0314 	add.w	r3, r7, #20
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	605a      	str	r2, [r3, #4]
 8001b58:	609a      	str	r2, [r3, #8]
	if(ROBOTTO_OK != readFullEncoder(WHEEL_LEFT, &left_encoder_status) || 0 == left_encoder_status.magnet_detected)
 8001b5a:	f107 0314 	add.w	r3, r7, #20
 8001b5e:	4619      	mov	r1, r3
 8001b60:	2001      	movs	r0, #1
 8001b62:	f003 f8fb 	bl	8004d5c <readFullEncoder>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d102      	bne.n	8001b72 <runWheelsControlStatusInit+0x32>
 8001b6c:	7d3b      	ldrb	r3, [r7, #20]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d104      	bne.n	8001b7c <runWheelsControlStatusInit+0x3c>
	{
		last_error = "ERROR WHILE READING LEFT ENCODER";
 8001b72:	4b16      	ldr	r3, [pc, #88]	@ (8001bcc <runWheelsControlStatusInit+0x8c>)
 8001b74:	4a16      	ldr	r2, [pc, #88]	@ (8001bd0 <runWheelsControlStatusInit+0x90>)
 8001b76:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8001b78:	2302      	movs	r3, #2
 8001b7a:	e023      	b.n	8001bc4 <runWheelsControlStatusInit+0x84>
	};

	EncoderStatus right_encoder_status = {0};
 8001b7c:	f107 0308 	add.w	r3, r7, #8
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
 8001b86:	609a      	str	r2, [r3, #8]
	if(ROBOTTO_OK != readFullEncoder(WHEEL_RIGHT, &right_encoder_status) || 0 == right_encoder_status.magnet_detected)
 8001b88:	f107 0308 	add.w	r3, r7, #8
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	2000      	movs	r0, #0
 8001b90:	f003 f8e4 	bl	8004d5c <readFullEncoder>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d102      	bne.n	8001ba0 <runWheelsControlStatusInit+0x60>
 8001b9a:	7a3b      	ldrb	r3, [r7, #8]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d104      	bne.n	8001baa <runWheelsControlStatusInit+0x6a>
	{
		last_error = "ERROR WHILE READING RIGHT ENCODER";
 8001ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8001bcc <runWheelsControlStatusInit+0x8c>)
 8001ba2:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd4 <runWheelsControlStatusInit+0x94>)
 8001ba4:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	e00c      	b.n	8001bc4 <runWheelsControlStatusInit+0x84>
	};

	if(ROBOTTO_OK != readAngleAndUpdateWheelsStatus(left_wheel_status, right_wheel_status))
 8001baa:	6839      	ldr	r1, [r7, #0]
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f7ff ff8d 	bl	8001acc <readAngleAndUpdateWheelsStatus>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d004      	beq.n	8001bc2 <runWheelsControlStatusInit+0x82>
	{
		last_error = "ERROR WHILE UPDATING STATE";
 8001bb8:	4b04      	ldr	r3, [pc, #16]	@ (8001bcc <runWheelsControlStatusInit+0x8c>)
 8001bba:	4a07      	ldr	r2, [pc, #28]	@ (8001bd8 <runWheelsControlStatusInit+0x98>)
 8001bbc:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	e000      	b.n	8001bc4 <runWheelsControlStatusInit+0x84>
	}

	return ACTIVITY_STATUS_RUNNING;
 8001bc2:	2301      	movs	r3, #1
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3720      	adds	r7, #32
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	200001ec 	.word	0x200001ec
 8001bd0:	0800a66c 	.word	0x0800a66c
 8001bd4:	0800a690 	.word	0x0800a690
 8001bd8:	0800a6b4 	.word	0x0800a6b4

08001bdc <floatTo3Dec>:

int floatTo3Dec(float input)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	ed87 0a01 	vstr	s0, [r7, #4]
	return (int)(input*1000);
 8001be6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bea:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001c08 <floatTo3Dec+0x2c>
 8001bee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bf2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bf6:	ee17 3a90 	vmov	r3, s15
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	447a0000 	.word	0x447a0000

08001c0c <runWheelsControlStatusRunning>:


ActivityStatus runWheelsControlStatusRunning(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 8001c0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c10:	b08d      	sub	sp, #52	@ 0x34
 8001c12:	af06      	add	r7, sp, #24
 8001c14:	60f8      	str	r0, [r7, #12]
 8001c16:	60b9      	str	r1, [r7, #8]
	// GET SETPOINT FROM MOTION PLANNING
	static WheelSpeedSetPoint speed_set_point = {0};
	static int missing_setpoint_counter = 0;


	if (xQueueReceive(speed_set_points_queue_handle, &speed_set_point, 0) == pdPASS)
 8001c18:	4b44      	ldr	r3, [pc, #272]	@ (8001d2c <runWheelsControlStatusRunning+0x120>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	4944      	ldr	r1, [pc, #272]	@ (8001d30 <runWheelsControlStatusRunning+0x124>)
 8001c20:	4618      	mov	r0, r3
 8001c22:	f003 fceb 	bl	80055fc <xQueueReceive>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d103      	bne.n	8001c34 <runWheelsControlStatusRunning+0x28>
	{
		missing_setpoint_counter = 0;
 8001c2c:	4b41      	ldr	r3, [pc, #260]	@ (8001d34 <runWheelsControlStatusRunning+0x128>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	e004      	b.n	8001c3e <runWheelsControlStatusRunning+0x32>
	}
	else
	{
		++missing_setpoint_counter;
 8001c34:	4b3f      	ldr	r3, [pc, #252]	@ (8001d34 <runWheelsControlStatusRunning+0x128>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	4a3e      	ldr	r2, [pc, #248]	@ (8001d34 <runWheelsControlStatusRunning+0x128>)
 8001c3c:	6013      	str	r3, [r2, #0]
	}

	if(missing_setpoint_counter > 6)
 8001c3e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d34 <runWheelsControlStatusRunning+0x128>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2b06      	cmp	r3, #6
 8001c44:	dd04      	ble.n	8001c50 <runWheelsControlStatusRunning+0x44>
	{
		last_error = "MISSING UPDATES OF SPEED SET POINTS";
 8001c46:	4b3c      	ldr	r3, [pc, #240]	@ (8001d38 <runWheelsControlStatusRunning+0x12c>)
 8001c48:	4a3c      	ldr	r2, [pc, #240]	@ (8001d3c <runWheelsControlStatusRunning+0x130>)
 8001c4a:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	e067      	b.n	8001d20 <runWheelsControlStatusRunning+0x114>
	}


	// READ WHEEL STATUS FROM ENCODERS
	if(ROBOTTO_OK != readAngleAndUpdateWheelsStatus(left_wheel_status, right_wheel_status))
 8001c50:	68b9      	ldr	r1, [r7, #8]
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f7ff ff3a 	bl	8001acc <readAngleAndUpdateWheelsStatus>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d004      	beq.n	8001c68 <runWheelsControlStatusRunning+0x5c>
	{
		last_error = "CANNOT READ FROM ENCODER";
 8001c5e:	4b36      	ldr	r3, [pc, #216]	@ (8001d38 <runWheelsControlStatusRunning+0x12c>)
 8001c60:	4a37      	ldr	r2, [pc, #220]	@ (8001d40 <runWheelsControlStatusRunning+0x134>)
 8001c62:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8001c64:	2302      	movs	r3, #2
 8001c66:	e05b      	b.n	8001d20 <runWheelsControlStatusRunning+0x114>
	}


	// RUN CONTROL LOOP AND ACTUATE
	float left_duty, right_duty;
	if(calculateRequiredDutyCycle(&speed_set_point, left_wheel_status, right_wheel_status, &left_duty, &right_duty) != ROBOTTO_OK)
 8001c68:	f107 0214 	add.w	r2, r7, #20
 8001c6c:	f107 0310 	add.w	r3, r7, #16
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	4613      	mov	r3, r2
 8001c74:	68ba      	ldr	r2, [r7, #8]
 8001c76:	68f9      	ldr	r1, [r7, #12]
 8001c78:	482d      	ldr	r0, [pc, #180]	@ (8001d30 <runWheelsControlStatusRunning+0x124>)
 8001c7a:	f7ff fc85 	bl	8001588 <calculateRequiredDutyCycle>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <runWheelsControlStatusRunning+0x7c>
	{
		return ACTIVITY_STATUS_ERROR;
 8001c84:	2302      	movs	r3, #2
 8001c86:	e04b      	b.n	8001d20 <runWheelsControlStatusRunning+0x114>
	}

	setMotorDutyCycle(WHEEL_LEFT, left_duty);
 8001c88:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c90:	2001      	movs	r0, #1
 8001c92:	f003 f935 	bl	8004f00 <setMotorDutyCycle>
	setMotorDutyCycle(WHEEL_RIGHT, right_duty);
 8001c96:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c9a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c9e:	2000      	movs	r0, #0
 8001ca0:	f003 f92e 	bl	8004f00 <setMotorDutyCycle>
	* u: Print the argument as an unsigned integer
	* x: Print the argument as an hexadecimal integer
	* s: Print the string pointed to by the argument
	* p: Print the argument as an 8-digit hexadecimal integer.
	 */
	SEGGER_RTT_printf(0, "%u;%5d;%5d;%5d;%5d;%5d;%5d\n",
 8001ca4:	f004 fbf2 	bl	800648c <xTaskGetTickCount>
 8001ca8:	4680      	mov	r8, r0
 8001caa:	4b21      	ldr	r3, [pc, #132]	@ (8001d30 <runWheelsControlStatusRunning+0x124>)
 8001cac:	edd3 7a00 	vldr	s15, [r3]
 8001cb0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cb4:	f7ff ff92 	bl	8001bdc <floatTo3Dec>
 8001cb8:	4681      	mov	r9, r0
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	edd3 7a01 	vldr	s15, [r3, #4]
 8001cc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc4:	f7ff ff8a 	bl	8001bdc <floatTo3Dec>
 8001cc8:	4604      	mov	r4, r0
 8001cca:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cce:	eeb0 0a67 	vmov.f32	s0, s15
 8001cd2:	f7ff ff83 	bl	8001bdc <floatTo3Dec>
 8001cd6:	4605      	mov	r5, r0
 8001cd8:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <runWheelsControlStatusRunning+0x124>)
 8001cda:	edd3 7a01 	vldr	s15, [r3, #4]
 8001cde:	eeb0 0a67 	vmov.f32	s0, s15
 8001ce2:	f7ff ff7b 	bl	8001bdc <floatTo3Dec>
 8001ce6:	4606      	mov	r6, r0
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	edd3 7a01 	vldr	s15, [r3, #4]
 8001cee:	eeb0 0a67 	vmov.f32	s0, s15
 8001cf2:	f7ff ff73 	bl	8001bdc <floatTo3Dec>
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cfc:	eeb0 0a67 	vmov.f32	s0, s15
 8001d00:	f7ff ff6c 	bl	8001bdc <floatTo3Dec>
 8001d04:	4603      	mov	r3, r0
 8001d06:	9304      	str	r3, [sp, #16]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	9303      	str	r3, [sp, #12]
 8001d0c:	9602      	str	r6, [sp, #8]
 8001d0e:	9501      	str	r5, [sp, #4]
 8001d10:	9400      	str	r4, [sp, #0]
 8001d12:	464b      	mov	r3, r9
 8001d14:	4642      	mov	r2, r8
 8001d16:	490b      	ldr	r1, [pc, #44]	@ (8001d44 <runWheelsControlStatusRunning+0x138>)
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f007 f81d 	bl	8008d58 <SEGGER_RTT_printf>
			//floatTo3Dec(right_wheel_status->last_angle),
			floatTo3Dec(right_duty));



	return ACTIVITY_STATUS_RUNNING;
 8001d1e:	2301      	movs	r3, #1
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	371c      	adds	r7, #28
 8001d24:	46bd      	mov	sp, r7
 8001d26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001d2a:	bf00      	nop
 8001d2c:	200001a0 	.word	0x200001a0
 8001d30:	200001f0 	.word	0x200001f0
 8001d34:	200001f8 	.word	0x200001f8
 8001d38:	200001ec 	.word	0x200001ec
 8001d3c:	0800a6d0 	.word	0x0800a6d0
 8001d40:	0800a6f4 	.word	0x0800a6f4
 8001d44:	0800a710 	.word	0x0800a710

08001d48 <runWheelsControlStateMachine>:




void runWheelsControlStateMachine()
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;
	static WheelStatus left_wheel_status = {0};
	static WheelStatus right_wheel_status = {0};

	if(ACTIVITY_STATUS_INIT == activity_status)
 8001d4c:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <runWheelsControlStateMachine+0x50>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d108      	bne.n	8001d66 <runWheelsControlStateMachine+0x1e>
	{
		activity_status = runWheelsControlStatusInit(&left_wheel_status, &right_wheel_status);
 8001d54:	4911      	ldr	r1, [pc, #68]	@ (8001d9c <runWheelsControlStateMachine+0x54>)
 8001d56:	4812      	ldr	r0, [pc, #72]	@ (8001da0 <runWheelsControlStateMachine+0x58>)
 8001d58:	f7ff fef2 	bl	8001b40 <runWheelsControlStatusInit>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	461a      	mov	r2, r3
 8001d60:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <runWheelsControlStateMachine+0x50>)
 8001d62:	701a      	strb	r2, [r3, #0]
		return;
 8001d64:	e016      	b.n	8001d94 <runWheelsControlStateMachine+0x4c>
	}
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 8001d66:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <runWheelsControlStateMachine+0x50>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d108      	bne.n	8001d80 <runWheelsControlStateMachine+0x38>
	{
		activity_status = runWheelsControlStatusRunning(&left_wheel_status, &right_wheel_status);
 8001d6e:	490b      	ldr	r1, [pc, #44]	@ (8001d9c <runWheelsControlStateMachine+0x54>)
 8001d70:	480b      	ldr	r0, [pc, #44]	@ (8001da0 <runWheelsControlStateMachine+0x58>)
 8001d72:	f7ff ff4b 	bl	8001c0c <runWheelsControlStatusRunning>
 8001d76:	4603      	mov	r3, r0
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <runWheelsControlStateMachine+0x50>)
 8001d7c:	701a      	strb	r2, [r3, #0]
		return;
 8001d7e:	e009      	b.n	8001d94 <runWheelsControlStateMachine+0x4c>
	}
	else
	{
		// ACTIVITY_STATUS_ERROR
		setMotorDutyCycle(WHEEL_RIGHT, 0);
 8001d80:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8001da4 <runWheelsControlStateMachine+0x5c>
 8001d84:	2000      	movs	r0, #0
 8001d86:	f003 f8bb 	bl	8004f00 <setMotorDutyCycle>
		setMotorDutyCycle(WHEEL_LEFT, 0);
 8001d8a:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8001da4 <runWheelsControlStateMachine+0x5c>
 8001d8e:	2001      	movs	r0, #1
 8001d90:	f003 f8b6 	bl	8004f00 <setMotorDutyCycle>
	}
}
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200001fc 	.word	0x200001fc
 8001d9c:	20000210 	.word	0x20000210
 8001da0:	20000200 	.word	0x20000200
 8001da4:	00000000 	.word	0x00000000

08001da8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001da8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001de0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001dac:	f7ff fe7c 	bl	8001aa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001db0:	480c      	ldr	r0, [pc, #48]	@ (8001de4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001db2:	490d      	ldr	r1, [pc, #52]	@ (8001de8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001db4:	4a0d      	ldr	r2, [pc, #52]	@ (8001dec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001db6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db8:	e002      	b.n	8001dc0 <LoopCopyDataInit>

08001dba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dbe:	3304      	adds	r3, #4

08001dc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc4:	d3f9      	bcc.n	8001dba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001df0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8001df4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dcc:	e001      	b.n	8001dd2 <LoopFillZerobss>

08001dce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dd0:	3204      	adds	r2, #4

08001dd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd4:	d3fb      	bcc.n	8001dce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001dd6:	f008 fb8b 	bl	800a4f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dda:	f7ff f89f 	bl	8000f1c <main>
  bx  lr    
 8001dde:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001de0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001de4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001de8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001dec:	0800a860 	.word	0x0800a860
  ldr r2, =_sbss
 8001df0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001df4:	200053d4 	.word	0x200053d4

08001df8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001df8:	e7fe      	b.n	8001df8 <ADC_IRQHandler>
	...

08001dfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e00:	4b0e      	ldr	r3, [pc, #56]	@ (8001e3c <HAL_Init+0x40>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a0d      	ldr	r2, [pc, #52]	@ (8001e3c <HAL_Init+0x40>)
 8001e06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e3c <HAL_Init+0x40>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a0a      	ldr	r2, [pc, #40]	@ (8001e3c <HAL_Init+0x40>)
 8001e12:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e18:	4b08      	ldr	r3, [pc, #32]	@ (8001e3c <HAL_Init+0x40>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a07      	ldr	r2, [pc, #28]	@ (8001e3c <HAL_Init+0x40>)
 8001e1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e24:	2003      	movs	r0, #3
 8001e26:	f000 f8d8 	bl	8001fda <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	f7ff fd9a 	bl	8001964 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e30:	f7ff fc76 	bl	8001720 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40023c00 	.word	0x40023c00

08001e40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e44:	4b06      	ldr	r3, [pc, #24]	@ (8001e60 <HAL_IncTick+0x20>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	4b06      	ldr	r3, [pc, #24]	@ (8001e64 <HAL_IncTick+0x24>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4413      	add	r3, r2
 8001e50:	4a04      	ldr	r2, [pc, #16]	@ (8001e64 <HAL_IncTick+0x24>)
 8001e52:	6013      	str	r3, [r2, #0]
}
 8001e54:	bf00      	nop
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	20000028 	.word	0x20000028
 8001e64:	20000220 	.word	0x20000220

08001e68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e6c:	4b03      	ldr	r3, [pc, #12]	@ (8001e7c <HAL_GetTick+0x14>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	20000220 	.word	0x20000220

08001e80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f003 0307 	and.w	r3, r3, #7
 8001e8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e90:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e96:	68ba      	ldr	r2, [r7, #8]
 8001e98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ea8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001eac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001eb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eb2:	4a04      	ldr	r2, [pc, #16]	@ (8001ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	60d3      	str	r3, [r2, #12]
}
 8001eb8:	bf00      	nop
 8001eba:	3714      	adds	r7, #20
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ecc:	4b04      	ldr	r3, [pc, #16]	@ (8001ee0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	0a1b      	lsrs	r3, r3, #8
 8001ed2:	f003 0307 	and.w	r3, r3, #7
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	e000ed00 	.word	0xe000ed00

08001ee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	db0b      	blt.n	8001f0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ef6:	79fb      	ldrb	r3, [r7, #7]
 8001ef8:	f003 021f 	and.w	r2, r3, #31
 8001efc:	4907      	ldr	r1, [pc, #28]	@ (8001f1c <__NVIC_EnableIRQ+0x38>)
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	095b      	lsrs	r3, r3, #5
 8001f04:	2001      	movs	r0, #1
 8001f06:	fa00 f202 	lsl.w	r2, r0, r2
 8001f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f0e:	bf00      	nop
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	e000e100 	.word	0xe000e100

08001f20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	6039      	str	r1, [r7, #0]
 8001f2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	db0a      	blt.n	8001f4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	b2da      	uxtb	r2, r3
 8001f38:	490c      	ldr	r1, [pc, #48]	@ (8001f6c <__NVIC_SetPriority+0x4c>)
 8001f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3e:	0112      	lsls	r2, r2, #4
 8001f40:	b2d2      	uxtb	r2, r2
 8001f42:	440b      	add	r3, r1
 8001f44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f48:	e00a      	b.n	8001f60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	b2da      	uxtb	r2, r3
 8001f4e:	4908      	ldr	r1, [pc, #32]	@ (8001f70 <__NVIC_SetPriority+0x50>)
 8001f50:	79fb      	ldrb	r3, [r7, #7]
 8001f52:	f003 030f 	and.w	r3, r3, #15
 8001f56:	3b04      	subs	r3, #4
 8001f58:	0112      	lsls	r2, r2, #4
 8001f5a:	b2d2      	uxtb	r2, r2
 8001f5c:	440b      	add	r3, r1
 8001f5e:	761a      	strb	r2, [r3, #24]
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr
 8001f6c:	e000e100 	.word	0xe000e100
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b089      	sub	sp, #36	@ 0x24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f003 0307 	and.w	r3, r3, #7
 8001f86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	f1c3 0307 	rsb	r3, r3, #7
 8001f8e:	2b04      	cmp	r3, #4
 8001f90:	bf28      	it	cs
 8001f92:	2304      	movcs	r3, #4
 8001f94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	3304      	adds	r3, #4
 8001f9a:	2b06      	cmp	r3, #6
 8001f9c:	d902      	bls.n	8001fa4 <NVIC_EncodePriority+0x30>
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	3b03      	subs	r3, #3
 8001fa2:	e000      	b.n	8001fa6 <NVIC_EncodePriority+0x32>
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	43da      	mvns	r2, r3
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	401a      	ands	r2, r3
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fbc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc6:	43d9      	mvns	r1, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fcc:	4313      	orrs	r3, r2
         );
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3724      	adds	r7, #36	@ 0x24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff ff4c 	bl	8001e80 <__NVIC_SetPriorityGrouping>
}
 8001fe8:	bf00      	nop
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
 8001ffc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ffe:	2300      	movs	r3, #0
 8002000:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002002:	f7ff ff61 	bl	8001ec8 <__NVIC_GetPriorityGrouping>
 8002006:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	68b9      	ldr	r1, [r7, #8]
 800200c:	6978      	ldr	r0, [r7, #20]
 800200e:	f7ff ffb1 	bl	8001f74 <NVIC_EncodePriority>
 8002012:	4602      	mov	r2, r0
 8002014:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002018:	4611      	mov	r1, r2
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff ff80 	bl	8001f20 <__NVIC_SetPriority>
}
 8002020:	bf00      	nop
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff ff54 	bl	8001ee4 <__NVIC_EnableIRQ>
}
 800203c:	bf00      	nop
 800203e:	3708      	adds	r7, #8
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002044:	b480      	push	{r7}
 8002046:	b089      	sub	sp, #36	@ 0x24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800204e:	2300      	movs	r3, #0
 8002050:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002052:	2300      	movs	r3, #0
 8002054:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002056:	2300      	movs	r3, #0
 8002058:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800205a:	2300      	movs	r3, #0
 800205c:	61fb      	str	r3, [r7, #28]
 800205e:	e165      	b.n	800232c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002060:	2201      	movs	r2, #1
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	4013      	ands	r3, r2
 8002072:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	429a      	cmp	r2, r3
 800207a:	f040 8154 	bne.w	8002326 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f003 0303 	and.w	r3, r3, #3
 8002086:	2b01      	cmp	r3, #1
 8002088:	d005      	beq.n	8002096 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002092:	2b02      	cmp	r3, #2
 8002094:	d130      	bne.n	80020f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	2203      	movs	r2, #3
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43db      	mvns	r3, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4013      	ands	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	68da      	ldr	r2, [r3, #12]
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	4313      	orrs	r3, r2
 80020be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020cc:	2201      	movs	r2, #1
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	fa02 f303 	lsl.w	r3, r2, r3
 80020d4:	43db      	mvns	r3, r3
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	4013      	ands	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	091b      	lsrs	r3, r3, #4
 80020e2:	f003 0201 	and.w	r2, r3, #1
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f003 0303 	and.w	r3, r3, #3
 8002100:	2b03      	cmp	r3, #3
 8002102:	d017      	beq.n	8002134 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	2203      	movs	r2, #3
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	43db      	mvns	r3, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4013      	ands	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	4313      	orrs	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d123      	bne.n	8002188 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	08da      	lsrs	r2, r3, #3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3208      	adds	r2, #8
 8002148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800214c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	f003 0307 	and.w	r3, r3, #7
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	220f      	movs	r2, #15
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	4013      	ands	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	691a      	ldr	r2, [r3, #16]
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4313      	orrs	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	08da      	lsrs	r2, r3, #3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3208      	adds	r2, #8
 8002182:	69b9      	ldr	r1, [r7, #24]
 8002184:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	2203      	movs	r2, #3
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	43db      	mvns	r3, r3
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	4013      	ands	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f003 0203 	and.w	r2, r3, #3
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f000 80ae 	beq.w	8002326 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ca:	2300      	movs	r3, #0
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	4b5d      	ldr	r3, [pc, #372]	@ (8002344 <HAL_GPIO_Init+0x300>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	4a5c      	ldr	r2, [pc, #368]	@ (8002344 <HAL_GPIO_Init+0x300>)
 80021d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80021da:	4b5a      	ldr	r3, [pc, #360]	@ (8002344 <HAL_GPIO_Init+0x300>)
 80021dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021e6:	4a58      	ldr	r2, [pc, #352]	@ (8002348 <HAL_GPIO_Init+0x304>)
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	089b      	lsrs	r3, r3, #2
 80021ec:	3302      	adds	r3, #2
 80021ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	f003 0303 	and.w	r3, r3, #3
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	220f      	movs	r2, #15
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	43db      	mvns	r3, r3
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	4013      	ands	r3, r2
 8002208:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a4f      	ldr	r2, [pc, #316]	@ (800234c <HAL_GPIO_Init+0x308>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d025      	beq.n	800225e <HAL_GPIO_Init+0x21a>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a4e      	ldr	r2, [pc, #312]	@ (8002350 <HAL_GPIO_Init+0x30c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d01f      	beq.n	800225a <HAL_GPIO_Init+0x216>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a4d      	ldr	r2, [pc, #308]	@ (8002354 <HAL_GPIO_Init+0x310>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d019      	beq.n	8002256 <HAL_GPIO_Init+0x212>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a4c      	ldr	r2, [pc, #304]	@ (8002358 <HAL_GPIO_Init+0x314>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d013      	beq.n	8002252 <HAL_GPIO_Init+0x20e>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a4b      	ldr	r2, [pc, #300]	@ (800235c <HAL_GPIO_Init+0x318>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d00d      	beq.n	800224e <HAL_GPIO_Init+0x20a>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a4a      	ldr	r2, [pc, #296]	@ (8002360 <HAL_GPIO_Init+0x31c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d007      	beq.n	800224a <HAL_GPIO_Init+0x206>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a49      	ldr	r2, [pc, #292]	@ (8002364 <HAL_GPIO_Init+0x320>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d101      	bne.n	8002246 <HAL_GPIO_Init+0x202>
 8002242:	2306      	movs	r3, #6
 8002244:	e00c      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 8002246:	2307      	movs	r3, #7
 8002248:	e00a      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 800224a:	2305      	movs	r3, #5
 800224c:	e008      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 800224e:	2304      	movs	r3, #4
 8002250:	e006      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 8002252:	2303      	movs	r3, #3
 8002254:	e004      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 8002256:	2302      	movs	r3, #2
 8002258:	e002      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 800225a:	2301      	movs	r3, #1
 800225c:	e000      	b.n	8002260 <HAL_GPIO_Init+0x21c>
 800225e:	2300      	movs	r3, #0
 8002260:	69fa      	ldr	r2, [r7, #28]
 8002262:	f002 0203 	and.w	r2, r2, #3
 8002266:	0092      	lsls	r2, r2, #2
 8002268:	4093      	lsls	r3, r2
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4313      	orrs	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002270:	4935      	ldr	r1, [pc, #212]	@ (8002348 <HAL_GPIO_Init+0x304>)
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	089b      	lsrs	r3, r3, #2
 8002276:	3302      	adds	r3, #2
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800227e:	4b3a      	ldr	r3, [pc, #232]	@ (8002368 <HAL_GPIO_Init+0x324>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	43db      	mvns	r3, r3
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	4013      	ands	r3, r2
 800228c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d003      	beq.n	80022a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	4313      	orrs	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022a2:	4a31      	ldr	r2, [pc, #196]	@ (8002368 <HAL_GPIO_Init+0x324>)
 80022a4:	69bb      	ldr	r3, [r7, #24]
 80022a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022a8:	4b2f      	ldr	r3, [pc, #188]	@ (8002368 <HAL_GPIO_Init+0x324>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	43db      	mvns	r3, r3
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4013      	ands	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d003      	beq.n	80022cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022cc:	4a26      	ldr	r2, [pc, #152]	@ (8002368 <HAL_GPIO_Init+0x324>)
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022d2:	4b25      	ldr	r3, [pc, #148]	@ (8002368 <HAL_GPIO_Init+0x324>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	43db      	mvns	r3, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4013      	ands	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d003      	beq.n	80022f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022f6:	4a1c      	ldr	r2, [pc, #112]	@ (8002368 <HAL_GPIO_Init+0x324>)
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002368 <HAL_GPIO_Init+0x324>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	43db      	mvns	r3, r3
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	4013      	ands	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d003      	beq.n	8002320 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	4313      	orrs	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002320:	4a11      	ldr	r2, [pc, #68]	@ (8002368 <HAL_GPIO_Init+0x324>)
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	3301      	adds	r3, #1
 800232a:	61fb      	str	r3, [r7, #28]
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	2b0f      	cmp	r3, #15
 8002330:	f67f ae96 	bls.w	8002060 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002334:	bf00      	nop
 8002336:	bf00      	nop
 8002338:	3724      	adds	r7, #36	@ 0x24
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	40023800 	.word	0x40023800
 8002348:	40013800 	.word	0x40013800
 800234c:	40020000 	.word	0x40020000
 8002350:	40020400 	.word	0x40020400
 8002354:	40020800 	.word	0x40020800
 8002358:	40020c00 	.word	0x40020c00
 800235c:	40021000 	.word	0x40021000
 8002360:	40021400 	.word	0x40021400
 8002364:	40021800 	.word	0x40021800
 8002368:	40013c00 	.word	0x40013c00

0800236c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	460b      	mov	r3, r1
 8002376:	807b      	strh	r3, [r7, #2]
 8002378:	4613      	mov	r3, r2
 800237a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800237c:	787b      	ldrb	r3, [r7, #1]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d003      	beq.n	800238a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002382:	887a      	ldrh	r2, [r7, #2]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002388:	e003      	b.n	8002392 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800238a:	887b      	ldrh	r3, [r7, #2]
 800238c:	041a      	lsls	r2, r3, #16
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	619a      	str	r2, [r3, #24]
}
 8002392:	bf00      	nop
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr

0800239e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800239e:	b480      	push	{r7}
 80023a0:	b085      	sub	sp, #20
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]
 80023a6:	460b      	mov	r3, r1
 80023a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	695b      	ldr	r3, [r3, #20]
 80023ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80023b0:	887a      	ldrh	r2, [r7, #2]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	4013      	ands	r3, r2
 80023b6:	041a      	lsls	r2, r3, #16
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	43d9      	mvns	r1, r3
 80023bc:	887b      	ldrh	r3, [r7, #2]
 80023be:	400b      	ands	r3, r1
 80023c0:	431a      	orrs	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	619a      	str	r2, [r3, #24]
}
 80023c6:	bf00      	nop
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
	...

080023d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e12b      	b.n	800263e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d106      	bne.n	8002400 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f7ff f9b8 	bl	8001770 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2224      	movs	r2, #36	@ 0x24
 8002404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f022 0201 	bic.w	r2, r2, #1
 8002416:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002426:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002436:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002438:	f000 ff0a 	bl	8003250 <HAL_RCC_GetPCLK1Freq>
 800243c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	4a81      	ldr	r2, [pc, #516]	@ (8002648 <HAL_I2C_Init+0x274>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d807      	bhi.n	8002458 <HAL_I2C_Init+0x84>
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	4a80      	ldr	r2, [pc, #512]	@ (800264c <HAL_I2C_Init+0x278>)
 800244c:	4293      	cmp	r3, r2
 800244e:	bf94      	ite	ls
 8002450:	2301      	movls	r3, #1
 8002452:	2300      	movhi	r3, #0
 8002454:	b2db      	uxtb	r3, r3
 8002456:	e006      	b.n	8002466 <HAL_I2C_Init+0x92>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	4a7d      	ldr	r2, [pc, #500]	@ (8002650 <HAL_I2C_Init+0x27c>)
 800245c:	4293      	cmp	r3, r2
 800245e:	bf94      	ite	ls
 8002460:	2301      	movls	r3, #1
 8002462:	2300      	movhi	r3, #0
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e0e7      	b.n	800263e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4a78      	ldr	r2, [pc, #480]	@ (8002654 <HAL_I2C_Init+0x280>)
 8002472:	fba2 2303 	umull	r2, r3, r2, r3
 8002476:	0c9b      	lsrs	r3, r3, #18
 8002478:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68ba      	ldr	r2, [r7, #8]
 800248a:	430a      	orrs	r2, r1
 800248c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	6a1b      	ldr	r3, [r3, #32]
 8002494:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	4a6a      	ldr	r2, [pc, #424]	@ (8002648 <HAL_I2C_Init+0x274>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d802      	bhi.n	80024a8 <HAL_I2C_Init+0xd4>
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	3301      	adds	r3, #1
 80024a6:	e009      	b.n	80024bc <HAL_I2C_Init+0xe8>
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80024ae:	fb02 f303 	mul.w	r3, r2, r3
 80024b2:	4a69      	ldr	r2, [pc, #420]	@ (8002658 <HAL_I2C_Init+0x284>)
 80024b4:	fba2 2303 	umull	r2, r3, r2, r3
 80024b8:	099b      	lsrs	r3, r3, #6
 80024ba:	3301      	adds	r3, #1
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6812      	ldr	r2, [r2, #0]
 80024c0:	430b      	orrs	r3, r1
 80024c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80024ce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	495c      	ldr	r1, [pc, #368]	@ (8002648 <HAL_I2C_Init+0x274>)
 80024d8:	428b      	cmp	r3, r1
 80024da:	d819      	bhi.n	8002510 <HAL_I2C_Init+0x13c>
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	1e59      	subs	r1, r3, #1
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80024ea:	1c59      	adds	r1, r3, #1
 80024ec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80024f0:	400b      	ands	r3, r1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d00a      	beq.n	800250c <HAL_I2C_Init+0x138>
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	1e59      	subs	r1, r3, #1
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	fbb1 f3f3 	udiv	r3, r1, r3
 8002504:	3301      	adds	r3, #1
 8002506:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800250a:	e051      	b.n	80025b0 <HAL_I2C_Init+0x1dc>
 800250c:	2304      	movs	r3, #4
 800250e:	e04f      	b.n	80025b0 <HAL_I2C_Init+0x1dc>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d111      	bne.n	800253c <HAL_I2C_Init+0x168>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	1e58      	subs	r0, r3, #1
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6859      	ldr	r1, [r3, #4]
 8002520:	460b      	mov	r3, r1
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	440b      	add	r3, r1
 8002526:	fbb0 f3f3 	udiv	r3, r0, r3
 800252a:	3301      	adds	r3, #1
 800252c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002530:	2b00      	cmp	r3, #0
 8002532:	bf0c      	ite	eq
 8002534:	2301      	moveq	r3, #1
 8002536:	2300      	movne	r3, #0
 8002538:	b2db      	uxtb	r3, r3
 800253a:	e012      	b.n	8002562 <HAL_I2C_Init+0x18e>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	1e58      	subs	r0, r3, #1
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6859      	ldr	r1, [r3, #4]
 8002544:	460b      	mov	r3, r1
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	0099      	lsls	r1, r3, #2
 800254c:	440b      	add	r3, r1
 800254e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002552:	3301      	adds	r3, #1
 8002554:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002558:	2b00      	cmp	r3, #0
 800255a:	bf0c      	ite	eq
 800255c:	2301      	moveq	r3, #1
 800255e:	2300      	movne	r3, #0
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_I2C_Init+0x196>
 8002566:	2301      	movs	r3, #1
 8002568:	e022      	b.n	80025b0 <HAL_I2C_Init+0x1dc>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d10e      	bne.n	8002590 <HAL_I2C_Init+0x1bc>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	1e58      	subs	r0, r3, #1
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6859      	ldr	r1, [r3, #4]
 800257a:	460b      	mov	r3, r1
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	440b      	add	r3, r1
 8002580:	fbb0 f3f3 	udiv	r3, r0, r3
 8002584:	3301      	adds	r3, #1
 8002586:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800258a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800258e:	e00f      	b.n	80025b0 <HAL_I2C_Init+0x1dc>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	1e58      	subs	r0, r3, #1
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6859      	ldr	r1, [r3, #4]
 8002598:	460b      	mov	r3, r1
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	0099      	lsls	r1, r3, #2
 80025a0:	440b      	add	r3, r1
 80025a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80025a6:	3301      	adds	r3, #1
 80025a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80025b0:	6879      	ldr	r1, [r7, #4]
 80025b2:	6809      	ldr	r1, [r1, #0]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	69da      	ldr	r2, [r3, #28]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6a1b      	ldr	r3, [r3, #32]
 80025ca:	431a      	orrs	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	430a      	orrs	r2, r1
 80025d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80025de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	6911      	ldr	r1, [r2, #16]
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	68d2      	ldr	r2, [r2, #12]
 80025ea:	4311      	orrs	r1, r2
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	6812      	ldr	r2, [r2, #0]
 80025f0:	430b      	orrs	r3, r1
 80025f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	695a      	ldr	r2, [r3, #20]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	431a      	orrs	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	430a      	orrs	r2, r1
 800260e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f042 0201 	orr.w	r2, r2, #1
 800261e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2220      	movs	r2, #32
 800262a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	000186a0 	.word	0x000186a0
 800264c:	001e847f 	.word	0x001e847f
 8002650:	003d08ff 	.word	0x003d08ff
 8002654:	431bde83 	.word	0x431bde83
 8002658:	10624dd3 	.word	0x10624dd3

0800265c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b08c      	sub	sp, #48	@ 0x30
 8002660:	af02      	add	r7, sp, #8
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	4608      	mov	r0, r1
 8002666:	4611      	mov	r1, r2
 8002668:	461a      	mov	r2, r3
 800266a:	4603      	mov	r3, r0
 800266c:	817b      	strh	r3, [r7, #10]
 800266e:	460b      	mov	r3, r1
 8002670:	813b      	strh	r3, [r7, #8]
 8002672:	4613      	mov	r3, r2
 8002674:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002676:	f7ff fbf7 	bl	8001e68 <HAL_GetTick>
 800267a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b20      	cmp	r3, #32
 8002686:	f040 8214 	bne.w	8002ab2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800268a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	2319      	movs	r3, #25
 8002690:	2201      	movs	r2, #1
 8002692:	497b      	ldr	r1, [pc, #492]	@ (8002880 <HAL_I2C_Mem_Read+0x224>)
 8002694:	68f8      	ldr	r0, [r7, #12]
 8002696:	f000 fafb 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80026a0:	2302      	movs	r3, #2
 80026a2:	e207      	b.n	8002ab4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d101      	bne.n	80026b2 <HAL_I2C_Mem_Read+0x56>
 80026ae:	2302      	movs	r3, #2
 80026b0:	e200      	b.n	8002ab4 <HAL_I2C_Mem_Read+0x458>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2201      	movs	r2, #1
 80026b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d007      	beq.n	80026d8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f042 0201 	orr.w	r2, r2, #1
 80026d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2222      	movs	r2, #34	@ 0x22
 80026ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2240      	movs	r2, #64	@ 0x40
 80026f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2200      	movs	r2, #0
 80026fc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002702:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002708:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800270e:	b29a      	uxth	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	4a5b      	ldr	r2, [pc, #364]	@ (8002884 <HAL_I2C_Mem_Read+0x228>)
 8002718:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800271a:	88f8      	ldrh	r0, [r7, #6]
 800271c:	893a      	ldrh	r2, [r7, #8]
 800271e:	8979      	ldrh	r1, [r7, #10]
 8002720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002722:	9301      	str	r3, [sp, #4]
 8002724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	4603      	mov	r3, r0
 800272a:	68f8      	ldr	r0, [r7, #12]
 800272c:	f000 f9c8 	bl	8002ac0 <I2C_RequestMemoryRead>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e1bc      	b.n	8002ab4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800273e:	2b00      	cmp	r3, #0
 8002740:	d113      	bne.n	800276a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002742:	2300      	movs	r3, #0
 8002744:	623b      	str	r3, [r7, #32]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	695b      	ldr	r3, [r3, #20]
 800274c:	623b      	str	r3, [r7, #32]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	699b      	ldr	r3, [r3, #24]
 8002754:	623b      	str	r3, [r7, #32]
 8002756:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	e190      	b.n	8002a8c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800276e:	2b01      	cmp	r3, #1
 8002770:	d11b      	bne.n	80027aa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002780:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002782:	2300      	movs	r3, #0
 8002784:	61fb      	str	r3, [r7, #28]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	695b      	ldr	r3, [r3, #20]
 800278c:	61fb      	str	r3, [r7, #28]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	61fb      	str	r3, [r7, #28]
 8002796:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	e170      	b.n	8002a8c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d11b      	bne.n	80027ea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027c0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027d2:	2300      	movs	r3, #0
 80027d4:	61bb      	str	r3, [r7, #24]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	695b      	ldr	r3, [r3, #20]
 80027dc:	61bb      	str	r3, [r7, #24]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	61bb      	str	r3, [r7, #24]
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	e150      	b.n	8002a8c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027ea:	2300      	movs	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	695b      	ldr	r3, [r3, #20]
 80027f4:	617b      	str	r3, [r7, #20]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	617b      	str	r3, [r7, #20]
 80027fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002800:	e144      	b.n	8002a8c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002806:	2b03      	cmp	r3, #3
 8002808:	f200 80f1 	bhi.w	80029ee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002810:	2b01      	cmp	r3, #1
 8002812:	d123      	bne.n	800285c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002814:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002816:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002818:	68f8      	ldr	r0, [r7, #12]
 800281a:	f000 fb9b 	bl	8002f54 <I2C_WaitOnRXNEFlagUntilTimeout>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e145      	b.n	8002ab4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	691a      	ldr	r2, [r3, #16]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002832:	b2d2      	uxtb	r2, r2
 8002834:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002844:	3b01      	subs	r3, #1
 8002846:	b29a      	uxth	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002850:	b29b      	uxth	r3, r3
 8002852:	3b01      	subs	r3, #1
 8002854:	b29a      	uxth	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800285a:	e117      	b.n	8002a8c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002860:	2b02      	cmp	r3, #2
 8002862:	d14e      	bne.n	8002902 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800286a:	2200      	movs	r2, #0
 800286c:	4906      	ldr	r1, [pc, #24]	@ (8002888 <HAL_I2C_Mem_Read+0x22c>)
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 fa0e 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d008      	beq.n	800288c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e11a      	b.n	8002ab4 <HAL_I2C_Mem_Read+0x458>
 800287e:	bf00      	nop
 8002880:	00100002 	.word	0x00100002
 8002884:	ffff0000 	.word	0xffff0000
 8002888:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800289a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	691a      	ldr	r2, [r3, #16]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a6:	b2d2      	uxtb	r2, r2
 80028a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ae:	1c5a      	adds	r2, r3, #1
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b8:	3b01      	subs	r3, #1
 80028ba:	b29a      	uxth	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	3b01      	subs	r3, #1
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	691a      	ldr	r2, [r3, #16]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d8:	b2d2      	uxtb	r2, r2
 80028da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e0:	1c5a      	adds	r2, r3, #1
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ea:	3b01      	subs	r3, #1
 80028ec:	b29a      	uxth	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	3b01      	subs	r3, #1
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002900:	e0c4      	b.n	8002a8c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002908:	2200      	movs	r2, #0
 800290a:	496c      	ldr	r1, [pc, #432]	@ (8002abc <HAL_I2C_Mem_Read+0x460>)
 800290c:	68f8      	ldr	r0, [r7, #12]
 800290e:	f000 f9bf 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d001      	beq.n	800291c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e0cb      	b.n	8002ab4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800292a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	691a      	ldr	r2, [r3, #16]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002936:	b2d2      	uxtb	r2, r2
 8002938:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293e:	1c5a      	adds	r2, r3, #1
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002948:	3b01      	subs	r3, #1
 800294a:	b29a      	uxth	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002954:	b29b      	uxth	r3, r3
 8002956:	3b01      	subs	r3, #1
 8002958:	b29a      	uxth	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800295e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002964:	2200      	movs	r2, #0
 8002966:	4955      	ldr	r1, [pc, #340]	@ (8002abc <HAL_I2C_Mem_Read+0x460>)
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 f991 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e09d      	b.n	8002ab4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002986:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	691a      	ldr	r2, [r3, #16]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002992:	b2d2      	uxtb	r2, r2
 8002994:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299a:	1c5a      	adds	r2, r3, #1
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029a4:	3b01      	subs	r3, #1
 80029a6:	b29a      	uxth	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	3b01      	subs	r3, #1
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	691a      	ldr	r2, [r3, #16]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c4:	b2d2      	uxtb	r2, r2
 80029c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029cc:	1c5a      	adds	r2, r3, #1
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d6:	3b01      	subs	r3, #1
 80029d8:	b29a      	uxth	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	3b01      	subs	r3, #1
 80029e6:	b29a      	uxth	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80029ec:	e04e      	b.n	8002a8c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f000 faae 	bl	8002f54 <I2C_WaitOnRXNEFlagUntilTimeout>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e058      	b.n	8002ab4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	691a      	ldr	r2, [r3, #16]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0c:	b2d2      	uxtb	r2, r2
 8002a0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a14:	1c5a      	adds	r2, r3, #1
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	f003 0304 	and.w	r3, r3, #4
 8002a3e:	2b04      	cmp	r3, #4
 8002a40:	d124      	bne.n	8002a8c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a46:	2b03      	cmp	r3, #3
 8002a48:	d107      	bne.n	8002a5a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a58:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	691a      	ldr	r2, [r3, #16]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a64:	b2d2      	uxtb	r2, r2
 8002a66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6c:	1c5a      	adds	r2, r3, #1
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a76:	3b01      	subs	r3, #1
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	3b01      	subs	r3, #1
 8002a86:	b29a      	uxth	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f47f aeb6 	bne.w	8002802 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2220      	movs	r2, #32
 8002a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	e000      	b.n	8002ab4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002ab2:	2302      	movs	r3, #2
  }
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3728      	adds	r7, #40	@ 0x28
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	00010004 	.word	0x00010004

08002ac0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b088      	sub	sp, #32
 8002ac4:	af02      	add	r7, sp, #8
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	4608      	mov	r0, r1
 8002aca:	4611      	mov	r1, r2
 8002acc:	461a      	mov	r2, r3
 8002ace:	4603      	mov	r3, r0
 8002ad0:	817b      	strh	r3, [r7, #10]
 8002ad2:	460b      	mov	r3, r1
 8002ad4:	813b      	strh	r3, [r7, #8]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ae8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002af8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	6a3b      	ldr	r3, [r7, #32]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f000 f8c2 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d00d      	beq.n	8002b2e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b20:	d103      	bne.n	8002b2a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b28:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e0aa      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b2e:	897b      	ldrh	r3, [r7, #10]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	461a      	mov	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002b3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b40:	6a3a      	ldr	r2, [r7, #32]
 8002b42:	4952      	ldr	r1, [pc, #328]	@ (8002c8c <I2C_RequestMemoryRead+0x1cc>)
 8002b44:	68f8      	ldr	r0, [r7, #12]
 8002b46:	f000 f91d 	bl	8002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d001      	beq.n	8002b54 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e097      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b54:	2300      	movs	r3, #0
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	617b      	str	r3, [r7, #20]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	617b      	str	r3, [r7, #20]
 8002b68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b6c:	6a39      	ldr	r1, [r7, #32]
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f000 f9a8 	bl	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d00d      	beq.n	8002b96 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7e:	2b04      	cmp	r3, #4
 8002b80:	d107      	bne.n	8002b92 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e076      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b96:	88fb      	ldrh	r3, [r7, #6]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d105      	bne.n	8002ba8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b9c:	893b      	ldrh	r3, [r7, #8]
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	611a      	str	r2, [r3, #16]
 8002ba6:	e021      	b.n	8002bec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002ba8:	893b      	ldrh	r3, [r7, #8]
 8002baa:	0a1b      	lsrs	r3, r3, #8
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	b2da      	uxtb	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bb8:	6a39      	ldr	r1, [r7, #32]
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 f982 	bl	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00d      	beq.n	8002be2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	d107      	bne.n	8002bde <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bdc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e050      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002be2:	893b      	ldrh	r3, [r7, #8]
 8002be4:	b2da      	uxtb	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bee:	6a39      	ldr	r1, [r7, #32]
 8002bf0:	68f8      	ldr	r0, [r7, #12]
 8002bf2:	f000 f967 	bl	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00d      	beq.n	8002c18 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c00:	2b04      	cmp	r3, #4
 8002c02:	d107      	bne.n	8002c14 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c12:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e035      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c26:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2a:	9300      	str	r3, [sp, #0]
 8002c2c:	6a3b      	ldr	r3, [r7, #32]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 f82b 	bl	8002c90 <I2C_WaitOnFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00d      	beq.n	8002c5c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c4e:	d103      	bne.n	8002c58 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c56:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e013      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002c5c:	897b      	ldrh	r3, [r7, #10]
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	f043 0301 	orr.w	r3, r3, #1
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6e:	6a3a      	ldr	r2, [r7, #32]
 8002c70:	4906      	ldr	r1, [pc, #24]	@ (8002c8c <I2C_RequestMemoryRead+0x1cc>)
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f000 f886 	bl	8002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	00010002 	.word	0x00010002

08002c90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	603b      	str	r3, [r7, #0]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ca0:	e048      	b.n	8002d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ca8:	d044      	beq.n	8002d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002caa:	f7ff f8dd 	bl	8001e68 <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d302      	bcc.n	8002cc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d139      	bne.n	8002d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	0c1b      	lsrs	r3, r3, #16
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d10d      	bne.n	8002ce6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	43da      	mvns	r2, r3
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	bf0c      	ite	eq
 8002cdc:	2301      	moveq	r3, #1
 8002cde:	2300      	movne	r3, #0
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	e00c      	b.n	8002d00 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	43da      	mvns	r2, r3
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	bf0c      	ite	eq
 8002cf8:	2301      	moveq	r3, #1
 8002cfa:	2300      	movne	r3, #0
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	461a      	mov	r2, r3
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d116      	bne.n	8002d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2220      	movs	r2, #32
 8002d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	f043 0220 	orr.w	r2, r3, #32
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e023      	b.n	8002d7c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	0c1b      	lsrs	r3, r3, #16
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d10d      	bne.n	8002d5a <I2C_WaitOnFlagUntilTimeout+0xca>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	43da      	mvns	r2, r3
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	bf0c      	ite	eq
 8002d50:	2301      	moveq	r3, #1
 8002d52:	2300      	movne	r3, #0
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	461a      	mov	r2, r3
 8002d58:	e00c      	b.n	8002d74 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	43da      	mvns	r2, r3
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	4013      	ands	r3, r2
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	bf0c      	ite	eq
 8002d6c:	2301      	moveq	r3, #1
 8002d6e:	2300      	movne	r3, #0
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	461a      	mov	r2, r3
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d093      	beq.n	8002ca2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3710      	adds	r7, #16
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
 8002d90:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d92:	e071      	b.n	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	695b      	ldr	r3, [r3, #20]
 8002d9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002da2:	d123      	bne.n	8002dec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002db2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002dbc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd8:	f043 0204 	orr.w	r2, r3, #4
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e067      	b.n	8002ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002df2:	d041      	beq.n	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002df4:	f7ff f838 	bl	8001e68 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d302      	bcc.n	8002e0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d136      	bne.n	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	0c1b      	lsrs	r3, r3, #16
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d10c      	bne.n	8002e2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	43da      	mvns	r2, r3
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	bf14      	ite	ne
 8002e26:	2301      	movne	r3, #1
 8002e28:	2300      	moveq	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	e00b      	b.n	8002e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	43da      	mvns	r2, r3
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	bf14      	ite	ne
 8002e40:	2301      	movne	r3, #1
 8002e42:	2300      	moveq	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d016      	beq.n	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2220      	movs	r2, #32
 8002e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e64:	f043 0220 	orr.w	r2, r3, #32
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e021      	b.n	8002ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	0c1b      	lsrs	r3, r3, #16
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d10c      	bne.n	8002e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	695b      	ldr	r3, [r3, #20]
 8002e88:	43da      	mvns	r2, r3
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	bf14      	ite	ne
 8002e94:	2301      	movne	r3, #1
 8002e96:	2300      	moveq	r3, #0
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	e00b      	b.n	8002eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	43da      	mvns	r2, r3
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	bf14      	ite	ne
 8002eae:	2301      	movne	r3, #1
 8002eb0:	2300      	moveq	r3, #0
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f47f af6d 	bne.w	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ed0:	e034      	b.n	8002f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 f89b 	bl	800300e <I2C_IsAcknowledgeFailed>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e034      	b.n	8002f4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ee8:	d028      	beq.n	8002f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eea:	f7fe ffbd 	bl	8001e68 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d302      	bcc.n	8002f00 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d11d      	bne.n	8002f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f0a:	2b80      	cmp	r3, #128	@ 0x80
 8002f0c:	d016      	beq.n	8002f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2220      	movs	r2, #32
 8002f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f28:	f043 0220 	orr.w	r2, r3, #32
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e007      	b.n	8002f4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f46:	2b80      	cmp	r3, #128	@ 0x80
 8002f48:	d1c3      	bne.n	8002ed2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f60:	e049      	b.n	8002ff6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	695b      	ldr	r3, [r3, #20]
 8002f68:	f003 0310 	and.w	r3, r3, #16
 8002f6c:	2b10      	cmp	r3, #16
 8002f6e:	d119      	bne.n	8002fa4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f06f 0210 	mvn.w	r2, #16
 8002f78:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2220      	movs	r2, #32
 8002f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e030      	b.n	8003006 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fa4:	f7fe ff60 	bl	8001e68 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d302      	bcc.n	8002fba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d11d      	bne.n	8002ff6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fc4:	2b40      	cmp	r3, #64	@ 0x40
 8002fc6:	d016      	beq.n	8002ff6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe2:	f043 0220 	orr.w	r2, r3, #32
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e007      	b.n	8003006 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003000:	2b40      	cmp	r3, #64	@ 0x40
 8003002:	d1ae      	bne.n	8002f62 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800300e:	b480      	push	{r7}
 8003010:	b083      	sub	sp, #12
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	695b      	ldr	r3, [r3, #20]
 800301c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003020:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003024:	d11b      	bne.n	800305e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800302e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2220      	movs	r2, #32
 800303a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304a:	f043 0204 	orr.w	r2, r3, #4
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e000      	b.n	8003060 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d101      	bne.n	8003080 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e0cc      	b.n	800321a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003080:	4b68      	ldr	r3, [pc, #416]	@ (8003224 <HAL_RCC_ClockConfig+0x1b8>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 030f 	and.w	r3, r3, #15
 8003088:	683a      	ldr	r2, [r7, #0]
 800308a:	429a      	cmp	r2, r3
 800308c:	d90c      	bls.n	80030a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800308e:	4b65      	ldr	r3, [pc, #404]	@ (8003224 <HAL_RCC_ClockConfig+0x1b8>)
 8003090:	683a      	ldr	r2, [r7, #0]
 8003092:	b2d2      	uxtb	r2, r2
 8003094:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003096:	4b63      	ldr	r3, [pc, #396]	@ (8003224 <HAL_RCC_ClockConfig+0x1b8>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 030f 	and.w	r3, r3, #15
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d001      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e0b8      	b.n	800321a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d020      	beq.n	80030f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0304 	and.w	r3, r3, #4
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d005      	beq.n	80030cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030c0:	4b59      	ldr	r3, [pc, #356]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	4a58      	ldr	r2, [pc, #352]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 80030c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80030ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d005      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030d8:	4b53      	ldr	r3, [pc, #332]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	4a52      	ldr	r2, [pc, #328]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 80030de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80030e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030e4:	4b50      	ldr	r3, [pc, #320]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	494d      	ldr	r1, [pc, #308]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d044      	beq.n	800318c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d107      	bne.n	800311a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800310a:	4b47      	ldr	r3, [pc, #284]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d119      	bne.n	800314a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e07f      	b.n	800321a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	2b02      	cmp	r3, #2
 8003120:	d003      	beq.n	800312a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003126:	2b03      	cmp	r3, #3
 8003128:	d107      	bne.n	800313a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800312a:	4b3f      	ldr	r3, [pc, #252]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d109      	bne.n	800314a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e06f      	b.n	800321a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800313a:	4b3b      	ldr	r3, [pc, #236]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e067      	b.n	800321a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800314a:	4b37      	ldr	r3, [pc, #220]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f023 0203 	bic.w	r2, r3, #3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	4934      	ldr	r1, [pc, #208]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 8003158:	4313      	orrs	r3, r2
 800315a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800315c:	f7fe fe84 	bl	8001e68 <HAL_GetTick>
 8003160:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003162:	e00a      	b.n	800317a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003164:	f7fe fe80 	bl	8001e68 <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003172:	4293      	cmp	r3, r2
 8003174:	d901      	bls.n	800317a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e04f      	b.n	800321a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800317a:	4b2b      	ldr	r3, [pc, #172]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f003 020c 	and.w	r2, r3, #12
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	429a      	cmp	r2, r3
 800318a:	d1eb      	bne.n	8003164 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800318c:	4b25      	ldr	r3, [pc, #148]	@ (8003224 <HAL_RCC_ClockConfig+0x1b8>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 030f 	and.w	r3, r3, #15
 8003194:	683a      	ldr	r2, [r7, #0]
 8003196:	429a      	cmp	r2, r3
 8003198:	d20c      	bcs.n	80031b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800319a:	4b22      	ldr	r3, [pc, #136]	@ (8003224 <HAL_RCC_ClockConfig+0x1b8>)
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	b2d2      	uxtb	r2, r2
 80031a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031a2:	4b20      	ldr	r3, [pc, #128]	@ (8003224 <HAL_RCC_ClockConfig+0x1b8>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 030f 	and.w	r3, r3, #15
 80031aa:	683a      	ldr	r2, [r7, #0]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d001      	beq.n	80031b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e032      	b.n	800321a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0304 	and.w	r3, r3, #4
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d008      	beq.n	80031d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031c0:	4b19      	ldr	r3, [pc, #100]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	4916      	ldr	r1, [pc, #88]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0308 	and.w	r3, r3, #8
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d009      	beq.n	80031f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031de:	4b12      	ldr	r3, [pc, #72]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	490e      	ldr	r1, [pc, #56]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031f2:	f000 f873 	bl	80032dc <HAL_RCC_GetSysClockFreq>
 80031f6:	4602      	mov	r2, r0
 80031f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003228 <HAL_RCC_ClockConfig+0x1bc>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	091b      	lsrs	r3, r3, #4
 80031fe:	f003 030f 	and.w	r3, r3, #15
 8003202:	490a      	ldr	r1, [pc, #40]	@ (800322c <HAL_RCC_ClockConfig+0x1c0>)
 8003204:	5ccb      	ldrb	r3, [r1, r3]
 8003206:	fa22 f303 	lsr.w	r3, r2, r3
 800320a:	4a09      	ldr	r2, [pc, #36]	@ (8003230 <HAL_RCC_ClockConfig+0x1c4>)
 800320c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800320e:	4b09      	ldr	r3, [pc, #36]	@ (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4618      	mov	r0, r3
 8003214:	f7fe fba6 	bl	8001964 <HAL_InitTick>

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	40023c00 	.word	0x40023c00
 8003228:	40023800 	.word	0x40023800
 800322c:	0800a7fc 	.word	0x0800a7fc
 8003230:	20000020 	.word	0x20000020
 8003234:	20000024 	.word	0x20000024

08003238 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800323c:	4b03      	ldr	r3, [pc, #12]	@ (800324c <HAL_RCC_GetHCLKFreq+0x14>)
 800323e:	681b      	ldr	r3, [r3, #0]
}
 8003240:	4618      	mov	r0, r3
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	20000020 	.word	0x20000020

08003250 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003254:	f7ff fff0 	bl	8003238 <HAL_RCC_GetHCLKFreq>
 8003258:	4602      	mov	r2, r0
 800325a:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <HAL_RCC_GetPCLK1Freq+0x20>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	0a9b      	lsrs	r3, r3, #10
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	4903      	ldr	r1, [pc, #12]	@ (8003274 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003266:	5ccb      	ldrb	r3, [r1, r3]
 8003268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800326c:	4618      	mov	r0, r3
 800326e:	bd80      	pop	{r7, pc}
 8003270:	40023800 	.word	0x40023800
 8003274:	0800a80c 	.word	0x0800a80c

08003278 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	220f      	movs	r2, #15
 8003286:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003288:	4b12      	ldr	r3, [pc, #72]	@ (80032d4 <HAL_RCC_GetClockConfig+0x5c>)
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f003 0203 	and.w	r2, r3, #3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003294:	4b0f      	ldr	r3, [pc, #60]	@ (80032d4 <HAL_RCC_GetClockConfig+0x5c>)
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80032a0:	4b0c      	ldr	r3, [pc, #48]	@ (80032d4 <HAL_RCC_GetClockConfig+0x5c>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80032ac:	4b09      	ldr	r3, [pc, #36]	@ (80032d4 <HAL_RCC_GetClockConfig+0x5c>)
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	08db      	lsrs	r3, r3, #3
 80032b2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80032ba:	4b07      	ldr	r3, [pc, #28]	@ (80032d8 <HAL_RCC_GetClockConfig+0x60>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 020f 	and.w	r2, r3, #15
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	601a      	str	r2, [r3, #0]
}
 80032c6:	bf00      	nop
 80032c8:	370c      	adds	r7, #12
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	40023800 	.word	0x40023800
 80032d8:	40023c00 	.word	0x40023c00

080032dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032e0:	b0a6      	sub	sp, #152	@ 0x98
 80032e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80032e4:	2300      	movs	r3, #0
 80032e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80032f0:	2300      	movs	r3, #0
 80032f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80032fc:	2300      	movs	r3, #0
 80032fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003302:	4bc8      	ldr	r3, [pc, #800]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x348>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f003 030c 	and.w	r3, r3, #12
 800330a:	2b0c      	cmp	r3, #12
 800330c:	f200 817e 	bhi.w	800360c <HAL_RCC_GetSysClockFreq+0x330>
 8003310:	a201      	add	r2, pc, #4	@ (adr r2, 8003318 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003316:	bf00      	nop
 8003318:	0800334d 	.word	0x0800334d
 800331c:	0800360d 	.word	0x0800360d
 8003320:	0800360d 	.word	0x0800360d
 8003324:	0800360d 	.word	0x0800360d
 8003328:	08003355 	.word	0x08003355
 800332c:	0800360d 	.word	0x0800360d
 8003330:	0800360d 	.word	0x0800360d
 8003334:	0800360d 	.word	0x0800360d
 8003338:	0800335d 	.word	0x0800335d
 800333c:	0800360d 	.word	0x0800360d
 8003340:	0800360d 	.word	0x0800360d
 8003344:	0800360d 	.word	0x0800360d
 8003348:	080034c7 	.word	0x080034c7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800334c:	4bb6      	ldr	r3, [pc, #728]	@ (8003628 <HAL_RCC_GetSysClockFreq+0x34c>)
 800334e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003352:	e15f      	b.n	8003614 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003354:	4bb5      	ldr	r3, [pc, #724]	@ (800362c <HAL_RCC_GetSysClockFreq+0x350>)
 8003356:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800335a:	e15b      	b.n	8003614 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800335c:	4bb1      	ldr	r3, [pc, #708]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x348>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003364:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003368:	4bae      	ldr	r3, [pc, #696]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x348>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d031      	beq.n	80033d8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003374:	4bab      	ldr	r3, [pc, #684]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x348>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	099b      	lsrs	r3, r3, #6
 800337a:	2200      	movs	r2, #0
 800337c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800337e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003380:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003386:	663b      	str	r3, [r7, #96]	@ 0x60
 8003388:	2300      	movs	r3, #0
 800338a:	667b      	str	r3, [r7, #100]	@ 0x64
 800338c:	4ba7      	ldr	r3, [pc, #668]	@ (800362c <HAL_RCC_GetSysClockFreq+0x350>)
 800338e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003392:	462a      	mov	r2, r5
 8003394:	fb03 f202 	mul.w	r2, r3, r2
 8003398:	2300      	movs	r3, #0
 800339a:	4621      	mov	r1, r4
 800339c:	fb01 f303 	mul.w	r3, r1, r3
 80033a0:	4413      	add	r3, r2
 80033a2:	4aa2      	ldr	r2, [pc, #648]	@ (800362c <HAL_RCC_GetSysClockFreq+0x350>)
 80033a4:	4621      	mov	r1, r4
 80033a6:	fba1 1202 	umull	r1, r2, r1, r2
 80033aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80033ac:	460a      	mov	r2, r1
 80033ae:	67ba      	str	r2, [r7, #120]	@ 0x78
 80033b0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80033b2:	4413      	add	r3, r2
 80033b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80033b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033ba:	2200      	movs	r2, #0
 80033bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80033be:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80033c0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80033c4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80033c8:	f7fd fc12 	bl	8000bf0 <__aeabi_uldivmod>
 80033cc:	4602      	mov	r2, r0
 80033ce:	460b      	mov	r3, r1
 80033d0:	4613      	mov	r3, r2
 80033d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80033d6:	e064      	b.n	80034a2 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033d8:	4b92      	ldr	r3, [pc, #584]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x348>)
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	099b      	lsrs	r3, r3, #6
 80033de:	2200      	movs	r2, #0
 80033e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80033e2:	657a      	str	r2, [r7, #84]	@ 0x54
 80033e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033ec:	2300      	movs	r3, #0
 80033ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033f0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80033f4:	4622      	mov	r2, r4
 80033f6:	462b      	mov	r3, r5
 80033f8:	f04f 0000 	mov.w	r0, #0
 80033fc:	f04f 0100 	mov.w	r1, #0
 8003400:	0159      	lsls	r1, r3, #5
 8003402:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003406:	0150      	lsls	r0, r2, #5
 8003408:	4602      	mov	r2, r0
 800340a:	460b      	mov	r3, r1
 800340c:	4621      	mov	r1, r4
 800340e:	1a51      	subs	r1, r2, r1
 8003410:	6139      	str	r1, [r7, #16]
 8003412:	4629      	mov	r1, r5
 8003414:	eb63 0301 	sbc.w	r3, r3, r1
 8003418:	617b      	str	r3, [r7, #20]
 800341a:	f04f 0200 	mov.w	r2, #0
 800341e:	f04f 0300 	mov.w	r3, #0
 8003422:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003426:	4659      	mov	r1, fp
 8003428:	018b      	lsls	r3, r1, #6
 800342a:	4651      	mov	r1, sl
 800342c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003430:	4651      	mov	r1, sl
 8003432:	018a      	lsls	r2, r1, #6
 8003434:	4651      	mov	r1, sl
 8003436:	ebb2 0801 	subs.w	r8, r2, r1
 800343a:	4659      	mov	r1, fp
 800343c:	eb63 0901 	sbc.w	r9, r3, r1
 8003440:	f04f 0200 	mov.w	r2, #0
 8003444:	f04f 0300 	mov.w	r3, #0
 8003448:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800344c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003450:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003454:	4690      	mov	r8, r2
 8003456:	4699      	mov	r9, r3
 8003458:	4623      	mov	r3, r4
 800345a:	eb18 0303 	adds.w	r3, r8, r3
 800345e:	60bb      	str	r3, [r7, #8]
 8003460:	462b      	mov	r3, r5
 8003462:	eb49 0303 	adc.w	r3, r9, r3
 8003466:	60fb      	str	r3, [r7, #12]
 8003468:	f04f 0200 	mov.w	r2, #0
 800346c:	f04f 0300 	mov.w	r3, #0
 8003470:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003474:	4629      	mov	r1, r5
 8003476:	028b      	lsls	r3, r1, #10
 8003478:	4621      	mov	r1, r4
 800347a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800347e:	4621      	mov	r1, r4
 8003480:	028a      	lsls	r2, r1, #10
 8003482:	4610      	mov	r0, r2
 8003484:	4619      	mov	r1, r3
 8003486:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800348a:	2200      	movs	r2, #0
 800348c:	643b      	str	r3, [r7, #64]	@ 0x40
 800348e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003490:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003494:	f7fd fbac 	bl	8000bf0 <__aeabi_uldivmod>
 8003498:	4602      	mov	r2, r0
 800349a:	460b      	mov	r3, r1
 800349c:	4613      	mov	r3, r2
 800349e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034a2:	4b60      	ldr	r3, [pc, #384]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x348>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	0c1b      	lsrs	r3, r3, #16
 80034a8:	f003 0303 	and.w	r3, r3, #3
 80034ac:	3301      	adds	r3, #1
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80034b4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80034b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80034c4:	e0a6      	b.n	8003614 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034c6:	4b57      	ldr	r3, [pc, #348]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x348>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034d2:	4b54      	ldr	r3, [pc, #336]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x348>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d02a      	beq.n	8003534 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034de:	4b51      	ldr	r3, [pc, #324]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x348>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	099b      	lsrs	r3, r3, #6
 80034e4:	2200      	movs	r2, #0
 80034e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80034e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80034ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80034f0:	2100      	movs	r1, #0
 80034f2:	4b4e      	ldr	r3, [pc, #312]	@ (800362c <HAL_RCC_GetSysClockFreq+0x350>)
 80034f4:	fb03 f201 	mul.w	r2, r3, r1
 80034f8:	2300      	movs	r3, #0
 80034fa:	fb00 f303 	mul.w	r3, r0, r3
 80034fe:	4413      	add	r3, r2
 8003500:	4a4a      	ldr	r2, [pc, #296]	@ (800362c <HAL_RCC_GetSysClockFreq+0x350>)
 8003502:	fba0 1202 	umull	r1, r2, r0, r2
 8003506:	677a      	str	r2, [r7, #116]	@ 0x74
 8003508:	460a      	mov	r2, r1
 800350a:	673a      	str	r2, [r7, #112]	@ 0x70
 800350c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800350e:	4413      	add	r3, r2
 8003510:	677b      	str	r3, [r7, #116]	@ 0x74
 8003512:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003516:	2200      	movs	r2, #0
 8003518:	633b      	str	r3, [r7, #48]	@ 0x30
 800351a:	637a      	str	r2, [r7, #52]	@ 0x34
 800351c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003520:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003524:	f7fd fb64 	bl	8000bf0 <__aeabi_uldivmod>
 8003528:	4602      	mov	r2, r0
 800352a:	460b      	mov	r3, r1
 800352c:	4613      	mov	r3, r2
 800352e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003532:	e05b      	b.n	80035ec <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003534:	4b3b      	ldr	r3, [pc, #236]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x348>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	099b      	lsrs	r3, r3, #6
 800353a:	2200      	movs	r2, #0
 800353c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800353e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003542:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003546:	623b      	str	r3, [r7, #32]
 8003548:	2300      	movs	r3, #0
 800354a:	627b      	str	r3, [r7, #36]	@ 0x24
 800354c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003550:	4642      	mov	r2, r8
 8003552:	464b      	mov	r3, r9
 8003554:	f04f 0000 	mov.w	r0, #0
 8003558:	f04f 0100 	mov.w	r1, #0
 800355c:	0159      	lsls	r1, r3, #5
 800355e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003562:	0150      	lsls	r0, r2, #5
 8003564:	4602      	mov	r2, r0
 8003566:	460b      	mov	r3, r1
 8003568:	4641      	mov	r1, r8
 800356a:	ebb2 0a01 	subs.w	sl, r2, r1
 800356e:	4649      	mov	r1, r9
 8003570:	eb63 0b01 	sbc.w	fp, r3, r1
 8003574:	f04f 0200 	mov.w	r2, #0
 8003578:	f04f 0300 	mov.w	r3, #0
 800357c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003580:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003584:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003588:	ebb2 040a 	subs.w	r4, r2, sl
 800358c:	eb63 050b 	sbc.w	r5, r3, fp
 8003590:	f04f 0200 	mov.w	r2, #0
 8003594:	f04f 0300 	mov.w	r3, #0
 8003598:	00eb      	lsls	r3, r5, #3
 800359a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800359e:	00e2      	lsls	r2, r4, #3
 80035a0:	4614      	mov	r4, r2
 80035a2:	461d      	mov	r5, r3
 80035a4:	4643      	mov	r3, r8
 80035a6:	18e3      	adds	r3, r4, r3
 80035a8:	603b      	str	r3, [r7, #0]
 80035aa:	464b      	mov	r3, r9
 80035ac:	eb45 0303 	adc.w	r3, r5, r3
 80035b0:	607b      	str	r3, [r7, #4]
 80035b2:	f04f 0200 	mov.w	r2, #0
 80035b6:	f04f 0300 	mov.w	r3, #0
 80035ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80035be:	4629      	mov	r1, r5
 80035c0:	028b      	lsls	r3, r1, #10
 80035c2:	4621      	mov	r1, r4
 80035c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035c8:	4621      	mov	r1, r4
 80035ca:	028a      	lsls	r2, r1, #10
 80035cc:	4610      	mov	r0, r2
 80035ce:	4619      	mov	r1, r3
 80035d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035d4:	2200      	movs	r2, #0
 80035d6:	61bb      	str	r3, [r7, #24]
 80035d8:	61fa      	str	r2, [r7, #28]
 80035da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035de:	f7fd fb07 	bl	8000bf0 <__aeabi_uldivmod>
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	4613      	mov	r3, r2
 80035e8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80035ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x348>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	0f1b      	lsrs	r3, r3, #28
 80035f2:	f003 0307 	and.w	r3, r3, #7
 80035f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80035fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80035fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003602:	fbb2 f3f3 	udiv	r3, r2, r3
 8003606:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800360a:	e003      	b.n	8003614 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800360c:	4b06      	ldr	r3, [pc, #24]	@ (8003628 <HAL_RCC_GetSysClockFreq+0x34c>)
 800360e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003612:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003614:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003618:	4618      	mov	r0, r3
 800361a:	3798      	adds	r7, #152	@ 0x98
 800361c:	46bd      	mov	sp, r7
 800361e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003622:	bf00      	nop
 8003624:	40023800 	.word	0x40023800
 8003628:	00f42400 	.word	0x00f42400
 800362c:	017d7840 	.word	0x017d7840

08003630 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d101      	bne.n	8003642 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e28d      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 8083 	beq.w	8003756 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003650:	4b94      	ldr	r3, [pc, #592]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f003 030c 	and.w	r3, r3, #12
 8003658:	2b04      	cmp	r3, #4
 800365a:	d019      	beq.n	8003690 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800365c:	4b91      	ldr	r3, [pc, #580]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f003 030c 	and.w	r3, r3, #12
        || \
 8003664:	2b08      	cmp	r3, #8
 8003666:	d106      	bne.n	8003676 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003668:	4b8e      	ldr	r3, [pc, #568]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003670:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003674:	d00c      	beq.n	8003690 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003676:	4b8b      	ldr	r3, [pc, #556]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800367e:	2b0c      	cmp	r3, #12
 8003680:	d112      	bne.n	80036a8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003682:	4b88      	ldr	r3, [pc, #544]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800368a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800368e:	d10b      	bne.n	80036a8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003690:	4b84      	ldr	r3, [pc, #528]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d05b      	beq.n	8003754 <HAL_RCC_OscConfig+0x124>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d157      	bne.n	8003754 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e25a      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036b0:	d106      	bne.n	80036c0 <HAL_RCC_OscConfig+0x90>
 80036b2:	4b7c      	ldr	r3, [pc, #496]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a7b      	ldr	r2, [pc, #492]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80036b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036bc:	6013      	str	r3, [r2, #0]
 80036be:	e01d      	b.n	80036fc <HAL_RCC_OscConfig+0xcc>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036c8:	d10c      	bne.n	80036e4 <HAL_RCC_OscConfig+0xb4>
 80036ca:	4b76      	ldr	r3, [pc, #472]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a75      	ldr	r2, [pc, #468]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80036d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036d4:	6013      	str	r3, [r2, #0]
 80036d6:	4b73      	ldr	r3, [pc, #460]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a72      	ldr	r2, [pc, #456]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80036dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	e00b      	b.n	80036fc <HAL_RCC_OscConfig+0xcc>
 80036e4:	4b6f      	ldr	r3, [pc, #444]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a6e      	ldr	r2, [pc, #440]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80036ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036ee:	6013      	str	r3, [r2, #0]
 80036f0:	4b6c      	ldr	r3, [pc, #432]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a6b      	ldr	r2, [pc, #428]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80036f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d013      	beq.n	800372c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003704:	f7fe fbb0 	bl	8001e68 <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800370c:	f7fe fbac 	bl	8001e68 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b64      	cmp	r3, #100	@ 0x64
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e21f      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800371e:	4b61      	ldr	r3, [pc, #388]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0f0      	beq.n	800370c <HAL_RCC_OscConfig+0xdc>
 800372a:	e014      	b.n	8003756 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800372c:	f7fe fb9c 	bl	8001e68 <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003734:	f7fe fb98 	bl	8001e68 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b64      	cmp	r3, #100	@ 0x64
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e20b      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003746:	4b57      	ldr	r3, [pc, #348]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1f0      	bne.n	8003734 <HAL_RCC_OscConfig+0x104>
 8003752:	e000      	b.n	8003756 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003754:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d06f      	beq.n	8003842 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003762:	4b50      	ldr	r3, [pc, #320]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 030c 	and.w	r3, r3, #12
 800376a:	2b00      	cmp	r3, #0
 800376c:	d017      	beq.n	800379e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800376e:	4b4d      	ldr	r3, [pc, #308]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f003 030c 	and.w	r3, r3, #12
        || \
 8003776:	2b08      	cmp	r3, #8
 8003778:	d105      	bne.n	8003786 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800377a:	4b4a      	ldr	r3, [pc, #296]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00b      	beq.n	800379e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003786:	4b47      	ldr	r3, [pc, #284]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800378e:	2b0c      	cmp	r3, #12
 8003790:	d11c      	bne.n	80037cc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003792:	4b44      	ldr	r3, [pc, #272]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d116      	bne.n	80037cc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800379e:	4b41      	ldr	r3, [pc, #260]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d005      	beq.n	80037b6 <HAL_RCC_OscConfig+0x186>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d001      	beq.n	80037b6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e1d3      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037b6:	4b3b      	ldr	r3, [pc, #236]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	4937      	ldr	r1, [pc, #220]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ca:	e03a      	b.n	8003842 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d020      	beq.n	8003816 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037d4:	4b34      	ldr	r3, [pc, #208]	@ (80038a8 <HAL_RCC_OscConfig+0x278>)
 80037d6:	2201      	movs	r2, #1
 80037d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037da:	f7fe fb45 	bl	8001e68 <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037e0:	e008      	b.n	80037f4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037e2:	f7fe fb41 	bl	8001e68 <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e1b4      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037f4:	4b2b      	ldr	r3, [pc, #172]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0302 	and.w	r3, r3, #2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d0f0      	beq.n	80037e2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003800:	4b28      	ldr	r3, [pc, #160]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	00db      	lsls	r3, r3, #3
 800380e:	4925      	ldr	r1, [pc, #148]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003810:	4313      	orrs	r3, r2
 8003812:	600b      	str	r3, [r1, #0]
 8003814:	e015      	b.n	8003842 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003816:	4b24      	ldr	r3, [pc, #144]	@ (80038a8 <HAL_RCC_OscConfig+0x278>)
 8003818:	2200      	movs	r2, #0
 800381a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800381c:	f7fe fb24 	bl	8001e68 <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003822:	e008      	b.n	8003836 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003824:	f7fe fb20 	bl	8001e68 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e193      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003836:	4b1b      	ldr	r3, [pc, #108]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1f0      	bne.n	8003824 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0308 	and.w	r3, r3, #8
 800384a:	2b00      	cmp	r3, #0
 800384c:	d036      	beq.n	80038bc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d016      	beq.n	8003884 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003856:	4b15      	ldr	r3, [pc, #84]	@ (80038ac <HAL_RCC_OscConfig+0x27c>)
 8003858:	2201      	movs	r2, #1
 800385a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800385c:	f7fe fb04 	bl	8001e68 <HAL_GetTick>
 8003860:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003862:	e008      	b.n	8003876 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003864:	f7fe fb00 	bl	8001e68 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d901      	bls.n	8003876 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e173      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003876:	4b0b      	ldr	r3, [pc, #44]	@ (80038a4 <HAL_RCC_OscConfig+0x274>)
 8003878:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	2b00      	cmp	r3, #0
 8003880:	d0f0      	beq.n	8003864 <HAL_RCC_OscConfig+0x234>
 8003882:	e01b      	b.n	80038bc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003884:	4b09      	ldr	r3, [pc, #36]	@ (80038ac <HAL_RCC_OscConfig+0x27c>)
 8003886:	2200      	movs	r2, #0
 8003888:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800388a:	f7fe faed 	bl	8001e68 <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003890:	e00e      	b.n	80038b0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003892:	f7fe fae9 	bl	8001e68 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d907      	bls.n	80038b0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e15c      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
 80038a4:	40023800 	.word	0x40023800
 80038a8:	42470000 	.word	0x42470000
 80038ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038b0:	4b8a      	ldr	r3, [pc, #552]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 80038b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1ea      	bne.n	8003892 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f000 8097 	beq.w	80039f8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ca:	2300      	movs	r3, #0
 80038cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038ce:	4b83      	ldr	r3, [pc, #524]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 80038d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10f      	bne.n	80038fa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038da:	2300      	movs	r3, #0
 80038dc:	60bb      	str	r3, [r7, #8]
 80038de:	4b7f      	ldr	r3, [pc, #508]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 80038e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e2:	4a7e      	ldr	r2, [pc, #504]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 80038e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80038ea:	4b7c      	ldr	r3, [pc, #496]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 80038ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038f2:	60bb      	str	r3, [r7, #8]
 80038f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038f6:	2301      	movs	r3, #1
 80038f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038fa:	4b79      	ldr	r3, [pc, #484]	@ (8003ae0 <HAL_RCC_OscConfig+0x4b0>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003902:	2b00      	cmp	r3, #0
 8003904:	d118      	bne.n	8003938 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003906:	4b76      	ldr	r3, [pc, #472]	@ (8003ae0 <HAL_RCC_OscConfig+0x4b0>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a75      	ldr	r2, [pc, #468]	@ (8003ae0 <HAL_RCC_OscConfig+0x4b0>)
 800390c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003910:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003912:	f7fe faa9 	bl	8001e68 <HAL_GetTick>
 8003916:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003918:	e008      	b.n	800392c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800391a:	f7fe faa5 	bl	8001e68 <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	2b02      	cmp	r3, #2
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e118      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800392c:	4b6c      	ldr	r3, [pc, #432]	@ (8003ae0 <HAL_RCC_OscConfig+0x4b0>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0f0      	beq.n	800391a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d106      	bne.n	800394e <HAL_RCC_OscConfig+0x31e>
 8003940:	4b66      	ldr	r3, [pc, #408]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003942:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003944:	4a65      	ldr	r2, [pc, #404]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003946:	f043 0301 	orr.w	r3, r3, #1
 800394a:	6713      	str	r3, [r2, #112]	@ 0x70
 800394c:	e01c      	b.n	8003988 <HAL_RCC_OscConfig+0x358>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	2b05      	cmp	r3, #5
 8003954:	d10c      	bne.n	8003970 <HAL_RCC_OscConfig+0x340>
 8003956:	4b61      	ldr	r3, [pc, #388]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800395a:	4a60      	ldr	r2, [pc, #384]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 800395c:	f043 0304 	orr.w	r3, r3, #4
 8003960:	6713      	str	r3, [r2, #112]	@ 0x70
 8003962:	4b5e      	ldr	r3, [pc, #376]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003966:	4a5d      	ldr	r2, [pc, #372]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003968:	f043 0301 	orr.w	r3, r3, #1
 800396c:	6713      	str	r3, [r2, #112]	@ 0x70
 800396e:	e00b      	b.n	8003988 <HAL_RCC_OscConfig+0x358>
 8003970:	4b5a      	ldr	r3, [pc, #360]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003974:	4a59      	ldr	r2, [pc, #356]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003976:	f023 0301 	bic.w	r3, r3, #1
 800397a:	6713      	str	r3, [r2, #112]	@ 0x70
 800397c:	4b57      	ldr	r3, [pc, #348]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 800397e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003980:	4a56      	ldr	r2, [pc, #344]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003982:	f023 0304 	bic.w	r3, r3, #4
 8003986:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d015      	beq.n	80039bc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003990:	f7fe fa6a 	bl	8001e68 <HAL_GetTick>
 8003994:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003996:	e00a      	b.n	80039ae <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003998:	f7fe fa66 	bl	8001e68 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e0d7      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ae:	4b4b      	ldr	r3, [pc, #300]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 80039b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d0ee      	beq.n	8003998 <HAL_RCC_OscConfig+0x368>
 80039ba:	e014      	b.n	80039e6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039bc:	f7fe fa54 	bl	8001e68 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039c2:	e00a      	b.n	80039da <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039c4:	f7fe fa50 	bl	8001e68 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e0c1      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039da:	4b40      	ldr	r3, [pc, #256]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 80039dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1ee      	bne.n	80039c4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039e6:	7dfb      	ldrb	r3, [r7, #23]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d105      	bne.n	80039f8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ec:	4b3b      	ldr	r3, [pc, #236]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 80039ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f0:	4a3a      	ldr	r2, [pc, #232]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 80039f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	f000 80ad 	beq.w	8003b5c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a02:	4b36      	ldr	r3, [pc, #216]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f003 030c 	and.w	r3, r3, #12
 8003a0a:	2b08      	cmp	r3, #8
 8003a0c:	d060      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	699b      	ldr	r3, [r3, #24]
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d145      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a16:	4b33      	ldr	r3, [pc, #204]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b4>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1c:	f7fe fa24 	bl	8001e68 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a24:	f7fe fa20 	bl	8001e68 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e093      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a36:	4b29      	ldr	r3, [pc, #164]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f0      	bne.n	8003a24 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	69da      	ldr	r2, [r3, #28]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a50:	019b      	lsls	r3, r3, #6
 8003a52:	431a      	orrs	r2, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a58:	085b      	lsrs	r3, r3, #1
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	041b      	lsls	r3, r3, #16
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a64:	061b      	lsls	r3, r3, #24
 8003a66:	431a      	orrs	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a6c:	071b      	lsls	r3, r3, #28
 8003a6e:	491b      	ldr	r1, [pc, #108]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a74:	4b1b      	ldr	r3, [pc, #108]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b4>)
 8003a76:	2201      	movs	r2, #1
 8003a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a7a:	f7fe f9f5 	bl	8001e68 <HAL_GetTick>
 8003a7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a80:	e008      	b.n	8003a94 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a82:	f7fe f9f1 	bl	8001e68 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d901      	bls.n	8003a94 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e064      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a94:	4b11      	ldr	r3, [pc, #68]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0f0      	beq.n	8003a82 <HAL_RCC_OscConfig+0x452>
 8003aa0:	e05c      	b.n	8003b5c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa2:	4b10      	ldr	r3, [pc, #64]	@ (8003ae4 <HAL_RCC_OscConfig+0x4b4>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa8:	f7fe f9de 	bl	8001e68 <HAL_GetTick>
 8003aac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aae:	e008      	b.n	8003ac2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ab0:	f7fe f9da 	bl	8001e68 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d901      	bls.n	8003ac2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e04d      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ac2:	4b06      	ldr	r3, [pc, #24]	@ (8003adc <HAL_RCC_OscConfig+0x4ac>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d1f0      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x480>
 8003ace:	e045      	b.n	8003b5c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	699b      	ldr	r3, [r3, #24]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d107      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e040      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
 8003adc:	40023800 	.word	0x40023800
 8003ae0:	40007000 	.word	0x40007000
 8003ae4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8003b68 <HAL_RCC_OscConfig+0x538>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d030      	beq.n	8003b58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d129      	bne.n	8003b58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d122      	bne.n	8003b58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b18:	4013      	ands	r3, r2
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b1e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d119      	bne.n	8003b58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b2e:	085b      	lsrs	r3, r3, #1
 8003b30:	3b01      	subs	r3, #1
 8003b32:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d10f      	bne.n	8003b58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b42:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d107      	bne.n	8003b58 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b52:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d001      	beq.n	8003b5c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e000      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3718      	adds	r7, #24
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	40023800 	.word	0x40023800

08003b6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d101      	bne.n	8003b7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e041      	b.n	8003c02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d106      	bne.n	8003b98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f7fd fe8a 	bl	80018ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2202      	movs	r2, #2
 8003b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	3304      	adds	r3, #4
 8003ba8:	4619      	mov	r1, r3
 8003baa:	4610      	mov	r0, r2
 8003bac:	f000 fc62 	bl	8004474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
	...

08003c0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d001      	beq.n	8003c24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e04e      	b.n	8003cc2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2202      	movs	r2, #2
 8003c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68da      	ldr	r2, [r3, #12]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f042 0201 	orr.w	r2, r2, #1
 8003c3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a23      	ldr	r2, [pc, #140]	@ (8003cd0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d022      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0x80>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c4e:	d01d      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0x80>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a1f      	ldr	r2, [pc, #124]	@ (8003cd4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d018      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0x80>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a1e      	ldr	r2, [pc, #120]	@ (8003cd8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d013      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0x80>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a1c      	ldr	r2, [pc, #112]	@ (8003cdc <HAL_TIM_Base_Start_IT+0xd0>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d00e      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0x80>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a1b      	ldr	r2, [pc, #108]	@ (8003ce0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d009      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0x80>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a19      	ldr	r2, [pc, #100]	@ (8003ce4 <HAL_TIM_Base_Start_IT+0xd8>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d004      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0x80>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a18      	ldr	r2, [pc, #96]	@ (8003ce8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d111      	bne.n	8003cb0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 0307 	and.w	r3, r3, #7
 8003c96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2b06      	cmp	r3, #6
 8003c9c:	d010      	beq.n	8003cc0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f042 0201 	orr.w	r2, r2, #1
 8003cac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cae:	e007      	b.n	8003cc0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f042 0201 	orr.w	r2, r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3714      	adds	r7, #20
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	40010000 	.word	0x40010000
 8003cd4:	40000400 	.word	0x40000400
 8003cd8:	40000800 	.word	0x40000800
 8003cdc:	40000c00 	.word	0x40000c00
 8003ce0:	40010400 	.word	0x40010400
 8003ce4:	40014000 	.word	0x40014000
 8003ce8:	40001800 	.word	0x40001800

08003cec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e041      	b.n	8003d82 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d106      	bne.n	8003d18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 f839 	bl	8003d8a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3304      	adds	r3, #4
 8003d28:	4619      	mov	r1, r3
 8003d2a:	4610      	mov	r0, r2
 8003d2c:	f000 fba2 	bl	8004474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3708      	adds	r7, #8
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	b083      	sub	sp, #12
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d92:	bf00      	nop
 8003d94:	370c      	adds	r7, #12
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
	...

08003da0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d109      	bne.n	8003dc4 <HAL_TIM_PWM_Start+0x24>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	bf14      	ite	ne
 8003dbc:	2301      	movne	r3, #1
 8003dbe:	2300      	moveq	r3, #0
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	e022      	b.n	8003e0a <HAL_TIM_PWM_Start+0x6a>
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	2b04      	cmp	r3, #4
 8003dc8:	d109      	bne.n	8003dde <HAL_TIM_PWM_Start+0x3e>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	bf14      	ite	ne
 8003dd6:	2301      	movne	r3, #1
 8003dd8:	2300      	moveq	r3, #0
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	e015      	b.n	8003e0a <HAL_TIM_PWM_Start+0x6a>
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	2b08      	cmp	r3, #8
 8003de2:	d109      	bne.n	8003df8 <HAL_TIM_PWM_Start+0x58>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	bf14      	ite	ne
 8003df0:	2301      	movne	r3, #1
 8003df2:	2300      	moveq	r3, #0
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	e008      	b.n	8003e0a <HAL_TIM_PWM_Start+0x6a>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	bf14      	ite	ne
 8003e04:	2301      	movne	r3, #1
 8003e06:	2300      	moveq	r3, #0
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e07c      	b.n	8003f0c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d104      	bne.n	8003e22 <HAL_TIM_PWM_Start+0x82>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e20:	e013      	b.n	8003e4a <HAL_TIM_PWM_Start+0xaa>
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	2b04      	cmp	r3, #4
 8003e26:	d104      	bne.n	8003e32 <HAL_TIM_PWM_Start+0x92>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e30:	e00b      	b.n	8003e4a <HAL_TIM_PWM_Start+0xaa>
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	2b08      	cmp	r3, #8
 8003e36:	d104      	bne.n	8003e42 <HAL_TIM_PWM_Start+0xa2>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e40:	e003      	b.n	8003e4a <HAL_TIM_PWM_Start+0xaa>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2202      	movs	r2, #2
 8003e46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	6839      	ldr	r1, [r7, #0]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f000 fdfe 	bl	8004a54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a2d      	ldr	r2, [pc, #180]	@ (8003f14 <HAL_TIM_PWM_Start+0x174>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d004      	beq.n	8003e6c <HAL_TIM_PWM_Start+0xcc>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a2c      	ldr	r2, [pc, #176]	@ (8003f18 <HAL_TIM_PWM_Start+0x178>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d101      	bne.n	8003e70 <HAL_TIM_PWM_Start+0xd0>
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e000      	b.n	8003e72 <HAL_TIM_PWM_Start+0xd2>
 8003e70:	2300      	movs	r3, #0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d007      	beq.n	8003e86 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e84:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a22      	ldr	r2, [pc, #136]	@ (8003f14 <HAL_TIM_PWM_Start+0x174>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d022      	beq.n	8003ed6 <HAL_TIM_PWM_Start+0x136>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e98:	d01d      	beq.n	8003ed6 <HAL_TIM_PWM_Start+0x136>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a1f      	ldr	r2, [pc, #124]	@ (8003f1c <HAL_TIM_PWM_Start+0x17c>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d018      	beq.n	8003ed6 <HAL_TIM_PWM_Start+0x136>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8003f20 <HAL_TIM_PWM_Start+0x180>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d013      	beq.n	8003ed6 <HAL_TIM_PWM_Start+0x136>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a1c      	ldr	r2, [pc, #112]	@ (8003f24 <HAL_TIM_PWM_Start+0x184>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d00e      	beq.n	8003ed6 <HAL_TIM_PWM_Start+0x136>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a16      	ldr	r2, [pc, #88]	@ (8003f18 <HAL_TIM_PWM_Start+0x178>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d009      	beq.n	8003ed6 <HAL_TIM_PWM_Start+0x136>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a18      	ldr	r2, [pc, #96]	@ (8003f28 <HAL_TIM_PWM_Start+0x188>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d004      	beq.n	8003ed6 <HAL_TIM_PWM_Start+0x136>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a16      	ldr	r2, [pc, #88]	@ (8003f2c <HAL_TIM_PWM_Start+0x18c>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d111      	bne.n	8003efa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f003 0307 	and.w	r3, r3, #7
 8003ee0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2b06      	cmp	r3, #6
 8003ee6:	d010      	beq.n	8003f0a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f042 0201 	orr.w	r2, r2, #1
 8003ef6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ef8:	e007      	b.n	8003f0a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f042 0201 	orr.w	r2, r2, #1
 8003f08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	40010000 	.word	0x40010000
 8003f18:	40010400 	.word	0x40010400
 8003f1c:	40000400 	.word	0x40000400
 8003f20:	40000800 	.word	0x40000800
 8003f24:	40000c00 	.word	0x40000c00
 8003f28:	40014000 	.word	0x40014000
 8003f2c:	40001800 	.word	0x40001800

08003f30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d020      	beq.n	8003f94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f003 0302 	and.w	r3, r3, #2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d01b      	beq.n	8003f94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f06f 0202 	mvn.w	r2, #2
 8003f64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	699b      	ldr	r3, [r3, #24]
 8003f72:	f003 0303 	and.w	r3, r3, #3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d003      	beq.n	8003f82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 fa5b 	bl	8004436 <HAL_TIM_IC_CaptureCallback>
 8003f80:	e005      	b.n	8003f8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 fa4d 	bl	8004422 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f000 fa5e 	bl	800444a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	f003 0304 	and.w	r3, r3, #4
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d020      	beq.n	8003fe0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f003 0304 	and.w	r3, r3, #4
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d01b      	beq.n	8003fe0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f06f 0204 	mvn.w	r2, #4
 8003fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d003      	beq.n	8003fce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 fa35 	bl	8004436 <HAL_TIM_IC_CaptureCallback>
 8003fcc:	e005      	b.n	8003fda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 fa27 	bl	8004422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f000 fa38 	bl	800444a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	f003 0308 	and.w	r3, r3, #8
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d020      	beq.n	800402c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f003 0308 	and.w	r3, r3, #8
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d01b      	beq.n	800402c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f06f 0208 	mvn.w	r2, #8
 8003ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2204      	movs	r2, #4
 8004002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 fa0f 	bl	8004436 <HAL_TIM_IC_CaptureCallback>
 8004018:	e005      	b.n	8004026 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 fa01 	bl	8004422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 fa12 	bl	800444a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	f003 0310 	and.w	r3, r3, #16
 8004032:	2b00      	cmp	r3, #0
 8004034:	d020      	beq.n	8004078 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f003 0310 	and.w	r3, r3, #16
 800403c:	2b00      	cmp	r3, #0
 800403e:	d01b      	beq.n	8004078 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f06f 0210 	mvn.w	r2, #16
 8004048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2208      	movs	r2, #8
 800404e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	69db      	ldr	r3, [r3, #28]
 8004056:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800405a:	2b00      	cmp	r3, #0
 800405c:	d003      	beq.n	8004066 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f9e9 	bl	8004436 <HAL_TIM_IC_CaptureCallback>
 8004064:	e005      	b.n	8004072 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f9db 	bl	8004422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 f9ec 	bl	800444a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d00c      	beq.n	800409c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f003 0301 	and.w	r3, r3, #1
 8004088:	2b00      	cmp	r3, #0
 800408a:	d007      	beq.n	800409c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f06f 0201 	mvn.w	r2, #1
 8004094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7fd f946 	bl	8001328 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00c      	beq.n	80040c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d007      	beq.n	80040c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80040b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 fdc8 	bl	8004c50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00c      	beq.n	80040e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d007      	beq.n	80040e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80040dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f9bd 	bl	800445e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	f003 0320 	and.w	r3, r3, #32
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00c      	beq.n	8004108 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f003 0320 	and.w	r3, r3, #32
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d007      	beq.n	8004108 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f06f 0220 	mvn.w	r2, #32
 8004100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 fd9a 	bl	8004c3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004108:	bf00      	nop
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800411c:	2300      	movs	r3, #0
 800411e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004126:	2b01      	cmp	r3, #1
 8004128:	d101      	bne.n	800412e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800412a:	2302      	movs	r3, #2
 800412c:	e0ae      	b.n	800428c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2b0c      	cmp	r3, #12
 800413a:	f200 809f 	bhi.w	800427c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800413e:	a201      	add	r2, pc, #4	@ (adr r2, 8004144 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004144:	08004179 	.word	0x08004179
 8004148:	0800427d 	.word	0x0800427d
 800414c:	0800427d 	.word	0x0800427d
 8004150:	0800427d 	.word	0x0800427d
 8004154:	080041b9 	.word	0x080041b9
 8004158:	0800427d 	.word	0x0800427d
 800415c:	0800427d 	.word	0x0800427d
 8004160:	0800427d 	.word	0x0800427d
 8004164:	080041fb 	.word	0x080041fb
 8004168:	0800427d 	.word	0x0800427d
 800416c:	0800427d 	.word	0x0800427d
 8004170:	0800427d 	.word	0x0800427d
 8004174:	0800423b 	.word	0x0800423b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68b9      	ldr	r1, [r7, #8]
 800417e:	4618      	mov	r0, r3
 8004180:	f000 fa1e 	bl	80045c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	699a      	ldr	r2, [r3, #24]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f042 0208 	orr.w	r2, r2, #8
 8004192:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	699a      	ldr	r2, [r3, #24]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0204 	bic.w	r2, r2, #4
 80041a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6999      	ldr	r1, [r3, #24]
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	691a      	ldr	r2, [r3, #16]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	430a      	orrs	r2, r1
 80041b4:	619a      	str	r2, [r3, #24]
      break;
 80041b6:	e064      	b.n	8004282 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	68b9      	ldr	r1, [r7, #8]
 80041be:	4618      	mov	r0, r3
 80041c0:	f000 fa6e 	bl	80046a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	699a      	ldr	r2, [r3, #24]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	699a      	ldr	r2, [r3, #24]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6999      	ldr	r1, [r3, #24]
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	021a      	lsls	r2, r3, #8
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	430a      	orrs	r2, r1
 80041f6:	619a      	str	r2, [r3, #24]
      break;
 80041f8:	e043      	b.n	8004282 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68b9      	ldr	r1, [r7, #8]
 8004200:	4618      	mov	r0, r3
 8004202:	f000 fac3 	bl	800478c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	69da      	ldr	r2, [r3, #28]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f042 0208 	orr.w	r2, r2, #8
 8004214:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	69da      	ldr	r2, [r3, #28]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f022 0204 	bic.w	r2, r2, #4
 8004224:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	69d9      	ldr	r1, [r3, #28]
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	691a      	ldr	r2, [r3, #16]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	430a      	orrs	r2, r1
 8004236:	61da      	str	r2, [r3, #28]
      break;
 8004238:	e023      	b.n	8004282 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68b9      	ldr	r1, [r7, #8]
 8004240:	4618      	mov	r0, r3
 8004242:	f000 fb17 	bl	8004874 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	69da      	ldr	r2, [r3, #28]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004254:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	69da      	ldr	r2, [r3, #28]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004264:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	69d9      	ldr	r1, [r3, #28]
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	691b      	ldr	r3, [r3, #16]
 8004270:	021a      	lsls	r2, r3, #8
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	430a      	orrs	r2, r1
 8004278:	61da      	str	r2, [r3, #28]
      break;
 800427a:	e002      	b.n	8004282 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	75fb      	strb	r3, [r7, #23]
      break;
 8004280:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800428a:	7dfb      	ldrb	r3, [r7, #23]
}
 800428c:	4618      	mov	r0, r3
 800428e:	3718      	adds	r7, #24
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800429e:	2300      	movs	r3, #0
 80042a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d101      	bne.n	80042b0 <HAL_TIM_ConfigClockSource+0x1c>
 80042ac:	2302      	movs	r3, #2
 80042ae:	e0b4      	b.n	800441a <HAL_TIM_ConfigClockSource+0x186>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2202      	movs	r2, #2
 80042bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80042ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80042d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68ba      	ldr	r2, [r7, #8]
 80042de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042e8:	d03e      	beq.n	8004368 <HAL_TIM_ConfigClockSource+0xd4>
 80042ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042ee:	f200 8087 	bhi.w	8004400 <HAL_TIM_ConfigClockSource+0x16c>
 80042f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042f6:	f000 8086 	beq.w	8004406 <HAL_TIM_ConfigClockSource+0x172>
 80042fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042fe:	d87f      	bhi.n	8004400 <HAL_TIM_ConfigClockSource+0x16c>
 8004300:	2b70      	cmp	r3, #112	@ 0x70
 8004302:	d01a      	beq.n	800433a <HAL_TIM_ConfigClockSource+0xa6>
 8004304:	2b70      	cmp	r3, #112	@ 0x70
 8004306:	d87b      	bhi.n	8004400 <HAL_TIM_ConfigClockSource+0x16c>
 8004308:	2b60      	cmp	r3, #96	@ 0x60
 800430a:	d050      	beq.n	80043ae <HAL_TIM_ConfigClockSource+0x11a>
 800430c:	2b60      	cmp	r3, #96	@ 0x60
 800430e:	d877      	bhi.n	8004400 <HAL_TIM_ConfigClockSource+0x16c>
 8004310:	2b50      	cmp	r3, #80	@ 0x50
 8004312:	d03c      	beq.n	800438e <HAL_TIM_ConfigClockSource+0xfa>
 8004314:	2b50      	cmp	r3, #80	@ 0x50
 8004316:	d873      	bhi.n	8004400 <HAL_TIM_ConfigClockSource+0x16c>
 8004318:	2b40      	cmp	r3, #64	@ 0x40
 800431a:	d058      	beq.n	80043ce <HAL_TIM_ConfigClockSource+0x13a>
 800431c:	2b40      	cmp	r3, #64	@ 0x40
 800431e:	d86f      	bhi.n	8004400 <HAL_TIM_ConfigClockSource+0x16c>
 8004320:	2b30      	cmp	r3, #48	@ 0x30
 8004322:	d064      	beq.n	80043ee <HAL_TIM_ConfigClockSource+0x15a>
 8004324:	2b30      	cmp	r3, #48	@ 0x30
 8004326:	d86b      	bhi.n	8004400 <HAL_TIM_ConfigClockSource+0x16c>
 8004328:	2b20      	cmp	r3, #32
 800432a:	d060      	beq.n	80043ee <HAL_TIM_ConfigClockSource+0x15a>
 800432c:	2b20      	cmp	r3, #32
 800432e:	d867      	bhi.n	8004400 <HAL_TIM_ConfigClockSource+0x16c>
 8004330:	2b00      	cmp	r3, #0
 8004332:	d05c      	beq.n	80043ee <HAL_TIM_ConfigClockSource+0x15a>
 8004334:	2b10      	cmp	r3, #16
 8004336:	d05a      	beq.n	80043ee <HAL_TIM_ConfigClockSource+0x15a>
 8004338:	e062      	b.n	8004400 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800434a:	f000 fb63 	bl	8004a14 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800435c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	68ba      	ldr	r2, [r7, #8]
 8004364:	609a      	str	r2, [r3, #8]
      break;
 8004366:	e04f      	b.n	8004408 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004378:	f000 fb4c 	bl	8004a14 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	689a      	ldr	r2, [r3, #8]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800438a:	609a      	str	r2, [r3, #8]
      break;
 800438c:	e03c      	b.n	8004408 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800439a:	461a      	mov	r2, r3
 800439c:	f000 fac0 	bl	8004920 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2150      	movs	r1, #80	@ 0x50
 80043a6:	4618      	mov	r0, r3
 80043a8:	f000 fb19 	bl	80049de <TIM_ITRx_SetConfig>
      break;
 80043ac:	e02c      	b.n	8004408 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043ba:	461a      	mov	r2, r3
 80043bc:	f000 fadf 	bl	800497e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2160      	movs	r1, #96	@ 0x60
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 fb09 	bl	80049de <TIM_ITRx_SetConfig>
      break;
 80043cc:	e01c      	b.n	8004408 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043da:	461a      	mov	r2, r3
 80043dc:	f000 faa0 	bl	8004920 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2140      	movs	r1, #64	@ 0x40
 80043e6:	4618      	mov	r0, r3
 80043e8:	f000 faf9 	bl	80049de <TIM_ITRx_SetConfig>
      break;
 80043ec:	e00c      	b.n	8004408 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4619      	mov	r1, r3
 80043f8:	4610      	mov	r0, r2
 80043fa:	f000 faf0 	bl	80049de <TIM_ITRx_SetConfig>
      break;
 80043fe:	e003      	b.n	8004408 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	73fb      	strb	r3, [r7, #15]
      break;
 8004404:	e000      	b.n	8004408 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004406:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004418:	7bfb      	ldrb	r3, [r7, #15]
}
 800441a:	4618      	mov	r0, r3
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004422:	b480      	push	{r7}
 8004424:	b083      	sub	sp, #12
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800442a:	bf00      	nop
 800442c:	370c      	adds	r7, #12
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr

08004436 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004436:	b480      	push	{r7}
 8004438:	b083      	sub	sp, #12
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800443e:	bf00      	nop
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800444a:	b480      	push	{r7}
 800444c:	b083      	sub	sp, #12
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004452:	bf00      	nop
 8004454:	370c      	adds	r7, #12
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr

0800445e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800445e:	b480      	push	{r7}
 8004460:	b083      	sub	sp, #12
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
	...

08004474 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a43      	ldr	r2, [pc, #268]	@ (8004594 <TIM_Base_SetConfig+0x120>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d013      	beq.n	80044b4 <TIM_Base_SetConfig+0x40>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004492:	d00f      	beq.n	80044b4 <TIM_Base_SetConfig+0x40>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a40      	ldr	r2, [pc, #256]	@ (8004598 <TIM_Base_SetConfig+0x124>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d00b      	beq.n	80044b4 <TIM_Base_SetConfig+0x40>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4a3f      	ldr	r2, [pc, #252]	@ (800459c <TIM_Base_SetConfig+0x128>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d007      	beq.n	80044b4 <TIM_Base_SetConfig+0x40>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a3e      	ldr	r2, [pc, #248]	@ (80045a0 <TIM_Base_SetConfig+0x12c>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d003      	beq.n	80044b4 <TIM_Base_SetConfig+0x40>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a3d      	ldr	r2, [pc, #244]	@ (80045a4 <TIM_Base_SetConfig+0x130>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d108      	bne.n	80044c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a32      	ldr	r2, [pc, #200]	@ (8004594 <TIM_Base_SetConfig+0x120>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d02b      	beq.n	8004526 <TIM_Base_SetConfig+0xb2>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044d4:	d027      	beq.n	8004526 <TIM_Base_SetConfig+0xb2>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a2f      	ldr	r2, [pc, #188]	@ (8004598 <TIM_Base_SetConfig+0x124>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d023      	beq.n	8004526 <TIM_Base_SetConfig+0xb2>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a2e      	ldr	r2, [pc, #184]	@ (800459c <TIM_Base_SetConfig+0x128>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d01f      	beq.n	8004526 <TIM_Base_SetConfig+0xb2>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a2d      	ldr	r2, [pc, #180]	@ (80045a0 <TIM_Base_SetConfig+0x12c>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d01b      	beq.n	8004526 <TIM_Base_SetConfig+0xb2>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a2c      	ldr	r2, [pc, #176]	@ (80045a4 <TIM_Base_SetConfig+0x130>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d017      	beq.n	8004526 <TIM_Base_SetConfig+0xb2>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a2b      	ldr	r2, [pc, #172]	@ (80045a8 <TIM_Base_SetConfig+0x134>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d013      	beq.n	8004526 <TIM_Base_SetConfig+0xb2>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a2a      	ldr	r2, [pc, #168]	@ (80045ac <TIM_Base_SetConfig+0x138>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d00f      	beq.n	8004526 <TIM_Base_SetConfig+0xb2>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a29      	ldr	r2, [pc, #164]	@ (80045b0 <TIM_Base_SetConfig+0x13c>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d00b      	beq.n	8004526 <TIM_Base_SetConfig+0xb2>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a28      	ldr	r2, [pc, #160]	@ (80045b4 <TIM_Base_SetConfig+0x140>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d007      	beq.n	8004526 <TIM_Base_SetConfig+0xb2>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a27      	ldr	r2, [pc, #156]	@ (80045b8 <TIM_Base_SetConfig+0x144>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d003      	beq.n	8004526 <TIM_Base_SetConfig+0xb2>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a26      	ldr	r2, [pc, #152]	@ (80045bc <TIM_Base_SetConfig+0x148>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d108      	bne.n	8004538 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800452c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	4313      	orrs	r3, r2
 8004536:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	4313      	orrs	r3, r2
 8004544:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	689a      	ldr	r2, [r3, #8]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a0e      	ldr	r2, [pc, #56]	@ (8004594 <TIM_Base_SetConfig+0x120>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d003      	beq.n	8004566 <TIM_Base_SetConfig+0xf2>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a10      	ldr	r2, [pc, #64]	@ (80045a4 <TIM_Base_SetConfig+0x130>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d103      	bne.n	800456e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	691a      	ldr	r2, [r3, #16]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f043 0204 	orr.w	r2, r3, #4
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2201      	movs	r2, #1
 800457e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	601a      	str	r2, [r3, #0]
}
 8004586:	bf00      	nop
 8004588:	3714      	adds	r7, #20
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	40010000 	.word	0x40010000
 8004598:	40000400 	.word	0x40000400
 800459c:	40000800 	.word	0x40000800
 80045a0:	40000c00 	.word	0x40000c00
 80045a4:	40010400 	.word	0x40010400
 80045a8:	40014000 	.word	0x40014000
 80045ac:	40014400 	.word	0x40014400
 80045b0:	40014800 	.word	0x40014800
 80045b4:	40001800 	.word	0x40001800
 80045b8:	40001c00 	.word	0x40001c00
 80045bc:	40002000 	.word	0x40002000

080045c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b087      	sub	sp, #28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	f023 0201 	bic.w	r2, r3, #1
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f023 0303 	bic.w	r3, r3, #3
 80045f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	4313      	orrs	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	f023 0302 	bic.w	r3, r3, #2
 8004608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	4313      	orrs	r3, r2
 8004612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4a20      	ldr	r2, [pc, #128]	@ (8004698 <TIM_OC1_SetConfig+0xd8>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d003      	beq.n	8004624 <TIM_OC1_SetConfig+0x64>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a1f      	ldr	r2, [pc, #124]	@ (800469c <TIM_OC1_SetConfig+0xdc>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d10c      	bne.n	800463e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	f023 0308 	bic.w	r3, r3, #8
 800462a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	697a      	ldr	r2, [r7, #20]
 8004632:	4313      	orrs	r3, r2
 8004634:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	f023 0304 	bic.w	r3, r3, #4
 800463c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a15      	ldr	r2, [pc, #84]	@ (8004698 <TIM_OC1_SetConfig+0xd8>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d003      	beq.n	800464e <TIM_OC1_SetConfig+0x8e>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a14      	ldr	r2, [pc, #80]	@ (800469c <TIM_OC1_SetConfig+0xdc>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d111      	bne.n	8004672 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004654:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800465c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	4313      	orrs	r3, r2
 8004666:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	693a      	ldr	r2, [r7, #16]
 800466e:	4313      	orrs	r3, r2
 8004670:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	685a      	ldr	r2, [r3, #4]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	697a      	ldr	r2, [r7, #20]
 800468a:	621a      	str	r2, [r3, #32]
}
 800468c:	bf00      	nop
 800468e:	371c      	adds	r7, #28
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr
 8004698:	40010000 	.word	0x40010000
 800469c:	40010400 	.word	0x40010400

080046a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b087      	sub	sp, #28
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a1b      	ldr	r3, [r3, #32]
 80046ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a1b      	ldr	r3, [r3, #32]
 80046b4:	f023 0210 	bic.w	r2, r3, #16
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	021b      	lsls	r3, r3, #8
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	f023 0320 	bic.w	r3, r3, #32
 80046ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	697a      	ldr	r2, [r7, #20]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a22      	ldr	r2, [pc, #136]	@ (8004784 <TIM_OC2_SetConfig+0xe4>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d003      	beq.n	8004708 <TIM_OC2_SetConfig+0x68>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a21      	ldr	r2, [pc, #132]	@ (8004788 <TIM_OC2_SetConfig+0xe8>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d10d      	bne.n	8004724 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800470e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	011b      	lsls	r3, r3, #4
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	4313      	orrs	r3, r2
 800471a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004722:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a17      	ldr	r2, [pc, #92]	@ (8004784 <TIM_OC2_SetConfig+0xe4>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d003      	beq.n	8004734 <TIM_OC2_SetConfig+0x94>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a16      	ldr	r2, [pc, #88]	@ (8004788 <TIM_OC2_SetConfig+0xe8>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d113      	bne.n	800475c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800473a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004742:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	695b      	ldr	r3, [r3, #20]
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	4313      	orrs	r3, r2
 800474e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	693a      	ldr	r2, [r7, #16]
 8004758:	4313      	orrs	r3, r2
 800475a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	693a      	ldr	r2, [r7, #16]
 8004760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685a      	ldr	r2, [r3, #4]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	697a      	ldr	r2, [r7, #20]
 8004774:	621a      	str	r2, [r3, #32]
}
 8004776:	bf00      	nop
 8004778:	371c      	adds	r7, #28
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	40010000 	.word	0x40010000
 8004788:	40010400 	.word	0x40010400

0800478c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800478c:	b480      	push	{r7}
 800478e:	b087      	sub	sp, #28
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a1b      	ldr	r3, [r3, #32]
 80047a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	69db      	ldr	r3, [r3, #28]
 80047b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0303 	bic.w	r3, r3, #3
 80047c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	021b      	lsls	r3, r3, #8
 80047dc:	697a      	ldr	r2, [r7, #20]
 80047de:	4313      	orrs	r3, r2
 80047e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a21      	ldr	r2, [pc, #132]	@ (800486c <TIM_OC3_SetConfig+0xe0>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d003      	beq.n	80047f2 <TIM_OC3_SetConfig+0x66>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a20      	ldr	r2, [pc, #128]	@ (8004870 <TIM_OC3_SetConfig+0xe4>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d10d      	bne.n	800480e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80047f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	021b      	lsls	r3, r3, #8
 8004800:	697a      	ldr	r2, [r7, #20]
 8004802:	4313      	orrs	r3, r2
 8004804:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800480c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a16      	ldr	r2, [pc, #88]	@ (800486c <TIM_OC3_SetConfig+0xe0>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d003      	beq.n	800481e <TIM_OC3_SetConfig+0x92>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a15      	ldr	r2, [pc, #84]	@ (8004870 <TIM_OC3_SetConfig+0xe4>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d113      	bne.n	8004846 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004824:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800482c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	011b      	lsls	r3, r3, #4
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	4313      	orrs	r3, r2
 8004838:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	011b      	lsls	r3, r3, #4
 8004840:	693a      	ldr	r2, [r7, #16]
 8004842:	4313      	orrs	r3, r2
 8004844:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	685a      	ldr	r2, [r3, #4]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	621a      	str	r2, [r3, #32]
}
 8004860:	bf00      	nop
 8004862:	371c      	adds	r7, #28
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr
 800486c:	40010000 	.word	0x40010000
 8004870:	40010400 	.word	0x40010400

08004874 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004874:	b480      	push	{r7}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	69db      	ldr	r3, [r3, #28]
 800489a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	021b      	lsls	r3, r3, #8
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80048be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	031b      	lsls	r3, r3, #12
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a12      	ldr	r2, [pc, #72]	@ (8004918 <TIM_OC4_SetConfig+0xa4>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d003      	beq.n	80048dc <TIM_OC4_SetConfig+0x68>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a11      	ldr	r2, [pc, #68]	@ (800491c <TIM_OC4_SetConfig+0xa8>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d109      	bne.n	80048f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	019b      	lsls	r3, r3, #6
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	685a      	ldr	r2, [r3, #4]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	621a      	str	r2, [r3, #32]
}
 800490a:	bf00      	nop
 800490c:	371c      	adds	r7, #28
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	40010000 	.word	0x40010000
 800491c:	40010400 	.word	0x40010400

08004920 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004920:	b480      	push	{r7}
 8004922:	b087      	sub	sp, #28
 8004924:	af00      	add	r7, sp, #0
 8004926:	60f8      	str	r0, [r7, #12]
 8004928:	60b9      	str	r1, [r7, #8]
 800492a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6a1b      	ldr	r3, [r3, #32]
 8004936:	f023 0201 	bic.w	r2, r3, #1
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800494a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	011b      	lsls	r3, r3, #4
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	4313      	orrs	r3, r2
 8004954:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	f023 030a 	bic.w	r3, r3, #10
 800495c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	4313      	orrs	r3, r2
 8004964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	693a      	ldr	r2, [r7, #16]
 800496a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	621a      	str	r2, [r3, #32]
}
 8004972:	bf00      	nop
 8004974:	371c      	adds	r7, #28
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr

0800497e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800497e:	b480      	push	{r7}
 8004980:	b087      	sub	sp, #28
 8004982:	af00      	add	r7, sp, #0
 8004984:	60f8      	str	r0, [r7, #12]
 8004986:	60b9      	str	r1, [r7, #8]
 8004988:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	f023 0210 	bic.w	r2, r3, #16
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80049a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	031b      	lsls	r3, r3, #12
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80049ba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	011b      	lsls	r3, r3, #4
 80049c0:	697a      	ldr	r2, [r7, #20]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	697a      	ldr	r2, [r7, #20]
 80049d0:	621a      	str	r2, [r3, #32]
}
 80049d2:	bf00      	nop
 80049d4:	371c      	adds	r7, #28
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049de:	b480      	push	{r7}
 80049e0:	b085      	sub	sp, #20
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
 80049e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049f6:	683a      	ldr	r2, [r7, #0]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	f043 0307 	orr.w	r3, r3, #7
 8004a00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	609a      	str	r2, [r3, #8]
}
 8004a08:	bf00      	nop
 8004a0a:	3714      	adds	r7, #20
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b087      	sub	sp, #28
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
 8004a20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	021a      	lsls	r2, r3, #8
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	431a      	orrs	r2, r3
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	697a      	ldr	r2, [r7, #20]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	697a      	ldr	r2, [r7, #20]
 8004a46:	609a      	str	r2, [r3, #8]
}
 8004a48:	bf00      	nop
 8004a4a:	371c      	adds	r7, #28
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr

08004a54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b087      	sub	sp, #28
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	60f8      	str	r0, [r7, #12]
 8004a5c:	60b9      	str	r1, [r7, #8]
 8004a5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	f003 031f 	and.w	r3, r3, #31
 8004a66:	2201      	movs	r2, #1
 8004a68:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6a1a      	ldr	r2, [r3, #32]
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	43db      	mvns	r3, r3
 8004a76:	401a      	ands	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6a1a      	ldr	r2, [r3, #32]
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	f003 031f 	and.w	r3, r3, #31
 8004a86:	6879      	ldr	r1, [r7, #4]
 8004a88:	fa01 f303 	lsl.w	r3, r1, r3
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	621a      	str	r2, [r3, #32]
}
 8004a92:	bf00      	nop
 8004a94:	371c      	adds	r7, #28
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
	...

08004aa0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b085      	sub	sp, #20
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d101      	bne.n	8004ab8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	e05a      	b.n	8004b6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ade:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a21      	ldr	r2, [pc, #132]	@ (8004b7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d022      	beq.n	8004b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b04:	d01d      	beq.n	8004b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8004b80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d018      	beq.n	8004b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a1b      	ldr	r2, [pc, #108]	@ (8004b84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d013      	beq.n	8004b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a1a      	ldr	r2, [pc, #104]	@ (8004b88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d00e      	beq.n	8004b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a18      	ldr	r2, [pc, #96]	@ (8004b8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d009      	beq.n	8004b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a17      	ldr	r2, [pc, #92]	@ (8004b90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d004      	beq.n	8004b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a15      	ldr	r2, [pc, #84]	@ (8004b94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d10c      	bne.n	8004b5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3714      	adds	r7, #20
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40010000 	.word	0x40010000
 8004b80:	40000400 	.word	0x40000400
 8004b84:	40000800 	.word	0x40000800
 8004b88:	40000c00 	.word	0x40000c00
 8004b8c:	40010400 	.word	0x40010400
 8004b90:	40014000 	.word	0x40014000
 8004b94:	40001800 	.word	0x40001800

08004b98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d101      	bne.n	8004bb4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	e03d      	b.n	8004c30 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3714      	adds	r7, #20
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c58:	bf00      	nop
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <getI2CHandle>:
extern I2C_HandleTypeDef hi2c1;
extern I2C_HandleTypeDef hi2c2;


I2C_HandleTypeDef* getI2CHandle(Wheel wheel)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	71fb      	strb	r3, [r7, #7]
	if (WHEEL_LEFT == wheel)
 8004c6e:	79fb      	ldrb	r3, [r7, #7]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d101      	bne.n	8004c78 <getI2CHandle+0x14>
	{
		return &hi2c1;
 8004c74:	4b04      	ldr	r3, [pc, #16]	@ (8004c88 <getI2CHandle+0x24>)
 8004c76:	e000      	b.n	8004c7a <getI2CHandle+0x16>
	}
	else
	{
		return &hi2c2;
 8004c78:	4b04      	ldr	r3, [pc, #16]	@ (8004c8c <getI2CHandle+0x28>)
	}
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	370c      	adds	r7, #12
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	2000009c 	.word	0x2000009c
 8004c8c:	200000f0 	.word	0x200000f0

08004c90 <readAngleRad>:

RobottoErrorCode readAngleRad(Wheel wheel, float* out)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b088      	sub	sp, #32
 8004c94:	af04      	add	r7, sp, #16
 8004c96:	4603      	mov	r3, r0
 8004c98:	6039      	str	r1, [r7, #0]
 8004c9a:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[2];
	if(HAL_I2C_Mem_Read(getI2CHandle(wheel), 0x36 << 1, 0x0E, 1, buffer, 2, 100) != HAL_OK)
 8004c9c:	79fb      	ldrb	r3, [r7, #7]
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7ff ffe0 	bl	8004c64 <getI2CHandle>
 8004ca4:	2364      	movs	r3, #100	@ 0x64
 8004ca6:	9302      	str	r3, [sp, #8]
 8004ca8:	2302      	movs	r3, #2
 8004caa:	9301      	str	r3, [sp, #4]
 8004cac:	f107 030c 	add.w	r3, r7, #12
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	220e      	movs	r2, #14
 8004cb6:	216c      	movs	r1, #108	@ 0x6c
 8004cb8:	f7fd fcd0 	bl	800265c <HAL_I2C_Mem_Read>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <readAngleRad+0x36>
	{
		return ROBOTTO_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e03f      	b.n	8004d46 <readAngleRad+0xb6>
	}

	uint16_t angle_unsigned = ((buffer[0] & 0x0F) << 8) | buffer[1];
 8004cc6:	7b3b      	ldrb	r3, [r7, #12]
 8004cc8:	b21b      	sxth	r3, r3
 8004cca:	021b      	lsls	r3, r3, #8
 8004ccc:	b21b      	sxth	r3, r3
 8004cce:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004cd2:	b21a      	sxth	r2, r3
 8004cd4:	7b7b      	ldrb	r3, [r7, #13]
 8004cd6:	b21b      	sxth	r3, r3
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	b21b      	sxth	r3, r3
 8004cdc:	81fb      	strh	r3, [r7, #14]
	*out = (angle_unsigned * M_TWOPI) / 4096.0f;
 8004cde:	89fb      	ldrh	r3, [r7, #14]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7fb fc31 	bl	8000548 <__aeabi_i2d>
 8004ce6:	a31a      	add	r3, pc, #104	@ (adr r3, 8004d50 <readAngleRad+0xc0>)
 8004ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cec:	f7fb fc96 	bl	800061c <__aeabi_dmul>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4610      	mov	r0, r2
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	f04f 0200 	mov.w	r2, #0
 8004cfc:	4b16      	ldr	r3, [pc, #88]	@ (8004d58 <readAngleRad+0xc8>)
 8004cfe:	f7fb fdb7 	bl	8000870 <__aeabi_ddiv>
 8004d02:	4602      	mov	r2, r0
 8004d04:	460b      	mov	r3, r1
 8004d06:	4610      	mov	r0, r2
 8004d08:	4619      	mov	r1, r3
 8004d0a:	f7fb ff21 	bl	8000b50 <__aeabi_d2f>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	601a      	str	r2, [r3, #0]


	if (WHEEL_LEFT == wheel)  // left wheel forward direction is counterclockwise compared to it's encoder
 8004d14:	79fb      	ldrb	r3, [r7, #7]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d114      	bne.n	8004d44 <readAngleRad+0xb4>
	{
		*out = M_TWOPI - *out;
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7fb fc24 	bl	800056c <__aeabi_f2d>
 8004d24:	4602      	mov	r2, r0
 8004d26:	460b      	mov	r3, r1
 8004d28:	a109      	add	r1, pc, #36	@ (adr r1, 8004d50 <readAngleRad+0xc0>)
 8004d2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d2e:	f7fb fabd 	bl	80002ac <__aeabi_dsub>
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4610      	mov	r0, r2
 8004d38:	4619      	mov	r1, r3
 8004d3a:	f7fb ff09 	bl	8000b50 <__aeabi_d2f>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	601a      	str	r2, [r3, #0]
	}
	return ROBOTTO_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	54442d18 	.word	0x54442d18
 8004d54:	401921fb 	.word	0x401921fb
 8004d58:	40b00000 	.word	0x40b00000

08004d5c <readFullEncoder>:


RobottoErrorCode readFullEncoder(Wheel wheel, EncoderStatus* out)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b08a      	sub	sp, #40	@ 0x28
 8004d60:	af04      	add	r7, sp, #16
 8004d62:	4603      	mov	r3, r0
 8004d64:	6039      	str	r1, [r7, #0]
 8004d66:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	74fb      	strb	r3, [r7, #19]
	uint8_t automatic_gain_control = 0;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	74bb      	strb	r3, [r7, #18]
	float angle = 0.0f;
 8004d70:	f04f 0300 	mov.w	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]

	I2C_HandleTypeDef* i2c_handle = getI2CHandle(wheel);
 8004d76:	79fb      	ldrb	r3, [r7, #7]
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f7ff ff73 	bl	8004c64 <getI2CHandle>
 8004d7e:	6178      	str	r0, [r7, #20]

	if (HAL_I2C_Mem_Read(i2c_handle, 0x36 << 1, 0x0B, 1, &status, 1, 100) != HAL_OK
 8004d80:	2364      	movs	r3, #100	@ 0x64
 8004d82:	9302      	str	r3, [sp, #8]
 8004d84:	2301      	movs	r3, #1
 8004d86:	9301      	str	r3, [sp, #4]
 8004d88:	f107 0313 	add.w	r3, r7, #19
 8004d8c:	9300      	str	r3, [sp, #0]
 8004d8e:	2301      	movs	r3, #1
 8004d90:	220b      	movs	r2, #11
 8004d92:	216c      	movs	r1, #108	@ 0x6c
 8004d94:	6978      	ldr	r0, [r7, #20]
 8004d96:	f7fd fc61 	bl	800265c <HAL_I2C_Mem_Read>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d119      	bne.n	8004dd4 <readFullEncoder+0x78>
		|| HAL_I2C_Mem_Read(i2c_handle, 0x36 << 1, 0x1A, 1, &automatic_gain_control, 1, 100) != HAL_OK
 8004da0:	2364      	movs	r3, #100	@ 0x64
 8004da2:	9302      	str	r3, [sp, #8]
 8004da4:	2301      	movs	r3, #1
 8004da6:	9301      	str	r3, [sp, #4]
 8004da8:	f107 0312 	add.w	r3, r7, #18
 8004dac:	9300      	str	r3, [sp, #0]
 8004dae:	2301      	movs	r3, #1
 8004db0:	221a      	movs	r2, #26
 8004db2:	216c      	movs	r1, #108	@ 0x6c
 8004db4:	6978      	ldr	r0, [r7, #20]
 8004db6:	f7fd fc51 	bl	800265c <HAL_I2C_Mem_Read>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d109      	bne.n	8004dd4 <readFullEncoder+0x78>
		|| readAngleRad(wheel, &angle) != ROBOTTO_OK)
 8004dc0:	f107 020c 	add.w	r2, r7, #12
 8004dc4:	79fb      	ldrb	r3, [r7, #7]
 8004dc6:	4611      	mov	r1, r2
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f7ff ff61 	bl	8004c90 <readAngleRad>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d001      	beq.n	8004dd8 <readFullEncoder+0x7c>
	{
		return ROBOTTO_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e02b      	b.n	8004e30 <readFullEncoder+0xd4>
	}

	out->too_strong = (status >> 3) & 0x01;
 8004dd8:	7cfb      	ldrb	r3, [r7, #19]
 8004dda:	08db      	lsrs	r3, r3, #3
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	f003 0301 	and.w	r3, r3, #1
 8004de2:	b2da      	uxtb	r2, r3
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	705a      	strb	r2, [r3, #1]
	out->too_weak = (status >> 4) & 0x01;
 8004de8:	7cfb      	ldrb	r3, [r7, #19]
 8004dea:	091b      	lsrs	r3, r3, #4
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	709a      	strb	r2, [r3, #2]
	out->magnet_detected = (status >> 5) & 0x01;
 8004df8:	7cfb      	ldrb	r3, [r7, #19]
 8004dfa:	095b      	lsrs	r3, r3, #5
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	f003 0301 	and.w	r3, r3, #1
 8004e02:	b2da      	uxtb	r2, r3
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	701a      	strb	r2, [r3, #0]
	out->automatic_gain_control = (automatic_gain_control * 100.0f) / 128.0f;
 8004e08:	7cbb      	ldrb	r3, [r7, #18]
 8004e0a:	ee07 3a90 	vmov	s15, r3
 8004e0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e12:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8004e38 <readFullEncoder+0xdc>
 8004e16:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e1a:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8004e3c <readFullEncoder+0xe0>
 8004e1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	edc3 7a01 	vstr	s15, [r3, #4]
	out->angle = angle;
 8004e28:	68fa      	ldr	r2, [r7, #12]
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	609a      	str	r2, [r3, #8]

	return ROBOTTO_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3718      	adds	r7, #24
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	42c80000 	.word	0x42c80000
 8004e3c:	43000000 	.word	0x43000000

08004e40 <initializeMotorDriver>:
#define MIN_PWM 300
#define MAX_PWM 499


void initializeMotorDriver()
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
	setMotorDutyCycle(WHEEL_RIGHT, 0);
 8004e44:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8004e6c <initializeMotorDriver+0x2c>
 8004e48:	2000      	movs	r0, #0
 8004e4a:	f000 f859 	bl	8004f00 <setMotorDutyCycle>
	setMotorDutyCycle(WHEEL_LEFT, 0);
 8004e4e:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8004e6c <initializeMotorDriver+0x2c>
 8004e52:	2001      	movs	r0, #1
 8004e54:	f000 f854 	bl	8004f00 <setMotorDutyCycle>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8004e58:	2100      	movs	r1, #0
 8004e5a:	4805      	ldr	r0, [pc, #20]	@ (8004e70 <initializeMotorDriver+0x30>)
 8004e5c:	f7fe ffa0 	bl	8003da0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8004e60:	2104      	movs	r1, #4
 8004e62:	4803      	ldr	r0, [pc, #12]	@ (8004e70 <initializeMotorDriver+0x30>)
 8004e64:	f7fe ff9c 	bl	8003da0 <HAL_TIM_PWM_Start>
}
 8004e68:	bf00      	nop
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	00000000 	.word	0x00000000
 8004e70:	20000144 	.word	0x20000144

08004e74 <setWheelDirection>:


void setWheelDirection(Wheel wheel, WheelDirection direction)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	460a      	mov	r2, r1
 8004e7e:	71fb      	strb	r3, [r7, #7]
 8004e80:	4613      	mov	r3, r2
 8004e82:	71bb      	strb	r3, [r7, #6]
	if(WHEEL_RIGHT == wheel)
 8004e84:	79fb      	ldrb	r3, [r7, #7]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d118      	bne.n	8004ebc <setWheelDirection+0x48>
	{
		if(WHEEL_FORWARD == direction)
 8004e8a:	79bb      	ldrb	r3, [r7, #6]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d10a      	bne.n	8004ea6 <setWheelDirection+0x32>
		{
			HAL_GPIO_WritePin(MOTOR_R_UP_GPIO_Port, MOTOR_R_UP_Pin, 1);
 8004e90:	2201      	movs	r2, #1
 8004e92:	2104      	movs	r1, #4
 8004e94:	4819      	ldr	r0, [pc, #100]	@ (8004efc <setWheelDirection+0x88>)
 8004e96:	f7fd fa69 	bl	800236c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DOWN_GPIO_Port, MOTOR_R_DOWN_Pin, 0);
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	2108      	movs	r1, #8
 8004e9e:	4817      	ldr	r0, [pc, #92]	@ (8004efc <setWheelDirection+0x88>)
 8004ea0:	f7fd fa64 	bl	800236c <HAL_GPIO_WritePin>
		{
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 1);
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 0);
		}
	}
}
 8004ea4:	e025      	b.n	8004ef2 <setWheelDirection+0x7e>
			HAL_GPIO_WritePin(MOTOR_R_UP_GPIO_Port, MOTOR_R_UP_Pin, 0);
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	2104      	movs	r1, #4
 8004eaa:	4814      	ldr	r0, [pc, #80]	@ (8004efc <setWheelDirection+0x88>)
 8004eac:	f7fd fa5e 	bl	800236c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DOWN_GPIO_Port, MOTOR_R_DOWN_Pin, 1);
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	2108      	movs	r1, #8
 8004eb4:	4811      	ldr	r0, [pc, #68]	@ (8004efc <setWheelDirection+0x88>)
 8004eb6:	f7fd fa59 	bl	800236c <HAL_GPIO_WritePin>
}
 8004eba:	e01a      	b.n	8004ef2 <setWheelDirection+0x7e>
	else if(WHEEL_LEFT == wheel)
 8004ebc:	79fb      	ldrb	r3, [r7, #7]
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d117      	bne.n	8004ef2 <setWheelDirection+0x7e>
		if(WHEEL_FORWARD == direction)
 8004ec2:	79bb      	ldrb	r3, [r7, #6]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d10a      	bne.n	8004ede <setWheelDirection+0x6a>
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 0);
 8004ec8:	2200      	movs	r2, #0
 8004eca:	2101      	movs	r1, #1
 8004ecc:	480b      	ldr	r0, [pc, #44]	@ (8004efc <setWheelDirection+0x88>)
 8004ece:	f7fd fa4d 	bl	800236c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 1);
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	2102      	movs	r1, #2
 8004ed6:	4809      	ldr	r0, [pc, #36]	@ (8004efc <setWheelDirection+0x88>)
 8004ed8:	f7fd fa48 	bl	800236c <HAL_GPIO_WritePin>
}
 8004edc:	e009      	b.n	8004ef2 <setWheelDirection+0x7e>
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 1);
 8004ede:	2201      	movs	r2, #1
 8004ee0:	2101      	movs	r1, #1
 8004ee2:	4806      	ldr	r0, [pc, #24]	@ (8004efc <setWheelDirection+0x88>)
 8004ee4:	f7fd fa42 	bl	800236c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 0);
 8004ee8:	2200      	movs	r2, #0
 8004eea:	2102      	movs	r1, #2
 8004eec:	4803      	ldr	r0, [pc, #12]	@ (8004efc <setWheelDirection+0x88>)
 8004eee:	f7fd fa3d 	bl	800236c <HAL_GPIO_WritePin>
}
 8004ef2:	bf00      	nop
 8004ef4:	3708      	adds	r7, #8
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	40020800 	.word	0x40020800

08004f00 <setMotorDutyCycle>:

void setMotorDutyCycle(Wheel wheel, float normalized_duty_cycle)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	4603      	mov	r3, r0
 8004f08:	ed87 0a00 	vstr	s0, [r7]
 8004f0c:	71fb      	strb	r3, [r7, #7]
	if (normalized_duty_cycle > 1.0f) normalized_duty_cycle = 1.0f;
 8004f0e:	edd7 7a00 	vldr	s15, [r7]
 8004f12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f1e:	dd02      	ble.n	8004f26 <setMotorDutyCycle+0x26>
 8004f20:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004f24:	603b      	str	r3, [r7, #0]
	if (normalized_duty_cycle < -1.0f) normalized_duty_cycle = -1.0f;
 8004f26:	edd7 7a00 	vldr	s15, [r7]
 8004f2a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8004f2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f36:	d501      	bpl.n	8004f3c <setMotorDutyCycle+0x3c>
 8004f38:	4b18      	ldr	r3, [pc, #96]	@ (8004f9c <setMotorDutyCycle+0x9c>)
 8004f3a:	603b      	str	r3, [r7, #0]

	WheelDirection direction = WHEEL_FORWARD;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	73fb      	strb	r3, [r7, #15]
	if(normalized_duty_cycle < 0.0f)
 8004f40:	edd7 7a00 	vldr	s15, [r7]
 8004f44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f4c:	d501      	bpl.n	8004f52 <setMotorDutyCycle+0x52>
	{
		direction = WHEEL_BACKWARD;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	73fb      	strb	r3, [r7, #15]
	}
	setWheelDirection(wheel, direction);
 8004f52:	7bfa      	ldrb	r2, [r7, #15]
 8004f54:	79fb      	ldrb	r3, [r7, #7]
 8004f56:	4611      	mov	r1, r2
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f7ff ff8b 	bl	8004e74 <setWheelDirection>

	unsigned int motor_pwm = (unsigned int)((float)MAX_PWM * fabsf(normalized_duty_cycle));
 8004f5e:	edd7 7a00 	vldr	s15, [r7]
 8004f62:	eef0 7ae7 	vabs.f32	s15, s15
 8004f66:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8004fa0 <setMotorDutyCycle+0xa0>
 8004f6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f72:	ee17 3a90 	vmov	r3, s15
 8004f76:	60bb      	str	r3, [r7, #8]

	if(WHEEL_LEFT == wheel)
 8004f78:	79fb      	ldrb	r3, [r7, #7]
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d103      	bne.n	8004f86 <setMotorDutyCycle+0x86>
	{
		TIM1->CCR2 = motor_pwm;
 8004f7e:	4a09      	ldr	r2, [pc, #36]	@ (8004fa4 <setMotorDutyCycle+0xa4>)
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	6393      	str	r3, [r2, #56]	@ 0x38
	}
	else if(WHEEL_RIGHT == wheel)
	{
		TIM1->CCR1 = motor_pwm;
	}
}
 8004f84:	e005      	b.n	8004f92 <setMotorDutyCycle+0x92>
	else if(WHEEL_RIGHT == wheel)
 8004f86:	79fb      	ldrb	r3, [r7, #7]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d102      	bne.n	8004f92 <setMotorDutyCycle+0x92>
		TIM1->CCR1 = motor_pwm;
 8004f8c:	4a05      	ldr	r2, [pc, #20]	@ (8004fa4 <setMotorDutyCycle+0xa4>)
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8004f92:	bf00      	nop
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	bf800000 	.word	0xbf800000
 8004fa0:	43f98000 	.word	0x43f98000
 8004fa4:	40010000 	.word	0x40010000

08004fa8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f103 0208 	add.w	r2, r3, #8
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004fc0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f103 0208 	add.w	r2, r3, #8
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f103 0208 	add.w	r2, r3, #8
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8004fdc:	f240 1019 	movw	r0, #281	@ 0x119
 8004fe0:	f004 fee8 	bl	8009db4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8004fe4:	bf00      	nop
 8004fe6:	3708      	adds	r7, #8
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8004ffa:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8004ffe:	f004 fed9 	bl	8009db4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005002:	bf00      	nop
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b084      	sub	sp, #16
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
 8005012:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005020:	d103      	bne.n	800502a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	60fb      	str	r3, [r7, #12]
 8005028:	e00c      	b.n	8005044 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	3308      	adds	r3, #8
 800502e:	60fb      	str	r3, [r7, #12]
 8005030:	e002      	b.n	8005038 <vListInsert+0x2e>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	60fb      	str	r3, [r7, #12]
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68ba      	ldr	r2, [r7, #8]
 8005040:	429a      	cmp	r2, r3
 8005042:	d2f6      	bcs.n	8005032 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	685a      	ldr	r2, [r3, #4]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	683a      	ldr	r2, [r7, #0]
 800505e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	1c5a      	adds	r2, r3, #1
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8005070:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8005074:	f004 fe9e 	bl	8009db4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005078:	bf00      	nop
 800507a:	3710      	adds	r7, #16
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	6892      	ldr	r2, [r2, #8]
 8005096:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	6852      	ldr	r2, [r2, #4]
 80050a0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d103      	bne.n	80050b4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689a      	ldr	r2, [r3, #8]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	1e5a      	subs	r2, r3, #1
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4619      	mov	r1, r3
 80050ca:	f240 101d 	movw	r0, #285	@ 0x11d
 80050ce:	f004 fead 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
	...

080050e0 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80050ea:	2301      	movs	r3, #1
 80050ec:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d10b      	bne.n	8005110 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80050f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050fc:	f383 8811 	msr	BASEPRI, r3
 8005100:	f3bf 8f6f 	isb	sy
 8005104:	f3bf 8f4f 	dsb	sy
 8005108:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800510a:	bf00      	nop
 800510c:	bf00      	nop
 800510e:	e7fd      	b.n	800510c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d05d      	beq.n	80051d2 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800511a:	2b00      	cmp	r3, #0
 800511c:	d059      	beq.n	80051d2 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005126:	2100      	movs	r1, #0
 8005128:	fba3 2302 	umull	r2, r3, r3, r2
 800512c:	2b00      	cmp	r3, #0
 800512e:	d000      	beq.n	8005132 <xQueueGenericReset+0x52>
 8005130:	2101      	movs	r1, #1
 8005132:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005134:	2b00      	cmp	r3, #0
 8005136:	d14c      	bne.n	80051d2 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8005138:	f002 fbc4 	bl	80078c4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005144:	6939      	ldr	r1, [r7, #16]
 8005146:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005148:	fb01 f303 	mul.w	r3, r1, r3
 800514c:	441a      	add	r2, r3
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	2200      	movs	r2, #0
 8005156:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005168:	3b01      	subs	r3, #1
 800516a:	6939      	ldr	r1, [r7, #16]
 800516c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800516e:	fb01 f303 	mul.w	r3, r1, r3
 8005172:	441a      	add	r2, r3
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	22ff      	movs	r2, #255	@ 0xff
 800517c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	22ff      	movs	r2, #255	@ 0xff
 8005184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d114      	bne.n	80051b8 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	691b      	ldr	r3, [r3, #16]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d01a      	beq.n	80051cc <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	3310      	adds	r3, #16
 800519a:	4618      	mov	r0, r3
 800519c:	f001 fb9a 	bl	80068d4 <xTaskRemoveFromEventList>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d012      	beq.n	80051cc <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80051a6:	4b18      	ldr	r3, [pc, #96]	@ (8005208 <xQueueGenericReset+0x128>)
 80051a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051ac:	601a      	str	r2, [r3, #0]
 80051ae:	f3bf 8f4f 	dsb	sy
 80051b2:	f3bf 8f6f 	isb	sy
 80051b6:	e009      	b.n	80051cc <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	3310      	adds	r3, #16
 80051bc:	4618      	mov	r0, r3
 80051be:	f7ff fef3 	bl	8004fa8 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	3324      	adds	r3, #36	@ 0x24
 80051c6:	4618      	mov	r0, r3
 80051c8:	f7ff feee 	bl	8004fa8 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80051cc:	f002 fbac 	bl	8007928 <vPortExitCritical>
 80051d0:	e001      	b.n	80051d6 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 80051d2:	2300      	movs	r3, #0
 80051d4:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d10b      	bne.n	80051f4 <xQueueGenericReset+0x114>
    __asm volatile
 80051dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e0:	f383 8811 	msr	BASEPRI, r3
 80051e4:	f3bf 8f6f 	isb	sy
 80051e8:	f3bf 8f4f 	dsb	sy
 80051ec:	60bb      	str	r3, [r7, #8]
}
 80051ee:	bf00      	nop
 80051f0:	bf00      	nop
 80051f2:	e7fd      	b.n	80051f0 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	4619      	mov	r1, r3
 80051f8:	2096      	movs	r0, #150	@ 0x96
 80051fa:	f004 fe17 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80051fe:	697b      	ldr	r3, [r7, #20]
}
 8005200:	4618      	mov	r0, r3
 8005202:	3718      	adds	r7, #24
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	e000ed04 	.word	0xe000ed04

0800520c <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 800520c:	b580      	push	{r7, lr}
 800520e:	b08c      	sub	sp, #48	@ 0x30
 8005210:	af02      	add	r7, sp, #8
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
 8005218:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 800521a:	2300      	movs	r3, #0
 800521c:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d10b      	bne.n	800523c <xQueueGenericCreateStatic+0x30>
    __asm volatile
 8005224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005228:	f383 8811 	msr	BASEPRI, r3
 800522c:	f3bf 8f6f 	isb	sy
 8005230:	f3bf 8f4f 	dsb	sy
 8005234:	623b      	str	r3, [r7, #32]
}
 8005236:	bf00      	nop
 8005238:	bf00      	nop
 800523a:	e7fd      	b.n	8005238 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d031      	beq.n	80052a6 <xQueueGenericCreateStatic+0x9a>
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d02e      	beq.n	80052a6 <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d002      	beq.n	8005254 <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d028      	beq.n	80052a6 <xQueueGenericCreateStatic+0x9a>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d102      	bne.n	8005260 <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d122      	bne.n	80052a6 <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8005260:	2350      	movs	r3, #80	@ 0x50
 8005262:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	2b50      	cmp	r3, #80	@ 0x50
 8005268:	d00b      	beq.n	8005282 <xQueueGenericCreateStatic+0x76>
    __asm volatile
 800526a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800526e:	f383 8811 	msr	BASEPRI, r3
 8005272:	f3bf 8f6f 	isb	sy
 8005276:	f3bf 8f4f 	dsb	sy
 800527a:	61fb      	str	r3, [r7, #28]
}
 800527c:	bf00      	nop
 800527e:	bf00      	nop
 8005280:	e7fd      	b.n	800527e <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8005282:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005290:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8005294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005296:	9300      	str	r3, [sp, #0]
 8005298:	4613      	mov	r3, r2
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	68b9      	ldr	r1, [r7, #8]
 800529e:	68f8      	ldr	r0, [r7, #12]
 80052a0:	f000 f87a 	bl	8005398 <prvInitialiseNewQueue>
 80052a4:	e00e      	b.n	80052c4 <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 80052a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d10b      	bne.n	80052c4 <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 80052ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052b0:	f383 8811 	msr	BASEPRI, r3
 80052b4:	f3bf 8f6f 	isb	sy
 80052b8:	f3bf 8f4f 	dsb	sy
 80052bc:	61bb      	str	r3, [r7, #24]
}
 80052be:	bf00      	nop
 80052c0:	bf00      	nop
 80052c2:	e7fd      	b.n	80052c0 <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 80052c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c6:	4618      	mov	r0, r3
 80052c8:	f004 ff4a 	bl	800a160 <SEGGER_SYSVIEW_ShrinkId>
 80052cc:	4603      	mov	r3, r0
 80052ce:	4619      	mov	r1, r3
 80052d0:	2097      	movs	r0, #151	@ 0x97
 80052d2:	f004 fdab 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 80052d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80052d8:	4618      	mov	r0, r3
 80052da:	3728      	adds	r7, #40	@ 0x28
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b08a      	sub	sp, #40	@ 0x28
 80052e4:	af02      	add	r7, sp, #8
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	4613      	mov	r3, r2
 80052ec:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80052ee:	2300      	movs	r3, #0
 80052f0:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d032      	beq.n	800535e <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80052f8:	2100      	movs	r1, #0
 80052fa:	68ba      	ldr	r2, [r7, #8]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	fba3 2302 	umull	r2, r3, r3, r2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d000      	beq.n	8005308 <xQueueGenericCreate+0x28>
 8005306:	2101      	movs	r1, #1
 8005308:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800530a:	2b00      	cmp	r3, #0
 800530c:	d127      	bne.n	800535e <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	68ba      	ldr	r2, [r7, #8]
 8005312:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005316:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800531a:	d820      	bhi.n	800535e <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	fb02 f303 	mul.w	r3, r2, r3
 8005324:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	3350      	adds	r3, #80	@ 0x50
 800532a:	4618      	mov	r0, r3
 800532c:	f002 fbf8 	bl	8007b20 <pvPortMalloc>
 8005330:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d021      	beq.n	800537c <xQueueGenericCreate+0x9c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	3350      	adds	r3, #80	@ 0x50
 8005340:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005342:	69fb      	ldr	r3, [r7, #28]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800534a:	79fa      	ldrb	r2, [r7, #7]
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	9300      	str	r3, [sp, #0]
 8005350:	4613      	mov	r3, r2
 8005352:	697a      	ldr	r2, [r7, #20]
 8005354:	68b9      	ldr	r1, [r7, #8]
 8005356:	68f8      	ldr	r0, [r7, #12]
 8005358:	f000 f81e 	bl	8005398 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 800535c:	e00e      	b.n	800537c <xQueueGenericCreate+0x9c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10b      	bne.n	800537c <xQueueGenericCreate+0x9c>
    __asm volatile
 8005364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005368:	f383 8811 	msr	BASEPRI, r3
 800536c:	f3bf 8f6f 	isb	sy
 8005370:	f3bf 8f4f 	dsb	sy
 8005374:	613b      	str	r3, [r7, #16]
}
 8005376:	bf00      	nop
 8005378:	bf00      	nop
 800537a:	e7fd      	b.n	8005378 <xQueueGenericCreate+0x98>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	4618      	mov	r0, r3
 8005380:	f004 feee 	bl	800a160 <SEGGER_SYSVIEW_ShrinkId>
 8005384:	4603      	mov	r3, r0
 8005386:	4619      	mov	r1, r3
 8005388:	2098      	movs	r0, #152	@ 0x98
 800538a:	f004 fd4f 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 800538e:	69fb      	ldr	r3, [r7, #28]
    }
 8005390:	4618      	mov	r0, r3
 8005392:	3720      	adds	r7, #32
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}

08005398 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b084      	sub	sp, #16
 800539c:	af00      	add	r7, sp, #0
 800539e:	60f8      	str	r0, [r7, #12]
 80053a0:	60b9      	str	r1, [r7, #8]
 80053a2:	607a      	str	r2, [r7, #4]
 80053a4:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d103      	bne.n	80053b4 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	69ba      	ldr	r2, [r7, #24]
 80053b0:	601a      	str	r2, [r3, #0]
 80053b2:	e002      	b.n	80053ba <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	68ba      	ldr	r2, [r7, #8]
 80053c4:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80053c6:	2101      	movs	r1, #1
 80053c8:	69b8      	ldr	r0, [r7, #24]
 80053ca:	f7ff fe89 	bl	80050e0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	78fa      	ldrb	r2, [r7, #3]
 80053d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80053d6:	bf00      	nop
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b08e      	sub	sp, #56	@ 0x38
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]
 80053ec:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80053ee:	2300      	movs	r3, #0
 80053f0:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 80053f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10b      	bne.n	8005414 <xQueueGenericSend+0x34>
    __asm volatile
 80053fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005400:	f383 8811 	msr	BASEPRI, r3
 8005404:	f3bf 8f6f 	isb	sy
 8005408:	f3bf 8f4f 	dsb	sy
 800540c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800540e:	bf00      	nop
 8005410:	bf00      	nop
 8005412:	e7fd      	b.n	8005410 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d103      	bne.n	8005422 <xQueueGenericSend+0x42>
 800541a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800541c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541e:	2b00      	cmp	r3, #0
 8005420:	d101      	bne.n	8005426 <xQueueGenericSend+0x46>
 8005422:	2301      	movs	r3, #1
 8005424:	e000      	b.n	8005428 <xQueueGenericSend+0x48>
 8005426:	2300      	movs	r3, #0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d10b      	bne.n	8005444 <xQueueGenericSend+0x64>
    __asm volatile
 800542c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005430:	f383 8811 	msr	BASEPRI, r3
 8005434:	f3bf 8f6f 	isb	sy
 8005438:	f3bf 8f4f 	dsb	sy
 800543c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800543e:	bf00      	nop
 8005440:	bf00      	nop
 8005442:	e7fd      	b.n	8005440 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	2b02      	cmp	r3, #2
 8005448:	d103      	bne.n	8005452 <xQueueGenericSend+0x72>
 800544a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800544c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800544e:	2b01      	cmp	r3, #1
 8005450:	d101      	bne.n	8005456 <xQueueGenericSend+0x76>
 8005452:	2301      	movs	r3, #1
 8005454:	e000      	b.n	8005458 <xQueueGenericSend+0x78>
 8005456:	2300      	movs	r3, #0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d10b      	bne.n	8005474 <xQueueGenericSend+0x94>
    __asm volatile
 800545c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005460:	f383 8811 	msr	BASEPRI, r3
 8005464:	f3bf 8f6f 	isb	sy
 8005468:	f3bf 8f4f 	dsb	sy
 800546c:	623b      	str	r3, [r7, #32]
}
 800546e:	bf00      	nop
 8005470:	bf00      	nop
 8005472:	e7fd      	b.n	8005470 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005474:	f001 fc78 	bl	8006d68 <xTaskGetSchedulerState>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d102      	bne.n	8005484 <xQueueGenericSend+0xa4>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d101      	bne.n	8005488 <xQueueGenericSend+0xa8>
 8005484:	2301      	movs	r3, #1
 8005486:	e000      	b.n	800548a <xQueueGenericSend+0xaa>
 8005488:	2300      	movs	r3, #0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d10b      	bne.n	80054a6 <xQueueGenericSend+0xc6>
    __asm volatile
 800548e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005492:	f383 8811 	msr	BASEPRI, r3
 8005496:	f3bf 8f6f 	isb	sy
 800549a:	f3bf 8f4f 	dsb	sy
 800549e:	61fb      	str	r3, [r7, #28]
}
 80054a0:	bf00      	nop
 80054a2:	bf00      	nop
 80054a4:	e7fd      	b.n	80054a2 <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80054a6:	f002 fa0d 	bl	80078c4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d302      	bcc.n	80054bc <xQueueGenericSend+0xdc>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d12d      	bne.n	8005518 <xQueueGenericSend+0x138>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80054bc:	683a      	ldr	r2, [r7, #0]
 80054be:	68b9      	ldr	r1, [r7, #8]
 80054c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054c2:	f000 f989 	bl	80057d8 <prvCopyDataToQueue>
 80054c6:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d010      	beq.n	80054f2 <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d2:	3324      	adds	r3, #36	@ 0x24
 80054d4:	4618      	mov	r0, r3
 80054d6:	f001 f9fd 	bl	80068d4 <xTaskRemoveFromEventList>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d013      	beq.n	8005508 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 80054e0:	4b45      	ldr	r3, [pc, #276]	@ (80055f8 <xQueueGenericSend+0x218>)
 80054e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054e6:	601a      	str	r2, [r3, #0]
 80054e8:	f3bf 8f4f 	dsb	sy
 80054ec:	f3bf 8f6f 	isb	sy
 80054f0:	e00a      	b.n	8005508 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 80054f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d007      	beq.n	8005508 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 80054f8:	4b3f      	ldr	r3, [pc, #252]	@ (80055f8 <xQueueGenericSend+0x218>)
 80054fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	f3bf 8f4f 	dsb	sy
 8005504:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005508:	f002 fa0e 	bl	8007928 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );
 800550c:	2101      	movs	r1, #1
 800550e:	20a1      	movs	r0, #161	@ 0xa1
 8005510:	f004 fc8c 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8005514:	2301      	movs	r3, #1
 8005516:	e06b      	b.n	80055f0 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d107      	bne.n	800552e <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800551e:	f002 fa03 	bl	8007928 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 8005522:	2100      	movs	r1, #0
 8005524:	20a1      	movs	r0, #161	@ 0xa1
 8005526:	f004 fc81 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_FULL;
 800552a:	2300      	movs	r3, #0
 800552c:	e060      	b.n	80055f0 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 800552e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005530:	2b00      	cmp	r3, #0
 8005532:	d106      	bne.n	8005542 <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005534:	f107 0314 	add.w	r3, r7, #20
 8005538:	4618      	mov	r0, r3
 800553a:	f001 faad 	bl	8006a98 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800553e:	2301      	movs	r3, #1
 8005540:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005542:	f002 f9f1 	bl	8007928 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005546:	f000 fe81 	bl	800624c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800554a:	f002 f9bb 	bl	80078c4 <vPortEnterCritical>
 800554e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005550:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005554:	b25b      	sxtb	r3, r3
 8005556:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800555a:	d103      	bne.n	8005564 <xQueueGenericSend+0x184>
 800555c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555e:	2200      	movs	r2, #0
 8005560:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005566:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800556a:	b25b      	sxtb	r3, r3
 800556c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005570:	d103      	bne.n	800557a <xQueueGenericSend+0x19a>
 8005572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005574:	2200      	movs	r2, #0
 8005576:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800557a:	f002 f9d5 	bl	8007928 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800557e:	1d3a      	adds	r2, r7, #4
 8005580:	f107 0314 	add.w	r3, r7, #20
 8005584:	4611      	mov	r1, r2
 8005586:	4618      	mov	r0, r3
 8005588:	f001 fa9e 	bl	8006ac8 <xTaskCheckForTimeOut>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d124      	bne.n	80055dc <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005592:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005594:	f000 fa18 	bl	80059c8 <prvIsQueueFull>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d018      	beq.n	80055d0 <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800559e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a0:	3310      	adds	r3, #16
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	4611      	mov	r1, r2
 80055a6:	4618      	mov	r0, r3
 80055a8:	f001 f922 	bl	80067f0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80055ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055ae:	f000 f9a3 	bl	80058f8 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80055b2:	f000 fe59 	bl	8006268 <xTaskResumeAll>
 80055b6:	4603      	mov	r3, r0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f47f af74 	bne.w	80054a6 <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 80055be:	4b0e      	ldr	r3, [pc, #56]	@ (80055f8 <xQueueGenericSend+0x218>)
 80055c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055c4:	601a      	str	r2, [r3, #0]
 80055c6:	f3bf 8f4f 	dsb	sy
 80055ca:	f3bf 8f6f 	isb	sy
 80055ce:	e76a      	b.n	80054a6 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80055d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055d2:	f000 f991 	bl	80058f8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80055d6:	f000 fe47 	bl	8006268 <xTaskResumeAll>
 80055da:	e764      	b.n	80054a6 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80055dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055de:	f000 f98b 	bl	80058f8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80055e2:	f000 fe41 	bl	8006268 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 80055e6:	2100      	movs	r1, #0
 80055e8:	20a1      	movs	r0, #161	@ 0xa1
 80055ea:	f004 fc1f 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

            return errQUEUE_FULL;
 80055ee:	2300      	movs	r3, #0
        }
    }
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3738      	adds	r7, #56	@ 0x38
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}
 80055f8:	e000ed04 	.word	0xe000ed04

080055fc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b08c      	sub	sp, #48	@ 0x30
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005608:	2300      	movs	r3, #0
 800560a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10b      	bne.n	800562e <xQueueReceive+0x32>
    __asm volatile
 8005616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561a:	f383 8811 	msr	BASEPRI, r3
 800561e:	f3bf 8f6f 	isb	sy
 8005622:	f3bf 8f4f 	dsb	sy
 8005626:	623b      	str	r3, [r7, #32]
}
 8005628:	bf00      	nop
 800562a:	bf00      	nop
 800562c:	e7fd      	b.n	800562a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d103      	bne.n	800563c <xQueueReceive+0x40>
 8005634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005638:	2b00      	cmp	r3, #0
 800563a:	d101      	bne.n	8005640 <xQueueReceive+0x44>
 800563c:	2301      	movs	r3, #1
 800563e:	e000      	b.n	8005642 <xQueueReceive+0x46>
 8005640:	2300      	movs	r3, #0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10b      	bne.n	800565e <xQueueReceive+0x62>
    __asm volatile
 8005646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800564a:	f383 8811 	msr	BASEPRI, r3
 800564e:	f3bf 8f6f 	isb	sy
 8005652:	f3bf 8f4f 	dsb	sy
 8005656:	61fb      	str	r3, [r7, #28]
}
 8005658:	bf00      	nop
 800565a:	bf00      	nop
 800565c:	e7fd      	b.n	800565a <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800565e:	f001 fb83 	bl	8006d68 <xTaskGetSchedulerState>
 8005662:	4603      	mov	r3, r0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d102      	bne.n	800566e <xQueueReceive+0x72>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d101      	bne.n	8005672 <xQueueReceive+0x76>
 800566e:	2301      	movs	r3, #1
 8005670:	e000      	b.n	8005674 <xQueueReceive+0x78>
 8005672:	2300      	movs	r3, #0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d10b      	bne.n	8005690 <xQueueReceive+0x94>
    __asm volatile
 8005678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800567c:	f383 8811 	msr	BASEPRI, r3
 8005680:	f3bf 8f6f 	isb	sy
 8005684:	f3bf 8f4f 	dsb	sy
 8005688:	61bb      	str	r3, [r7, #24]
}
 800568a:	bf00      	nop
 800568c:	bf00      	nop
 800568e:	e7fd      	b.n	800568c <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005690:	f002 f918 	bl	80078c4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005698:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800569a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569c:	2b00      	cmp	r3, #0
 800569e:	d023      	beq.n	80056e8 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80056a0:	68b9      	ldr	r1, [r7, #8]
 80056a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056a4:	f000 f902 	bl	80058ac <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80056a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056aa:	1e5a      	subs	r2, r3, #1
 80056ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ae:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b2:	691b      	ldr	r3, [r3, #16]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00f      	beq.n	80056d8 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ba:	3310      	adds	r3, #16
 80056bc:	4618      	mov	r0, r3
 80056be:	f001 f909 	bl	80068d4 <xTaskRemoveFromEventList>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d007      	beq.n	80056d8 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80056c8:	4b42      	ldr	r3, [pc, #264]	@ (80057d4 <xQueueReceive+0x1d8>)
 80056ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	f3bf 8f4f 	dsb	sy
 80056d4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80056d8:	f002 f926 	bl	8007928 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 80056dc:	2101      	movs	r1, #1
 80056de:	20a4      	movs	r0, #164	@ 0xa4
 80056e0:	f004 fba4 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80056e4:	2301      	movs	r3, #1
 80056e6:	e071      	b.n	80057cc <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d107      	bne.n	80056fe <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80056ee:	f002 f91b 	bl	8007928 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80056f2:	2100      	movs	r1, #0
 80056f4:	20a4      	movs	r0, #164	@ 0xa4
 80056f6:	f004 fb99 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80056fa:	2300      	movs	r3, #0
 80056fc:	e066      	b.n	80057cc <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 80056fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005700:	2b00      	cmp	r3, #0
 8005702:	d106      	bne.n	8005712 <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005704:	f107 0310 	add.w	r3, r7, #16
 8005708:	4618      	mov	r0, r3
 800570a:	f001 f9c5 	bl	8006a98 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800570e:	2301      	movs	r3, #1
 8005710:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005712:	f002 f909 	bl	8007928 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005716:	f000 fd99 	bl	800624c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800571a:	f002 f8d3 	bl	80078c4 <vPortEnterCritical>
 800571e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005720:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005724:	b25b      	sxtb	r3, r3
 8005726:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800572a:	d103      	bne.n	8005734 <xQueueReceive+0x138>
 800572c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800572e:	2200      	movs	r2, #0
 8005730:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005736:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800573a:	b25b      	sxtb	r3, r3
 800573c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005740:	d103      	bne.n	800574a <xQueueReceive+0x14e>
 8005742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005744:	2200      	movs	r2, #0
 8005746:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800574a:	f002 f8ed 	bl	8007928 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800574e:	1d3a      	adds	r2, r7, #4
 8005750:	f107 0310 	add.w	r3, r7, #16
 8005754:	4611      	mov	r1, r2
 8005756:	4618      	mov	r0, r3
 8005758:	f001 f9b6 	bl	8006ac8 <xTaskCheckForTimeOut>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d123      	bne.n	80057aa <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005762:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005764:	f000 f91a 	bl	800599c <prvIsQueueEmpty>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d017      	beq.n	800579e <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800576e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005770:	3324      	adds	r3, #36	@ 0x24
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	4611      	mov	r1, r2
 8005776:	4618      	mov	r0, r3
 8005778:	f001 f83a 	bl	80067f0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800577c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800577e:	f000 f8bb 	bl	80058f8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8005782:	f000 fd71 	bl	8006268 <xTaskResumeAll>
 8005786:	4603      	mov	r3, r0
 8005788:	2b00      	cmp	r3, #0
 800578a:	d181      	bne.n	8005690 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 800578c:	4b11      	ldr	r3, [pc, #68]	@ (80057d4 <xQueueReceive+0x1d8>)
 800578e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005792:	601a      	str	r2, [r3, #0]
 8005794:	f3bf 8f4f 	dsb	sy
 8005798:	f3bf 8f6f 	isb	sy
 800579c:	e778      	b.n	8005690 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800579e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057a0:	f000 f8aa 	bl	80058f8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80057a4:	f000 fd60 	bl	8006268 <xTaskResumeAll>
 80057a8:	e772      	b.n	8005690 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80057aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057ac:	f000 f8a4 	bl	80058f8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80057b0:	f000 fd5a 	bl	8006268 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057b6:	f000 f8f1 	bl	800599c <prvIsQueueEmpty>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f43f af67 	beq.w	8005690 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80057c2:	2100      	movs	r1, #0
 80057c4:	20a4      	movs	r0, #164	@ 0xa4
 80057c6:	f004 fb31 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80057ca:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3730      	adds	r7, #48	@ 0x30
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	e000ed04 	.word	0xe000ed04

080057d8 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b086      	sub	sp, #24
 80057dc:	af00      	add	r7, sp, #0
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80057e4:	2300      	movs	r3, #0
 80057e6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ec:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d10d      	bne.n	8005812 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d14d      	bne.n	800589a <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	4618      	mov	r0, r3
 8005804:	f001 fad2 	bl	8006dac <xTaskPriorityDisinherit>
 8005808:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2200      	movs	r2, #0
 800580e:	609a      	str	r2, [r3, #8]
 8005810:	e043      	b.n	800589a <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d119      	bne.n	800584c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6858      	ldr	r0, [r3, #4]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005820:	461a      	mov	r2, r3
 8005822:	68b9      	ldr	r1, [r7, #8]
 8005824:	f004 fe8a 	bl	800a53c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	685a      	ldr	r2, [r3, #4]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005830:	441a      	add	r2, r3
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	685a      	ldr	r2, [r3, #4]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	429a      	cmp	r2, r3
 8005840:	d32b      	bcc.n	800589a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	605a      	str	r2, [r3, #4]
 800584a:	e026      	b.n	800589a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	68d8      	ldr	r0, [r3, #12]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005854:	461a      	mov	r2, r3
 8005856:	68b9      	ldr	r1, [r7, #8]
 8005858:	f004 fe70 	bl	800a53c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	68da      	ldr	r2, [r3, #12]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005864:	425b      	negs	r3, r3
 8005866:	441a      	add	r2, r3
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	68da      	ldr	r2, [r3, #12]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	429a      	cmp	r2, r3
 8005876:	d207      	bcs.n	8005888 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	689a      	ldr	r2, [r3, #8]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005880:	425b      	negs	r3, r3
 8005882:	441a      	add	r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b02      	cmp	r3, #2
 800588c:	d105      	bne.n	800589a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d002      	beq.n	800589a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	3b01      	subs	r3, #1
 8005898:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1c5a      	adds	r2, r3, #1
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 80058a2:	697b      	ldr	r3, [r7, #20]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3718      	adds	r7, #24
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d018      	beq.n	80058f0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68da      	ldr	r2, [r3, #12]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c6:	441a      	add	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	68da      	ldr	r2, [r3, #12]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d303      	bcc.n	80058e0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	68d9      	ldr	r1, [r3, #12]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e8:	461a      	mov	r2, r3
 80058ea:	6838      	ldr	r0, [r7, #0]
 80058ec:	f004 fe26 	bl	800a53c <memcpy>
    }
}
 80058f0:	bf00      	nop
 80058f2:	3708      	adds	r7, #8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b084      	sub	sp, #16
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8005900:	f001 ffe0 	bl	80078c4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800590a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800590c:	e011      	b.n	8005932 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005912:	2b00      	cmp	r3, #0
 8005914:	d012      	beq.n	800593c <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	3324      	adds	r3, #36	@ 0x24
 800591a:	4618      	mov	r0, r3
 800591c:	f000 ffda 	bl	80068d4 <xTaskRemoveFromEventList>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8005926:	f001 f93b 	bl	8006ba0 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800592a:	7bfb      	ldrb	r3, [r7, #15]
 800592c:	3b01      	subs	r3, #1
 800592e:	b2db      	uxtb	r3, r3
 8005930:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8005932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005936:	2b00      	cmp	r3, #0
 8005938:	dce9      	bgt.n	800590e <prvUnlockQueue+0x16>
 800593a:	e000      	b.n	800593e <prvUnlockQueue+0x46>
                    break;
 800593c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	22ff      	movs	r2, #255	@ 0xff
 8005942:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8005946:	f001 ffef 	bl	8007928 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800594a:	f001 ffbb 	bl	80078c4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005954:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8005956:	e011      	b.n	800597c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	691b      	ldr	r3, [r3, #16]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d012      	beq.n	8005986 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	3310      	adds	r3, #16
 8005964:	4618      	mov	r0, r3
 8005966:	f000 ffb5 	bl	80068d4 <xTaskRemoveFromEventList>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d001      	beq.n	8005974 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8005970:	f001 f916 	bl	8006ba0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8005974:	7bbb      	ldrb	r3, [r7, #14]
 8005976:	3b01      	subs	r3, #1
 8005978:	b2db      	uxtb	r3, r3
 800597a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800597c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005980:	2b00      	cmp	r3, #0
 8005982:	dce9      	bgt.n	8005958 <prvUnlockQueue+0x60>
 8005984:	e000      	b.n	8005988 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8005986:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	22ff      	movs	r2, #255	@ 0xff
 800598c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8005990:	f001 ffca 	bl	8007928 <vPortExitCritical>
}
 8005994:	bf00      	nop
 8005996:	3710      	adds	r7, #16
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80059a4:	f001 ff8e 	bl	80078c4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d102      	bne.n	80059b6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80059b0:	2301      	movs	r3, #1
 80059b2:	60fb      	str	r3, [r7, #12]
 80059b4:	e001      	b.n	80059ba <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80059b6:	2300      	movs	r3, #0
 80059b8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80059ba:	f001 ffb5 	bl	8007928 <vPortExitCritical>

    return xReturn;
 80059be:	68fb      	ldr	r3, [r7, #12]
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3710      	adds	r7, #16
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80059d0:	f001 ff78 	bl	80078c4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059dc:	429a      	cmp	r2, r3
 80059de:	d102      	bne.n	80059e6 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80059e0:	2301      	movs	r3, #1
 80059e2:	60fb      	str	r3, [r7, #12]
 80059e4:	e001      	b.n	80059ea <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80059e6:	2300      	movs	r3, #0
 80059e8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80059ea:	f001 ff9d 	bl	8007928 <vPortExitCritical>

    return xReturn;
 80059ee:	68fb      	ldr	r3, [r7, #12]
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b086      	sub	sp, #24
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8005a02:	2300      	movs	r3, #0
 8005a04:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d10b      	bne.n	8005a24 <vQueueAddToRegistry+0x2c>
    __asm volatile
 8005a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a10:	f383 8811 	msr	BASEPRI, r3
 8005a14:	f3bf 8f6f 	isb	sy
 8005a18:	f3bf 8f4f 	dsb	sy
 8005a1c:	60fb      	str	r3, [r7, #12]
}
 8005a1e:	bf00      	nop
 8005a20:	bf00      	nop
 8005a22:	e7fd      	b.n	8005a20 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d024      	beq.n	8005a74 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	617b      	str	r3, [r7, #20]
 8005a2e:	e01e      	b.n	8005a6e <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8005a30:	4a18      	ldr	r2, [pc, #96]	@ (8005a94 <vQueueAddToRegistry+0x9c>)
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	00db      	lsls	r3, r3, #3
 8005a36:	4413      	add	r3, r2
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d105      	bne.n	8005a4c <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	00db      	lsls	r3, r3, #3
 8005a44:	4a13      	ldr	r2, [pc, #76]	@ (8005a94 <vQueueAddToRegistry+0x9c>)
 8005a46:	4413      	add	r3, r2
 8005a48:	613b      	str	r3, [r7, #16]
                    break;
 8005a4a:	e013      	b.n	8005a74 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10a      	bne.n	8005a68 <vQueueAddToRegistry+0x70>
 8005a52:	4a10      	ldr	r2, [pc, #64]	@ (8005a94 <vQueueAddToRegistry+0x9c>)
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d104      	bne.n	8005a68 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	00db      	lsls	r3, r3, #3
 8005a62:	4a0c      	ldr	r2, [pc, #48]	@ (8005a94 <vQueueAddToRegistry+0x9c>)
 8005a64:	4413      	add	r3, r2
 8005a66:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	617b      	str	r3, [r7, #20]
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	2b07      	cmp	r3, #7
 8005a72:	d9dd      	bls.n	8005a30 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d005      	beq.n	8005a86 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	683a      	ldr	r2, [r7, #0]
 8005a7e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 8005a86:	20b6      	movs	r0, #182	@ 0xb6
 8005a88:	f004 f994 	bl	8009db4 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8005a8c:	bf00      	nop
 8005a8e:	3718      	adds	r7, #24
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	20000224 	.word	0x20000224

08005a98 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8005aa8:	f001 ff0c 	bl	80078c4 <vPortEnterCritical>
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ab2:	b25b      	sxtb	r3, r3
 8005ab4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ab8:	d103      	bne.n	8005ac2 <vQueueWaitForMessageRestricted+0x2a>
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ac8:	b25b      	sxtb	r3, r3
 8005aca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ace:	d103      	bne.n	8005ad8 <vQueueWaitForMessageRestricted+0x40>
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ad8:	f001 ff26 	bl	8007928 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d106      	bne.n	8005af2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	3324      	adds	r3, #36	@ 0x24
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	68b9      	ldr	r1, [r7, #8]
 8005aec:	4618      	mov	r0, r3
 8005aee:	f000 fea7 	bl	8006840 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8005af2:	6978      	ldr	r0, [r7, #20]
 8005af4:	f7ff ff00 	bl	80058f8 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 8005af8:	20b9      	movs	r0, #185	@ 0xb9
 8005afa:	f004 f95b 	bl	8009db4 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8005afe:	bf00      	nop
 8005b00:	3718      	adds	r7, #24
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b08e      	sub	sp, #56	@ 0x38
 8005b0a:	af04      	add	r7, sp, #16
 8005b0c:	60f8      	str	r0, [r7, #12]
 8005b0e:	60b9      	str	r1, [r7, #8]
 8005b10:	607a      	str	r2, [r7, #4]
 8005b12:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 8005b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d10b      	bne.n	8005b32 <prvCreateStaticTask+0x2c>
    __asm volatile
 8005b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b1e:	f383 8811 	msr	BASEPRI, r3
 8005b22:	f3bf 8f6f 	isb	sy
 8005b26:	f3bf 8f4f 	dsb	sy
 8005b2a:	623b      	str	r3, [r7, #32]
}
 8005b2c:	bf00      	nop
 8005b2e:	bf00      	nop
 8005b30:	e7fd      	b.n	8005b2e <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 8005b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d10b      	bne.n	8005b50 <prvCreateStaticTask+0x4a>
    __asm volatile
 8005b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b3c:	f383 8811 	msr	BASEPRI, r3
 8005b40:	f3bf 8f6f 	isb	sy
 8005b44:	f3bf 8f4f 	dsb	sy
 8005b48:	61fb      	str	r3, [r7, #28]
}
 8005b4a:	bf00      	nop
 8005b4c:	bf00      	nop
 8005b4e:	e7fd      	b.n	8005b4c <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8005b50:	23a8      	movs	r3, #168	@ 0xa8
 8005b52:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	2ba8      	cmp	r3, #168	@ 0xa8
 8005b58:	d00b      	beq.n	8005b72 <prvCreateStaticTask+0x6c>
    __asm volatile
 8005b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b5e:	f383 8811 	msr	BASEPRI, r3
 8005b62:	f3bf 8f6f 	isb	sy
 8005b66:	f3bf 8f4f 	dsb	sy
 8005b6a:	61bb      	str	r3, [r7, #24]
}
 8005b6c:	bf00      	nop
 8005b6e:	bf00      	nop
 8005b70:	e7fd      	b.n	8005b6e <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8005b72:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005b74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d01f      	beq.n	8005bba <prvCreateStaticTask+0xb4>
 8005b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d01c      	beq.n	8005bba <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 8005b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b82:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005b84:	22a8      	movs	r2, #168	@ 0xa8
 8005b86:	2100      	movs	r1, #0
 8005b88:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b8a:	f004 fc4b 	bl	800a424 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b92:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b96:	2202      	movs	r2, #2
 8005b98:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	9303      	str	r3, [sp, #12]
 8005ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba2:	9302      	str	r3, [sp, #8]
 8005ba4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ba6:	9301      	str	r3, [sp, #4]
 8005ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	68b9      	ldr	r1, [r7, #8]
 8005bb2:	68f8      	ldr	r0, [r7, #12]
 8005bb4:	f000 f89e 	bl	8005cf4 <prvInitialiseNewTask>
 8005bb8:	e001      	b.n	8005bbe <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8005bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3728      	adds	r7, #40	@ 0x28
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b08a      	sub	sp, #40	@ 0x28
 8005bcc:	af04      	add	r7, sp, #16
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	607a      	str	r2, [r7, #4]
 8005bd4:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8005bda:	f107 0310 	add.w	r3, r7, #16
 8005bde:	9303      	str	r3, [sp, #12]
 8005be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be2:	9302      	str	r3, [sp, #8]
 8005be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be6:	9301      	str	r3, [sp, #4]
 8005be8:	6a3b      	ldr	r3, [r7, #32]
 8005bea:	9300      	str	r3, [sp, #0]
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	68b9      	ldr	r1, [r7, #8]
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f7ff ff87 	bl	8005b06 <prvCreateStaticTask>
 8005bf8:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d002      	beq.n	8005c06 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8005c00:	6978      	ldr	r0, [r7, #20]
 8005c02:	f000 f91d 	bl	8005e40 <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f004 faa9 	bl	800a160 <SEGGER_SYSVIEW_ShrinkId>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	4619      	mov	r1, r3
 8005c12:	20bf      	movs	r0, #191	@ 0xbf
 8005c14:	f004 f90a 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8005c18:	693b      	ldr	r3, [r7, #16]
    }
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3718      	adds	r7, #24
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}

08005c22 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8005c22:	b580      	push	{r7, lr}
 8005c24:	b08a      	sub	sp, #40	@ 0x28
 8005c26:	af04      	add	r7, sp, #16
 8005c28:	60f8      	str	r0, [r7, #12]
 8005c2a:	60b9      	str	r1, [r7, #8]
 8005c2c:	607a      	str	r2, [r7, #4]
 8005c2e:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	4618      	mov	r0, r3
 8005c36:	f001 ff73 	bl	8007b20 <pvPortMalloc>
 8005c3a:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d013      	beq.n	8005c6a <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8005c42:	20a8      	movs	r0, #168	@ 0xa8
 8005c44:	f001 ff6c 	bl	8007b20 <pvPortMalloc>
 8005c48:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d008      	beq.n	8005c62 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005c50:	22a8      	movs	r2, #168	@ 0xa8
 8005c52:	2100      	movs	r1, #0
 8005c54:	6978      	ldr	r0, [r7, #20]
 8005c56:	f004 fbe5 	bl	800a424 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c60:	e005      	b.n	8005c6e <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8005c62:	6938      	ldr	r0, [r7, #16]
 8005c64:	f002 f88e 	bl	8007d84 <vPortFree>
 8005c68:	e001      	b.n	8005c6e <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d011      	beq.n	8005c98 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	9303      	str	r3, [sp, #12]
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	9302      	str	r3, [sp, #8]
 8005c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c86:	9301      	str	r3, [sp, #4]
 8005c88:	6a3b      	ldr	r3, [r7, #32]
 8005c8a:	9300      	str	r3, [sp, #0]
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	68b9      	ldr	r1, [r7, #8]
 8005c92:	68f8      	ldr	r0, [r7, #12]
 8005c94:	f000 f82e 	bl	8005cf4 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8005c98:	697b      	ldr	r3, [r7, #20]
    }
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3718      	adds	r7, #24
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b088      	sub	sp, #32
 8005ca6:	af02      	add	r7, sp, #8
 8005ca8:	60f8      	str	r0, [r7, #12]
 8005caa:	60b9      	str	r1, [r7, #8]
 8005cac:	607a      	str	r2, [r7, #4]
 8005cae:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8005cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb2:	9301      	str	r3, [sp, #4]
 8005cb4:	6a3b      	ldr	r3, [r7, #32]
 8005cb6:	9300      	str	r3, [sp, #0]
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	68b9      	ldr	r1, [r7, #8]
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f7ff ffaf 	bl	8005c22 <prvCreateTask>
 8005cc4:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d005      	beq.n	8005cd8 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8005ccc:	6938      	ldr	r0, [r7, #16]
 8005cce:	f000 f8b7 	bl	8005e40 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	617b      	str	r3, [r7, #20]
 8005cd6:	e002      	b.n	8005cde <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005cd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005cdc:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	20c2      	movs	r0, #194	@ 0xc2
 8005ce4:	f004 f8a2 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8005ce8:	697b      	ldr	r3, [r7, #20]
    }
 8005cea:	4618      	mov	r0, r3
 8005cec:	3718      	adds	r7, #24
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
	...

08005cf4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b088      	sub	sp, #32
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	60b9      	str	r1, [r7, #8]
 8005cfe:	607a      	str	r2, [r7, #4]
 8005d00:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8005d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d04:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	21a5      	movs	r1, #165	@ 0xa5
 8005d0e:	f004 fb89 	bl	800a424 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8005d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	f023 0307 	bic.w	r3, r3, #7
 8005d2a:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8005d2c:	69bb      	ldr	r3, [r7, #24]
 8005d2e:	f003 0307 	and.w	r3, r3, #7
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d00b      	beq.n	8005d4e <prvInitialiseNewTask+0x5a>
    __asm volatile
 8005d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d3a:	f383 8811 	msr	BASEPRI, r3
 8005d3e:	f3bf 8f6f 	isb	sy
 8005d42:	f3bf 8f4f 	dsb	sy
 8005d46:	617b      	str	r3, [r7, #20]
}
 8005d48:	bf00      	nop
 8005d4a:	bf00      	nop
 8005d4c:	e7fd      	b.n	8005d4a <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d01e      	beq.n	8005d92 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d54:	2300      	movs	r3, #0
 8005d56:	61fb      	str	r3, [r7, #28]
 8005d58:	e012      	b.n	8005d80 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005d5a:	68ba      	ldr	r2, [r7, #8]
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	4413      	add	r3, r2
 8005d60:	7819      	ldrb	r1, [r3, #0]
 8005d62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	4413      	add	r3, r2
 8005d68:	3334      	adds	r3, #52	@ 0x34
 8005d6a:	460a      	mov	r2, r1
 8005d6c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8005d6e:	68ba      	ldr	r2, [r7, #8]
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	4413      	add	r3, r2
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d006      	beq.n	8005d88 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	61fb      	str	r3, [r7, #28]
 8005d80:	69fb      	ldr	r3, [r7, #28]
 8005d82:	2b0f      	cmp	r3, #15
 8005d84:	d9e9      	bls.n	8005d5a <prvInitialiseNewTask+0x66>
 8005d86:	e000      	b.n	8005d8a <prvInitialiseNewTask+0x96>
            {
                break;
 8005d88:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8005d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8005d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d94:	2b07      	cmp	r3, #7
 8005d96:	d90b      	bls.n	8005db0 <prvInitialiseNewTask+0xbc>
    __asm volatile
 8005d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d9c:	f383 8811 	msr	BASEPRI, r3
 8005da0:	f3bf 8f6f 	isb	sy
 8005da4:	f3bf 8f4f 	dsb	sy
 8005da8:	613b      	str	r3, [r7, #16]
}
 8005daa:	bf00      	nop
 8005dac:	bf00      	nop
 8005dae:	e7fd      	b.n	8005dac <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db2:	2b07      	cmp	r3, #7
 8005db4:	d901      	bls.n	8005dba <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005db6:	2307      	movs	r3, #7
 8005db8:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8005dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005dc4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc8:	3304      	adds	r3, #4
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f7ff f90e 	bl	8004fec <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd2:	3318      	adds	r3, #24
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f7ff f909 	bl	8004fec <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ddc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dde:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8005de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de2:	f1c3 0208 	rsb	r2, r3, #8
 8005de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dee:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 8005df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df2:	3354      	adds	r3, #84	@ 0x54
 8005df4:	224c      	movs	r2, #76	@ 0x4c
 8005df6:	2100      	movs	r1, #0
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f004 fb13 	bl	800a424 <memset>
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e00:	4a0c      	ldr	r2, [pc, #48]	@ (8005e34 <prvInitialiseNewTask+0x140>)
 8005e02:	659a      	str	r2, [r3, #88]	@ 0x58
 8005e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e06:	4a0c      	ldr	r2, [pc, #48]	@ (8005e38 <prvInitialiseNewTask+0x144>)
 8005e08:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0c:	4a0b      	ldr	r2, [pc, #44]	@ (8005e3c <prvInitialiseNewTask+0x148>)
 8005e0e:	661a      	str	r2, [r3, #96]	@ 0x60
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e10:	683a      	ldr	r2, [r7, #0]
 8005e12:	68f9      	ldr	r1, [r7, #12]
 8005e14:	69b8      	ldr	r0, [r7, #24]
 8005e16:	f001 fbd5 	bl	80075c4 <pxPortInitialiseStack>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1e:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8005e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d002      	beq.n	8005e2c <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005e26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e2a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005e2c:	bf00      	nop
 8005e2e:	3720      	adds	r7, #32
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	20005294 	.word	0x20005294
 8005e38:	200052fc 	.word	0x200052fc
 8005e3c:	20005364 	.word	0x20005364

08005e40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8005e40:	b5b0      	push	{r4, r5, r7, lr}
 8005e42:	b086      	sub	sp, #24
 8005e44:	af02      	add	r7, sp, #8
 8005e46:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8005e48:	f001 fd3c 	bl	80078c4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8005e4c:	4b51      	ldr	r3, [pc, #324]	@ (8005f94 <prvAddNewTaskToReadyList+0x154>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	3301      	adds	r3, #1
 8005e52:	4a50      	ldr	r2, [pc, #320]	@ (8005f94 <prvAddNewTaskToReadyList+0x154>)
 8005e54:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8005e56:	4b50      	ldr	r3, [pc, #320]	@ (8005f98 <prvAddNewTaskToReadyList+0x158>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d109      	bne.n	8005e72 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8005e5e:	4a4e      	ldr	r2, [pc, #312]	@ (8005f98 <prvAddNewTaskToReadyList+0x158>)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e64:	4b4b      	ldr	r3, [pc, #300]	@ (8005f94 <prvAddNewTaskToReadyList+0x154>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d110      	bne.n	8005e8e <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8005e6c:	f000 febc 	bl	8006be8 <prvInitialiseTaskLists>
 8005e70:	e00d      	b.n	8005e8e <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8005e72:	4b4a      	ldr	r3, [pc, #296]	@ (8005f9c <prvAddNewTaskToReadyList+0x15c>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d109      	bne.n	8005e8e <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e7a:	4b47      	ldr	r3, [pc, #284]	@ (8005f98 <prvAddNewTaskToReadyList+0x158>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d802      	bhi.n	8005e8e <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8005e88:	4a43      	ldr	r2, [pc, #268]	@ (8005f98 <prvAddNewTaskToReadyList+0x158>)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8005e8e:	4b44      	ldr	r3, [pc, #272]	@ (8005fa0 <prvAddNewTaskToReadyList+0x160>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	3301      	adds	r3, #1
 8005e94:	4a42      	ldr	r2, [pc, #264]	@ (8005fa0 <prvAddNewTaskToReadyList+0x160>)
 8005e96:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005e98:	4b41      	ldr	r3, [pc, #260]	@ (8005fa0 <prvAddNewTaskToReadyList+0x160>)
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d016      	beq.n	8005ed4 <prvAddNewTaskToReadyList+0x94>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f004 f833 	bl	8009f14 <SEGGER_SYSVIEW_OnTaskCreate>
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ebe:	461d      	mov	r5, r3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	461c      	mov	r4, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eca:	1ae3      	subs	r3, r4, r3
 8005ecc:	9300      	str	r3, [sp, #0]
 8005ece:	462b      	mov	r3, r5
 8005ed0:	f003 f80a 	bl	8008ee8 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f004 f8a0 	bl	800a01c <SEGGER_SYSVIEW_OnTaskStartReady>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ee0:	4b30      	ldr	r3, [pc, #192]	@ (8005fa4 <prvAddNewTaskToReadyList+0x164>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d903      	bls.n	8005ef0 <prvAddNewTaskToReadyList+0xb0>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eec:	4a2d      	ldr	r2, [pc, #180]	@ (8005fa4 <prvAddNewTaskToReadyList+0x164>)
 8005eee:	6013      	str	r3, [r2, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ef4:	492c      	ldr	r1, [pc, #176]	@ (8005fa8 <prvAddNewTaskToReadyList+0x168>)
 8005ef6:	4613      	mov	r3, r2
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	4413      	add	r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	440b      	add	r3, r1
 8005f00:	3304      	adds	r3, #4
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	60fb      	str	r3, [r7, #12]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	609a      	str	r2, [r3, #8]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	689a      	ldr	r2, [r3, #8]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	60da      	str	r2, [r3, #12]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	3204      	adds	r2, #4
 8005f1c:	605a      	str	r2, [r3, #4]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	1d1a      	adds	r2, r3, #4
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	609a      	str	r2, [r3, #8]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	4413      	add	r3, r2
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	4a1d      	ldr	r2, [pc, #116]	@ (8005fa8 <prvAddNewTaskToReadyList+0x168>)
 8005f34:	441a      	add	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	615a      	str	r2, [r3, #20]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f3e:	491a      	ldr	r1, [pc, #104]	@ (8005fa8 <prvAddNewTaskToReadyList+0x168>)
 8005f40:	4613      	mov	r3, r2
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	440b      	add	r3, r1
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005f50:	1c59      	adds	r1, r3, #1
 8005f52:	4815      	ldr	r0, [pc, #84]	@ (8005fa8 <prvAddNewTaskToReadyList+0x168>)
 8005f54:	4613      	mov	r3, r2
 8005f56:	009b      	lsls	r3, r3, #2
 8005f58:	4413      	add	r3, r2
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	4403      	add	r3, r0
 8005f5e:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8005f60:	f001 fce2 	bl	8007928 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8005f64:	4b0d      	ldr	r3, [pc, #52]	@ (8005f9c <prvAddNewTaskToReadyList+0x15c>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00e      	beq.n	8005f8a <prvAddNewTaskToReadyList+0x14a>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8005f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f98 <prvAddNewTaskToReadyList+0x158>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d207      	bcs.n	8005f8a <prvAddNewTaskToReadyList+0x14a>
 8005f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8005fac <prvAddNewTaskToReadyList+0x16c>)
 8005f7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f80:	601a      	str	r2, [r3, #0]
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005f8a:	bf00      	nop
 8005f8c:	3710      	adds	r7, #16
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bdb0      	pop	{r4, r5, r7, pc}
 8005f92:	bf00      	nop
 8005f94:	20000378 	.word	0x20000378
 8005f98:	20000264 	.word	0x20000264
 8005f9c:	20000384 	.word	0x20000384
 8005fa0:	20000394 	.word	0x20000394
 8005fa4:	20000380 	.word	0x20000380
 8005fa8:	20000268 	.word	0x20000268
 8005fac:	e000ed04 	.word	0xe000ed04

08005fb0 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b08a      	sub	sp, #40	@ 0x28
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement );

        configASSERT( pxPreviousWakeTime );
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d10b      	bne.n	8005fdc <xTaskDelayUntil+0x2c>
    __asm volatile
 8005fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc8:	f383 8811 	msr	BASEPRI, r3
 8005fcc:	f3bf 8f6f 	isb	sy
 8005fd0:	f3bf 8f4f 	dsb	sy
 8005fd4:	617b      	str	r3, [r7, #20]
}
 8005fd6:	bf00      	nop
 8005fd8:	bf00      	nop
 8005fda:	e7fd      	b.n	8005fd8 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10b      	bne.n	8005ffa <xTaskDelayUntil+0x4a>
    __asm volatile
 8005fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe6:	f383 8811 	msr	BASEPRI, r3
 8005fea:	f3bf 8f6f 	isb	sy
 8005fee:	f3bf 8f4f 	dsb	sy
 8005ff2:	613b      	str	r3, [r7, #16]
}
 8005ff4:	bf00      	nop
 8005ff6:	bf00      	nop
 8005ff8:	e7fd      	b.n	8005ff6 <xTaskDelayUntil+0x46>

        vTaskSuspendAll();
 8005ffa:	f000 f927 	bl	800624c <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8005ffe:	4b2c      	ldr	r3, [pc, #176]	@ (80060b0 <xTaskDelayUntil+0x100>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	623b      	str	r3, [r7, #32]

            configASSERT( uxSchedulerSuspended == 1U );
 8006004:	4b2b      	ldr	r3, [pc, #172]	@ (80060b4 <xTaskDelayUntil+0x104>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2b01      	cmp	r3, #1
 800600a:	d00b      	beq.n	8006024 <xTaskDelayUntil+0x74>
    __asm volatile
 800600c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006010:	f383 8811 	msr	BASEPRI, r3
 8006014:	f3bf 8f6f 	isb	sy
 8006018:	f3bf 8f4f 	dsb	sy
 800601c:	60fb      	str	r3, [r7, #12]
}
 800601e:	bf00      	nop
 8006020:	bf00      	nop
 8006022:	e7fd      	b.n	8006020 <xTaskDelayUntil+0x70>

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	4413      	add	r3, r2
 800602c:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	6a3a      	ldr	r2, [r7, #32]
 8006034:	429a      	cmp	r2, r3
 8006036:	d20b      	bcs.n	8006050 <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	69fa      	ldr	r2, [r7, #28]
 800603e:	429a      	cmp	r2, r3
 8006040:	d211      	bcs.n	8006066 <xTaskDelayUntil+0xb6>
 8006042:	69fa      	ldr	r2, [r7, #28]
 8006044:	6a3b      	ldr	r3, [r7, #32]
 8006046:	429a      	cmp	r2, r3
 8006048:	d90d      	bls.n	8006066 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 800604a:	2301      	movs	r3, #1
 800604c:	627b      	str	r3, [r7, #36]	@ 0x24
 800604e:	e00a      	b.n	8006066 <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	69fa      	ldr	r2, [r7, #28]
 8006056:	429a      	cmp	r2, r3
 8006058:	d303      	bcc.n	8006062 <xTaskDelayUntil+0xb2>
 800605a:	69fa      	ldr	r2, [r7, #28]
 800605c:	6a3b      	ldr	r3, [r7, #32]
 800605e:	429a      	cmp	r2, r3
 8006060:	d901      	bls.n	8006066 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8006062:	2301      	movs	r3, #1
 8006064:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	69fa      	ldr	r2, [r7, #28]
 800606a:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 800606c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606e:	2b00      	cmp	r3, #0
 8006070:	d006      	beq.n	8006080 <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006072:	69fa      	ldr	r2, [r7, #28]
 8006074:	6a3b      	ldr	r3, [r7, #32]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	2100      	movs	r1, #0
 800607a:	4618      	mov	r0, r3
 800607c:	f000 ff3a 	bl	8006ef4 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8006080:	f000 f8f2 	bl	8006268 <xTaskResumeAll>
 8006084:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d107      	bne.n	800609c <xTaskDelayUntil+0xec>
        {
            taskYIELD_WITHIN_API();
 800608c:	4b0a      	ldr	r3, [pc, #40]	@ (80060b8 <xTaskDelayUntil+0x108>)
 800608e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006092:	601a      	str	r2, [r3, #0]
 8006094:	f3bf 8f4f 	dsb	sy
 8006098:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskDelayUntil( xShouldDelay );
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	4619      	mov	r1, r3
 80060a0:	20c4      	movs	r0, #196	@ 0xc4
 80060a2:	f003 fec3 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xShouldDelay;
 80060a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80060a8:	4618      	mov	r0, r3
 80060aa:	3728      	adds	r7, #40	@ 0x28
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	2000037c 	.word	0x2000037c
 80060b4:	200003a0 	.word	0x200003a0
 80060b8:	e000ed04 	.word	0xe000ed04

080060bc <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b090      	sub	sp, #64	@ 0x40
 80060c0:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 80060c2:	2301      	movs	r3, #1
 80060c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80060c6:	2300      	movs	r3, #0
 80060c8:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80060ca:	2300      	movs	r3, #0
 80060cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80060ce:	e013      	b.n	80060f8 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80060d0:	4a2b      	ldr	r2, [pc, #172]	@ (8006180 <prvCreateIdleTasks+0xc4>)
 80060d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d4:	4413      	add	r3, r2
 80060d6:	7819      	ldrb	r1, [r3, #0]
 80060d8:	f107 0210 	add.w	r2, r7, #16
 80060dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060de:	4413      	add	r3, r2
 80060e0:	460a      	mov	r2, r1
 80060e2:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 80060e4:	f107 0210 	add.w	r2, r7, #16
 80060e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ea:	4413      	add	r3, r2
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d006      	beq.n	8006100 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80060f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f4:	3301      	adds	r3, #1
 80060f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80060f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060fa:	2b0f      	cmp	r3, #15
 80060fc:	dde8      	ble.n	80060d0 <prvCreateIdleTasks+0x14>
 80060fe:	e000      	b.n	8006102 <prvCreateIdleTasks+0x46>
        {
            break;
 8006100:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8006102:	2300      	movs	r3, #0
 8006104:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006106:	e031      	b.n	800616c <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8006108:	4b1e      	ldr	r3, [pc, #120]	@ (8006184 <prvCreateIdleTasks+0xc8>)
 800610a:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 800610c:	2300      	movs	r3, #0
 800610e:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8006110:	2300      	movs	r3, #0
 8006112:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 8006114:	1d3a      	adds	r2, r7, #4
 8006116:	f107 0108 	add.w	r1, r7, #8
 800611a:	f107 030c 	add.w	r3, r7, #12
 800611e:	4618      	mov	r0, r3
 8006120:	f000 ff64 	bl	8006fec <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	f107 0110 	add.w	r1, r7, #16
 800612e:	9202      	str	r2, [sp, #8]
 8006130:	9301      	str	r3, [sp, #4]
 8006132:	2300      	movs	r3, #0
 8006134:	9300      	str	r3, [sp, #0]
 8006136:	2300      	movs	r3, #0
 8006138:	4602      	mov	r2, r0
 800613a:	6a38      	ldr	r0, [r7, #32]
 800613c:	f7ff fd44 	bl	8005bc8 <xTaskCreateStatic>
 8006140:	4602      	mov	r2, r0
 8006142:	4911      	ldr	r1, [pc, #68]	@ (8006188 <prvCreateIdleTasks+0xcc>)
 8006144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 800614a:	4a0f      	ldr	r2, [pc, #60]	@ (8006188 <prvCreateIdleTasks+0xcc>)
 800614c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800614e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d002      	beq.n	800615c <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 8006156:	2301      	movs	r3, #1
 8006158:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800615a:	e001      	b.n	8006160 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 800615c:	2300      	movs	r3, #0
 800615e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8006160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006162:	2b00      	cmp	r3, #0
 8006164:	d006      	beq.n	8006174 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8006166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006168:	3301      	adds	r3, #1
 800616a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800616c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616e:	2b00      	cmp	r3, #0
 8006170:	ddca      	ble.n	8006108 <prvCreateIdleTasks+0x4c>
 8006172:	e000      	b.n	8006176 <prvCreateIdleTasks+0xba>
        {
            break;
 8006174:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8006176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006178:	4618      	mov	r0, r3
 800617a:	3730      	adds	r7, #48	@ 0x30
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}
 8006180:	0800a72c 	.word	0x0800a72c
 8006184:	08006bb9 	.word	0x08006bb9
 8006188:	2000039c 	.word	0x2000039c

0800618c <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8006192:	f7ff ff93 	bl	80060bc <prvCreateIdleTasks>
 8006196:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2b01      	cmp	r3, #1
 800619c:	d102      	bne.n	80061a4 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 800619e:	f000 ff59 	bl	8007054 <xTimerCreateTimerTask>
 80061a2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	d129      	bne.n	80061fe <vTaskStartScheduler+0x72>
    __asm volatile
 80061aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	60bb      	str	r3, [r7, #8]
}
 80061bc:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 80061be:	4b1c      	ldr	r3, [pc, #112]	@ (8006230 <vTaskStartScheduler+0xa4>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	3354      	adds	r3, #84	@ 0x54
 80061c4:	4a1b      	ldr	r2, [pc, #108]	@ (8006234 <vTaskStartScheduler+0xa8>)
 80061c6:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80061c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006238 <vTaskStartScheduler+0xac>)
 80061ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80061ce:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80061d0:	4b1a      	ldr	r3, [pc, #104]	@ (800623c <vTaskStartScheduler+0xb0>)
 80061d2:	2201      	movs	r2, #1
 80061d4:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80061d6:	4b1a      	ldr	r3, [pc, #104]	@ (8006240 <vTaskStartScheduler+0xb4>)
 80061d8:	2200      	movs	r2, #0
 80061da:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80061dc:	4b19      	ldr	r3, [pc, #100]	@ (8006244 <vTaskStartScheduler+0xb8>)
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	4b13      	ldr	r3, [pc, #76]	@ (8006230 <vTaskStartScheduler+0xa4>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d102      	bne.n	80061ee <vTaskStartScheduler+0x62>
 80061e8:	f003 fe78 	bl	8009edc <SEGGER_SYSVIEW_OnIdle>
 80061ec:	e004      	b.n	80061f8 <vTaskStartScheduler+0x6c>
 80061ee:	4b10      	ldr	r3, [pc, #64]	@ (8006230 <vTaskStartScheduler+0xa4>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f003 fed0 	bl	8009f98 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 80061f8:	f001 fa74 	bl	80076e4 <xPortStartScheduler>
 80061fc:	e00f      	b.n	800621e <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006204:	d10b      	bne.n	800621e <vTaskStartScheduler+0x92>
    __asm volatile
 8006206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800620a:	f383 8811 	msr	BASEPRI, r3
 800620e:	f3bf 8f6f 	isb	sy
 8006212:	f3bf 8f4f 	dsb	sy
 8006216:	607b      	str	r3, [r7, #4]
}
 8006218:	bf00      	nop
 800621a:	bf00      	nop
 800621c:	e7fd      	b.n	800621a <vTaskStartScheduler+0x8e>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800621e:	4b0a      	ldr	r3, [pc, #40]	@ (8006248 <vTaskStartScheduler+0xbc>)
 8006220:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 8006222:	20cd      	movs	r0, #205	@ 0xcd
 8006224:	f003 fdc6 	bl	8009db4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8006228:	bf00      	nop
 800622a:	3710      	adds	r7, #16
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}
 8006230:	20000264 	.word	0x20000264
 8006234:	20000030 	.word	0x20000030
 8006238:	20000398 	.word	0x20000398
 800623c:	20000384 	.word	0x20000384
 8006240:	2000037c 	.word	0x2000037c
 8006244:	2000039c 	.word	0x2000039c
 8006248:	0800a814 	.word	0x0800a814

0800624c <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800624c:	b580      	push	{r7, lr}
 800624e:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8006250:	4b04      	ldr	r3, [pc, #16]	@ (8006264 <vTaskSuspendAll+0x18>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	3301      	adds	r3, #1
 8006256:	4a03      	ldr	r2, [pc, #12]	@ (8006264 <vTaskSuspendAll+0x18>)
 8006258:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 800625a:	20cf      	movs	r0, #207	@ 0xcf
 800625c:	f003 fdaa 	bl	8009db4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8006260:	bf00      	nop
 8006262:	bd80      	pop	{r7, pc}
 8006264:	200003a0 	.word	0x200003a0

08006268 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b088      	sub	sp, #32
 800626c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800626e:	2300      	movs	r3, #0
 8006270:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8006272:	2300      	movs	r3, #0
 8006274:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8006276:	f001 fb25 	bl	80078c4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800627a:	2300      	movs	r3, #0
 800627c:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800627e:	4b7a      	ldr	r3, [pc, #488]	@ (8006468 <xTaskResumeAll+0x200>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d10b      	bne.n	800629e <xTaskResumeAll+0x36>
    __asm volatile
 8006286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800628a:	f383 8811 	msr	BASEPRI, r3
 800628e:	f3bf 8f6f 	isb	sy
 8006292:	f3bf 8f4f 	dsb	sy
 8006296:	603b      	str	r3, [r7, #0]
}
 8006298:	bf00      	nop
 800629a:	bf00      	nop
 800629c:	e7fd      	b.n	800629a <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800629e:	4b72      	ldr	r3, [pc, #456]	@ (8006468 <xTaskResumeAll+0x200>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	3b01      	subs	r3, #1
 80062a4:	4a70      	ldr	r2, [pc, #448]	@ (8006468 <xTaskResumeAll+0x200>)
 80062a6:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80062a8:	4b6f      	ldr	r3, [pc, #444]	@ (8006468 <xTaskResumeAll+0x200>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f040 80cf 	bne.w	8006450 <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80062b2:	4b6e      	ldr	r3, [pc, #440]	@ (800646c <xTaskResumeAll+0x204>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	f000 80ca 	beq.w	8006450 <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062bc:	e093      	b.n	80063e6 <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80062be:	4b6c      	ldr	r3, [pc, #432]	@ (8006470 <xTaskResumeAll+0x208>)
 80062c0:	68db      	ldr	r3, [r3, #12]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ca:	60fb      	str	r3, [r7, #12]
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	69db      	ldr	r3, [r3, #28]
 80062d0:	69fa      	ldr	r2, [r7, #28]
 80062d2:	6a12      	ldr	r2, [r2, #32]
 80062d4:	609a      	str	r2, [r3, #8]
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	69fa      	ldr	r2, [r7, #28]
 80062dc:	69d2      	ldr	r2, [r2, #28]
 80062de:	605a      	str	r2, [r3, #4]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	685a      	ldr	r2, [r3, #4]
 80062e4:	69fb      	ldr	r3, [r7, #28]
 80062e6:	3318      	adds	r3, #24
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d103      	bne.n	80062f4 <xTaskResumeAll+0x8c>
 80062ec:	69fb      	ldr	r3, [r7, #28]
 80062ee:	6a1a      	ldr	r2, [r3, #32]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	605a      	str	r2, [r3, #4]
 80062f4:	69fb      	ldr	r3, [r7, #28]
 80062f6:	2200      	movs	r2, #0
 80062f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	1e5a      	subs	r2, r3, #1
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	695b      	ldr	r3, [r3, #20]
 8006308:	60bb      	str	r3, [r7, #8]
 800630a:	69fb      	ldr	r3, [r7, #28]
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	69fa      	ldr	r2, [r7, #28]
 8006310:	68d2      	ldr	r2, [r2, #12]
 8006312:	609a      	str	r2, [r3, #8]
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	69fa      	ldr	r2, [r7, #28]
 800631a:	6892      	ldr	r2, [r2, #8]
 800631c:	605a      	str	r2, [r3, #4]
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	685a      	ldr	r2, [r3, #4]
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	3304      	adds	r3, #4
 8006326:	429a      	cmp	r2, r3
 8006328:	d103      	bne.n	8006332 <xTaskResumeAll+0xca>
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	68da      	ldr	r2, [r3, #12]
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	605a      	str	r2, [r3, #4]
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	2200      	movs	r2, #0
 8006336:	615a      	str	r2, [r3, #20]
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	1e5a      	subs	r2, r3, #1
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	4618      	mov	r0, r3
 8006346:	f003 fe69 	bl	800a01c <SEGGER_SYSVIEW_OnTaskStartReady>
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800634e:	4b49      	ldr	r3, [pc, #292]	@ (8006474 <xTaskResumeAll+0x20c>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	429a      	cmp	r2, r3
 8006354:	d903      	bls.n	800635e <xTaskResumeAll+0xf6>
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800635a:	4a46      	ldr	r2, [pc, #280]	@ (8006474 <xTaskResumeAll+0x20c>)
 800635c:	6013      	str	r3, [r2, #0]
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006362:	4945      	ldr	r1, [pc, #276]	@ (8006478 <xTaskResumeAll+0x210>)
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	440b      	add	r3, r1
 800636e:	3304      	adds	r3, #4
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	607b      	str	r3, [r7, #4]
 8006374:	69fb      	ldr	r3, [r7, #28]
 8006376:	687a      	ldr	r2, [r7, #4]
 8006378:	609a      	str	r2, [r3, #8]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689a      	ldr	r2, [r3, #8]
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	60da      	str	r2, [r3, #12]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	69fa      	ldr	r2, [r7, #28]
 8006388:	3204      	adds	r2, #4
 800638a:	605a      	str	r2, [r3, #4]
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	1d1a      	adds	r2, r3, #4
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	609a      	str	r2, [r3, #8]
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006398:	4613      	mov	r3, r2
 800639a:	009b      	lsls	r3, r3, #2
 800639c:	4413      	add	r3, r2
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	4a35      	ldr	r2, [pc, #212]	@ (8006478 <xTaskResumeAll+0x210>)
 80063a2:	441a      	add	r2, r3
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	615a      	str	r2, [r3, #20]
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063ac:	4932      	ldr	r1, [pc, #200]	@ (8006478 <xTaskResumeAll+0x210>)
 80063ae:	4613      	mov	r3, r2
 80063b0:	009b      	lsls	r3, r3, #2
 80063b2:	4413      	add	r3, r2
 80063b4:	009b      	lsls	r3, r3, #2
 80063b6:	440b      	add	r3, r1
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	69fa      	ldr	r2, [r7, #28]
 80063bc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80063be:	1c59      	adds	r1, r3, #1
 80063c0:	482d      	ldr	r0, [pc, #180]	@ (8006478 <xTaskResumeAll+0x210>)
 80063c2:	4613      	mov	r3, r2
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	4413      	add	r3, r2
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	4403      	add	r3, r0
 80063cc:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063d2:	4b2a      	ldr	r3, [pc, #168]	@ (800647c <xTaskResumeAll+0x214>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d8:	429a      	cmp	r2, r3
 80063da:	d904      	bls.n	80063e6 <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80063dc:	4a28      	ldr	r2, [pc, #160]	@ (8006480 <xTaskResumeAll+0x218>)
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	2101      	movs	r1, #1
 80063e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063e6:	4b22      	ldr	r3, [pc, #136]	@ (8006470 <xTaskResumeAll+0x208>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f47f af67 	bne.w	80062be <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d001      	beq.n	80063fa <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 80063f6:	f000 fc9b 	bl	8006d30 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80063fa:	4b22      	ldr	r3, [pc, #136]	@ (8006484 <xTaskResumeAll+0x21c>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d012      	beq.n	800642c <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8006406:	f000 f869 	bl	80064dc <xTaskIncrementTick>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d004      	beq.n	800641a <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8006410:	4a1b      	ldr	r2, [pc, #108]	@ (8006480 <xTaskResumeAll+0x218>)
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	2101      	movs	r1, #1
 8006416:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	3b01      	subs	r3, #1
 800641e:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1ef      	bne.n	8006406 <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 8006426:	4b17      	ldr	r3, [pc, #92]	@ (8006484 <xTaskResumeAll+0x21c>)
 8006428:	2200      	movs	r2, #0
 800642a:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800642c:	4a14      	ldr	r2, [pc, #80]	@ (8006480 <xTaskResumeAll+0x218>)
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d00b      	beq.n	8006450 <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8006438:	2301      	movs	r3, #1
 800643a:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800643c:	4b0f      	ldr	r3, [pc, #60]	@ (800647c <xTaskResumeAll+0x214>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4b11      	ldr	r3, [pc, #68]	@ (8006488 <xTaskResumeAll+0x220>)
 8006442:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006446:	601a      	str	r2, [r3, #0]
 8006448:	f3bf 8f4f 	dsb	sy
 800644c:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006450:	f001 fa6a 	bl	8007928 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	4619      	mov	r1, r3
 8006458:	20d0      	movs	r0, #208	@ 0xd0
 800645a:	f003 fce7 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 800645e:	69bb      	ldr	r3, [r7, #24]
}
 8006460:	4618      	mov	r0, r3
 8006462:	3720      	adds	r7, #32
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}
 8006468:	200003a0 	.word	0x200003a0
 800646c:	20000378 	.word	0x20000378
 8006470:	20000338 	.word	0x20000338
 8006474:	20000380 	.word	0x20000380
 8006478:	20000268 	.word	0x20000268
 800647c:	20000264 	.word	0x20000264
 8006480:	2000038c 	.word	0x2000038c
 8006484:	20000388 	.word	0x20000388
 8006488:	e000ed04 	.word	0xe000ed04

0800648c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8006492:	4b06      	ldr	r3, [pc, #24]	@ (80064ac <xTaskGetTickCount+0x20>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 8006498:	6879      	ldr	r1, [r7, #4]
 800649a:	20d1      	movs	r0, #209	@ 0xd1
 800649c:	f003 fcc6 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 80064a0:	687b      	ldr	r3, [r7, #4]
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3708      	adds	r7, #8
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	2000037c 	.word	0x2000037c

080064b0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80064b6:	f001 faf1 	bl	8007a9c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80064ba:	2300      	movs	r3, #0
 80064bc:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80064be:	4b06      	ldr	r3, [pc, #24]	@ (80064d8 <xTaskGetTickCountFromISR+0x28>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 80064c4:	6839      	ldr	r1, [r7, #0]
 80064c6:	20d2      	movs	r0, #210	@ 0xd2
 80064c8:	f003 fcb0 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80064cc:	683b      	ldr	r3, [r7, #0]
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3708      	adds	r7, #8
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	2000037c 	.word	0x2000037c

080064dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b08a      	sub	sp, #40	@ 0x28
 80064e0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80064e2:	2300      	movs	r3, #0
 80064e4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80064e6:	4b7d      	ldr	r3, [pc, #500]	@ (80066dc <xTaskIncrementTick+0x200>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f040 80e6 	bne.w	80066bc <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80064f0:	4b7b      	ldr	r3, [pc, #492]	@ (80066e0 <xTaskIncrementTick+0x204>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	3301      	adds	r3, #1
 80064f6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80064f8:	4a79      	ldr	r2, [pc, #484]	@ (80066e0 <xTaskIncrementTick+0x204>)
 80064fa:	6a3b      	ldr	r3, [r7, #32]
 80064fc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 80064fe:	6a3b      	ldr	r3, [r7, #32]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d121      	bne.n	8006548 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8006504:	4b77      	ldr	r3, [pc, #476]	@ (80066e4 <xTaskIncrementTick+0x208>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00b      	beq.n	8006526 <xTaskIncrementTick+0x4a>
    __asm volatile
 800650e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006512:	f383 8811 	msr	BASEPRI, r3
 8006516:	f3bf 8f6f 	isb	sy
 800651a:	f3bf 8f4f 	dsb	sy
 800651e:	607b      	str	r3, [r7, #4]
}
 8006520:	bf00      	nop
 8006522:	bf00      	nop
 8006524:	e7fd      	b.n	8006522 <xTaskIncrementTick+0x46>
 8006526:	4b6f      	ldr	r3, [pc, #444]	@ (80066e4 <xTaskIncrementTick+0x208>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	61fb      	str	r3, [r7, #28]
 800652c:	4b6e      	ldr	r3, [pc, #440]	@ (80066e8 <xTaskIncrementTick+0x20c>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a6c      	ldr	r2, [pc, #432]	@ (80066e4 <xTaskIncrementTick+0x208>)
 8006532:	6013      	str	r3, [r2, #0]
 8006534:	4a6c      	ldr	r2, [pc, #432]	@ (80066e8 <xTaskIncrementTick+0x20c>)
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	6013      	str	r3, [r2, #0]
 800653a:	4b6c      	ldr	r3, [pc, #432]	@ (80066ec <xTaskIncrementTick+0x210>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	3301      	adds	r3, #1
 8006540:	4a6a      	ldr	r2, [pc, #424]	@ (80066ec <xTaskIncrementTick+0x210>)
 8006542:	6013      	str	r3, [r2, #0]
 8006544:	f000 fbf4 	bl	8006d30 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8006548:	4b69      	ldr	r3, [pc, #420]	@ (80066f0 <xTaskIncrementTick+0x214>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	6a3a      	ldr	r2, [r7, #32]
 800654e:	429a      	cmp	r2, r3
 8006550:	f0c0 80ad 	bcc.w	80066ae <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006554:	4b63      	ldr	r3, [pc, #396]	@ (80066e4 <xTaskIncrementTick+0x208>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d104      	bne.n	8006568 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800655e:	4b64      	ldr	r3, [pc, #400]	@ (80066f0 <xTaskIncrementTick+0x214>)
 8006560:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006564:	601a      	str	r2, [r3, #0]
                    break;
 8006566:	e0a2      	b.n	80066ae <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006568:	4b5e      	ldr	r3, [pc, #376]	@ (80066e4 <xTaskIncrementTick+0x208>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006572:	69bb      	ldr	r3, [r7, #24]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8006578:	6a3a      	ldr	r2, [r7, #32]
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	429a      	cmp	r2, r3
 800657e:	d203      	bcs.n	8006588 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8006580:	4a5b      	ldr	r2, [pc, #364]	@ (80066f0 <xTaskIncrementTick+0x214>)
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	6013      	str	r3, [r2, #0]
                        break;
 8006586:	e092      	b.n	80066ae <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	695b      	ldr	r3, [r3, #20]
 800658c:	613b      	str	r3, [r7, #16]
 800658e:	69bb      	ldr	r3, [r7, #24]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	69ba      	ldr	r2, [r7, #24]
 8006594:	68d2      	ldr	r2, [r2, #12]
 8006596:	609a      	str	r2, [r3, #8]
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	69ba      	ldr	r2, [r7, #24]
 800659e:	6892      	ldr	r2, [r2, #8]
 80065a0:	605a      	str	r2, [r3, #4]
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	685a      	ldr	r2, [r3, #4]
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	3304      	adds	r3, #4
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d103      	bne.n	80065b6 <xTaskIncrementTick+0xda>
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	68da      	ldr	r2, [r3, #12]
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	605a      	str	r2, [r3, #4]
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	2200      	movs	r2, #0
 80065ba:	615a      	str	r2, [r3, #20]
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	1e5a      	subs	r2, r3, #1
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d01e      	beq.n	800660c <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065d2:	60fb      	str	r3, [r7, #12]
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	69db      	ldr	r3, [r3, #28]
 80065d8:	69ba      	ldr	r2, [r7, #24]
 80065da:	6a12      	ldr	r2, [r2, #32]
 80065dc:	609a      	str	r2, [r3, #8]
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	69ba      	ldr	r2, [r7, #24]
 80065e4:	69d2      	ldr	r2, [r2, #28]
 80065e6:	605a      	str	r2, [r3, #4]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	685a      	ldr	r2, [r3, #4]
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	3318      	adds	r3, #24
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d103      	bne.n	80065fc <xTaskIncrementTick+0x120>
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	6a1a      	ldr	r2, [r3, #32]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	605a      	str	r2, [r3, #4]
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	2200      	movs	r2, #0
 8006600:	629a      	str	r2, [r3, #40]	@ 0x28
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	1e5a      	subs	r2, r3, #1
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	4618      	mov	r0, r3
 8006610:	f003 fd04 	bl	800a01c <SEGGER_SYSVIEW_OnTaskStartReady>
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006618:	4b36      	ldr	r3, [pc, #216]	@ (80066f4 <xTaskIncrementTick+0x218>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	429a      	cmp	r2, r3
 800661e:	d903      	bls.n	8006628 <xTaskIncrementTick+0x14c>
 8006620:	69bb      	ldr	r3, [r7, #24]
 8006622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006624:	4a33      	ldr	r2, [pc, #204]	@ (80066f4 <xTaskIncrementTick+0x218>)
 8006626:	6013      	str	r3, [r2, #0]
 8006628:	69bb      	ldr	r3, [r7, #24]
 800662a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800662c:	4932      	ldr	r1, [pc, #200]	@ (80066f8 <xTaskIncrementTick+0x21c>)
 800662e:	4613      	mov	r3, r2
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	4413      	add	r3, r2
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	440b      	add	r3, r1
 8006638:	3304      	adds	r3, #4
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	60bb      	str	r3, [r7, #8]
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	68ba      	ldr	r2, [r7, #8]
 8006642:	609a      	str	r2, [r3, #8]
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	689a      	ldr	r2, [r3, #8]
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	60da      	str	r2, [r3, #12]
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	69ba      	ldr	r2, [r7, #24]
 8006652:	3204      	adds	r2, #4
 8006654:	605a      	str	r2, [r3, #4]
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	1d1a      	adds	r2, r3, #4
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	609a      	str	r2, [r3, #8]
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006662:	4613      	mov	r3, r2
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4413      	add	r3, r2
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	4a23      	ldr	r2, [pc, #140]	@ (80066f8 <xTaskIncrementTick+0x21c>)
 800666c:	441a      	add	r2, r3
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	615a      	str	r2, [r3, #20]
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006676:	4920      	ldr	r1, [pc, #128]	@ (80066f8 <xTaskIncrementTick+0x21c>)
 8006678:	4613      	mov	r3, r2
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	4413      	add	r3, r2
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	440b      	add	r3, r1
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	69ba      	ldr	r2, [r7, #24]
 8006686:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006688:	1c59      	adds	r1, r3, #1
 800668a:	481b      	ldr	r0, [pc, #108]	@ (80066f8 <xTaskIncrementTick+0x21c>)
 800668c:	4613      	mov	r3, r2
 800668e:	009b      	lsls	r3, r3, #2
 8006690:	4413      	add	r3, r2
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	4403      	add	r3, r0
 8006696:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800669c:	4b17      	ldr	r3, [pc, #92]	@ (80066fc <xTaskIncrementTick+0x220>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a2:	429a      	cmp	r2, r3
 80066a4:	f67f af56 	bls.w	8006554 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 80066a8:	2301      	movs	r3, #1
 80066aa:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066ac:	e752      	b.n	8006554 <xTaskIncrementTick+0x78>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80066ae:	4b14      	ldr	r3, [pc, #80]	@ (8006700 <xTaskIncrementTick+0x224>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d007      	beq.n	80066c6 <xTaskIncrementTick+0x1ea>
                {
                    xSwitchRequired = pdTRUE;
 80066b6:	2301      	movs	r3, #1
 80066b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80066ba:	e004      	b.n	80066c6 <xTaskIncrementTick+0x1ea>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80066bc:	4b11      	ldr	r3, [pc, #68]	@ (8006704 <xTaskIncrementTick+0x228>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	3301      	adds	r3, #1
 80066c2:	4a10      	ldr	r2, [pc, #64]	@ (8006704 <xTaskIncrementTick+0x228>)
 80066c4:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 80066c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c8:	4619      	mov	r1, r3
 80066ca:	20db      	movs	r0, #219	@ 0xdb
 80066cc:	f003 fbae 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 80066d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3728      	adds	r7, #40	@ 0x28
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	200003a0 	.word	0x200003a0
 80066e0:	2000037c 	.word	0x2000037c
 80066e4:	20000330 	.word	0x20000330
 80066e8:	20000334 	.word	0x20000334
 80066ec:	20000390 	.word	0x20000390
 80066f0:	20000398 	.word	0x20000398
 80066f4:	20000380 	.word	0x20000380
 80066f8:	20000268 	.word	0x20000268
 80066fc:	20000264 	.word	0x20000264
 8006700:	2000038c 	.word	0x2000038c
 8006704:	20000388 	.word	0x20000388

08006708 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8006708:	b580      	push	{r7, lr}
 800670a:	b084      	sub	sp, #16
 800670c:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800670e:	4b31      	ldr	r3, [pc, #196]	@ (80067d4 <vTaskSwitchContext+0xcc>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d003      	beq.n	800671e <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8006716:	4b30      	ldr	r3, [pc, #192]	@ (80067d8 <vTaskSwitchContext+0xd0>)
 8006718:	2201      	movs	r2, #1
 800671a:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 800671c:	e056      	b.n	80067cc <vTaskSwitchContext+0xc4>
            xYieldPendings[ 0 ] = pdFALSE;
 800671e:	4b2e      	ldr	r3, [pc, #184]	@ (80067d8 <vTaskSwitchContext+0xd0>)
 8006720:	2200      	movs	r2, #0
 8006722:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8006724:	4b2d      	ldr	r3, [pc, #180]	@ (80067dc <vTaskSwitchContext+0xd4>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	60fb      	str	r3, [r7, #12]
 800672a:	e011      	b.n	8006750 <vTaskSwitchContext+0x48>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d10b      	bne.n	800674a <vTaskSwitchContext+0x42>
    __asm volatile
 8006732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006736:	f383 8811 	msr	BASEPRI, r3
 800673a:	f3bf 8f6f 	isb	sy
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	607b      	str	r3, [r7, #4]
}
 8006744:	bf00      	nop
 8006746:	bf00      	nop
 8006748:	e7fd      	b.n	8006746 <vTaskSwitchContext+0x3e>
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	3b01      	subs	r3, #1
 800674e:	60fb      	str	r3, [r7, #12]
 8006750:	4923      	ldr	r1, [pc, #140]	@ (80067e0 <vTaskSwitchContext+0xd8>)
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	4613      	mov	r3, r2
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	4413      	add	r3, r2
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	440b      	add	r3, r1
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d0e3      	beq.n	800672c <vTaskSwitchContext+0x24>
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	4613      	mov	r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	4413      	add	r3, r2
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	4a1c      	ldr	r2, [pc, #112]	@ (80067e0 <vTaskSwitchContext+0xd8>)
 8006770:	4413      	add	r3, r2
 8006772:	60bb      	str	r3, [r7, #8]
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	685a      	ldr	r2, [r3, #4]
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	605a      	str	r2, [r3, #4]
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	685a      	ldr	r2, [r3, #4]
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	3308      	adds	r3, #8
 8006786:	429a      	cmp	r2, r3
 8006788:	d103      	bne.n	8006792 <vTaskSwitchContext+0x8a>
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	68da      	ldr	r2, [r3, #12]
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	605a      	str	r2, [r3, #4]
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	4a12      	ldr	r2, [pc, #72]	@ (80067e4 <vTaskSwitchContext+0xdc>)
 800679a:	6013      	str	r3, [r2, #0]
 800679c:	4a0f      	ldr	r2, [pc, #60]	@ (80067dc <vTaskSwitchContext+0xd4>)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 80067a2:	4b11      	ldr	r3, [pc, #68]	@ (80067e8 <vTaskSwitchContext+0xe0>)
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	4b0f      	ldr	r3, [pc, #60]	@ (80067e4 <vTaskSwitchContext+0xdc>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d102      	bne.n	80067b4 <vTaskSwitchContext+0xac>
 80067ae:	f003 fb95 	bl	8009edc <SEGGER_SYSVIEW_OnIdle>
 80067b2:	e004      	b.n	80067be <vTaskSwitchContext+0xb6>
 80067b4:	4b0b      	ldr	r3, [pc, #44]	@ (80067e4 <vTaskSwitchContext+0xdc>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4618      	mov	r0, r3
 80067ba:	f003 fbed 	bl	8009f98 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80067be:	4b09      	ldr	r3, [pc, #36]	@ (80067e4 <vTaskSwitchContext+0xdc>)
 80067c0:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 80067c2:	4b08      	ldr	r3, [pc, #32]	@ (80067e4 <vTaskSwitchContext+0xdc>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	3354      	adds	r3, #84	@ 0x54
 80067c8:	4a08      	ldr	r2, [pc, #32]	@ (80067ec <vTaskSwitchContext+0xe4>)
 80067ca:	6013      	str	r3, [r2, #0]
    }
 80067cc:	bf00      	nop
 80067ce:	3710      	adds	r7, #16
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}
 80067d4:	200003a0 	.word	0x200003a0
 80067d8:	2000038c 	.word	0x2000038c
 80067dc:	20000380 	.word	0x20000380
 80067e0:	20000268 	.word	0x20000268
 80067e4:	20000264 	.word	0x20000264
 80067e8:	2000039c 	.word	0x2000039c
 80067ec:	20000030 	.word	0x20000030

080067f0 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d10b      	bne.n	8006818 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8006800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006804:	f383 8811 	msr	BASEPRI, r3
 8006808:	f3bf 8f6f 	isb	sy
 800680c:	f3bf 8f4f 	dsb	sy
 8006810:	60fb      	str	r3, [r7, #12]
}
 8006812:	bf00      	nop
 8006814:	bf00      	nop
 8006816:	e7fd      	b.n	8006814 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006818:	4b08      	ldr	r3, [pc, #32]	@ (800683c <vTaskPlaceOnEventList+0x4c>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3318      	adds	r3, #24
 800681e:	4619      	mov	r1, r3
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f7fe fbf2 	bl	800500a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006826:	2101      	movs	r1, #1
 8006828:	6838      	ldr	r0, [r7, #0]
 800682a:	f000 fb63 	bl	8006ef4 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 800682e:	20e1      	movs	r0, #225	@ 0xe1
 8006830:	f003 fac0 	bl	8009db4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8006834:	bf00      	nop
 8006836:	3710      	adds	r7, #16
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}
 800683c:	20000264 	.word	0x20000264

08006840 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d10b      	bne.n	800686a <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8006852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006856:	f383 8811 	msr	BASEPRI, r3
 800685a:	f3bf 8f6f 	isb	sy
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	613b      	str	r3, [r7, #16]
}
 8006864:	bf00      	nop
 8006866:	bf00      	nop
 8006868:	e7fd      	b.n	8006866 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	617b      	str	r3, [r7, #20]
 8006870:	4b17      	ldr	r3, [pc, #92]	@ (80068d0 <vTaskPlaceOnEventListRestricted+0x90>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	61da      	str	r2, [r3, #28]
 8006878:	4b15      	ldr	r3, [pc, #84]	@ (80068d0 <vTaskPlaceOnEventListRestricted+0x90>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	697a      	ldr	r2, [r7, #20]
 800687e:	6892      	ldr	r2, [r2, #8]
 8006880:	621a      	str	r2, [r3, #32]
 8006882:	4b13      	ldr	r3, [pc, #76]	@ (80068d0 <vTaskPlaceOnEventListRestricted+0x90>)
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	3218      	adds	r2, #24
 800688c:	605a      	str	r2, [r3, #4]
 800688e:	4b10      	ldr	r3, [pc, #64]	@ (80068d0 <vTaskPlaceOnEventListRestricted+0x90>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f103 0218 	add.w	r2, r3, #24
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	609a      	str	r2, [r3, #8]
 800689a:	4b0d      	ldr	r3, [pc, #52]	@ (80068d0 <vTaskPlaceOnEventListRestricted+0x90>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	68fa      	ldr	r2, [r7, #12]
 80068a0:	629a      	str	r2, [r3, #40]	@ 0x28
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	1c5a      	adds	r2, r3, #1
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d002      	beq.n	80068b8 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 80068b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80068b6:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80068b8:	6879      	ldr	r1, [r7, #4]
 80068ba:	68b8      	ldr	r0, [r7, #8]
 80068bc:	f000 fb1a 	bl	8006ef4 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 80068c0:	20e3      	movs	r0, #227	@ 0xe3
 80068c2:	f003 fa77 	bl	8009db4 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80068c6:	bf00      	nop
 80068c8:	3718      	adds	r7, #24
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	20000264 	.word	0x20000264

080068d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b08a      	sub	sp, #40	@ 0x28
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80068e4:	6a3b      	ldr	r3, [r7, #32]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d10b      	bne.n	8006902 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 80068ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ee:	f383 8811 	msr	BASEPRI, r3
 80068f2:	f3bf 8f6f 	isb	sy
 80068f6:	f3bf 8f4f 	dsb	sy
 80068fa:	60fb      	str	r3, [r7, #12]
}
 80068fc:	bf00      	nop
 80068fe:	bf00      	nop
 8006900:	e7fd      	b.n	80068fe <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8006902:	6a3b      	ldr	r3, [r7, #32]
 8006904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006906:	61fb      	str	r3, [r7, #28]
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	69db      	ldr	r3, [r3, #28]
 800690c:	6a3a      	ldr	r2, [r7, #32]
 800690e:	6a12      	ldr	r2, [r2, #32]
 8006910:	609a      	str	r2, [r3, #8]
 8006912:	6a3b      	ldr	r3, [r7, #32]
 8006914:	6a1b      	ldr	r3, [r3, #32]
 8006916:	6a3a      	ldr	r2, [r7, #32]
 8006918:	69d2      	ldr	r2, [r2, #28]
 800691a:	605a      	str	r2, [r3, #4]
 800691c:	69fb      	ldr	r3, [r7, #28]
 800691e:	685a      	ldr	r2, [r3, #4]
 8006920:	6a3b      	ldr	r3, [r7, #32]
 8006922:	3318      	adds	r3, #24
 8006924:	429a      	cmp	r2, r3
 8006926:	d103      	bne.n	8006930 <xTaskRemoveFromEventList+0x5c>
 8006928:	6a3b      	ldr	r3, [r7, #32]
 800692a:	6a1a      	ldr	r2, [r3, #32]
 800692c:	69fb      	ldr	r3, [r7, #28]
 800692e:	605a      	str	r2, [r3, #4]
 8006930:	6a3b      	ldr	r3, [r7, #32]
 8006932:	2200      	movs	r2, #0
 8006934:	629a      	str	r2, [r3, #40]	@ 0x28
 8006936:	69fb      	ldr	r3, [r7, #28]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	1e5a      	subs	r2, r3, #1
 800693c:	69fb      	ldr	r3, [r7, #28]
 800693e:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006940:	4b4f      	ldr	r3, [pc, #316]	@ (8006a80 <xTaskRemoveFromEventList+0x1ac>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d165      	bne.n	8006a14 <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8006948:	6a3b      	ldr	r3, [r7, #32]
 800694a:	695b      	ldr	r3, [r3, #20]
 800694c:	617b      	str	r3, [r7, #20]
 800694e:	6a3b      	ldr	r3, [r7, #32]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	6a3a      	ldr	r2, [r7, #32]
 8006954:	68d2      	ldr	r2, [r2, #12]
 8006956:	609a      	str	r2, [r3, #8]
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	6a3a      	ldr	r2, [r7, #32]
 800695e:	6892      	ldr	r2, [r2, #8]
 8006960:	605a      	str	r2, [r3, #4]
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	6a3b      	ldr	r3, [r7, #32]
 8006968:	3304      	adds	r3, #4
 800696a:	429a      	cmp	r2, r3
 800696c:	d103      	bne.n	8006976 <xTaskRemoveFromEventList+0xa2>
 800696e:	6a3b      	ldr	r3, [r7, #32]
 8006970:	68da      	ldr	r2, [r3, #12]
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	605a      	str	r2, [r3, #4]
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	2200      	movs	r2, #0
 800697a:	615a      	str	r2, [r3, #20]
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	1e5a      	subs	r2, r3, #1
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8006986:	6a3b      	ldr	r3, [r7, #32]
 8006988:	4618      	mov	r0, r3
 800698a:	f003 fb47 	bl	800a01c <SEGGER_SYSVIEW_OnTaskStartReady>
 800698e:	6a3b      	ldr	r3, [r7, #32]
 8006990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006992:	4b3c      	ldr	r3, [pc, #240]	@ (8006a84 <xTaskRemoveFromEventList+0x1b0>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	429a      	cmp	r2, r3
 8006998:	d903      	bls.n	80069a2 <xTaskRemoveFromEventList+0xce>
 800699a:	6a3b      	ldr	r3, [r7, #32]
 800699c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800699e:	4a39      	ldr	r2, [pc, #228]	@ (8006a84 <xTaskRemoveFromEventList+0x1b0>)
 80069a0:	6013      	str	r3, [r2, #0]
 80069a2:	6a3b      	ldr	r3, [r7, #32]
 80069a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069a6:	4938      	ldr	r1, [pc, #224]	@ (8006a88 <xTaskRemoveFromEventList+0x1b4>)
 80069a8:	4613      	mov	r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	4413      	add	r3, r2
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	440b      	add	r3, r1
 80069b2:	3304      	adds	r3, #4
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	613b      	str	r3, [r7, #16]
 80069b8:	6a3b      	ldr	r3, [r7, #32]
 80069ba:	693a      	ldr	r2, [r7, #16]
 80069bc:	609a      	str	r2, [r3, #8]
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	689a      	ldr	r2, [r3, #8]
 80069c2:	6a3b      	ldr	r3, [r7, #32]
 80069c4:	60da      	str	r2, [r3, #12]
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	6a3a      	ldr	r2, [r7, #32]
 80069cc:	3204      	adds	r2, #4
 80069ce:	605a      	str	r2, [r3, #4]
 80069d0:	6a3b      	ldr	r3, [r7, #32]
 80069d2:	1d1a      	adds	r2, r3, #4
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	609a      	str	r2, [r3, #8]
 80069d8:	6a3b      	ldr	r3, [r7, #32]
 80069da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069dc:	4613      	mov	r3, r2
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	4413      	add	r3, r2
 80069e2:	009b      	lsls	r3, r3, #2
 80069e4:	4a28      	ldr	r2, [pc, #160]	@ (8006a88 <xTaskRemoveFromEventList+0x1b4>)
 80069e6:	441a      	add	r2, r3
 80069e8:	6a3b      	ldr	r3, [r7, #32]
 80069ea:	615a      	str	r2, [r3, #20]
 80069ec:	6a3b      	ldr	r3, [r7, #32]
 80069ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069f0:	4925      	ldr	r1, [pc, #148]	@ (8006a88 <xTaskRemoveFromEventList+0x1b4>)
 80069f2:	4613      	mov	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	4413      	add	r3, r2
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	440b      	add	r3, r1
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	6a3a      	ldr	r2, [r7, #32]
 8006a00:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006a02:	1c59      	adds	r1, r3, #1
 8006a04:	4820      	ldr	r0, [pc, #128]	@ (8006a88 <xTaskRemoveFromEventList+0x1b4>)
 8006a06:	4613      	mov	r3, r2
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	4413      	add	r3, r2
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	4403      	add	r3, r0
 8006a10:	6019      	str	r1, [r3, #0]
 8006a12:	e01b      	b.n	8006a4c <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006a14:	4b1d      	ldr	r3, [pc, #116]	@ (8006a8c <xTaskRemoveFromEventList+0x1b8>)
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	61bb      	str	r3, [r7, #24]
 8006a1a:	6a3b      	ldr	r3, [r7, #32]
 8006a1c:	69ba      	ldr	r2, [r7, #24]
 8006a1e:	61da      	str	r2, [r3, #28]
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	689a      	ldr	r2, [r3, #8]
 8006a24:	6a3b      	ldr	r3, [r7, #32]
 8006a26:	621a      	str	r2, [r3, #32]
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	6a3a      	ldr	r2, [r7, #32]
 8006a2e:	3218      	adds	r2, #24
 8006a30:	605a      	str	r2, [r3, #4]
 8006a32:	6a3b      	ldr	r3, [r7, #32]
 8006a34:	f103 0218 	add.w	r2, r3, #24
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	609a      	str	r2, [r3, #8]
 8006a3c:	6a3b      	ldr	r3, [r7, #32]
 8006a3e:	4a13      	ldr	r2, [pc, #76]	@ (8006a8c <xTaskRemoveFromEventList+0x1b8>)
 8006a40:	629a      	str	r2, [r3, #40]	@ 0x28
 8006a42:	4b12      	ldr	r3, [pc, #72]	@ (8006a8c <xTaskRemoveFromEventList+0x1b8>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3301      	adds	r3, #1
 8006a48:	4a10      	ldr	r2, [pc, #64]	@ (8006a8c <xTaskRemoveFromEventList+0x1b8>)
 8006a4a:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006a4c:	6a3b      	ldr	r3, [r7, #32]
 8006a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a50:	4b0f      	ldr	r3, [pc, #60]	@ (8006a90 <xTaskRemoveFromEventList+0x1bc>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d905      	bls.n	8006a66 <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8006a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8006a94 <xTaskRemoveFromEventList+0x1c0>)
 8006a60:	2201      	movs	r2, #1
 8006a62:	601a      	str	r2, [r3, #0]
 8006a64:	e001      	b.n	8006a6a <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 8006a66:	2300      	movs	r3, #0
 8006a68:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a6c:	4619      	mov	r1, r3
 8006a6e:	20e4      	movs	r0, #228	@ 0xe4
 8006a70:	f003 f9dc 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 8006a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3728      	adds	r7, #40	@ 0x28
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}
 8006a7e:	bf00      	nop
 8006a80:	200003a0 	.word	0x200003a0
 8006a84:	20000380 	.word	0x20000380
 8006a88:	20000268 	.word	0x20000268
 8006a8c:	20000338 	.word	0x20000338
 8006a90:	20000264 	.word	0x20000264
 8006a94:	2000038c 	.word	0x2000038c

08006a98 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b082      	sub	sp, #8
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006aa0:	4b07      	ldr	r3, [pc, #28]	@ (8006ac0 <vTaskInternalSetTimeOutState+0x28>)
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8006aa8:	4b06      	ldr	r3, [pc, #24]	@ (8006ac4 <vTaskInternalSetTimeOutState+0x2c>)
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 8006ab0:	20e7      	movs	r0, #231	@ 0xe7
 8006ab2:	f003 f97f 	bl	8009db4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8006ab6:	bf00      	nop
 8006ab8:	3708      	adds	r7, #8
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
 8006abe:	bf00      	nop
 8006ac0:	20000390 	.word	0x20000390
 8006ac4:	2000037c 	.word	0x2000037c

08006ac8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b088      	sub	sp, #32
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d10b      	bne.n	8006af0 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8006ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006adc:	f383 8811 	msr	BASEPRI, r3
 8006ae0:	f3bf 8f6f 	isb	sy
 8006ae4:	f3bf 8f4f 	dsb	sy
 8006ae8:	613b      	str	r3, [r7, #16]
}
 8006aea:	bf00      	nop
 8006aec:	bf00      	nop
 8006aee:	e7fd      	b.n	8006aec <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d10b      	bne.n	8006b0e <xTaskCheckForTimeOut+0x46>
    __asm volatile
 8006af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afa:	f383 8811 	msr	BASEPRI, r3
 8006afe:	f3bf 8f6f 	isb	sy
 8006b02:	f3bf 8f4f 	dsb	sy
 8006b06:	60fb      	str	r3, [r7, #12]
}
 8006b08:	bf00      	nop
 8006b0a:	bf00      	nop
 8006b0c:	e7fd      	b.n	8006b0a <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8006b0e:	f000 fed9 	bl	80078c4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8006b12:	4b21      	ldr	r3, [pc, #132]	@ (8006b98 <xTaskCheckForTimeOut+0xd0>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	69ba      	ldr	r2, [r7, #24]
 8006b1e:	1ad3      	subs	r3, r2, r3
 8006b20:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b2a:	d102      	bne.n	8006b32 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	61fb      	str	r3, [r7, #28]
 8006b30:	e026      	b.n	8006b80 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	4b19      	ldr	r3, [pc, #100]	@ (8006b9c <xTaskCheckForTimeOut+0xd4>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d00a      	beq.n	8006b54 <xTaskCheckForTimeOut+0x8c>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	69ba      	ldr	r2, [r7, #24]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d305      	bcc.n	8006b54 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	601a      	str	r2, [r3, #0]
 8006b52:	e015      	b.n	8006b80 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	697a      	ldr	r2, [r7, #20]
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d20b      	bcs.n	8006b76 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	1ad2      	subs	r2, r2, r3
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f7ff ff94 	bl	8006a98 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8006b70:	2300      	movs	r3, #0
 8006b72:	61fb      	str	r3, [r7, #28]
 8006b74:	e004      	b.n	8006b80 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8006b80:	f000 fed2 	bl	8007928 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 8006b84:	69fb      	ldr	r3, [r7, #28]
 8006b86:	4619      	mov	r1, r3
 8006b88:	20e8      	movs	r0, #232	@ 0xe8
 8006b8a:	f003 f94f 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8006b8e:	69fb      	ldr	r3, [r7, #28]
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3720      	adds	r7, #32
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}
 8006b98:	2000037c 	.word	0x2000037c
 8006b9c:	20000390 	.word	0x20000390

08006ba0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8006ba4:	4b03      	ldr	r3, [pc, #12]	@ (8006bb4 <vTaskMissedYield+0x14>)
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 8006baa:	20e9      	movs	r0, #233	@ 0xe9
 8006bac:	f003 f902 	bl	8009db4 <SEGGER_SYSVIEW_RecordEndCall>
}
 8006bb0:	bf00      	nop
 8006bb2:	bd80      	pop	{r7, pc}
 8006bb4:	2000038c 	.word	0x2000038c

08006bb8 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8006bc0:	f000 f852 	bl	8006c68 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8006bc4:	4b06      	ldr	r3, [pc, #24]	@ (8006be0 <prvIdleTask+0x28>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d9f9      	bls.n	8006bc0 <prvIdleTask+0x8>
            {
                taskYIELD();
 8006bcc:	4b05      	ldr	r3, [pc, #20]	@ (8006be4 <prvIdleTask+0x2c>)
 8006bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bd2:	601a      	str	r2, [r3, #0]
 8006bd4:	f3bf 8f4f 	dsb	sy
 8006bd8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8006bdc:	e7f0      	b.n	8006bc0 <prvIdleTask+0x8>
 8006bde:	bf00      	nop
 8006be0:	20000268 	.word	0x20000268
 8006be4:	e000ed04 	.word	0xe000ed04

08006be8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006bee:	2300      	movs	r3, #0
 8006bf0:	607b      	str	r3, [r7, #4]
 8006bf2:	e00c      	b.n	8006c0e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	4413      	add	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	4a12      	ldr	r2, [pc, #72]	@ (8006c48 <prvInitialiseTaskLists+0x60>)
 8006c00:	4413      	add	r3, r2
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7fe f9d0 	bl	8004fa8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	3301      	adds	r3, #1
 8006c0c:	607b      	str	r3, [r7, #4]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2b07      	cmp	r3, #7
 8006c12:	d9ef      	bls.n	8006bf4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006c14:	480d      	ldr	r0, [pc, #52]	@ (8006c4c <prvInitialiseTaskLists+0x64>)
 8006c16:	f7fe f9c7 	bl	8004fa8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8006c1a:	480d      	ldr	r0, [pc, #52]	@ (8006c50 <prvInitialiseTaskLists+0x68>)
 8006c1c:	f7fe f9c4 	bl	8004fa8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8006c20:	480c      	ldr	r0, [pc, #48]	@ (8006c54 <prvInitialiseTaskLists+0x6c>)
 8006c22:	f7fe f9c1 	bl	8004fa8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8006c26:	480c      	ldr	r0, [pc, #48]	@ (8006c58 <prvInitialiseTaskLists+0x70>)
 8006c28:	f7fe f9be 	bl	8004fa8 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8006c2c:	480b      	ldr	r0, [pc, #44]	@ (8006c5c <prvInitialiseTaskLists+0x74>)
 8006c2e:	f7fe f9bb 	bl	8004fa8 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8006c32:	4b0b      	ldr	r3, [pc, #44]	@ (8006c60 <prvInitialiseTaskLists+0x78>)
 8006c34:	4a05      	ldr	r2, [pc, #20]	@ (8006c4c <prvInitialiseTaskLists+0x64>)
 8006c36:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006c38:	4b0a      	ldr	r3, [pc, #40]	@ (8006c64 <prvInitialiseTaskLists+0x7c>)
 8006c3a:	4a05      	ldr	r2, [pc, #20]	@ (8006c50 <prvInitialiseTaskLists+0x68>)
 8006c3c:	601a      	str	r2, [r3, #0]
}
 8006c3e:	bf00      	nop
 8006c40:	3708      	adds	r7, #8
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	20000268 	.word	0x20000268
 8006c4c:	20000308 	.word	0x20000308
 8006c50:	2000031c 	.word	0x2000031c
 8006c54:	20000338 	.word	0x20000338
 8006c58:	2000034c 	.word	0x2000034c
 8006c5c:	20000364 	.word	0x20000364
 8006c60:	20000330 	.word	0x20000330
 8006c64:	20000334 	.word	0x20000334

08006c68 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006c6e:	e019      	b.n	8006ca4 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8006c70:	f000 fe28 	bl	80078c4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006c74:	4b10      	ldr	r3, [pc, #64]	@ (8006cb8 <prvCheckTasksWaitingTermination+0x50>)
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	3304      	adds	r3, #4
 8006c80:	4618      	mov	r0, r3
 8006c82:	f7fe f9fd 	bl	8005080 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8006c86:	4b0d      	ldr	r3, [pc, #52]	@ (8006cbc <prvCheckTasksWaitingTermination+0x54>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	4a0b      	ldr	r2, [pc, #44]	@ (8006cbc <prvCheckTasksWaitingTermination+0x54>)
 8006c8e:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8006c90:	4b0b      	ldr	r3, [pc, #44]	@ (8006cc0 <prvCheckTasksWaitingTermination+0x58>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	3b01      	subs	r3, #1
 8006c96:	4a0a      	ldr	r2, [pc, #40]	@ (8006cc0 <prvCheckTasksWaitingTermination+0x58>)
 8006c98:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8006c9a:	f000 fe45 	bl	8007928 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 f810 	bl	8006cc4 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ca4:	4b06      	ldr	r3, [pc, #24]	@ (8006cc0 <prvCheckTasksWaitingTermination+0x58>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d1e1      	bne.n	8006c70 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8006cac:	bf00      	nop
 8006cae:	bf00      	nop
 8006cb0:	3708      	adds	r7, #8
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	2000034c 	.word	0x2000034c
 8006cbc:	20000378 	.word	0x20000378
 8006cc0:	20000360 	.word	0x20000360

08006cc4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	3354      	adds	r3, #84	@ 0x54
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f003 fbaf 	bl	800a434 <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d108      	bne.n	8006cf2 <prvDeleteTCB+0x2e>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f001 f84d 	bl	8007d84 <vPortFree>
                vPortFree( pxTCB );
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f001 f84a 	bl	8007d84 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8006cf0:	e019      	b.n	8006d26 <prvDeleteTCB+0x62>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d103      	bne.n	8006d04 <prvDeleteTCB+0x40>
                vPortFree( pxTCB );
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f001 f841 	bl	8007d84 <vPortFree>
    }
 8006d02:	e010      	b.n	8006d26 <prvDeleteTCB+0x62>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	d00b      	beq.n	8006d26 <prvDeleteTCB+0x62>
    __asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	60fb      	str	r3, [r7, #12]
}
 8006d20:	bf00      	nop
 8006d22:	bf00      	nop
 8006d24:	e7fd      	b.n	8006d22 <prvDeleteTCB+0x5e>
    }
 8006d26:	bf00      	nop
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
	...

08006d30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006d30:	b480      	push	{r7}
 8006d32:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d34:	4b0a      	ldr	r3, [pc, #40]	@ (8006d60 <prvResetNextTaskUnblockTime+0x30>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d104      	bne.n	8006d48 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8006d3e:	4b09      	ldr	r3, [pc, #36]	@ (8006d64 <prvResetNextTaskUnblockTime+0x34>)
 8006d40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d44:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8006d46:	e005      	b.n	8006d54 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006d48:	4b05      	ldr	r3, [pc, #20]	@ (8006d60 <prvResetNextTaskUnblockTime+0x30>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a04      	ldr	r2, [pc, #16]	@ (8006d64 <prvResetNextTaskUnblockTime+0x34>)
 8006d52:	6013      	str	r3, [r2, #0]
}
 8006d54:	bf00      	nop
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	20000330 	.word	0x20000330
 8006d64:	20000398 	.word	0x20000398

08006d68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b082      	sub	sp, #8
 8006d6c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8006d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006da4 <xTaskGetSchedulerState+0x3c>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d102      	bne.n	8006d7c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8006d76:	2301      	movs	r3, #1
 8006d78:	607b      	str	r3, [r7, #4]
 8006d7a:	e008      	b.n	8006d8e <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8006da8 <xTaskGetSchedulerState+0x40>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d102      	bne.n	8006d8a <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8006d84:	2302      	movs	r3, #2
 8006d86:	607b      	str	r3, [r7, #4]
 8006d88:	e001      	b.n	8006d8e <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4619      	mov	r1, r3
 8006d92:	20f5      	movs	r0, #245	@ 0xf5
 8006d94:	f003 f84a 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8006d98:	687b      	ldr	r3, [r7, #4]
    }
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3708      	adds	r7, #8
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	20000384 	.word	0x20000384
 8006da8:	200003a0 	.word	0x200003a0

08006dac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b088      	sub	sp, #32
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8006db8:	2300      	movs	r3, #0
 8006dba:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	f000 8087 	beq.w	8006ed2 <xTaskPriorityDisinherit+0x126>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8006dc4:	4b48      	ldr	r3, [pc, #288]	@ (8006ee8 <xTaskPriorityDisinherit+0x13c>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	69ba      	ldr	r2, [r7, #24]
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d00b      	beq.n	8006de6 <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 8006dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd2:	f383 8811 	msr	BASEPRI, r3
 8006dd6:	f3bf 8f6f 	isb	sy
 8006dda:	f3bf 8f4f 	dsb	sy
 8006dde:	613b      	str	r3, [r7, #16]
}
 8006de0:	bf00      	nop
 8006de2:	bf00      	nop
 8006de4:	e7fd      	b.n	8006de2 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d10b      	bne.n	8006e06 <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 8006dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df2:	f383 8811 	msr	BASEPRI, r3
 8006df6:	f3bf 8f6f 	isb	sy
 8006dfa:	f3bf 8f4f 	dsb	sy
 8006dfe:	60fb      	str	r3, [r7, #12]
}
 8006e00:	bf00      	nop
 8006e02:	bf00      	nop
 8006e04:	e7fd      	b.n	8006e02 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e0a:	1e5a      	subs	r2, r3, #1
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d05a      	beq.n	8006ed2 <xTaskPriorityDisinherit+0x126>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d156      	bne.n	8006ed2 <xTaskPriorityDisinherit+0x126>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	3304      	adds	r3, #4
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f7fe f929 	bl	8005080 <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006e2e:	69bb      	ldr	r3, [r7, #24]
 8006e30:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e32:	69bb      	ldr	r3, [r7, #24]
 8006e34:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e3a:	f1c3 0208 	rsb	r2, r3, #8
 8006e3e:	69bb      	ldr	r3, [r7, #24]
 8006e40:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8006e42:	69bb      	ldr	r3, [r7, #24]
 8006e44:	4618      	mov	r0, r3
 8006e46:	f003 f8e9 	bl	800a01c <SEGGER_SYSVIEW_OnTaskStartReady>
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e4e:	4b27      	ldr	r3, [pc, #156]	@ (8006eec <xTaskPriorityDisinherit+0x140>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d903      	bls.n	8006e5e <xTaskPriorityDisinherit+0xb2>
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e5a:	4a24      	ldr	r2, [pc, #144]	@ (8006eec <xTaskPriorityDisinherit+0x140>)
 8006e5c:	6013      	str	r3, [r2, #0]
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e62:	4923      	ldr	r1, [pc, #140]	@ (8006ef0 <xTaskPriorityDisinherit+0x144>)
 8006e64:	4613      	mov	r3, r2
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	4413      	add	r3, r2
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	440b      	add	r3, r1
 8006e6e:	3304      	adds	r3, #4
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	617b      	str	r3, [r7, #20]
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	697a      	ldr	r2, [r7, #20]
 8006e78:	609a      	str	r2, [r3, #8]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	689a      	ldr	r2, [r3, #8]
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	60da      	str	r2, [r3, #12]
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	69ba      	ldr	r2, [r7, #24]
 8006e88:	3204      	adds	r2, #4
 8006e8a:	605a      	str	r2, [r3, #4]
 8006e8c:	69bb      	ldr	r3, [r7, #24]
 8006e8e:	1d1a      	adds	r2, r3, #4
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	609a      	str	r2, [r3, #8]
 8006e94:	69bb      	ldr	r3, [r7, #24]
 8006e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e98:	4613      	mov	r3, r2
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	4413      	add	r3, r2
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	4a13      	ldr	r2, [pc, #76]	@ (8006ef0 <xTaskPriorityDisinherit+0x144>)
 8006ea2:	441a      	add	r2, r3
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	615a      	str	r2, [r3, #20]
 8006ea8:	69bb      	ldr	r3, [r7, #24]
 8006eaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eac:	4910      	ldr	r1, [pc, #64]	@ (8006ef0 <xTaskPriorityDisinherit+0x144>)
 8006eae:	4613      	mov	r3, r2
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	4413      	add	r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	440b      	add	r3, r1
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	69ba      	ldr	r2, [r7, #24]
 8006ebc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006ebe:	1c59      	adds	r1, r3, #1
 8006ec0:	480b      	ldr	r0, [pc, #44]	@ (8006ef0 <xTaskPriorityDisinherit+0x144>)
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	4413      	add	r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	4403      	add	r3, r0
 8006ecc:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	20f7      	movs	r0, #247	@ 0xf7
 8006ed8:	f002 ffa8 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8006edc:	69fb      	ldr	r3, [r7, #28]
    }
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3720      	adds	r7, #32
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	20000264 	.word	0x20000264
 8006eec:	20000380 	.word	0x20000380
 8006ef0:	20000268 	.word	0x20000268

08006ef4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b088      	sub	sp, #32
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8006efe:	4b35      	ldr	r3, [pc, #212]	@ (8006fd4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8006f04:	4b34      	ldr	r3, [pc, #208]	@ (8006fd8 <prvAddCurrentTaskToDelayedList+0xe4>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8006f0a:	4b34      	ldr	r3, [pc, #208]	@ (8006fdc <prvAddCurrentTaskToDelayedList+0xe8>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f10:	4b33      	ldr	r3, [pc, #204]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xec>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	3304      	adds	r3, #4
 8006f16:	4618      	mov	r0, r3
 8006f18:	f7fe f8b2 	bl	8005080 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f22:	d124      	bne.n	8006f6e <prvAddCurrentTaskToDelayedList+0x7a>
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d021      	beq.n	8006f6e <prvAddCurrentTaskToDelayedList+0x7a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f2a:	4b2e      	ldr	r3, [pc, #184]	@ (8006fe4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	613b      	str	r3, [r7, #16]
 8006f30:	4b2b      	ldr	r3, [pc, #172]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xec>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	609a      	str	r2, [r3, #8]
 8006f38:	4b29      	ldr	r3, [pc, #164]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xec>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	693a      	ldr	r2, [r7, #16]
 8006f3e:	6892      	ldr	r2, [r2, #8]
 8006f40:	60da      	str	r2, [r3, #12]
 8006f42:	4b27      	ldr	r3, [pc, #156]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xec>)
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	3204      	adds	r2, #4
 8006f4c:	605a      	str	r2, [r3, #4]
 8006f4e:	4b24      	ldr	r3, [pc, #144]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xec>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	1d1a      	adds	r2, r3, #4
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	609a      	str	r2, [r3, #8]
 8006f58:	4b21      	ldr	r3, [pc, #132]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xec>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a21      	ldr	r2, [pc, #132]	@ (8006fe4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8006f5e:	615a      	str	r2, [r3, #20]
 8006f60:	4b20      	ldr	r3, [pc, #128]	@ (8006fe4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	3301      	adds	r3, #1
 8006f66:	4a1f      	ldr	r2, [pc, #124]	@ (8006fe4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8006f68:	6013      	str	r3, [r2, #0]
 8006f6a:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8006f6c:	e02e      	b.n	8006fcc <prvAddCurrentTaskToDelayedList+0xd8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8006f6e:	69fa      	ldr	r2, [r7, #28]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	4413      	add	r3, r2
 8006f74:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006f76:	4b1a      	ldr	r3, [pc, #104]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xec>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	68fa      	ldr	r2, [r7, #12]
 8006f7c:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8006f7e:	68fa      	ldr	r2, [r7, #12]
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d20d      	bcs.n	8006fa2 <prvAddCurrentTaskToDelayedList+0xae>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8006f86:	4b16      	ldr	r3, [pc, #88]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xec>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2104      	movs	r1, #4
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f003 f887 	bl	800a0a0 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8006f92:	4b13      	ldr	r3, [pc, #76]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xec>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	3304      	adds	r3, #4
 8006f98:	4619      	mov	r1, r3
 8006f9a:	6978      	ldr	r0, [r7, #20]
 8006f9c:	f7fe f835 	bl	800500a <vListInsert>
}
 8006fa0:	e014      	b.n	8006fcc <prvAddCurrentTaskToDelayedList+0xd8>
                traceMOVED_TASK_TO_DELAYED_LIST();
 8006fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xec>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	2104      	movs	r1, #4
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f003 f879 	bl	800a0a0 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8006fae:	4b0c      	ldr	r3, [pc, #48]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xec>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	3304      	adds	r3, #4
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	69b8      	ldr	r0, [r7, #24]
 8006fb8:	f7fe f827 	bl	800500a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8006fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8006fe8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68fa      	ldr	r2, [r7, #12]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d202      	bcs.n	8006fcc <prvAddCurrentTaskToDelayedList+0xd8>
                    xNextTaskUnblockTime = xTimeToWake;
 8006fc6:	4a08      	ldr	r2, [pc, #32]	@ (8006fe8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6013      	str	r3, [r2, #0]
}
 8006fcc:	bf00      	nop
 8006fce:	3720      	adds	r7, #32
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	2000037c 	.word	0x2000037c
 8006fd8:	20000330 	.word	0x20000330
 8006fdc:	20000334 	.word	0x20000334
 8006fe0:	20000264 	.word	0x20000264
 8006fe4:	20000364 	.word	0x20000364
 8006fe8:	20000398 	.word	0x20000398

08006fec <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 8006fec:	b480      	push	{r7}
 8006fee:	b085      	sub	sp, #20
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	4a07      	ldr	r2, [pc, #28]	@ (8007018 <vApplicationGetIdleTaskMemory+0x2c>)
 8006ffc:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	4a06      	ldr	r2, [pc, #24]	@ (800701c <vApplicationGetIdleTaskMemory+0x30>)
 8007002:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2280      	movs	r2, #128	@ 0x80
 8007008:	601a      	str	r2, [r3, #0]
    }
 800700a:	bf00      	nop
 800700c:	3714      	adds	r7, #20
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	200003a4 	.word	0x200003a4
 800701c:	2000044c 	.word	0x2000044c

08007020 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 8007020:	b480      	push	{r7}
 8007022:	b085      	sub	sp, #20
 8007024:	af00      	add	r7, sp, #0
 8007026:	60f8      	str	r0, [r7, #12]
 8007028:	60b9      	str	r1, [r7, #8]
 800702a:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	4a07      	ldr	r2, [pc, #28]	@ (800704c <vApplicationGetTimerTaskMemory+0x2c>)
 8007030:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	4a06      	ldr	r2, [pc, #24]	@ (8007050 <vApplicationGetTimerTaskMemory+0x30>)
 8007036:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800703e:	601a      	str	r2, [r3, #0]
    }
 8007040:	bf00      	nop
 8007042:	3714      	adds	r7, #20
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr
 800704c:	2000064c 	.word	0x2000064c
 8007050:	200006f4 	.word	0x200006f4

08007054 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007054:	b580      	push	{r7, lr}
 8007056:	b08a      	sub	sp, #40	@ 0x28
 8007058:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 800705a:	2300      	movs	r3, #0
 800705c:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800705e:	f000 fa71 	bl	8007544 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8007062:	4b20      	ldr	r3, [pc, #128]	@ (80070e4 <xTimerCreateTimerTask+0x90>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d021      	beq.n	80070ae <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 800706a:	2300      	movs	r3, #0
 800706c:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 800706e:	2300      	movs	r3, #0
 8007070:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 8007072:	1d3a      	adds	r2, r7, #4
 8007074:	f107 0108 	add.w	r1, r7, #8
 8007078:	f107 030c 	add.w	r3, r7, #12
 800707c:	4618      	mov	r0, r3
 800707e:	f7ff ffcf 	bl	8007020 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8007082:	6879      	ldr	r1, [r7, #4]
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	9202      	str	r2, [sp, #8]
 800708a:	9301      	str	r3, [sp, #4]
 800708c:	2302      	movs	r3, #2
 800708e:	9300      	str	r3, [sp, #0]
 8007090:	2300      	movs	r3, #0
 8007092:	460a      	mov	r2, r1
 8007094:	4914      	ldr	r1, [pc, #80]	@ (80070e8 <xTimerCreateTimerTask+0x94>)
 8007096:	4815      	ldr	r0, [pc, #84]	@ (80070ec <xTimerCreateTimerTask+0x98>)
 8007098:	f7fe fd96 	bl	8005bc8 <xTaskCreateStatic>
 800709c:	4603      	mov	r3, r0
 800709e:	4a14      	ldr	r2, [pc, #80]	@ (80070f0 <xTimerCreateTimerTask+0x9c>)
 80070a0:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 80070a2:	4b13      	ldr	r3, [pc, #76]	@ (80070f0 <xTimerCreateTimerTask+0x9c>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d001      	beq.n	80070ae <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 80070aa:	2301      	movs	r3, #1
 80070ac:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d10b      	bne.n	80070cc <xTimerCreateTimerTask+0x78>
    __asm volatile
 80070b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b8:	f383 8811 	msr	BASEPRI, r3
 80070bc:	f3bf 8f6f 	isb	sy
 80070c0:	f3bf 8f4f 	dsb	sy
 80070c4:	613b      	str	r3, [r7, #16]
}
 80070c6:	bf00      	nop
 80070c8:	bf00      	nop
 80070ca:	e7fd      	b.n	80070c8 <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	4619      	mov	r1, r3
 80070d0:	f44f 7084 	mov.w	r0, #264	@ 0x108
 80070d4:	f002 feaa 	bl	8009e2c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80070d8:	697b      	ldr	r3, [r7, #20]
    }
 80070da:	4618      	mov	r0, r3
 80070dc:	3718      	adds	r7, #24
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	bf00      	nop
 80070e4:	20000b24 	.word	0x20000b24
 80070e8:	0800a734 	.word	0x0800a734
 80070ec:	08007199 	.word	0x08007199
 80070f0:	20000b28 	.word	0x20000b28

080070f4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007100:	e008      	b.n	8007114 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	699b      	ldr	r3, [r3, #24]
 8007106:	68ba      	ldr	r2, [r7, #8]
 8007108:	4413      	add	r3, r2
 800710a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6a1b      	ldr	r3, [r3, #32]
 8007110:	68f8      	ldr	r0, [r7, #12]
 8007112:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	699a      	ldr	r2, [r3, #24]
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	18d1      	adds	r1, r2, r3
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	68f8      	ldr	r0, [r7, #12]
 8007122:	f000 f8df 	bl	80072e4 <prvInsertTimerInActiveList>
 8007126:	4603      	mov	r3, r0
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1ea      	bne.n	8007102 <prvReloadTimer+0xe>
        }
    }
 800712c:	bf00      	nop
 800712e:	bf00      	nop
 8007130:	3710      	adds	r7, #16
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
	...

08007138 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007142:	4b14      	ldr	r3, [pc, #80]	@ (8007194 <prvProcessExpiredTimer+0x5c>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68db      	ldr	r3, [r3, #12]
 8007148:	68db      	ldr	r3, [r3, #12]
 800714a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	3304      	adds	r3, #4
 8007150:	4618      	mov	r0, r3
 8007152:	f7fd ff95 	bl	8005080 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800715c:	f003 0304 	and.w	r3, r3, #4
 8007160:	2b00      	cmp	r3, #0
 8007162:	d005      	beq.n	8007170 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8007164:	683a      	ldr	r2, [r7, #0]
 8007166:	6879      	ldr	r1, [r7, #4]
 8007168:	68f8      	ldr	r0, [r7, #12]
 800716a:	f7ff ffc3 	bl	80070f4 <prvReloadTimer>
 800716e:	e008      	b.n	8007182 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007176:	f023 0301 	bic.w	r3, r3, #1
 800717a:	b2da      	uxtb	r2, r3
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6a1b      	ldr	r3, [r3, #32]
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	4798      	blx	r3
    }
 800718a:	bf00      	nop
 800718c:	3710      	adds	r7, #16
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	20000b1c 	.word	0x20000b1c

08007198 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80071a0:	f107 0308 	add.w	r3, r7, #8
 80071a4:	4618      	mov	r0, r3
 80071a6:	f000 f859 	bl	800725c <prvGetNextExpireTime>
 80071aa:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	4619      	mov	r1, r3
 80071b0:	68f8      	ldr	r0, [r7, #12]
 80071b2:	f000 f805 	bl	80071c0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80071b6:	f000 f8d7 	bl	8007368 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80071ba:	bf00      	nop
 80071bc:	e7f0      	b.n	80071a0 <prvTimerTask+0x8>
	...

080071c0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b084      	sub	sp, #16
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
 80071c8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80071ca:	f7ff f83f 	bl	800624c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80071ce:	f107 0308 	add.w	r3, r7, #8
 80071d2:	4618      	mov	r0, r3
 80071d4:	f000 f866 	bl	80072a4 <prvSampleTimeNow>
 80071d8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d130      	bne.n	8007242 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d10a      	bne.n	80071fc <prvProcessTimerOrBlockTask+0x3c>
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	429a      	cmp	r2, r3
 80071ec:	d806      	bhi.n	80071fc <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80071ee:	f7ff f83b 	bl	8006268 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80071f2:	68f9      	ldr	r1, [r7, #12]
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f7ff ff9f 	bl	8007138 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80071fa:	e024      	b.n	8007246 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d008      	beq.n	8007214 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007202:	4b13      	ldr	r3, [pc, #76]	@ (8007250 <prvProcessTimerOrBlockTask+0x90>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d101      	bne.n	8007210 <prvProcessTimerOrBlockTask+0x50>
 800720c:	2301      	movs	r3, #1
 800720e:	e000      	b.n	8007212 <prvProcessTimerOrBlockTask+0x52>
 8007210:	2300      	movs	r3, #0
 8007212:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007214:	4b0f      	ldr	r3, [pc, #60]	@ (8007254 <prvProcessTimerOrBlockTask+0x94>)
 8007216:	6818      	ldr	r0, [r3, #0]
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	1ad3      	subs	r3, r2, r3
 800721e:	683a      	ldr	r2, [r7, #0]
 8007220:	4619      	mov	r1, r3
 8007222:	f7fe fc39 	bl	8005a98 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007226:	f7ff f81f 	bl	8006268 <xTaskResumeAll>
 800722a:	4603      	mov	r3, r0
 800722c:	2b00      	cmp	r3, #0
 800722e:	d10a      	bne.n	8007246 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8007230:	4b09      	ldr	r3, [pc, #36]	@ (8007258 <prvProcessTimerOrBlockTask+0x98>)
 8007232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007236:	601a      	str	r2, [r3, #0]
 8007238:	f3bf 8f4f 	dsb	sy
 800723c:	f3bf 8f6f 	isb	sy
    }
 8007240:	e001      	b.n	8007246 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8007242:	f7ff f811 	bl	8006268 <xTaskResumeAll>
    }
 8007246:	bf00      	nop
 8007248:	3710      	adds	r7, #16
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	20000b20 	.word	0x20000b20
 8007254:	20000b24 	.word	0x20000b24
 8007258:	e000ed04 	.word	0xe000ed04

0800725c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800725c:	b480      	push	{r7}
 800725e:	b085      	sub	sp, #20
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007264:	4b0e      	ldr	r3, [pc, #56]	@ (80072a0 <prvGetNextExpireTime+0x44>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d101      	bne.n	8007272 <prvGetNextExpireTime+0x16>
 800726e:	2201      	movs	r2, #1
 8007270:	e000      	b.n	8007274 <prvGetNextExpireTime+0x18>
 8007272:	2200      	movs	r2, #0
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d105      	bne.n	800728c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007280:	4b07      	ldr	r3, [pc, #28]	@ (80072a0 <prvGetNextExpireTime+0x44>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	60fb      	str	r3, [r7, #12]
 800728a:	e001      	b.n	8007290 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800728c:	2300      	movs	r3, #0
 800728e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8007290:	68fb      	ldr	r3, [r7, #12]
    }
 8007292:	4618      	mov	r0, r3
 8007294:	3714      	adds	r7, #20
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr
 800729e:	bf00      	nop
 80072a0:	20000b1c 	.word	0x20000b1c

080072a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b084      	sub	sp, #16
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 80072ac:	f7ff f8ee 	bl	800648c <xTaskGetTickCount>
 80072b0:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80072b2:	4b0b      	ldr	r3, [pc, #44]	@ (80072e0 <prvSampleTimeNow+0x3c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d205      	bcs.n	80072c8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80072bc:	f000 f91c 	bl	80074f8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	601a      	str	r2, [r3, #0]
 80072c6:	e002      	b.n	80072ce <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80072ce:	4a04      	ldr	r2, [pc, #16]	@ (80072e0 <prvSampleTimeNow+0x3c>)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80072d4:	68fb      	ldr	r3, [r7, #12]
    }
 80072d6:	4618      	mov	r0, r3
 80072d8:	3710      	adds	r7, #16
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	20000b2c 	.word	0x20000b2c

080072e4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b086      	sub	sp, #24
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	607a      	str	r2, [r7, #4]
 80072f0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80072f2:	2300      	movs	r3, #0
 80072f4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	68fa      	ldr	r2, [r7, #12]
 8007300:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8007302:	68ba      	ldr	r2, [r7, #8]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	429a      	cmp	r2, r3
 8007308:	d812      	bhi.n	8007330 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800730a:	687a      	ldr	r2, [r7, #4]
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	1ad2      	subs	r2, r2, r3
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	699b      	ldr	r3, [r3, #24]
 8007314:	429a      	cmp	r2, r3
 8007316:	d302      	bcc.n	800731e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007318:	2301      	movs	r3, #1
 800731a:	617b      	str	r3, [r7, #20]
 800731c:	e01b      	b.n	8007356 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800731e:	4b10      	ldr	r3, [pc, #64]	@ (8007360 <prvInsertTimerInActiveList+0x7c>)
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	3304      	adds	r3, #4
 8007326:	4619      	mov	r1, r3
 8007328:	4610      	mov	r0, r2
 800732a:	f7fd fe6e 	bl	800500a <vListInsert>
 800732e:	e012      	b.n	8007356 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	429a      	cmp	r2, r3
 8007336:	d206      	bcs.n	8007346 <prvInsertTimerInActiveList+0x62>
 8007338:	68ba      	ldr	r2, [r7, #8]
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	429a      	cmp	r2, r3
 800733e:	d302      	bcc.n	8007346 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8007340:	2301      	movs	r3, #1
 8007342:	617b      	str	r3, [r7, #20]
 8007344:	e007      	b.n	8007356 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007346:	4b07      	ldr	r3, [pc, #28]	@ (8007364 <prvInsertTimerInActiveList+0x80>)
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	3304      	adds	r3, #4
 800734e:	4619      	mov	r1, r3
 8007350:	4610      	mov	r0, r2
 8007352:	f7fd fe5a 	bl	800500a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8007356:	697b      	ldr	r3, [r7, #20]
    }
 8007358:	4618      	mov	r0, r3
 800735a:	3718      	adds	r7, #24
 800735c:	46bd      	mov	sp, r7
 800735e:	bd80      	pop	{r7, pc}
 8007360:	20000b20 	.word	0x20000b20
 8007364:	20000b1c 	.word	0x20000b1c

08007368 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8007368:	b580      	push	{r7, lr}
 800736a:	b088      	sub	sp, #32
 800736c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800736e:	f107 0308 	add.w	r3, r7, #8
 8007372:	2200      	movs	r2, #0
 8007374:	601a      	str	r2, [r3, #0]
 8007376:	605a      	str	r2, [r3, #4]
 8007378:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800737a:	e0a9      	b.n	80074d0 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	2b00      	cmp	r3, #0
 8007380:	f2c0 80a6 	blt.w	80074d0 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	695b      	ldr	r3, [r3, #20]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d004      	beq.n	800739a <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007390:	69fb      	ldr	r3, [r7, #28]
 8007392:	3304      	adds	r3, #4
 8007394:	4618      	mov	r0, r3
 8007396:	f7fd fe73 	bl	8005080 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800739a:	1d3b      	adds	r3, r7, #4
 800739c:	4618      	mov	r0, r3
 800739e:	f7ff ff81 	bl	80072a4 <prvSampleTimeNow>
 80073a2:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	3b01      	subs	r3, #1
 80073a8:	2b08      	cmp	r3, #8
 80073aa:	f200 808e 	bhi.w	80074ca <prvProcessReceivedCommands+0x162>
 80073ae:	a201      	add	r2, pc, #4	@ (adr r2, 80073b4 <prvProcessReceivedCommands+0x4c>)
 80073b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b4:	080073d9 	.word	0x080073d9
 80073b8:	080073d9 	.word	0x080073d9
 80073bc:	08007441 	.word	0x08007441
 80073c0:	08007455 	.word	0x08007455
 80073c4:	080074a1 	.word	0x080074a1
 80073c8:	080073d9 	.word	0x080073d9
 80073cc:	080073d9 	.word	0x080073d9
 80073d0:	08007441 	.word	0x08007441
 80073d4:	08007455 	.word	0x08007455
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073de:	f043 0301 	orr.w	r3, r3, #1
 80073e2:	b2da      	uxtb	r2, r3
 80073e4:	69fb      	ldr	r3, [r7, #28]
 80073e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80073ea:	68fa      	ldr	r2, [r7, #12]
 80073ec:	69fb      	ldr	r3, [r7, #28]
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	18d1      	adds	r1, r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	69ba      	ldr	r2, [r7, #24]
 80073f6:	69f8      	ldr	r0, [r7, #28]
 80073f8:	f7ff ff74 	bl	80072e4 <prvInsertTimerInActiveList>
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d065      	beq.n	80074ce <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007408:	f003 0304 	and.w	r3, r3, #4
 800740c:	2b00      	cmp	r3, #0
 800740e:	d009      	beq.n	8007424 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	69fb      	ldr	r3, [r7, #28]
 8007414:	699b      	ldr	r3, [r3, #24]
 8007416:	4413      	add	r3, r2
 8007418:	69ba      	ldr	r2, [r7, #24]
 800741a:	4619      	mov	r1, r3
 800741c:	69f8      	ldr	r0, [r7, #28]
 800741e:	f7ff fe69 	bl	80070f4 <prvReloadTimer>
 8007422:	e008      	b.n	8007436 <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800742a:	f023 0301 	bic.w	r3, r3, #1
 800742e:	b2da      	uxtb	r2, r3
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007436:	69fb      	ldr	r3, [r7, #28]
 8007438:	6a1b      	ldr	r3, [r3, #32]
 800743a:	69f8      	ldr	r0, [r7, #28]
 800743c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800743e:	e046      	b.n	80074ce <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007440:	69fb      	ldr	r3, [r7, #28]
 8007442:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007446:	f023 0301 	bic.w	r3, r3, #1
 800744a:	b2da      	uxtb	r2, r3
 800744c:	69fb      	ldr	r3, [r7, #28]
 800744e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8007452:	e03d      	b.n	80074d0 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8007454:	69fb      	ldr	r3, [r7, #28]
 8007456:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800745a:	f043 0301 	orr.w	r3, r3, #1
 800745e:	b2da      	uxtb	r2, r3
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007466:	68fa      	ldr	r2, [r7, #12]
 8007468:	69fb      	ldr	r3, [r7, #28]
 800746a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800746c:	69fb      	ldr	r3, [r7, #28]
 800746e:	699b      	ldr	r3, [r3, #24]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d10b      	bne.n	800748c <prvProcessReceivedCommands+0x124>
    __asm volatile
 8007474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	617b      	str	r3, [r7, #20]
}
 8007486:	bf00      	nop
 8007488:	bf00      	nop
 800748a:	e7fd      	b.n	8007488 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	699a      	ldr	r2, [r3, #24]
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	18d1      	adds	r1, r2, r3
 8007494:	69bb      	ldr	r3, [r7, #24]
 8007496:	69ba      	ldr	r2, [r7, #24]
 8007498:	69f8      	ldr	r0, [r7, #28]
 800749a:	f7ff ff23 	bl	80072e4 <prvInsertTimerInActiveList>
                        break;
 800749e:	e017      	b.n	80074d0 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d103      	bne.n	80074b6 <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 80074ae:	69f8      	ldr	r0, [r7, #28]
 80074b0:	f000 fc68 	bl	8007d84 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80074b4:	e00c      	b.n	80074d0 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80074b6:	69fb      	ldr	r3, [r7, #28]
 80074b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074bc:	f023 0301 	bic.w	r3, r3, #1
 80074c0:	b2da      	uxtb	r2, r3
 80074c2:	69fb      	ldr	r3, [r7, #28]
 80074c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80074c8:	e002      	b.n	80074d0 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 80074ca:	bf00      	nop
 80074cc:	e000      	b.n	80074d0 <prvProcessReceivedCommands+0x168>
                        break;
 80074ce:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80074d0:	4b08      	ldr	r3, [pc, #32]	@ (80074f4 <prvProcessReceivedCommands+0x18c>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f107 0108 	add.w	r1, r7, #8
 80074d8:	2200      	movs	r2, #0
 80074da:	4618      	mov	r0, r3
 80074dc:	f7fe f88e 	bl	80055fc <xQueueReceive>
 80074e0:	4603      	mov	r3, r0
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f47f af4a 	bne.w	800737c <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 80074e8:	bf00      	nop
 80074ea:	bf00      	nop
 80074ec:	3720      	adds	r7, #32
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}
 80074f2:	bf00      	nop
 80074f4:	20000b24 	.word	0x20000b24

080074f8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b082      	sub	sp, #8
 80074fc:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80074fe:	e009      	b.n	8007514 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007500:	4b0e      	ldr	r3, [pc, #56]	@ (800753c <prvSwitchTimerLists+0x44>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	68db      	ldr	r3, [r3, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800750a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800750e:	6838      	ldr	r0, [r7, #0]
 8007510:	f7ff fe12 	bl	8007138 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007514:	4b09      	ldr	r3, [pc, #36]	@ (800753c <prvSwitchTimerLists+0x44>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1f0      	bne.n	8007500 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800751e:	4b07      	ldr	r3, [pc, #28]	@ (800753c <prvSwitchTimerLists+0x44>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8007524:	4b06      	ldr	r3, [pc, #24]	@ (8007540 <prvSwitchTimerLists+0x48>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a04      	ldr	r2, [pc, #16]	@ (800753c <prvSwitchTimerLists+0x44>)
 800752a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800752c:	4a04      	ldr	r2, [pc, #16]	@ (8007540 <prvSwitchTimerLists+0x48>)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6013      	str	r3, [r2, #0]
    }
 8007532:	bf00      	nop
 8007534:	3708      	adds	r7, #8
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	20000b1c 	.word	0x20000b1c
 8007540:	20000b20 	.word	0x20000b20

08007544 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800754a:	f000 f9bb 	bl	80078c4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800754e:	4b15      	ldr	r3, [pc, #84]	@ (80075a4 <prvCheckForValidListAndQueue+0x60>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d120      	bne.n	8007598 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8007556:	4814      	ldr	r0, [pc, #80]	@ (80075a8 <prvCheckForValidListAndQueue+0x64>)
 8007558:	f7fd fd26 	bl	8004fa8 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800755c:	4813      	ldr	r0, [pc, #76]	@ (80075ac <prvCheckForValidListAndQueue+0x68>)
 800755e:	f7fd fd23 	bl	8004fa8 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8007562:	4b13      	ldr	r3, [pc, #76]	@ (80075b0 <prvCheckForValidListAndQueue+0x6c>)
 8007564:	4a10      	ldr	r2, [pc, #64]	@ (80075a8 <prvCheckForValidListAndQueue+0x64>)
 8007566:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8007568:	4b12      	ldr	r3, [pc, #72]	@ (80075b4 <prvCheckForValidListAndQueue+0x70>)
 800756a:	4a10      	ldr	r2, [pc, #64]	@ (80075ac <prvCheckForValidListAndQueue+0x68>)
 800756c:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800756e:	2300      	movs	r3, #0
 8007570:	9300      	str	r3, [sp, #0]
 8007572:	4b11      	ldr	r3, [pc, #68]	@ (80075b8 <prvCheckForValidListAndQueue+0x74>)
 8007574:	4a11      	ldr	r2, [pc, #68]	@ (80075bc <prvCheckForValidListAndQueue+0x78>)
 8007576:	210c      	movs	r1, #12
 8007578:	200a      	movs	r0, #10
 800757a:	f7fd fe47 	bl	800520c <xQueueGenericCreateStatic>
 800757e:	4603      	mov	r3, r0
 8007580:	4a08      	ldr	r2, [pc, #32]	@ (80075a4 <prvCheckForValidListAndQueue+0x60>)
 8007582:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8007584:	4b07      	ldr	r3, [pc, #28]	@ (80075a4 <prvCheckForValidListAndQueue+0x60>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d005      	beq.n	8007598 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800758c:	4b05      	ldr	r3, [pc, #20]	@ (80075a4 <prvCheckForValidListAndQueue+0x60>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	490b      	ldr	r1, [pc, #44]	@ (80075c0 <prvCheckForValidListAndQueue+0x7c>)
 8007592:	4618      	mov	r0, r3
 8007594:	f7fe fa30 	bl	80059f8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007598:	f000 f9c6 	bl	8007928 <vPortExitCritical>
    }
 800759c:	bf00      	nop
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop
 80075a4:	20000b24 	.word	0x20000b24
 80075a8:	20000af4 	.word	0x20000af4
 80075ac:	20000b08 	.word	0x20000b08
 80075b0:	20000b1c 	.word	0x20000b1c
 80075b4:	20000b20 	.word	0x20000b20
 80075b8:	20000ba8 	.word	0x20000ba8
 80075bc:	20000b30 	.word	0x20000b30
 80075c0:	0800a73c 	.word	0x0800a73c

080075c4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80075c4:	b480      	push	{r7}
 80075c6:	b085      	sub	sp, #20
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	3b04      	subs	r3, #4
 80075d4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80075dc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	3b04      	subs	r3, #4
 80075e2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	f023 0201 	bic.w	r2, r3, #1
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	3b04      	subs	r3, #4
 80075f2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80075f4:	4a0c      	ldr	r2, [pc, #48]	@ (8007628 <pxPortInitialiseStack+0x64>)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	3b14      	subs	r3, #20
 80075fe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	3b04      	subs	r3, #4
 800760a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f06f 0202 	mvn.w	r2, #2
 8007612:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	3b20      	subs	r3, #32
 8007618:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800761a:	68fb      	ldr	r3, [r7, #12]
}
 800761c:	4618      	mov	r0, r3
 800761e:	3714      	adds	r7, #20
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr
 8007628:	0800762d 	.word	0x0800762d

0800762c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800762c:	b480      	push	{r7}
 800762e:	b085      	sub	sp, #20
 8007630:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8007632:	2300      	movs	r3, #0
 8007634:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8007636:	4b13      	ldr	r3, [pc, #76]	@ (8007684 <prvTaskExitError+0x58>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800763e:	d00b      	beq.n	8007658 <prvTaskExitError+0x2c>
    __asm volatile
 8007640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007644:	f383 8811 	msr	BASEPRI, r3
 8007648:	f3bf 8f6f 	isb	sy
 800764c:	f3bf 8f4f 	dsb	sy
 8007650:	60fb      	str	r3, [r7, #12]
}
 8007652:	bf00      	nop
 8007654:	bf00      	nop
 8007656:	e7fd      	b.n	8007654 <prvTaskExitError+0x28>
    __asm volatile
 8007658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765c:	f383 8811 	msr	BASEPRI, r3
 8007660:	f3bf 8f6f 	isb	sy
 8007664:	f3bf 8f4f 	dsb	sy
 8007668:	60bb      	str	r3, [r7, #8]
}
 800766a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800766c:	bf00      	nop
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d0fc      	beq.n	800766e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8007674:	bf00      	nop
 8007676:	bf00      	nop
 8007678:	3714      	adds	r7, #20
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	2000002c 	.word	0x2000002c
	...

08007690 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007690:	4b07      	ldr	r3, [pc, #28]	@ (80076b0 <pxCurrentTCBConst2>)
 8007692:	6819      	ldr	r1, [r3, #0]
 8007694:	6808      	ldr	r0, [r1, #0]
 8007696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800769a:	f380 8809 	msr	PSP, r0
 800769e:	f3bf 8f6f 	isb	sy
 80076a2:	f04f 0000 	mov.w	r0, #0
 80076a6:	f380 8811 	msr	BASEPRI, r0
 80076aa:	4770      	bx	lr
 80076ac:	f3af 8000 	nop.w

080076b0 <pxCurrentTCBConst2>:
 80076b0:	20000264 	.word	0x20000264
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 80076b4:	bf00      	nop
 80076b6:	bf00      	nop

080076b8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80076b8:	4808      	ldr	r0, [pc, #32]	@ (80076dc <prvPortStartFirstTask+0x24>)
 80076ba:	6800      	ldr	r0, [r0, #0]
 80076bc:	6800      	ldr	r0, [r0, #0]
 80076be:	f380 8808 	msr	MSP, r0
 80076c2:	f04f 0000 	mov.w	r0, #0
 80076c6:	f380 8814 	msr	CONTROL, r0
 80076ca:	b662      	cpsie	i
 80076cc:	b661      	cpsie	f
 80076ce:	f3bf 8f4f 	dsb	sy
 80076d2:	f3bf 8f6f 	isb	sy
 80076d6:	df00      	svc	0
 80076d8:	bf00      	nop
 80076da:	0000      	.short	0x0000
 80076dc:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 80076e0:	bf00      	nop
 80076e2:	bf00      	nop

080076e4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b08c      	sub	sp, #48	@ 0x30
 80076e8:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80076ea:	4b69      	ldr	r3, [pc, #420]	@ (8007890 <xPortStartScheduler+0x1ac>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a69      	ldr	r2, [pc, #420]	@ (8007894 <xPortStartScheduler+0x1b0>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d10b      	bne.n	800770c <xPortStartScheduler+0x28>
    __asm volatile
 80076f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f8:	f383 8811 	msr	BASEPRI, r3
 80076fc:	f3bf 8f6f 	isb	sy
 8007700:	f3bf 8f4f 	dsb	sy
 8007704:	623b      	str	r3, [r7, #32]
}
 8007706:	bf00      	nop
 8007708:	bf00      	nop
 800770a:	e7fd      	b.n	8007708 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800770c:	4b60      	ldr	r3, [pc, #384]	@ (8007890 <xPortStartScheduler+0x1ac>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a61      	ldr	r2, [pc, #388]	@ (8007898 <xPortStartScheduler+0x1b4>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d10b      	bne.n	800772e <xPortStartScheduler+0x4a>
    __asm volatile
 8007716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800771a:	f383 8811 	msr	BASEPRI, r3
 800771e:	f3bf 8f6f 	isb	sy
 8007722:	f3bf 8f4f 	dsb	sy
 8007726:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007728:	bf00      	nop
 800772a:	bf00      	nop
 800772c:	e7fd      	b.n	800772a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800772e:	4b5b      	ldr	r3, [pc, #364]	@ (800789c <xPortStartScheduler+0x1b8>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8007734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007736:	332c      	adds	r3, #44	@ 0x2c
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a59      	ldr	r2, [pc, #356]	@ (80078a0 <xPortStartScheduler+0x1bc>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d00b      	beq.n	8007758 <xPortStartScheduler+0x74>
    __asm volatile
 8007740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007744:	f383 8811 	msr	BASEPRI, r3
 8007748:	f3bf 8f6f 	isb	sy
 800774c:	f3bf 8f4f 	dsb	sy
 8007750:	61fb      	str	r3, [r7, #28]
}
 8007752:	bf00      	nop
 8007754:	bf00      	nop
 8007756:	e7fd      	b.n	8007754 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8007758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800775a:	3338      	adds	r3, #56	@ 0x38
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a51      	ldr	r2, [pc, #324]	@ (80078a4 <xPortStartScheduler+0x1c0>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d00b      	beq.n	800777c <xPortStartScheduler+0x98>
    __asm volatile
 8007764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007768:	f383 8811 	msr	BASEPRI, r3
 800776c:	f3bf 8f6f 	isb	sy
 8007770:	f3bf 8f4f 	dsb	sy
 8007774:	61bb      	str	r3, [r7, #24]
}
 8007776:	bf00      	nop
 8007778:	bf00      	nop
 800777a:	e7fd      	b.n	8007778 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800777c:	2300      	movs	r3, #0
 800777e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007780:	4b49      	ldr	r3, [pc, #292]	@ (80078a8 <xPortStartScheduler+0x1c4>)
 8007782:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8007784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	b2db      	uxtb	r3, r3
 800778a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800778c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800778e:	22ff      	movs	r2, #255	@ 0xff
 8007790:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007794:	781b      	ldrb	r3, [r3, #0]
 8007796:	b2db      	uxtb	r3, r3
 8007798:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800779a:	79fb      	ldrb	r3, [r7, #7]
 800779c:	b2db      	uxtb	r3, r3
 800779e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80077a2:	b2da      	uxtb	r2, r3
 80077a4:	4b41      	ldr	r3, [pc, #260]	@ (80078ac <xPortStartScheduler+0x1c8>)
 80077a6:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 80077a8:	4b40      	ldr	r3, [pc, #256]	@ (80078ac <xPortStartScheduler+0x1c8>)
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d10b      	bne.n	80077c8 <xPortStartScheduler+0xe4>
    __asm volatile
 80077b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b4:	f383 8811 	msr	BASEPRI, r3
 80077b8:	f3bf 8f6f 	isb	sy
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	617b      	str	r3, [r7, #20]
}
 80077c2:	bf00      	nop
 80077c4:	bf00      	nop
 80077c6:	e7fd      	b.n	80077c4 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 80077c8:	79fb      	ldrb	r3, [r7, #7]
 80077ca:	b2db      	uxtb	r3, r3
 80077cc:	43db      	mvns	r3, r3
 80077ce:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d013      	beq.n	80077fe <xPortStartScheduler+0x11a>
    __asm volatile
 80077d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077da:	f383 8811 	msr	BASEPRI, r3
 80077de:	f3bf 8f6f 	isb	sy
 80077e2:	f3bf 8f4f 	dsb	sy
 80077e6:	613b      	str	r3, [r7, #16]
}
 80077e8:	bf00      	nop
 80077ea:	bf00      	nop
 80077ec:	e7fd      	b.n	80077ea <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	3301      	adds	r3, #1
 80077f2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80077f4:	79fb      	ldrb	r3, [r7, #7]
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	005b      	lsls	r3, r3, #1
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077fe:	79fb      	ldrb	r3, [r7, #7]
 8007800:	b2db      	uxtb	r3, r3
 8007802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007806:	2b80      	cmp	r3, #128	@ 0x80
 8007808:	d0f1      	beq.n	80077ee <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	2b08      	cmp	r3, #8
 800780e:	d103      	bne.n	8007818 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8007810:	4b27      	ldr	r3, [pc, #156]	@ (80078b0 <xPortStartScheduler+0x1cc>)
 8007812:	2200      	movs	r2, #0
 8007814:	601a      	str	r2, [r3, #0]
 8007816:	e004      	b.n	8007822 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	f1c3 0307 	rsb	r3, r3, #7
 800781e:	4a24      	ldr	r2, [pc, #144]	@ (80078b0 <xPortStartScheduler+0x1cc>)
 8007820:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007822:	4b23      	ldr	r3, [pc, #140]	@ (80078b0 <xPortStartScheduler+0x1cc>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	021b      	lsls	r3, r3, #8
 8007828:	4a21      	ldr	r2, [pc, #132]	@ (80078b0 <xPortStartScheduler+0x1cc>)
 800782a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800782c:	4b20      	ldr	r3, [pc, #128]	@ (80078b0 <xPortStartScheduler+0x1cc>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007834:	4a1e      	ldr	r2, [pc, #120]	@ (80078b0 <xPortStartScheduler+0x1cc>)
 8007836:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8007838:	7bfb      	ldrb	r3, [r7, #15]
 800783a:	b2da      	uxtb	r2, r3
 800783c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800783e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007840:	4b1c      	ldr	r3, [pc, #112]	@ (80078b4 <xPortStartScheduler+0x1d0>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a1b      	ldr	r2, [pc, #108]	@ (80078b4 <xPortStartScheduler+0x1d0>)
 8007846:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800784a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800784c:	4b19      	ldr	r3, [pc, #100]	@ (80078b4 <xPortStartScheduler+0x1d0>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a18      	ldr	r2, [pc, #96]	@ (80078b4 <xPortStartScheduler+0x1d0>)
 8007852:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007856:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8007858:	4b17      	ldr	r3, [pc, #92]	@ (80078b8 <xPortStartScheduler+0x1d4>)
 800785a:	2200      	movs	r2, #0
 800785c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800785e:	f000 f8ed 	bl	8007a3c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8007862:	4b16      	ldr	r3, [pc, #88]	@ (80078bc <xPortStartScheduler+0x1d8>)
 8007864:	2200      	movs	r2, #0
 8007866:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8007868:	f000 f90c 	bl	8007a84 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800786c:	4b14      	ldr	r3, [pc, #80]	@ (80078c0 <xPortStartScheduler+0x1dc>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a13      	ldr	r2, [pc, #76]	@ (80078c0 <xPortStartScheduler+0x1dc>)
 8007872:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007876:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8007878:	f7ff ff1e 	bl	80076b8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800787c:	f7fe ff44 	bl	8006708 <vTaskSwitchContext>
    prvTaskExitError();
 8007880:	f7ff fed4 	bl	800762c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8007884:	2300      	movs	r3, #0
}
 8007886:	4618      	mov	r0, r3
 8007888:	3730      	adds	r7, #48	@ 0x30
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	e000ed00 	.word	0xe000ed00
 8007894:	410fc271 	.word	0x410fc271
 8007898:	410fc270 	.word	0x410fc270
 800789c:	e000ed08 	.word	0xe000ed08
 80078a0:	08007691 	.word	0x08007691
 80078a4:	08007981 	.word	0x08007981
 80078a8:	e000e400 	.word	0xe000e400
 80078ac:	20000bf8 	.word	0x20000bf8
 80078b0:	20000bfc 	.word	0x20000bfc
 80078b4:	e000ed20 	.word	0xe000ed20
 80078b8:	e000ed1c 	.word	0xe000ed1c
 80078bc:	2000002c 	.word	0x2000002c
 80078c0:	e000ef34 	.word	0xe000ef34

080078c4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
    __asm volatile
 80078ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ce:	f383 8811 	msr	BASEPRI, r3
 80078d2:	f3bf 8f6f 	isb	sy
 80078d6:	f3bf 8f4f 	dsb	sy
 80078da:	607b      	str	r3, [r7, #4]
}
 80078dc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80078de:	4b10      	ldr	r3, [pc, #64]	@ (8007920 <vPortEnterCritical+0x5c>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	3301      	adds	r3, #1
 80078e4:	4a0e      	ldr	r2, [pc, #56]	@ (8007920 <vPortEnterCritical+0x5c>)
 80078e6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80078e8:	4b0d      	ldr	r3, [pc, #52]	@ (8007920 <vPortEnterCritical+0x5c>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d110      	bne.n	8007912 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80078f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007924 <vPortEnterCritical+0x60>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00b      	beq.n	8007912 <vPortEnterCritical+0x4e>
    __asm volatile
 80078fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078fe:	f383 8811 	msr	BASEPRI, r3
 8007902:	f3bf 8f6f 	isb	sy
 8007906:	f3bf 8f4f 	dsb	sy
 800790a:	603b      	str	r3, [r7, #0]
}
 800790c:	bf00      	nop
 800790e:	bf00      	nop
 8007910:	e7fd      	b.n	800790e <vPortEnterCritical+0x4a>
    }
}
 8007912:	bf00      	nop
 8007914:	370c      	adds	r7, #12
 8007916:	46bd      	mov	sp, r7
 8007918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791c:	4770      	bx	lr
 800791e:	bf00      	nop
 8007920:	2000002c 	.word	0x2000002c
 8007924:	e000ed04 	.word	0xe000ed04

08007928 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007928:	b480      	push	{r7}
 800792a:	b083      	sub	sp, #12
 800792c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800792e:	4b12      	ldr	r3, [pc, #72]	@ (8007978 <vPortExitCritical+0x50>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d10b      	bne.n	800794e <vPortExitCritical+0x26>
    __asm volatile
 8007936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800793a:	f383 8811 	msr	BASEPRI, r3
 800793e:	f3bf 8f6f 	isb	sy
 8007942:	f3bf 8f4f 	dsb	sy
 8007946:	607b      	str	r3, [r7, #4]
}
 8007948:	bf00      	nop
 800794a:	bf00      	nop
 800794c:	e7fd      	b.n	800794a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800794e:	4b0a      	ldr	r3, [pc, #40]	@ (8007978 <vPortExitCritical+0x50>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	3b01      	subs	r3, #1
 8007954:	4a08      	ldr	r2, [pc, #32]	@ (8007978 <vPortExitCritical+0x50>)
 8007956:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8007958:	4b07      	ldr	r3, [pc, #28]	@ (8007978 <vPortExitCritical+0x50>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d105      	bne.n	800796c <vPortExitCritical+0x44>
 8007960:	2300      	movs	r3, #0
 8007962:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800796a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800796c:	bf00      	nop
 800796e:	370c      	adds	r7, #12
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr
 8007978:	2000002c 	.word	0x2000002c
 800797c:	00000000 	.word	0x00000000

08007980 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007980:	f3ef 8009 	mrs	r0, PSP
 8007984:	f3bf 8f6f 	isb	sy
 8007988:	4b15      	ldr	r3, [pc, #84]	@ (80079e0 <pxCurrentTCBConst>)
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	f01e 0f10 	tst.w	lr, #16
 8007990:	bf08      	it	eq
 8007992:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007996:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800799a:	6010      	str	r0, [r2, #0]
 800799c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80079a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80079a4:	f380 8811 	msr	BASEPRI, r0
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	f3bf 8f6f 	isb	sy
 80079b0:	f7fe feaa 	bl	8006708 <vTaskSwitchContext>
 80079b4:	f04f 0000 	mov.w	r0, #0
 80079b8:	f380 8811 	msr	BASEPRI, r0
 80079bc:	bc09      	pop	{r0, r3}
 80079be:	6819      	ldr	r1, [r3, #0]
 80079c0:	6808      	ldr	r0, [r1, #0]
 80079c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079c6:	f01e 0f10 	tst.w	lr, #16
 80079ca:	bf08      	it	eq
 80079cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80079d0:	f380 8809 	msr	PSP, r0
 80079d4:	f3bf 8f6f 	isb	sy
 80079d8:	4770      	bx	lr
 80079da:	bf00      	nop
 80079dc:	f3af 8000 	nop.w

080079e0 <pxCurrentTCBConst>:
 80079e0:	20000264 	.word	0x20000264
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80079e4:	bf00      	nop
 80079e6:	bf00      	nop

080079e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b082      	sub	sp, #8
 80079ec:	af00      	add	r7, sp, #0
    __asm volatile
 80079ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f2:	f383 8811 	msr	BASEPRI, r3
 80079f6:	f3bf 8f6f 	isb	sy
 80079fa:	f3bf 8f4f 	dsb	sy
 80079fe:	607b      	str	r3, [r7, #4]
}
 8007a00:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8007a02:	f002 f95d 	bl	8009cc0 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8007a06:	f7fe fd69 	bl	80064dc <xTaskIncrementTick>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d006      	beq.n	8007a1e <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8007a10:	f002 f9b4 	bl	8009d7c <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007a14:	4b08      	ldr	r3, [pc, #32]	@ (8007a38 <SysTick_Handler+0x50>)
 8007a16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a1a:	601a      	str	r2, [r3, #0]
 8007a1c:	e001      	b.n	8007a22 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 8007a1e:	f002 f991 	bl	8009d44 <SEGGER_SYSVIEW_RecordExitISR>
 8007a22:	2300      	movs	r3, #0
 8007a24:	603b      	str	r3, [r7, #0]
    __asm volatile
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	f383 8811 	msr	BASEPRI, r3
}
 8007a2c:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8007a2e:	bf00      	nop
 8007a30:	3708      	adds	r7, #8
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	e000ed04 	.word	0xe000ed04

08007a3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007a40:	4b0b      	ldr	r3, [pc, #44]	@ (8007a70 <vPortSetupTimerInterrupt+0x34>)
 8007a42:	2200      	movs	r2, #0
 8007a44:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007a46:	4b0b      	ldr	r3, [pc, #44]	@ (8007a74 <vPortSetupTimerInterrupt+0x38>)
 8007a48:	2200      	movs	r2, #0
 8007a4a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007a78 <vPortSetupTimerInterrupt+0x3c>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a0a      	ldr	r2, [pc, #40]	@ (8007a7c <vPortSetupTimerInterrupt+0x40>)
 8007a52:	fba2 2303 	umull	r2, r3, r2, r3
 8007a56:	099b      	lsrs	r3, r3, #6
 8007a58:	4a09      	ldr	r2, [pc, #36]	@ (8007a80 <vPortSetupTimerInterrupt+0x44>)
 8007a5a:	3b01      	subs	r3, #1
 8007a5c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007a5e:	4b04      	ldr	r3, [pc, #16]	@ (8007a70 <vPortSetupTimerInterrupt+0x34>)
 8007a60:	2207      	movs	r2, #7
 8007a62:	601a      	str	r2, [r3, #0]
}
 8007a64:	bf00      	nop
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	e000e010 	.word	0xe000e010
 8007a74:	e000e018 	.word	0xe000e018
 8007a78:	20000020 	.word	0x20000020
 8007a7c:	10624dd3 	.word	0x10624dd3
 8007a80:	e000e014 	.word	0xe000e014

08007a84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8007a84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007a94 <vPortEnableVFP+0x10>
 8007a88:	6801      	ldr	r1, [r0, #0]
 8007a8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007a8e:	6001      	str	r1, [r0, #0]
 8007a90:	4770      	bx	lr
 8007a92:	0000      	.short	0x0000
 8007a94:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8007a98:	bf00      	nop
 8007a9a:	bf00      	nop

08007a9c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8007a9c:	b480      	push	{r7}
 8007a9e:	b085      	sub	sp, #20
 8007aa0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8007aa2:	f3ef 8305 	mrs	r3, IPSR
 8007aa6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2b0f      	cmp	r3, #15
 8007aac:	d915      	bls.n	8007ada <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007aae:	4a18      	ldr	r2, [pc, #96]	@ (8007b10 <vPortValidateInterruptPriority+0x74>)
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	4413      	add	r3, r2
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007ab8:	4b16      	ldr	r3, [pc, #88]	@ (8007b14 <vPortValidateInterruptPriority+0x78>)
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	7afa      	ldrb	r2, [r7, #11]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d20b      	bcs.n	8007ada <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8007ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac6:	f383 8811 	msr	BASEPRI, r3
 8007aca:	f3bf 8f6f 	isb	sy
 8007ace:	f3bf 8f4f 	dsb	sy
 8007ad2:	607b      	str	r3, [r7, #4]
}
 8007ad4:	bf00      	nop
 8007ad6:	bf00      	nop
 8007ad8:	e7fd      	b.n	8007ad6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007ada:	4b0f      	ldr	r3, [pc, #60]	@ (8007b18 <vPortValidateInterruptPriority+0x7c>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8007b1c <vPortValidateInterruptPriority+0x80>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d90b      	bls.n	8007b02 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 8007aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aee:	f383 8811 	msr	BASEPRI, r3
 8007af2:	f3bf 8f6f 	isb	sy
 8007af6:	f3bf 8f4f 	dsb	sy
 8007afa:	603b      	str	r3, [r7, #0]
}
 8007afc:	bf00      	nop
 8007afe:	bf00      	nop
 8007b00:	e7fd      	b.n	8007afe <vPortValidateInterruptPriority+0x62>
    }
 8007b02:	bf00      	nop
 8007b04:	3714      	adds	r7, #20
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	e000e3f0 	.word	0xe000e3f0
 8007b14:	20000bf8 	.word	0x20000bf8
 8007b18:	e000ed0c 	.word	0xe000ed0c
 8007b1c:	20000bfc 	.word	0x20000bfc

08007b20 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b08e      	sub	sp, #56	@ 0x38
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d022      	beq.n	8007b78 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8007b32:	2308      	movs	r3, #8
 8007b34:	43db      	mvns	r3, r3
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	d81b      	bhi.n	8007b74 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8007b3c:	2208      	movs	r2, #8
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4413      	add	r3, r2
 8007b42:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f003 0307 	and.w	r3, r3, #7
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d014      	beq.n	8007b78 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f003 0307 	and.w	r3, r3, #7
 8007b54:	f1c3 0308 	rsb	r3, r3, #8
 8007b58:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8007b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b5c:	43db      	mvns	r3, r3
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d804      	bhi.n	8007b6e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b68:	4413      	add	r3, r2
 8007b6a:	607b      	str	r3, [r7, #4]
 8007b6c:	e004      	b.n	8007b78 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	607b      	str	r3, [r7, #4]
 8007b72:	e001      	b.n	8007b78 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8007b74:	2300      	movs	r3, #0
 8007b76:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8007b78:	f7fe fb68 	bl	800624c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8007b7c:	4b7a      	ldr	r3, [pc, #488]	@ (8007d68 <pvPortMalloc+0x248>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d101      	bne.n	8007b88 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8007b84:	f000 f984 	bl	8007e90 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	f2c0 80d3 	blt.w	8007d36 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	f000 80cf 	beq.w	8007d36 <pvPortMalloc+0x216>
 8007b98:	4b74      	ldr	r3, [pc, #464]	@ (8007d6c <pvPortMalloc+0x24c>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	429a      	cmp	r2, r3
 8007ba0:	f200 80c9 	bhi.w	8007d36 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8007ba4:	4b72      	ldr	r3, [pc, #456]	@ (8007d70 <pvPortMalloc+0x250>)
 8007ba6:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8007ba8:	4b71      	ldr	r3, [pc, #452]	@ (8007d70 <pvPortMalloc+0x250>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8007bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bb0:	4a70      	ldr	r2, [pc, #448]	@ (8007d74 <pvPortMalloc+0x254>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d305      	bcc.n	8007bc2 <pvPortMalloc+0xa2>
 8007bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bb8:	4a6f      	ldr	r2, [pc, #444]	@ (8007d78 <pvPortMalloc+0x258>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d801      	bhi.n	8007bc2 <pvPortMalloc+0xa2>
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e000      	b.n	8007bc4 <pvPortMalloc+0xa4>
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d129      	bne.n	8007c1c <pvPortMalloc+0xfc>
    __asm volatile
 8007bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bcc:	f383 8811 	msr	BASEPRI, r3
 8007bd0:	f3bf 8f6f 	isb	sy
 8007bd4:	f3bf 8f4f 	dsb	sy
 8007bd8:	623b      	str	r3, [r7, #32]
}
 8007bda:	bf00      	nop
 8007bdc:	bf00      	nop
 8007bde:	e7fd      	b.n	8007bdc <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8007be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007be2:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8007be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8007bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bec:	4a61      	ldr	r2, [pc, #388]	@ (8007d74 <pvPortMalloc+0x254>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d305      	bcc.n	8007bfe <pvPortMalloc+0xde>
 8007bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bf4:	4a60      	ldr	r2, [pc, #384]	@ (8007d78 <pvPortMalloc+0x258>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d801      	bhi.n	8007bfe <pvPortMalloc+0xde>
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e000      	b.n	8007c00 <pvPortMalloc+0xe0>
 8007bfe:	2300      	movs	r3, #0
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d10b      	bne.n	8007c1c <pvPortMalloc+0xfc>
    __asm volatile
 8007c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c08:	f383 8811 	msr	BASEPRI, r3
 8007c0c:	f3bf 8f6f 	isb	sy
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	61fb      	str	r3, [r7, #28]
}
 8007c16:	bf00      	nop
 8007c18:	bf00      	nop
 8007c1a:	e7fd      	b.n	8007c18 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8007c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d903      	bls.n	8007c2e <pvPortMalloc+0x10e>
 8007c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d1d8      	bne.n	8007be0 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8007c2e:	4b4e      	ldr	r3, [pc, #312]	@ (8007d68 <pvPortMalloc+0x248>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c34:	429a      	cmp	r2, r3
 8007c36:	d07e      	beq.n	8007d36 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8007c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2208      	movs	r2, #8
 8007c3e:	4413      	add	r3, r2
 8007c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8007c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c44:	4a4b      	ldr	r2, [pc, #300]	@ (8007d74 <pvPortMalloc+0x254>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d305      	bcc.n	8007c56 <pvPortMalloc+0x136>
 8007c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c4c:	4a4a      	ldr	r2, [pc, #296]	@ (8007d78 <pvPortMalloc+0x258>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d801      	bhi.n	8007c56 <pvPortMalloc+0x136>
 8007c52:	2301      	movs	r3, #1
 8007c54:	e000      	b.n	8007c58 <pvPortMalloc+0x138>
 8007c56:	2300      	movs	r3, #0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d10b      	bne.n	8007c74 <pvPortMalloc+0x154>
    __asm volatile
 8007c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c60:	f383 8811 	msr	BASEPRI, r3
 8007c64:	f3bf 8f6f 	isb	sy
 8007c68:	f3bf 8f4f 	dsb	sy
 8007c6c:	61bb      	str	r3, [r7, #24]
}
 8007c6e:	bf00      	nop
 8007c70:	bf00      	nop
 8007c72:	e7fd      	b.n	8007c70 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8007c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	429a      	cmp	r2, r3
 8007c84:	d90b      	bls.n	8007c9e <pvPortMalloc+0x17e>
    __asm volatile
 8007c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c8a:	f383 8811 	msr	BASEPRI, r3
 8007c8e:	f3bf 8f6f 	isb	sy
 8007c92:	f3bf 8f4f 	dsb	sy
 8007c96:	617b      	str	r3, [r7, #20]
}
 8007c98:	bf00      	nop
 8007c9a:	bf00      	nop
 8007c9c:	e7fd      	b.n	8007c9a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ca0:	685a      	ldr	r2, [r3, #4]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	1ad2      	subs	r2, r2, r3
 8007ca6:	2308      	movs	r3, #8
 8007ca8:	005b      	lsls	r3, r3, #1
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d924      	bls.n	8007cf8 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007cae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	4413      	add	r3, r2
 8007cb4:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cb8:	f003 0307 	and.w	r3, r3, #7
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d00b      	beq.n	8007cd8 <pvPortMalloc+0x1b8>
    __asm volatile
 8007cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cc4:	f383 8811 	msr	BASEPRI, r3
 8007cc8:	f3bf 8f6f 	isb	sy
 8007ccc:	f3bf 8f4f 	dsb	sy
 8007cd0:	613b      	str	r3, [r7, #16]
}
 8007cd2:	bf00      	nop
 8007cd4:	bf00      	nop
 8007cd6:	e7fd      	b.n	8007cd4 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cda:	685a      	ldr	r2, [r3, #4]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	1ad2      	subs	r2, r2, r3
 8007ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce2:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8007ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8007cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf0:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8007cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cf6:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007cf8:	4b1c      	ldr	r3, [pc, #112]	@ (8007d6c <pvPortMalloc+0x24c>)
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	4a1a      	ldr	r2, [pc, #104]	@ (8007d6c <pvPortMalloc+0x24c>)
 8007d04:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007d06:	4b19      	ldr	r3, [pc, #100]	@ (8007d6c <pvPortMalloc+0x24c>)
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8007d7c <pvPortMalloc+0x25c>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d203      	bcs.n	8007d1a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007d12:	4b16      	ldr	r3, [pc, #88]	@ (8007d6c <pvPortMalloc+0x24c>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a19      	ldr	r2, [pc, #100]	@ (8007d7c <pvPortMalloc+0x25c>)
 8007d18:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8007d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d24:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8007d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d28:	2200      	movs	r2, #0
 8007d2a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8007d2c:	4b14      	ldr	r3, [pc, #80]	@ (8007d80 <pvPortMalloc+0x260>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	3301      	adds	r3, #1
 8007d32:	4a13      	ldr	r2, [pc, #76]	@ (8007d80 <pvPortMalloc+0x260>)
 8007d34:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8007d36:	f7fe fa97 	bl	8006268 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d3c:	f003 0307 	and.w	r3, r3, #7
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00b      	beq.n	8007d5c <pvPortMalloc+0x23c>
    __asm volatile
 8007d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d48:	f383 8811 	msr	BASEPRI, r3
 8007d4c:	f3bf 8f6f 	isb	sy
 8007d50:	f3bf 8f4f 	dsb	sy
 8007d54:	60fb      	str	r3, [r7, #12]
}
 8007d56:	bf00      	nop
 8007d58:	bf00      	nop
 8007d5a:	e7fd      	b.n	8007d58 <pvPortMalloc+0x238>
    return pvReturn;
 8007d5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3738      	adds	r7, #56	@ 0x38
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	20004808 	.word	0x20004808
 8007d6c:	2000480c 	.word	0x2000480c
 8007d70:	20004800 	.word	0x20004800
 8007d74:	20000c00 	.word	0x20000c00
 8007d78:	200047ff 	.word	0x200047ff
 8007d7c:	20004810 	.word	0x20004810
 8007d80:	20004814 	.word	0x20004814

08007d84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b088      	sub	sp, #32
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d070      	beq.n	8007e78 <vPortFree+0xf4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8007d96:	2308      	movs	r3, #8
 8007d98:	425b      	negs	r3, r3
 8007d9a:	69fa      	ldr	r2, [r7, #28]
 8007d9c:	4413      	add	r3, r2
 8007d9e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8007da4:	69bb      	ldr	r3, [r7, #24]
 8007da6:	4a36      	ldr	r2, [pc, #216]	@ (8007e80 <vPortFree+0xfc>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d305      	bcc.n	8007db8 <vPortFree+0x34>
 8007dac:	69bb      	ldr	r3, [r7, #24]
 8007dae:	4a35      	ldr	r2, [pc, #212]	@ (8007e84 <vPortFree+0x100>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d801      	bhi.n	8007db8 <vPortFree+0x34>
 8007db4:	2301      	movs	r3, #1
 8007db6:	e000      	b.n	8007dba <vPortFree+0x36>
 8007db8:	2300      	movs	r3, #0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d10b      	bne.n	8007dd6 <vPortFree+0x52>
    __asm volatile
 8007dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dc2:	f383 8811 	msr	BASEPRI, r3
 8007dc6:	f3bf 8f6f 	isb	sy
 8007dca:	f3bf 8f4f 	dsb	sy
 8007dce:	617b      	str	r3, [r7, #20]
}
 8007dd0:	bf00      	nop
 8007dd2:	bf00      	nop
 8007dd4:	e7fd      	b.n	8007dd2 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8007dd6:	69bb      	ldr	r3, [r7, #24]
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	db0b      	blt.n	8007df6 <vPortFree+0x72>
    __asm volatile
 8007dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de2:	f383 8811 	msr	BASEPRI, r3
 8007de6:	f3bf 8f6f 	isb	sy
 8007dea:	f3bf 8f4f 	dsb	sy
 8007dee:	613b      	str	r3, [r7, #16]
}
 8007df0:	bf00      	nop
 8007df2:	bf00      	nop
 8007df4:	e7fd      	b.n	8007df2 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007df6:	69bb      	ldr	r3, [r7, #24]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d00b      	beq.n	8007e16 <vPortFree+0x92>
    __asm volatile
 8007dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e02:	f383 8811 	msr	BASEPRI, r3
 8007e06:	f3bf 8f6f 	isb	sy
 8007e0a:	f3bf 8f4f 	dsb	sy
 8007e0e:	60fb      	str	r3, [r7, #12]
}
 8007e10:	bf00      	nop
 8007e12:	bf00      	nop
 8007e14:	e7fd      	b.n	8007e12 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	da2c      	bge.n	8007e78 <vPortFree+0xf4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8007e1e:	69bb      	ldr	r3, [r7, #24]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d128      	bne.n	8007e78 <vPortFree+0xf4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007e2e:	69bb      	ldr	r3, [r7, #24]
 8007e30:	605a      	str	r2, [r3, #4]
                #if ( configHEAP_CLEAR_MEMORY_ON_FREE == 1 )
                {
                    /* Check for underflow as this can occur if xBlockSize is
                     * overwritten in a heap block. */
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 8007e32:	69bb      	ldr	r3, [r7, #24]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	2208      	movs	r2, #8
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d30a      	bcc.n	8007e52 <vPortFree+0xce>
                    {
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 8007e3c:	2208      	movs	r2, #8
 8007e3e:	69fb      	ldr	r3, [r7, #28]
 8007e40:	1898      	adds	r0, r3, r2
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	2208      	movs	r2, #8
 8007e48:	1a9b      	subs	r3, r3, r2
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	2100      	movs	r1, #0
 8007e4e:	f002 fae9 	bl	800a424 <memset>
                    }
                }
                #endif

                vTaskSuspendAll();
 8007e52:	f7fe f9fb 	bl	800624c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	685a      	ldr	r2, [r3, #4]
 8007e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8007e88 <vPortFree+0x104>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4413      	add	r3, r2
 8007e60:	4a09      	ldr	r2, [pc, #36]	@ (8007e88 <vPortFree+0x104>)
 8007e62:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007e64:	69b8      	ldr	r0, [r7, #24]
 8007e66:	f000 f86d 	bl	8007f44 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8007e6a:	4b08      	ldr	r3, [pc, #32]	@ (8007e8c <vPortFree+0x108>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	4a06      	ldr	r2, [pc, #24]	@ (8007e8c <vPortFree+0x108>)
 8007e72:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8007e74:	f7fe f9f8 	bl	8006268 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8007e78:	bf00      	nop
 8007e7a:	3720      	adds	r7, #32
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}
 8007e80:	20000c00 	.word	0x20000c00
 8007e84:	200047ff 	.word	0x200047ff
 8007e88:	2000480c 	.word	0x2000480c
 8007e8c:	20004818 	.word	0x20004818

08007e90 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007e96:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007e9a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8007e9c:	4b24      	ldr	r3, [pc, #144]	@ (8007f30 <prvHeapInit+0xa0>)
 8007e9e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f003 0307 	and.w	r3, r3, #7
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d00c      	beq.n	8007ec4 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	3307      	adds	r3, #7
 8007eae:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f023 0307 	bic.w	r3, r3, #7
 8007eb6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8007eb8:	68ba      	ldr	r2, [r7, #8]
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	1ad3      	subs	r3, r2, r3
 8007ebe:	4a1c      	ldr	r2, [pc, #112]	@ (8007f30 <prvHeapInit+0xa0>)
 8007ec0:	4413      	add	r3, r2
 8007ec2:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	4a1b      	ldr	r2, [pc, #108]	@ (8007f34 <prvHeapInit+0xa4>)
 8007ec8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8007eca:	4b1a      	ldr	r3, [pc, #104]	@ (8007f34 <prvHeapInit+0xa4>)
 8007ecc:	2200      	movs	r2, #0
 8007ece:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8007ed0:	68fa      	ldr	r2, [r7, #12]
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8007ed8:	2208      	movs	r2, #8
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	1a9b      	subs	r3, r3, r2
 8007ede:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f023 0307 	bic.w	r3, r3, #7
 8007ee6:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	4a13      	ldr	r2, [pc, #76]	@ (8007f38 <prvHeapInit+0xa8>)
 8007eec:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8007eee:	4b12      	ldr	r3, [pc, #72]	@ (8007f38 <prvHeapInit+0xa8>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8007ef6:	4b10      	ldr	r3, [pc, #64]	@ (8007f38 <prvHeapInit+0xa8>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2200      	movs	r2, #0
 8007efc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	1ad2      	subs	r2, r2, r3
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8007f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8007f38 <prvHeapInit+0xa8>)
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	4a08      	ldr	r2, [pc, #32]	@ (8007f3c <prvHeapInit+0xac>)
 8007f1a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	4a07      	ldr	r2, [pc, #28]	@ (8007f40 <prvHeapInit+0xb0>)
 8007f22:	6013      	str	r3, [r2, #0]
}
 8007f24:	bf00      	nop
 8007f26:	3714      	adds	r7, #20
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr
 8007f30:	20000c00 	.word	0x20000c00
 8007f34:	20004800 	.word	0x20004800
 8007f38:	20004808 	.word	0x20004808
 8007f3c:	20004810 	.word	0x20004810
 8007f40:	2000480c 	.word	0x2000480c

08007f44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8007f44:	b480      	push	{r7}
 8007f46:	b087      	sub	sp, #28
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8007f4c:	4b36      	ldr	r3, [pc, #216]	@ (8008028 <prvInsertBlockIntoFreeList+0xe4>)
 8007f4e:	617b      	str	r3, [r7, #20]
 8007f50:	e002      	b.n	8007f58 <prvInsertBlockIntoFreeList+0x14>
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	617b      	str	r3, [r7, #20]
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d8f7      	bhi.n	8007f52 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	4a30      	ldr	r2, [pc, #192]	@ (8008028 <prvInsertBlockIntoFreeList+0xe4>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d018      	beq.n	8007f9c <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	4a2f      	ldr	r2, [pc, #188]	@ (800802c <prvInsertBlockIntoFreeList+0xe8>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d305      	bcc.n	8007f7e <prvInsertBlockIntoFreeList+0x3a>
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	4a2e      	ldr	r2, [pc, #184]	@ (8008030 <prvInsertBlockIntoFreeList+0xec>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d801      	bhi.n	8007f7e <prvInsertBlockIntoFreeList+0x3a>
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e000      	b.n	8007f80 <prvInsertBlockIntoFreeList+0x3c>
 8007f7e:	2300      	movs	r3, #0
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d10b      	bne.n	8007f9c <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8007f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f88:	f383 8811 	msr	BASEPRI, r3
 8007f8c:	f3bf 8f6f 	isb	sy
 8007f90:	f3bf 8f4f 	dsb	sy
 8007f94:	60fb      	str	r3, [r7, #12]
}
 8007f96:	bf00      	nop
 8007f98:	bf00      	nop
 8007f9a:	e7fd      	b.n	8007f98 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	4413      	add	r3, r2
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d108      	bne.n	8007fc0 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	685a      	ldr	r2, [r3, #4]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	441a      	add	r2, r3
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	441a      	add	r2, r3
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d118      	bne.n	8008006 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	4b16      	ldr	r3, [pc, #88]	@ (8008034 <prvInsertBlockIntoFreeList+0xf0>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d00d      	beq.n	8007ffc <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	685a      	ldr	r2, [r3, #4]
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	441a      	add	r2, r3
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	681a      	ldr	r2, [r3, #0]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	601a      	str	r2, [r3, #0]
 8007ffa:	e008      	b.n	800800e <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8007ffc:	4b0d      	ldr	r3, [pc, #52]	@ (8008034 <prvInsertBlockIntoFreeList+0xf0>)
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	601a      	str	r2, [r3, #0]
 8008004:	e003      	b.n	800800e <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800800e:	697a      	ldr	r2, [r7, #20]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	429a      	cmp	r2, r3
 8008014:	d002      	beq.n	800801c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800801c:	bf00      	nop
 800801e:	371c      	adds	r7, #28
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr
 8008028:	20004800 	.word	0x20004800
 800802c:	20000c00 	.word	0x20000c00
 8008030:	200047ff 	.word	0x200047ff
 8008034:	20004808 	.word	0x20004808

08008038 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800803e:	4b26      	ldr	r3, [pc, #152]	@ (80080d8 <_DoInit+0xa0>)
 8008040:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8008042:	22a8      	movs	r2, #168	@ 0xa8
 8008044:	2100      	movs	r1, #0
 8008046:	6838      	ldr	r0, [r7, #0]
 8008048:	f002 f9ec 	bl	800a424 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	2203      	movs	r2, #3
 8008050:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	2203      	movs	r2, #3
 8008056:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	4a20      	ldr	r2, [pc, #128]	@ (80080dc <_DoInit+0xa4>)
 800805c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	4a1f      	ldr	r2, [pc, #124]	@ (80080e0 <_DoInit+0xa8>)
 8008062:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800806a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	2200      	movs	r2, #0
 8008070:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	2200      	movs	r2, #0
 8008076:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	2200      	movs	r2, #0
 800807c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	4a16      	ldr	r2, [pc, #88]	@ (80080dc <_DoInit+0xa4>)
 8008082:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	4a17      	ldr	r2, [pc, #92]	@ (80080e4 <_DoInit+0xac>)
 8008088:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	2210      	movs	r2, #16
 800808e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	2200      	movs	r2, #0
 8008094:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	2200      	movs	r2, #0
 800809a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	2200      	movs	r2, #0
 80080a0:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80080a2:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80080a6:	2300      	movs	r3, #0
 80080a8:	607b      	str	r3, [r7, #4]
 80080aa:	e00c      	b.n	80080c6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f1c3 030f 	rsb	r3, r3, #15
 80080b2:	4a0d      	ldr	r2, [pc, #52]	@ (80080e8 <_DoInit+0xb0>)
 80080b4:	5cd1      	ldrb	r1, [r2, r3]
 80080b6:	683a      	ldr	r2, [r7, #0]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4413      	add	r3, r2
 80080bc:	460a      	mov	r2, r1
 80080be:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	3301      	adds	r3, #1
 80080c4:	607b      	str	r3, [r7, #4]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2b0f      	cmp	r3, #15
 80080ca:	d9ef      	bls.n	80080ac <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80080cc:	f3bf 8f5f 	dmb	sy
}
 80080d0:	bf00      	nop
 80080d2:	3708      	adds	r7, #8
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	2000481c 	.word	0x2000481c
 80080dc:	0800a744 	.word	0x0800a744
 80080e0:	200048c4 	.word	0x200048c4
 80080e4:	20004cc4 	.word	0x20004cc4
 80080e8:	0800a818 	.word	0x0800a818

080080ec <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b08a      	sub	sp, #40	@ 0x28
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	60b9      	str	r1, [r7, #8]
 80080f6:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80080f8:	2300      	movs	r3, #0
 80080fa:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	691b      	ldr	r3, [r3, #16]
 8008106:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8008108:	69ba      	ldr	r2, [r7, #24]
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	429a      	cmp	r2, r3
 800810e:	d905      	bls.n	800811c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8008110:	69ba      	ldr	r2, [r7, #24]
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	1ad3      	subs	r3, r2, r3
 8008116:	3b01      	subs	r3, #1
 8008118:	627b      	str	r3, [r7, #36]	@ 0x24
 800811a:	e007      	b.n	800812c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	689a      	ldr	r2, [r3, #8]
 8008120:	69b9      	ldr	r1, [r7, #24]
 8008122:	69fb      	ldr	r3, [r7, #28]
 8008124:	1acb      	subs	r3, r1, r3
 8008126:	4413      	add	r3, r2
 8008128:	3b01      	subs	r3, #1
 800812a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	689a      	ldr	r2, [r3, #8]
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	1ad3      	subs	r3, r2, r3
 8008134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008136:	4293      	cmp	r3, r2
 8008138:	bf28      	it	cs
 800813a:	4613      	movcs	r3, r2
 800813c:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800813e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	4293      	cmp	r3, r2
 8008144:	bf28      	it	cs
 8008146:	4613      	movcs	r3, r2
 8008148:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	685a      	ldr	r2, [r3, #4]
 800814e:	69fb      	ldr	r3, [r7, #28]
 8008150:	4413      	add	r3, r2
 8008152:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8008154:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008156:	68b9      	ldr	r1, [r7, #8]
 8008158:	6978      	ldr	r0, [r7, #20]
 800815a:	f002 f9ef 	bl	800a53c <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800815e:	6a3a      	ldr	r2, [r7, #32]
 8008160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008162:	4413      	add	r3, r2
 8008164:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8008166:	68ba      	ldr	r2, [r7, #8]
 8008168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816a:	4413      	add	r3, r2
 800816c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008172:	1ad3      	subs	r3, r2, r3
 8008174:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8008176:	69fa      	ldr	r2, [r7, #28]
 8008178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817a:	4413      	add	r3, r2
 800817c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	69fa      	ldr	r2, [r7, #28]
 8008184:	429a      	cmp	r2, r3
 8008186:	d101      	bne.n	800818c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8008188:	2300      	movs	r3, #0
 800818a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800818c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	69fa      	ldr	r2, [r7, #28]
 8008194:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1b2      	bne.n	8008102 <_WriteBlocking+0x16>
  return NumBytesWritten;
 800819c:	6a3b      	ldr	r3, [r7, #32]
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3728      	adds	r7, #40	@ 0x28
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}

080081a6 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80081a6:	b580      	push	{r7, lr}
 80081a8:	b088      	sub	sp, #32
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	60f8      	str	r0, [r7, #12]
 80081ae:	60b9      	str	r1, [r7, #8]
 80081b0:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	689a      	ldr	r2, [r3, #8]
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	1ad3      	subs	r3, r2, r3
 80081c0:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80081c2:	69ba      	ldr	r2, [r7, #24]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d911      	bls.n	80081ee <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	685a      	ldr	r2, [r3, #4]
 80081ce:	69fb      	ldr	r3, [r7, #28]
 80081d0:	4413      	add	r3, r2
 80081d2:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80081d4:	687a      	ldr	r2, [r7, #4]
 80081d6:	68b9      	ldr	r1, [r7, #8]
 80081d8:	6938      	ldr	r0, [r7, #16]
 80081da:	f002 f9af 	bl	800a53c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80081de:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 80081e2:	69fa      	ldr	r2, [r7, #28]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	441a      	add	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80081ec:	e01f      	b.n	800822e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 80081ee:	69bb      	ldr	r3, [r7, #24]
 80081f0:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	685a      	ldr	r2, [r3, #4]
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	4413      	add	r3, r2
 80081fa:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 80081fc:	697a      	ldr	r2, [r7, #20]
 80081fe:	68b9      	ldr	r1, [r7, #8]
 8008200:	6938      	ldr	r0, [r7, #16]
 8008202:	f002 f99b 	bl	800a53c <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	69bb      	ldr	r3, [r7, #24]
 800820a:	1ad3      	subs	r3, r2, r3
 800820c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	685b      	ldr	r3, [r3, #4]
 8008212:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8008214:	68ba      	ldr	r2, [r7, #8]
 8008216:	69bb      	ldr	r3, [r7, #24]
 8008218:	4413      	add	r3, r2
 800821a:	697a      	ldr	r2, [r7, #20]
 800821c:	4619      	mov	r1, r3
 800821e:	6938      	ldr	r0, [r7, #16]
 8008220:	f002 f98c 	bl	800a53c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8008224:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	697a      	ldr	r2, [r7, #20]
 800822c:	60da      	str	r2, [r3, #12]
}
 800822e:	bf00      	nop
 8008230:	3720      	adds	r7, #32
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}

08008236 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8008236:	b480      	push	{r7}
 8008238:	b087      	sub	sp, #28
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	691b      	ldr	r3, [r3, #16]
 8008242:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800824a:	693a      	ldr	r2, [r7, #16]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	429a      	cmp	r2, r3
 8008250:	d808      	bhi.n	8008264 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	689a      	ldr	r2, [r3, #8]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	1ad2      	subs	r2, r2, r3
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	4413      	add	r3, r2
 800825e:	3b01      	subs	r3, #1
 8008260:	617b      	str	r3, [r7, #20]
 8008262:	e004      	b.n	800826e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8008264:	693a      	ldr	r2, [r7, #16]
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	1ad3      	subs	r3, r2, r3
 800826a:	3b01      	subs	r3, #1
 800826c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800826e:	697b      	ldr	r3, [r7, #20]
}
 8008270:	4618      	mov	r0, r3
 8008272:	371c      	adds	r7, #28
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr

0800827c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800827c:	b580      	push	{r7, lr}
 800827e:	b08c      	sub	sp, #48	@ 0x30
 8008280:	af00      	add	r7, sp, #0
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8008288:	4b3e      	ldr	r3, [pc, #248]	@ (8008384 <SEGGER_RTT_ReadNoLock+0x108>)
 800828a:	623b      	str	r3, [r7, #32]
 800828c:	6a3b      	ldr	r3, [r7, #32]
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	b2db      	uxtb	r3, r3
 8008292:	2b53      	cmp	r3, #83	@ 0x53
 8008294:	d001      	beq.n	800829a <SEGGER_RTT_ReadNoLock+0x1e>
 8008296:	f7ff fecf 	bl	8008038 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	4613      	mov	r3, r2
 800829e:	005b      	lsls	r3, r3, #1
 80082a0:	4413      	add	r3, r2
 80082a2:	00db      	lsls	r3, r3, #3
 80082a4:	3360      	adds	r3, #96	@ 0x60
 80082a6:	4a37      	ldr	r2, [pc, #220]	@ (8008384 <SEGGER_RTT_ReadNoLock+0x108>)
 80082a8:	4413      	add	r3, r2
 80082aa:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80082b0:	69fb      	ldr	r3, [r7, #28]
 80082b2:	691b      	ldr	r3, [r3, #16]
 80082b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80082bc:	2300      	movs	r3, #0
 80082be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80082c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d92b      	bls.n	8008320 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	689a      	ldr	r2, [r3, #8]
 80082cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ce:	1ad3      	subs	r3, r2, r3
 80082d0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80082d2:	697a      	ldr	r2, [r7, #20]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	4293      	cmp	r3, r2
 80082d8:	bf28      	it	cs
 80082da:	4613      	movcs	r3, r2
 80082dc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80082de:	69fb      	ldr	r3, [r7, #28]
 80082e0:	685a      	ldr	r2, [r3, #4]
 80082e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082e4:	4413      	add	r3, r2
 80082e6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80082e8:	697a      	ldr	r2, [r7, #20]
 80082ea:	6939      	ldr	r1, [r7, #16]
 80082ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80082ee:	f002 f925 	bl	800a53c <memcpy>
    NumBytesRead += NumBytesRem;
 80082f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	4413      	add	r3, r2
 80082f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80082fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	4413      	add	r3, r2
 8008300:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	1ad3      	subs	r3, r2, r3
 8008308:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800830a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	4413      	add	r3, r2
 8008310:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8008312:	69fb      	ldr	r3, [r7, #28]
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008318:	429a      	cmp	r2, r3
 800831a:	d101      	bne.n	8008320 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800831c:	2300      	movs	r3, #0
 800831e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8008320:	69ba      	ldr	r2, [r7, #24]
 8008322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008324:	1ad3      	subs	r3, r2, r3
 8008326:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8008328:	697a      	ldr	r2, [r7, #20]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	4293      	cmp	r3, r2
 800832e:	bf28      	it	cs
 8008330:	4613      	movcs	r3, r2
 8008332:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d019      	beq.n	800836e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800833a:	69fb      	ldr	r3, [r7, #28]
 800833c:	685a      	ldr	r2, [r3, #4]
 800833e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008340:	4413      	add	r3, r2
 8008342:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8008344:	697a      	ldr	r2, [r7, #20]
 8008346:	6939      	ldr	r1, [r7, #16]
 8008348:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800834a:	f002 f8f7 	bl	800a53c <memcpy>
    NumBytesRead += NumBytesRem;
 800834e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	4413      	add	r3, r2
 8008354:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8008356:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	4413      	add	r3, r2
 800835c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800835e:	687a      	ldr	r2, [r7, #4]
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	1ad3      	subs	r3, r2, r3
 8008364:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8008366:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	4413      	add	r3, r2
 800836c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800836e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008370:	2b00      	cmp	r3, #0
 8008372:	d002      	beq.n	800837a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8008374:	69fb      	ldr	r3, [r7, #28]
 8008376:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008378:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800837a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800837c:	4618      	mov	r0, r3
 800837e:	3730      	adds	r7, #48	@ 0x30
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}
 8008384:	2000481c 	.word	0x2000481c

08008388 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8008388:	b580      	push	{r7, lr}
 800838a:	b088      	sub	sp, #32
 800838c:	af00      	add	r7, sp, #0
 800838e:	60f8      	str	r0, [r7, #12]
 8008390:	60b9      	str	r1, [r7, #8]
 8008392:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	1c5a      	adds	r2, r3, #1
 800839c:	4613      	mov	r3, r2
 800839e:	005b      	lsls	r3, r3, #1
 80083a0:	4413      	add	r3, r2
 80083a2:	00db      	lsls	r3, r3, #3
 80083a4:	4a1f      	ldr	r2, [pc, #124]	@ (8008424 <SEGGER_RTT_WriteNoLock+0x9c>)
 80083a6:	4413      	add	r3, r2
 80083a8:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	695b      	ldr	r3, [r3, #20]
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	d029      	beq.n	8008406 <SEGGER_RTT_WriteNoLock+0x7e>
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d82e      	bhi.n	8008414 <SEGGER_RTT_WriteNoLock+0x8c>
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d002      	beq.n	80083c0 <SEGGER_RTT_WriteNoLock+0x38>
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d013      	beq.n	80083e6 <SEGGER_RTT_WriteNoLock+0x5e>
 80083be:	e029      	b.n	8008414 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80083c0:	6978      	ldr	r0, [r7, #20]
 80083c2:	f7ff ff38 	bl	8008236 <_GetAvailWriteSpace>
 80083c6:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80083c8:	693a      	ldr	r2, [r7, #16]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d202      	bcs.n	80083d6 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80083d0:	2300      	movs	r3, #0
 80083d2:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80083d4:	e021      	b.n	800841a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	69b9      	ldr	r1, [r7, #24]
 80083de:	6978      	ldr	r0, [r7, #20]
 80083e0:	f7ff fee1 	bl	80081a6 <_WriteNoCheck>
    break;
 80083e4:	e019      	b.n	800841a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80083e6:	6978      	ldr	r0, [r7, #20]
 80083e8:	f7ff ff25 	bl	8008236 <_GetAvailWriteSpace>
 80083ec:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	4293      	cmp	r3, r2
 80083f4:	bf28      	it	cs
 80083f6:	4613      	movcs	r3, r2
 80083f8:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80083fa:	69fa      	ldr	r2, [r7, #28]
 80083fc:	69b9      	ldr	r1, [r7, #24]
 80083fe:	6978      	ldr	r0, [r7, #20]
 8008400:	f7ff fed1 	bl	80081a6 <_WriteNoCheck>
    break;
 8008404:	e009      	b.n	800841a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8008406:	687a      	ldr	r2, [r7, #4]
 8008408:	69b9      	ldr	r1, [r7, #24]
 800840a:	6978      	ldr	r0, [r7, #20]
 800840c:	f7ff fe6e 	bl	80080ec <_WriteBlocking>
 8008410:	61f8      	str	r0, [r7, #28]
    break;
 8008412:	e002      	b.n	800841a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8008414:	2300      	movs	r3, #0
 8008416:	61fb      	str	r3, [r7, #28]
    break;
 8008418:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800841a:	69fb      	ldr	r3, [r7, #28]
}
 800841c:	4618      	mov	r0, r3
 800841e:	3720      	adds	r7, #32
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}
 8008424:	2000481c 	.word	0x2000481c

08008428 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8008428:	b580      	push	{r7, lr}
 800842a:	b088      	sub	sp, #32
 800842c:	af00      	add	r7, sp, #0
 800842e:	60f8      	str	r0, [r7, #12]
 8008430:	60b9      	str	r1, [r7, #8]
 8008432:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8008434:	4b0e      	ldr	r3, [pc, #56]	@ (8008470 <SEGGER_RTT_Write+0x48>)
 8008436:	61fb      	str	r3, [r7, #28]
 8008438:	69fb      	ldr	r3, [r7, #28]
 800843a:	781b      	ldrb	r3, [r3, #0]
 800843c:	b2db      	uxtb	r3, r3
 800843e:	2b53      	cmp	r3, #83	@ 0x53
 8008440:	d001      	beq.n	8008446 <SEGGER_RTT_Write+0x1e>
 8008442:	f7ff fdf9 	bl	8008038 <_DoInit>
  SEGGER_RTT_LOCK();
 8008446:	f3ef 8311 	mrs	r3, BASEPRI
 800844a:	f04f 0120 	mov.w	r1, #32
 800844e:	f381 8811 	msr	BASEPRI, r1
 8008452:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8008454:	687a      	ldr	r2, [r7, #4]
 8008456:	68b9      	ldr	r1, [r7, #8]
 8008458:	68f8      	ldr	r0, [r7, #12]
 800845a:	f7ff ff95 	bl	8008388 <SEGGER_RTT_WriteNoLock>
 800845e:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8008466:	697b      	ldr	r3, [r7, #20]
}
 8008468:	4618      	mov	r0, r3
 800846a:	3720      	adds	r7, #32
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}
 8008470:	2000481c 	.word	0x2000481c

08008474 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8008474:	b580      	push	{r7, lr}
 8008476:	b088      	sub	sp, #32
 8008478:	af00      	add	r7, sp, #0
 800847a:	60f8      	str	r0, [r7, #12]
 800847c:	60b9      	str	r1, [r7, #8]
 800847e:	607a      	str	r2, [r7, #4]
 8008480:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8008482:	4b3d      	ldr	r3, [pc, #244]	@ (8008578 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8008484:	61bb      	str	r3, [r7, #24]
 8008486:	69bb      	ldr	r3, [r7, #24]
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	b2db      	uxtb	r3, r3
 800848c:	2b53      	cmp	r3, #83	@ 0x53
 800848e:	d001      	beq.n	8008494 <SEGGER_RTT_AllocUpBuffer+0x20>
 8008490:	f7ff fdd2 	bl	8008038 <_DoInit>
  SEGGER_RTT_LOCK();
 8008494:	f3ef 8311 	mrs	r3, BASEPRI
 8008498:	f04f 0120 	mov.w	r1, #32
 800849c:	f381 8811 	msr	BASEPRI, r1
 80084a0:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80084a2:	4b35      	ldr	r3, [pc, #212]	@ (8008578 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80084a4:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80084a6:	2300      	movs	r3, #0
 80084a8:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80084aa:	6939      	ldr	r1, [r7, #16]
 80084ac:	69fb      	ldr	r3, [r7, #28]
 80084ae:	1c5a      	adds	r2, r3, #1
 80084b0:	4613      	mov	r3, r2
 80084b2:	005b      	lsls	r3, r3, #1
 80084b4:	4413      	add	r3, r2
 80084b6:	00db      	lsls	r3, r3, #3
 80084b8:	440b      	add	r3, r1
 80084ba:	3304      	adds	r3, #4
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d008      	beq.n	80084d4 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80084c2:	69fb      	ldr	r3, [r7, #28]
 80084c4:	3301      	adds	r3, #1
 80084c6:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	691b      	ldr	r3, [r3, #16]
 80084cc:	69fa      	ldr	r2, [r7, #28]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	dbeb      	blt.n	80084aa <SEGGER_RTT_AllocUpBuffer+0x36>
 80084d2:	e000      	b.n	80084d6 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80084d4:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	691b      	ldr	r3, [r3, #16]
 80084da:	69fa      	ldr	r2, [r7, #28]
 80084dc:	429a      	cmp	r2, r3
 80084de:	da3f      	bge.n	8008560 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80084e0:	6939      	ldr	r1, [r7, #16]
 80084e2:	69fb      	ldr	r3, [r7, #28]
 80084e4:	1c5a      	adds	r2, r3, #1
 80084e6:	4613      	mov	r3, r2
 80084e8:	005b      	lsls	r3, r3, #1
 80084ea:	4413      	add	r3, r2
 80084ec:	00db      	lsls	r3, r3, #3
 80084ee:	440b      	add	r3, r1
 80084f0:	68fa      	ldr	r2, [r7, #12]
 80084f2:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80084f4:	6939      	ldr	r1, [r7, #16]
 80084f6:	69fb      	ldr	r3, [r7, #28]
 80084f8:	1c5a      	adds	r2, r3, #1
 80084fa:	4613      	mov	r3, r2
 80084fc:	005b      	lsls	r3, r3, #1
 80084fe:	4413      	add	r3, r2
 8008500:	00db      	lsls	r3, r3, #3
 8008502:	440b      	add	r3, r1
 8008504:	3304      	adds	r3, #4
 8008506:	68ba      	ldr	r2, [r7, #8]
 8008508:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800850a:	6939      	ldr	r1, [r7, #16]
 800850c:	69fa      	ldr	r2, [r7, #28]
 800850e:	4613      	mov	r3, r2
 8008510:	005b      	lsls	r3, r3, #1
 8008512:	4413      	add	r3, r2
 8008514:	00db      	lsls	r3, r3, #3
 8008516:	440b      	add	r3, r1
 8008518:	3320      	adds	r3, #32
 800851a:	687a      	ldr	r2, [r7, #4]
 800851c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800851e:	6939      	ldr	r1, [r7, #16]
 8008520:	69fa      	ldr	r2, [r7, #28]
 8008522:	4613      	mov	r3, r2
 8008524:	005b      	lsls	r3, r3, #1
 8008526:	4413      	add	r3, r2
 8008528:	00db      	lsls	r3, r3, #3
 800852a:	440b      	add	r3, r1
 800852c:	3328      	adds	r3, #40	@ 0x28
 800852e:	2200      	movs	r2, #0
 8008530:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8008532:	6939      	ldr	r1, [r7, #16]
 8008534:	69fa      	ldr	r2, [r7, #28]
 8008536:	4613      	mov	r3, r2
 8008538:	005b      	lsls	r3, r3, #1
 800853a:	4413      	add	r3, r2
 800853c:	00db      	lsls	r3, r3, #3
 800853e:	440b      	add	r3, r1
 8008540:	3324      	adds	r3, #36	@ 0x24
 8008542:	2200      	movs	r2, #0
 8008544:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8008546:	6939      	ldr	r1, [r7, #16]
 8008548:	69fa      	ldr	r2, [r7, #28]
 800854a:	4613      	mov	r3, r2
 800854c:	005b      	lsls	r3, r3, #1
 800854e:	4413      	add	r3, r2
 8008550:	00db      	lsls	r3, r3, #3
 8008552:	440b      	add	r3, r1
 8008554:	332c      	adds	r3, #44	@ 0x2c
 8008556:	683a      	ldr	r2, [r7, #0]
 8008558:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800855a:	f3bf 8f5f 	dmb	sy
 800855e:	e002      	b.n	8008566 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8008560:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008564:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800856c:	69fb      	ldr	r3, [r7, #28]
}
 800856e:	4618      	mov	r0, r3
 8008570:	3720      	adds	r7, #32
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	2000481c 	.word	0x2000481c

0800857c <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800857c:	b580      	push	{r7, lr}
 800857e:	b08a      	sub	sp, #40	@ 0x28
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	607a      	str	r2, [r7, #4]
 8008588:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800858a:	4b21      	ldr	r3, [pc, #132]	@ (8008610 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800858c:	623b      	str	r3, [r7, #32]
 800858e:	6a3b      	ldr	r3, [r7, #32]
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	b2db      	uxtb	r3, r3
 8008594:	2b53      	cmp	r3, #83	@ 0x53
 8008596:	d001      	beq.n	800859c <SEGGER_RTT_ConfigDownBuffer+0x20>
 8008598:	f7ff fd4e 	bl	8008038 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800859c:	4b1c      	ldr	r3, [pc, #112]	@ (8008610 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800859e:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2b02      	cmp	r3, #2
 80085a4:	d82c      	bhi.n	8008600 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80085a6:	f3ef 8311 	mrs	r3, BASEPRI
 80085aa:	f04f 0120 	mov.w	r1, #32
 80085ae:	f381 8811 	msr	BASEPRI, r1
 80085b2:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80085b4:	68fa      	ldr	r2, [r7, #12]
 80085b6:	4613      	mov	r3, r2
 80085b8:	005b      	lsls	r3, r3, #1
 80085ba:	4413      	add	r3, r2
 80085bc:	00db      	lsls	r3, r3, #3
 80085be:	3360      	adds	r3, #96	@ 0x60
 80085c0:	69fa      	ldr	r2, [r7, #28]
 80085c2:	4413      	add	r3, r2
 80085c4:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d00e      	beq.n	80085ea <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	68ba      	ldr	r2, [r7, #8]
 80085d0:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	687a      	ldr	r2, [r7, #4]
 80085d6:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	683a      	ldr	r2, [r7, #0]
 80085dc:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	2200      	movs	r2, #0
 80085e2:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	2200      	movs	r2, #0
 80085e8:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085ee:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80085f0:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80085f4:	69bb      	ldr	r3, [r7, #24]
 80085f6:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80085fa:	2300      	movs	r3, #0
 80085fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80085fe:	e002      	b.n	8008606 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8008600:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008604:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8008606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008608:	4618      	mov	r0, r3
 800860a:	3728      	adds	r7, #40	@ 0x28
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}
 8008610:	2000481c 	.word	0x2000481c

08008614 <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	460b      	mov	r3, r1
 800861e:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	689b      	ldr	r3, [r3, #8]
 8008624:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	1c5a      	adds	r2, r3, #1
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	429a      	cmp	r2, r3
 8008630:	d80e      	bhi.n	8008650 <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681a      	ldr	r2, [r3, #0]
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	4413      	add	r3, r2
 800863a:	78fa      	ldrb	r2, [r7, #3]
 800863c:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	1c5a      	adds	r2, r3, #1
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	68db      	ldr	r3, [r3, #12]
 800864a:	1c5a      	adds	r2, r3, #1
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	689a      	ldr	r2, [r3, #8]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	429a      	cmp	r2, r3
 800865a:	d115      	bne.n	8008688 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6918      	ldr	r0, [r3, #16]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6819      	ldr	r1, [r3, #0]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	461a      	mov	r2, r3
 800866a:	f7ff fedd 	bl	8008428 <SEGGER_RTT_Write>
 800866e:	4602      	mov	r2, r0
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	429a      	cmp	r2, r3
 8008676:	d004      	beq.n	8008682 <_StoreChar+0x6e>
      p->ReturnValue = -1;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800867e:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 8008680:	e002      	b.n	8008688 <_StoreChar+0x74>
      p->Cnt = 0u;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	609a      	str	r2, [r3, #8]
}
 8008688:	bf00      	nop
 800868a:	3710      	adds	r7, #16
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}

08008690 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8008690:	b580      	push	{r7, lr}
 8008692:	b08a      	sub	sp, #40	@ 0x28
 8008694:	af00      	add	r7, sp, #0
 8008696:	60f8      	str	r0, [r7, #12]
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	607a      	str	r2, [r7, #4]
 800869c:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 80086a2:	2301      	movs	r3, #1
 80086a4:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 80086a6:	2301      	movs	r3, #1
 80086a8:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80086aa:	e007      	b.n	80086bc <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 80086ac:	6a3a      	ldr	r2, [r7, #32]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80086b4:	623b      	str	r3, [r7, #32]
    Width++;
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	3301      	adds	r3, #1
 80086ba:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80086bc:	6a3a      	ldr	r2, [r7, #32]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	429a      	cmp	r2, r3
 80086c2:	d2f3      	bcs.n	80086ac <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80086c4:	683a      	ldr	r2, [r7, #0]
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d901      	bls.n	80086d0 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80086d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086d2:	f003 0301 	and.w	r3, r3, #1
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d125      	bne.n	8008726 <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 80086da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d022      	beq.n	8008726 <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 80086e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086e2:	f003 0302 	and.w	r3, r3, #2
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d005      	beq.n	80086f6 <_PrintUnsigned+0x66>
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d102      	bne.n	80086f6 <_PrintUnsigned+0x66>
        c = '0';
 80086f0:	2330      	movs	r3, #48	@ 0x30
 80086f2:	76fb      	strb	r3, [r7, #27]
 80086f4:	e001      	b.n	80086fa <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 80086f6:	2320      	movs	r3, #32
 80086f8:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80086fa:	e00b      	b.n	8008714 <_PrintUnsigned+0x84>
        FieldWidth--;
 80086fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fe:	3b01      	subs	r3, #1
 8008700:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8008702:	7efb      	ldrb	r3, [r7, #27]
 8008704:	4619      	mov	r1, r3
 8008706:	68f8      	ldr	r0, [r7, #12]
 8008708:	f7ff ff84 	bl	8008614 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	68db      	ldr	r3, [r3, #12]
 8008710:	2b00      	cmp	r3, #0
 8008712:	db07      	blt.n	8008724 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8008714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008716:	2b00      	cmp	r3, #0
 8008718:	d005      	beq.n	8008726 <_PrintUnsigned+0x96>
 800871a:	69fa      	ldr	r2, [r7, #28]
 800871c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871e:	429a      	cmp	r2, r3
 8008720:	d3ec      	bcc.n	80086fc <_PrintUnsigned+0x6c>
 8008722:	e000      	b.n	8008726 <_PrintUnsigned+0x96>
          break;
 8008724:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	68db      	ldr	r3, [r3, #12]
 800872a:	2b00      	cmp	r3, #0
 800872c:	db55      	blt.n	80087da <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d903      	bls.n	800873c <_PrintUnsigned+0xac>
        NumDigits--;
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	3b01      	subs	r3, #1
 8008738:	603b      	str	r3, [r7, #0]
 800873a:	e009      	b.n	8008750 <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 800873c:	68ba      	ldr	r2, [r7, #8]
 800873e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008740:	fbb2 f3f3 	udiv	r3, r2, r3
 8008744:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8008746:	697a      	ldr	r2, [r7, #20]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	429a      	cmp	r2, r3
 800874c:	d200      	bcs.n	8008750 <_PrintUnsigned+0xc0>
          break;
 800874e:	e005      	b.n	800875c <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 8008750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	fb02 f303 	mul.w	r3, r2, r3
 8008758:	627b      	str	r3, [r7, #36]	@ 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800875a:	e7e8      	b.n	800872e <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 800875c:	68ba      	ldr	r2, [r7, #8]
 800875e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008760:	fbb2 f3f3 	udiv	r3, r2, r3
 8008764:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800876a:	fb02 f303 	mul.w	r3, r2, r3
 800876e:	68ba      	ldr	r2, [r7, #8]
 8008770:	1ad3      	subs	r3, r2, r3
 8008772:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8008774:	4a1b      	ldr	r2, [pc, #108]	@ (80087e4 <_PrintUnsigned+0x154>)
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	4413      	add	r3, r2
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	4619      	mov	r1, r3
 800877e:	68f8      	ldr	r0, [r7, #12]
 8008780:	f7ff ff48 	bl	8008614 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	68db      	ldr	r3, [r3, #12]
 8008788:	2b00      	cmp	r3, #0
 800878a:	db08      	blt.n	800879e <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 800878c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	fbb2 f3f3 	udiv	r3, r2, r3
 8008794:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (Digit);
 8008796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008798:	2b00      	cmp	r3, #0
 800879a:	d1df      	bne.n	800875c <_PrintUnsigned+0xcc>
 800879c:	e000      	b.n	80087a0 <_PrintUnsigned+0x110>
        break;
 800879e:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 80087a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087a2:	f003 0301 	and.w	r3, r3, #1
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d017      	beq.n	80087da <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 80087aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d014      	beq.n	80087da <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80087b0:	e00a      	b.n	80087c8 <_PrintUnsigned+0x138>
          FieldWidth--;
 80087b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b4:	3b01      	subs	r3, #1
 80087b6:	633b      	str	r3, [r7, #48]	@ 0x30
          _StoreChar(pBufferDesc, ' ');
 80087b8:	2120      	movs	r1, #32
 80087ba:	68f8      	ldr	r0, [r7, #12]
 80087bc:	f7ff ff2a 	bl	8008614 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	68db      	ldr	r3, [r3, #12]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	db07      	blt.n	80087d8 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80087c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d005      	beq.n	80087da <_PrintUnsigned+0x14a>
 80087ce:	69fa      	ldr	r2, [r7, #28]
 80087d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d2:	429a      	cmp	r2, r3
 80087d4:	d3ed      	bcc.n	80087b2 <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 80087d6:	e000      	b.n	80087da <_PrintUnsigned+0x14a>
            break;
 80087d8:	bf00      	nop
}
 80087da:	bf00      	nop
 80087dc:	3728      	adds	r7, #40	@ 0x28
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	0800a82c 	.word	0x0800a82c

080087e8 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b088      	sub	sp, #32
 80087ec:	af02      	add	r7, sp, #8
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	607a      	str	r2, [r7, #4]
 80087f4:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	bfb8      	it	lt
 80087fc:	425b      	neglt	r3, r3
 80087fe:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8008800:	2301      	movs	r3, #1
 8008802:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8008804:	e007      	b.n	8008816 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	693a      	ldr	r2, [r7, #16]
 800880a:	fb92 f3f3 	sdiv	r3, r2, r3
 800880e:	613b      	str	r3, [r7, #16]
    Width++;
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	3301      	adds	r3, #1
 8008814:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	693a      	ldr	r2, [r7, #16]
 800881a:	429a      	cmp	r2, r3
 800881c:	daf3      	bge.n	8008806 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800881e:	683a      	ldr	r2, [r7, #0]
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	429a      	cmp	r2, r3
 8008824:	d901      	bls.n	800882a <_PrintInt+0x42>
    Width = NumDigits;
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800882a:	6a3b      	ldr	r3, [r7, #32]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d00a      	beq.n	8008846 <_PrintInt+0x5e>
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	2b00      	cmp	r3, #0
 8008834:	db04      	blt.n	8008840 <_PrintInt+0x58>
 8008836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008838:	f003 0304 	and.w	r3, r3, #4
 800883c:	2b00      	cmp	r3, #0
 800883e:	d002      	beq.n	8008846 <_PrintInt+0x5e>
    FieldWidth--;
 8008840:	6a3b      	ldr	r3, [r7, #32]
 8008842:	3b01      	subs	r3, #1
 8008844:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8008846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008848:	f003 0302 	and.w	r3, r3, #2
 800884c:	2b00      	cmp	r3, #0
 800884e:	d002      	beq.n	8008856 <_PrintInt+0x6e>
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d01c      	beq.n	8008890 <_PrintInt+0xa8>
 8008856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008858:	f003 0301 	and.w	r3, r3, #1
 800885c:	2b00      	cmp	r3, #0
 800885e:	d117      	bne.n	8008890 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8008860:	6a3b      	ldr	r3, [r7, #32]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d014      	beq.n	8008890 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8008866:	e00a      	b.n	800887e <_PrintInt+0x96>
        FieldWidth--;
 8008868:	6a3b      	ldr	r3, [r7, #32]
 800886a:	3b01      	subs	r3, #1
 800886c:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800886e:	2120      	movs	r1, #32
 8008870:	68f8      	ldr	r0, [r7, #12]
 8008872:	f7ff fecf 	bl	8008614 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	68db      	ldr	r3, [r3, #12]
 800887a:	2b00      	cmp	r3, #0
 800887c:	db07      	blt.n	800888e <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800887e:	6a3b      	ldr	r3, [r7, #32]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d005      	beq.n	8008890 <_PrintInt+0xa8>
 8008884:	697a      	ldr	r2, [r7, #20]
 8008886:	6a3b      	ldr	r3, [r7, #32]
 8008888:	429a      	cmp	r2, r3
 800888a:	d3ed      	bcc.n	8008868 <_PrintInt+0x80>
 800888c:	e000      	b.n	8008890 <_PrintInt+0xa8>
          break;
 800888e:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	68db      	ldr	r3, [r3, #12]
 8008894:	2b00      	cmp	r3, #0
 8008896:	db4a      	blt.n	800892e <_PrintInt+0x146>
    if (v < 0) {
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	2b00      	cmp	r3, #0
 800889c:	da07      	bge.n	80088ae <_PrintInt+0xc6>
      v = -v;
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	425b      	negs	r3, r3
 80088a2:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 80088a4:	212d      	movs	r1, #45	@ 0x2d
 80088a6:	68f8      	ldr	r0, [r7, #12]
 80088a8:	f7ff feb4 	bl	8008614 <_StoreChar>
 80088ac:	e008      	b.n	80088c0 <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 80088ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b0:	f003 0304 	and.w	r3, r3, #4
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d003      	beq.n	80088c0 <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 80088b8:	212b      	movs	r1, #43	@ 0x2b
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f7ff feaa 	bl	8008614 <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	68db      	ldr	r3, [r3, #12]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	db32      	blt.n	800892e <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 80088c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ca:	f003 0302 	and.w	r3, r3, #2
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d01f      	beq.n	8008912 <_PrintInt+0x12a>
 80088d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d4:	f003 0301 	and.w	r3, r3, #1
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d11a      	bne.n	8008912 <_PrintInt+0x12a>
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d117      	bne.n	8008912 <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 80088e2:	6a3b      	ldr	r3, [r7, #32]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d014      	beq.n	8008912 <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80088e8:	e00a      	b.n	8008900 <_PrintInt+0x118>
            FieldWidth--;
 80088ea:	6a3b      	ldr	r3, [r7, #32]
 80088ec:	3b01      	subs	r3, #1
 80088ee:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 80088f0:	2130      	movs	r1, #48	@ 0x30
 80088f2:	68f8      	ldr	r0, [r7, #12]
 80088f4:	f7ff fe8e 	bl	8008614 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	db07      	blt.n	8008910 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8008900:	6a3b      	ldr	r3, [r7, #32]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d005      	beq.n	8008912 <_PrintInt+0x12a>
 8008906:	697a      	ldr	r2, [r7, #20]
 8008908:	6a3b      	ldr	r3, [r7, #32]
 800890a:	429a      	cmp	r2, r3
 800890c:	d3ed      	bcc.n	80088ea <_PrintInt+0x102>
 800890e:	e000      	b.n	8008912 <_PrintInt+0x12a>
              break;
 8008910:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	68db      	ldr	r3, [r3, #12]
 8008916:	2b00      	cmp	r3, #0
 8008918:	db09      	blt.n	800892e <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 800891a:	68b9      	ldr	r1, [r7, #8]
 800891c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800891e:	9301      	str	r3, [sp, #4]
 8008920:	6a3b      	ldr	r3, [r7, #32]
 8008922:	9300      	str	r3, [sp, #0]
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	687a      	ldr	r2, [r7, #4]
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f7ff feb1 	bl	8008690 <_PrintUnsigned>
      }
    }
  }
}
 800892e:	bf00      	nop
 8008930:	3718      	adds	r7, #24
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
	...

08008938 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8008938:	b580      	push	{r7, lr}
 800893a:	b0a4      	sub	sp, #144	@ 0x90
 800893c:	af02      	add	r7, sp, #8
 800893e:	60f8      	str	r0, [r7, #12]
 8008940:	60b9      	str	r1, [r7, #8]
 8008942:	607a      	str	r2, [r7, #4]
  unsigned Precision;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8008944:	f107 0314 	add.w	r3, r7, #20
 8008948:	657b      	str	r3, [r7, #84]	@ 0x54
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 800894a:	2340      	movs	r3, #64	@ 0x40
 800894c:	65bb      	str	r3, [r7, #88]	@ 0x58
  BufferDesc.Cnt            = 0u;
 800894e:	2300      	movs	r3, #0
 8008950:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BufferDesc.RTTBufferIndex = BufferIndex;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	667b      	str	r3, [r7, #100]	@ 0x64
  BufferDesc.ReturnValue    = 0;
 8008956:	2300      	movs	r3, #0
 8008958:	663b      	str	r3, [r7, #96]	@ 0x60

  do {
    c = *sFormat;
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	781b      	ldrb	r3, [r3, #0]
 800895e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    sFormat++;
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	3301      	adds	r3, #1
 8008966:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 8008968:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800896c:	2b00      	cmp	r3, #0
 800896e:	f000 81d9 	beq.w	8008d24 <SEGGER_RTT_vprintf+0x3ec>
      break;
    }
    if (c == '%') {
 8008972:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008976:	2b25      	cmp	r3, #37	@ 0x25
 8008978:	f040 81c7 	bne.w	8008d0a <SEGGER_RTT_vprintf+0x3d2>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800897c:	2300      	movs	r3, #0
 800897e:	677b      	str	r3, [r7, #116]	@ 0x74
      v = 1;
 8008980:	2301      	movs	r3, #1
 8008982:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      do {
        c = *sFormat;
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	781b      	ldrb	r3, [r3, #0]
 800898a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        switch (c) {
 800898e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008992:	3b23      	subs	r3, #35	@ 0x23
 8008994:	2b0d      	cmp	r3, #13
 8008996:	d83f      	bhi.n	8008a18 <SEGGER_RTT_vprintf+0xe0>
 8008998:	a201      	add	r2, pc, #4	@ (adr r2, 80089a0 <SEGGER_RTT_vprintf+0x68>)
 800899a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800899e:	bf00      	nop
 80089a0:	08008a09 	.word	0x08008a09
 80089a4:	08008a19 	.word	0x08008a19
 80089a8:	08008a19 	.word	0x08008a19
 80089ac:	08008a19 	.word	0x08008a19
 80089b0:	08008a19 	.word	0x08008a19
 80089b4:	08008a19 	.word	0x08008a19
 80089b8:	08008a19 	.word	0x08008a19
 80089bc:	08008a19 	.word	0x08008a19
 80089c0:	080089f9 	.word	0x080089f9
 80089c4:	08008a19 	.word	0x08008a19
 80089c8:	080089d9 	.word	0x080089d9
 80089cc:	08008a19 	.word	0x08008a19
 80089d0:	08008a19 	.word	0x08008a19
 80089d4:	080089e9 	.word	0x080089e9
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 80089d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80089da:	f043 0301 	orr.w	r3, r3, #1
 80089de:	677b      	str	r3, [r7, #116]	@ 0x74
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	3301      	adds	r3, #1
 80089e4:	60bb      	str	r3, [r7, #8]
 80089e6:	e01b      	b.n	8008a20 <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 80089e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80089ea:	f043 0302 	orr.w	r3, r3, #2
 80089ee:	677b      	str	r3, [r7, #116]	@ 0x74
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	3301      	adds	r3, #1
 80089f4:	60bb      	str	r3, [r7, #8]
 80089f6:	e013      	b.n	8008a20 <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 80089f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80089fa:	f043 0304 	orr.w	r3, r3, #4
 80089fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	3301      	adds	r3, #1
 8008a04:	60bb      	str	r3, [r7, #8]
 8008a06:	e00b      	b.n	8008a20 <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8008a08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a0a:	f043 0308 	orr.w	r3, r3, #8
 8008a0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	3301      	adds	r3, #1
 8008a14:	60bb      	str	r3, [r7, #8]
 8008a16:	e003      	b.n	8008a20 <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008a1e:	bf00      	nop
        }
      } while (v);
 8008a20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d1ae      	bne.n	8008986 <SEGGER_RTT_vprintf+0x4e>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	673b      	str	r3, [r7, #112]	@ 0x70
      do {
        c = *sFormat;
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c < '0') || (c > '9')) {
 8008a34:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008a38:	2b2f      	cmp	r3, #47	@ 0x2f
 8008a3a:	d912      	bls.n	8008a62 <SEGGER_RTT_vprintf+0x12a>
 8008a3c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008a40:	2b39      	cmp	r3, #57	@ 0x39
 8008a42:	d80e      	bhi.n	8008a62 <SEGGER_RTT_vprintf+0x12a>
          break;
        }
        sFormat++;
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	3301      	adds	r3, #1
 8008a48:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 8008a4a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008a4c:	4613      	mov	r3, r2
 8008a4e:	009b      	lsls	r3, r3, #2
 8008a50:	4413      	add	r3, r2
 8008a52:	005b      	lsls	r3, r3, #1
 8008a54:	461a      	mov	r2, r3
 8008a56:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008a5a:	4413      	add	r3, r2
 8008a5c:	3b30      	subs	r3, #48	@ 0x30
 8008a5e:	673b      	str	r3, [r7, #112]	@ 0x70
        c = *sFormat;
 8008a60:	e7e4      	b.n	8008a2c <SEGGER_RTT_vprintf+0xf4>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      PrecisionSet = 0;
 8008a62:	2300      	movs	r3, #0
 8008a64:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      Precision = 0u;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	67bb      	str	r3, [r7, #120]	@ 0x78
      c = *sFormat;
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	781b      	ldrb	r3, [r3, #0]
 8008a70:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if (c == '.') {
 8008a74:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008a78:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a7a:	d132      	bne.n	8008ae2 <SEGGER_RTT_vprintf+0x1aa>
        sFormat++;
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	3301      	adds	r3, #1
 8008a80:	60bb      	str	r3, [r7, #8]
        if (*sFormat == '*') {
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a88:	d10d      	bne.n	8008aa6 <SEGGER_RTT_vprintf+0x16e>
          sFormat++;
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	60bb      	str	r3, [r7, #8]
          PrecisionSet = 1;
 8008a90:	2301      	movs	r3, #1
 8008a92:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          Precision = va_arg(*pParamList, int);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	1d19      	adds	r1, r3, #4
 8008a9c:	687a      	ldr	r2, [r7, #4]
 8008a9e:	6011      	str	r1, [r2, #0]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008aa4:	e01d      	b.n	8008ae2 <SEGGER_RTT_vprintf+0x1aa>
        } else {
          do {
            c = *sFormat;
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	781b      	ldrb	r3, [r3, #0]
 8008aaa:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            if ((c < '0') || (c > '9')) {
 8008aae:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008ab2:	2b2f      	cmp	r3, #47	@ 0x2f
 8008ab4:	d915      	bls.n	8008ae2 <SEGGER_RTT_vprintf+0x1aa>
 8008ab6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008aba:	2b39      	cmp	r3, #57	@ 0x39
 8008abc:	d811      	bhi.n	8008ae2 <SEGGER_RTT_vprintf+0x1aa>
              break;
            }
            PrecisionSet = 1;
 8008abe:	2301      	movs	r3, #1
 8008ac0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
            sFormat++;
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	3301      	adds	r3, #1
 8008ac8:	60bb      	str	r3, [r7, #8]
            Precision = Precision * 10u + ((unsigned)c - '0');
 8008aca:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8008acc:	4613      	mov	r3, r2
 8008ace:	009b      	lsls	r3, r3, #2
 8008ad0:	4413      	add	r3, r2
 8008ad2:	005b      	lsls	r3, r3, #1
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008ada:	4413      	add	r3, r2
 8008adc:	3b30      	subs	r3, #48	@ 0x30
 8008ade:	67bb      	str	r3, [r7, #120]	@ 0x78
            c = *sFormat;
 8008ae0:	e7e1      	b.n	8008aa6 <SEGGER_RTT_vprintf+0x16e>
        }
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	781b      	ldrb	r3, [r3, #0]
 8008ae6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
 8008aea:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008aee:	2b6c      	cmp	r3, #108	@ 0x6c
 8008af0:	d003      	beq.n	8008afa <SEGGER_RTT_vprintf+0x1c2>
 8008af2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008af6:	2b68      	cmp	r3, #104	@ 0x68
 8008af8:	d107      	bne.n	8008b0a <SEGGER_RTT_vprintf+0x1d2>
          sFormat++;
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	3301      	adds	r3, #1
 8008afe:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	781b      	ldrb	r3, [r3, #0]
 8008b04:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c == 'l') || (c == 'h')) {
 8008b08:	e7ef      	b.n	8008aea <SEGGER_RTT_vprintf+0x1b2>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8008b0a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008b0e:	2b25      	cmp	r3, #37	@ 0x25
 8008b10:	f000 80ef 	beq.w	8008cf2 <SEGGER_RTT_vprintf+0x3ba>
 8008b14:	2b25      	cmp	r3, #37	@ 0x25
 8008b16:	f2c0 80f3 	blt.w	8008d00 <SEGGER_RTT_vprintf+0x3c8>
 8008b1a:	2b78      	cmp	r3, #120	@ 0x78
 8008b1c:	f300 80f0 	bgt.w	8008d00 <SEGGER_RTT_vprintf+0x3c8>
 8008b20:	2b58      	cmp	r3, #88	@ 0x58
 8008b22:	f2c0 80ed 	blt.w	8008d00 <SEGGER_RTT_vprintf+0x3c8>
 8008b26:	3b58      	subs	r3, #88	@ 0x58
 8008b28:	2b20      	cmp	r3, #32
 8008b2a:	f200 80e9 	bhi.w	8008d00 <SEGGER_RTT_vprintf+0x3c8>
 8008b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8008b34 <SEGGER_RTT_vprintf+0x1fc>)
 8008b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b34:	08008c37 	.word	0x08008c37
 8008b38:	08008d01 	.word	0x08008d01
 8008b3c:	08008d01 	.word	0x08008d01
 8008b40:	08008d01 	.word	0x08008d01
 8008b44:	08008d01 	.word	0x08008d01
 8008b48:	08008d01 	.word	0x08008d01
 8008b4c:	08008d01 	.word	0x08008d01
 8008b50:	08008d01 	.word	0x08008d01
 8008b54:	08008d01 	.word	0x08008d01
 8008b58:	08008d01 	.word	0x08008d01
 8008b5c:	08008d01 	.word	0x08008d01
 8008b60:	08008bb9 	.word	0x08008bb9
 8008b64:	08008be3 	.word	0x08008be3
 8008b68:	08008d01 	.word	0x08008d01
 8008b6c:	08008d01 	.word	0x08008d01
 8008b70:	08008d01 	.word	0x08008d01
 8008b74:	08008d01 	.word	0x08008d01
 8008b78:	08008d01 	.word	0x08008d01
 8008b7c:	08008d01 	.word	0x08008d01
 8008b80:	08008d01 	.word	0x08008d01
 8008b84:	08008d01 	.word	0x08008d01
 8008b88:	08008d01 	.word	0x08008d01
 8008b8c:	08008d01 	.word	0x08008d01
 8008b90:	08008d01 	.word	0x08008d01
 8008b94:	08008cc9 	.word	0x08008cc9
 8008b98:	08008d01 	.word	0x08008d01
 8008b9c:	08008d01 	.word	0x08008d01
 8008ba0:	08008c61 	.word	0x08008c61
 8008ba4:	08008d01 	.word	0x08008d01
 8008ba8:	08008c0d 	.word	0x08008c0d
 8008bac:	08008d01 	.word	0x08008d01
 8008bb0:	08008d01 	.word	0x08008d01
 8008bb4:	08008c37 	.word	0x08008c37
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	1d19      	adds	r1, r3, #4
 8008bbe:	687a      	ldr	r2, [r7, #4]
 8008bc0:	6011      	str	r1, [r2, #0]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        c0 = (char)v;
 8008bc8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008bcc:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        _StoreChar(&BufferDesc, c0);
 8008bd0:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8008bd4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8008bd8:	4611      	mov	r1, r2
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f7ff fd1a 	bl	8008614 <_StoreChar>
        break;
 8008be0:	e08f      	b.n	8008d02 <SEGGER_RTT_vprintf+0x3ca>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	1d19      	adds	r1, r3, #4
 8008be8:	687a      	ldr	r2, [r7, #4]
 8008bea:	6011      	str	r1, [r2, #0]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintInt(&BufferDesc, v, 10u, Precision, FieldWidth, FormatFlags);
 8008bf2:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8008bf6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008bf8:	9301      	str	r3, [sp, #4]
 8008bfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008bfc:	9300      	str	r3, [sp, #0]
 8008bfe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c00:	220a      	movs	r2, #10
 8008c02:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8008c06:	f7ff fdef 	bl	80087e8 <_PrintInt>
        break;
 8008c0a:	e07a      	b.n	8008d02 <SEGGER_RTT_vprintf+0x3ca>
      case 'u':
        v = va_arg(*pParamList, int);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	1d19      	adds	r1, r3, #4
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	6011      	str	r1, [r2, #0]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 8008c1c:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8008c20:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8008c24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c26:	9301      	str	r3, [sp, #4]
 8008c28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c2a:	9300      	str	r3, [sp, #0]
 8008c2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c2e:	220a      	movs	r2, #10
 8008c30:	f7ff fd2e 	bl	8008690 <_PrintUnsigned>
        break;
 8008c34:	e065      	b.n	8008d02 <SEGGER_RTT_vprintf+0x3ca>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	1d19      	adds	r1, r3, #4
 8008c3c:	687a      	ldr	r2, [r7, #4]
 8008c3e:	6011      	str	r1, [r2, #0]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 8008c46:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8008c4a:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8008c4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c50:	9301      	str	r3, [sp, #4]
 8008c52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c54:	9300      	str	r3, [sp, #0]
 8008c56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c58:	2210      	movs	r2, #16
 8008c5a:	f7ff fd19 	bl	8008690 <_PrintUnsigned>
        break;
 8008c5e:	e050      	b.n	8008d02 <SEGGER_RTT_vprintf+0x3ca>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	1d19      	adds	r1, r3, #4
 8008c66:	687a      	ldr	r2, [r7, #4]
 8008c68:	6011      	str	r1, [r2, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
          if (s == NULL) {
 8008c6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d104      	bne.n	8008c7e <SEGGER_RTT_vprintf+0x346>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 8008c74:	4b37      	ldr	r3, [pc, #220]	@ (8008d54 <SEGGER_RTT_vprintf+0x41c>)
 8008c76:	66fb      	str	r3, [r7, #108]	@ 0x6c
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 8008c78:	2300      	movs	r3, #0
 8008c7a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          }
          do {
            c = *s;
 8008c7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            s++;
 8008c86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c88:	3301      	adds	r3, #1
 8008c8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (c == '\0') {
 8008c8c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d015      	beq.n	8008cc0 <SEGGER_RTT_vprintf+0x388>
              break;
            }
            if ((PrecisionSet != 0) && (Precision == 0)) {
 8008c94:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d002      	beq.n	8008ca2 <SEGGER_RTT_vprintf+0x36a>
 8008c9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d010      	beq.n	8008cc4 <SEGGER_RTT_vprintf+0x38c>
              break;
            }
            _StoreChar(&BufferDesc, c);
 8008ca2:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8008ca6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8008caa:	4611      	mov	r1, r2
 8008cac:	4618      	mov	r0, r3
 8008cae:	f7ff fcb1 	bl	8008614 <_StoreChar>
            Precision--;
 8008cb2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008cb4:	3b01      	subs	r3, #1
 8008cb6:	67bb      	str	r3, [r7, #120]	@ 0x78
          } while (BufferDesc.ReturnValue >= 0);
 8008cb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	dadf      	bge.n	8008c7e <SEGGER_RTT_vprintf+0x346>
        }
        break;
 8008cbe:	e020      	b.n	8008d02 <SEGGER_RTT_vprintf+0x3ca>
              break;
 8008cc0:	bf00      	nop
 8008cc2:	e01e      	b.n	8008d02 <SEGGER_RTT_vprintf+0x3ca>
              break;
 8008cc4:	bf00      	nop
        break;
 8008cc6:	e01c      	b.n	8008d02 <SEGGER_RTT_vprintf+0x3ca>
      case 'p':
        v = va_arg(*pParamList, int);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	1d19      	adds	r1, r3, #4
 8008cce:	687a      	ldr	r2, [r7, #4]
 8008cd0:	6011      	str	r1, [r2, #0]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8008cd8:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8008cdc:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	9301      	str	r3, [sp, #4]
 8008ce4:	2308      	movs	r3, #8
 8008ce6:	9300      	str	r3, [sp, #0]
 8008ce8:	2308      	movs	r3, #8
 8008cea:	2210      	movs	r2, #16
 8008cec:	f7ff fcd0 	bl	8008690 <_PrintUnsigned>
        break;
 8008cf0:	e007      	b.n	8008d02 <SEGGER_RTT_vprintf+0x3ca>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8008cf2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8008cf6:	2125      	movs	r1, #37	@ 0x25
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	f7ff fc8b 	bl	8008614 <_StoreChar>
        break;
 8008cfe:	e000      	b.n	8008d02 <SEGGER_RTT_vprintf+0x3ca>
      default:
        break;
 8008d00:	bf00      	nop
      }
      sFormat++;
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	3301      	adds	r3, #1
 8008d06:	60bb      	str	r3, [r7, #8]
 8008d08:	e007      	b.n	8008d1a <SEGGER_RTT_vprintf+0x3e2>
    } else {
      _StoreChar(&BufferDesc, c);
 8008d0a:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8008d0e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8008d12:	4611      	mov	r1, r2
 8008d14:	4618      	mov	r0, r3
 8008d16:	f7ff fc7d 	bl	8008614 <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 8008d1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	f6bf ae1c 	bge.w	800895a <SEGGER_RTT_vprintf+0x22>
 8008d22:	e000      	b.n	8008d26 <SEGGER_RTT_vprintf+0x3ee>
      break;
 8008d24:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 8008d26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	dd0d      	ble.n	8008d48 <SEGGER_RTT_vprintf+0x410>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 8008d2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d006      	beq.n	8008d40 <SEGGER_RTT_vprintf+0x408>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 8008d32:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d34:	f107 0314 	add.w	r3, r7, #20
 8008d38:	4619      	mov	r1, r3
 8008d3a:	68f8      	ldr	r0, [r7, #12]
 8008d3c:	f7ff fb74 	bl	8008428 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 8008d40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d42:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d44:	4413      	add	r3, r2
 8008d46:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  return BufferDesc.ReturnValue;
 8008d48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3788      	adds	r7, #136	@ 0x88
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}
 8008d52:	bf00      	nop
 8008d54:	0800a750 	.word	0x0800a750

08008d58 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 8008d58:	b40e      	push	{r1, r2, r3}
 8008d5a:	b580      	push	{r7, lr}
 8008d5c:	b085      	sub	sp, #20
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 8008d62:	f107 0320 	add.w	r3, r7, #32
 8008d66:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 8008d68:	f107 0308 	add.w	r3, r7, #8
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	69f9      	ldr	r1, [r7, #28]
 8008d70:	6878      	ldr	r0, [r7, #4]
 8008d72:	f7ff fde1 	bl	8008938 <SEGGER_RTT_vprintf>
 8008d76:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 8008d78:	68fb      	ldr	r3, [r7, #12]
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3714      	adds	r7, #20
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d84:	b003      	add	sp, #12
 8008d86:	4770      	bx	lr

08008d88 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8008d8c:	4803      	ldr	r0, [pc, #12]	@ (8008d9c <_cbSendSystemDesc+0x14>)
 8008d8e:	f000 ff41 	bl	8009c14 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8008d92:	4803      	ldr	r0, [pc, #12]	@ (8008da0 <_cbSendSystemDesc+0x18>)
 8008d94:	f000 ff3e 	bl	8009c14 <SEGGER_SYSVIEW_SendSysDesc>
}
 8008d98:	bf00      	nop
 8008d9a:	bd80      	pop	{r7, pc}
 8008d9c:	0800a758 	.word	0x0800a758
 8008da0:	0800a784 	.word	0x0800a784

08008da4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8008da4:	b580      	push	{r7, lr}
 8008da6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8008da8:	4b06      	ldr	r3, [pc, #24]	@ (8008dc4 <SEGGER_SYSVIEW_Conf+0x20>)
 8008daa:	6818      	ldr	r0, [r3, #0]
 8008dac:	4b05      	ldr	r3, [pc, #20]	@ (8008dc4 <SEGGER_SYSVIEW_Conf+0x20>)
 8008dae:	6819      	ldr	r1, [r3, #0]
 8008db0:	4b05      	ldr	r3, [pc, #20]	@ (8008dc8 <SEGGER_SYSVIEW_Conf+0x24>)
 8008db2:	4a06      	ldr	r2, [pc, #24]	@ (8008dcc <SEGGER_SYSVIEW_Conf+0x28>)
 8008db4:	f000 fbb4 	bl	8009520 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8008db8:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8008dbc:	f000 fbf4 	bl	80095a8 <SEGGER_SYSVIEW_SetRAMBase>
}
 8008dc0:	bf00      	nop
 8008dc2:	bd80      	pop	{r7, pc}
 8008dc4:	20000020 	.word	0x20000020
 8008dc8:	08008d89 	.word	0x08008d89
 8008dcc:	0800a83c 	.word	0x0800a83c

08008dd0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8008dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dd2:	b085      	sub	sp, #20
 8008dd4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	607b      	str	r3, [r7, #4]
 8008dda:	e033      	b.n	8008e44 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8008ddc:	491e      	ldr	r1, [pc, #120]	@ (8008e58 <_cbSendTaskList+0x88>)
 8008dde:	687a      	ldr	r2, [r7, #4]
 8008de0:	4613      	mov	r3, r2
 8008de2:	009b      	lsls	r3, r3, #2
 8008de4:	4413      	add	r3, r2
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	440b      	add	r3, r1
 8008dea:	6818      	ldr	r0, [r3, #0]
 8008dec:	491a      	ldr	r1, [pc, #104]	@ (8008e58 <_cbSendTaskList+0x88>)
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	4613      	mov	r3, r2
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	4413      	add	r3, r2
 8008df6:	009b      	lsls	r3, r3, #2
 8008df8:	440b      	add	r3, r1
 8008dfa:	3304      	adds	r3, #4
 8008dfc:	6819      	ldr	r1, [r3, #0]
 8008dfe:	4c16      	ldr	r4, [pc, #88]	@ (8008e58 <_cbSendTaskList+0x88>)
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	4613      	mov	r3, r2
 8008e04:	009b      	lsls	r3, r3, #2
 8008e06:	4413      	add	r3, r2
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	4423      	add	r3, r4
 8008e0c:	3308      	adds	r3, #8
 8008e0e:	681c      	ldr	r4, [r3, #0]
 8008e10:	4d11      	ldr	r5, [pc, #68]	@ (8008e58 <_cbSendTaskList+0x88>)
 8008e12:	687a      	ldr	r2, [r7, #4]
 8008e14:	4613      	mov	r3, r2
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	4413      	add	r3, r2
 8008e1a:	009b      	lsls	r3, r3, #2
 8008e1c:	442b      	add	r3, r5
 8008e1e:	330c      	adds	r3, #12
 8008e20:	681d      	ldr	r5, [r3, #0]
 8008e22:	4e0d      	ldr	r6, [pc, #52]	@ (8008e58 <_cbSendTaskList+0x88>)
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	4613      	mov	r3, r2
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	4413      	add	r3, r2
 8008e2c:	009b      	lsls	r3, r3, #2
 8008e2e:	4433      	add	r3, r6
 8008e30:	3310      	adds	r3, #16
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	9300      	str	r3, [sp, #0]
 8008e36:	462b      	mov	r3, r5
 8008e38:	4622      	mov	r2, r4
 8008e3a:	f000 f8bd 	bl	8008fb8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	3301      	adds	r3, #1
 8008e42:	607b      	str	r3, [r7, #4]
 8008e44:	4b05      	ldr	r3, [pc, #20]	@ (8008e5c <_cbSendTaskList+0x8c>)
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	687a      	ldr	r2, [r7, #4]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d3c6      	bcc.n	8008ddc <_cbSendTaskList+0xc>
  }
}
 8008e4e:	bf00      	nop
 8008e50:	bf00      	nop
 8008e52:	370c      	adds	r7, #12
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e58:	20004cd4 	.word	0x20004cd4
 8008e5c:	20004d74 	.word	0x20004d74

08008e60 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8008e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e64:	b082      	sub	sp, #8
 8008e66:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8008e68:	f7fd fb22 	bl	80064b0 <xTaskGetTickCountFromISR>
 8008e6c:	4603      	mov	r3, r0
 8008e6e:	2200      	movs	r2, #0
 8008e70:	469a      	mov	sl, r3
 8008e72:	4693      	mov	fp, r2
 8008e74:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8008e78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	460b      	mov	r3, r1
 8008e80:	f04f 0a00 	mov.w	sl, #0
 8008e84:	f04f 0b00 	mov.w	fp, #0
 8008e88:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8008e8c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8008e90:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8008e94:	4652      	mov	r2, sl
 8008e96:	465b      	mov	r3, fp
 8008e98:	1a14      	subs	r4, r2, r0
 8008e9a:	eb63 0501 	sbc.w	r5, r3, r1
 8008e9e:	f04f 0200 	mov.w	r2, #0
 8008ea2:	f04f 0300 	mov.w	r3, #0
 8008ea6:	00ab      	lsls	r3, r5, #2
 8008ea8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8008eac:	00a2      	lsls	r2, r4, #2
 8008eae:	4614      	mov	r4, r2
 8008eb0:	461d      	mov	r5, r3
 8008eb2:	eb14 0800 	adds.w	r8, r4, r0
 8008eb6:	eb45 0901 	adc.w	r9, r5, r1
 8008eba:	f04f 0200 	mov.w	r2, #0
 8008ebe:	f04f 0300 	mov.w	r3, #0
 8008ec2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008ec6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008eca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008ece:	4690      	mov	r8, r2
 8008ed0:	4699      	mov	r9, r3
 8008ed2:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8008ed6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8008eda:	4610      	mov	r0, r2
 8008edc:	4619      	mov	r1, r3
 8008ede:	3708      	adds	r7, #8
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08008ee8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b086      	sub	sp, #24
 8008eec:	af02      	add	r7, sp, #8
 8008eee:	60f8      	str	r0, [r7, #12]
 8008ef0:	60b9      	str	r1, [r7, #8]
 8008ef2:	607a      	str	r2, [r7, #4]
 8008ef4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8008ef6:	2205      	movs	r2, #5
 8008ef8:	492b      	ldr	r1, [pc, #172]	@ (8008fa8 <SYSVIEW_AddTask+0xc0>)
 8008efa:	68b8      	ldr	r0, [r7, #8]
 8008efc:	f001 fa82 	bl	800a404 <memcmp>
 8008f00:	4603      	mov	r3, r0
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d04b      	beq.n	8008f9e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8008f06:	4b29      	ldr	r3, [pc, #164]	@ (8008fac <SYSVIEW_AddTask+0xc4>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	2b07      	cmp	r3, #7
 8008f0c:	d903      	bls.n	8008f16 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8008f0e:	4828      	ldr	r0, [pc, #160]	@ (8008fb0 <SYSVIEW_AddTask+0xc8>)
 8008f10:	f001 fa1c 	bl	800a34c <SEGGER_SYSVIEW_Warn>
    return;
 8008f14:	e044      	b.n	8008fa0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8008f16:	4b25      	ldr	r3, [pc, #148]	@ (8008fac <SYSVIEW_AddTask+0xc4>)
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	4926      	ldr	r1, [pc, #152]	@ (8008fb4 <SYSVIEW_AddTask+0xcc>)
 8008f1c:	4613      	mov	r3, r2
 8008f1e:	009b      	lsls	r3, r3, #2
 8008f20:	4413      	add	r3, r2
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	440b      	add	r3, r1
 8008f26:	68fa      	ldr	r2, [r7, #12]
 8008f28:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8008f2a:	4b20      	ldr	r3, [pc, #128]	@ (8008fac <SYSVIEW_AddTask+0xc4>)
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	4921      	ldr	r1, [pc, #132]	@ (8008fb4 <SYSVIEW_AddTask+0xcc>)
 8008f30:	4613      	mov	r3, r2
 8008f32:	009b      	lsls	r3, r3, #2
 8008f34:	4413      	add	r3, r2
 8008f36:	009b      	lsls	r3, r3, #2
 8008f38:	440b      	add	r3, r1
 8008f3a:	3304      	adds	r3, #4
 8008f3c:	68ba      	ldr	r2, [r7, #8]
 8008f3e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8008f40:	4b1a      	ldr	r3, [pc, #104]	@ (8008fac <SYSVIEW_AddTask+0xc4>)
 8008f42:	681a      	ldr	r2, [r3, #0]
 8008f44:	491b      	ldr	r1, [pc, #108]	@ (8008fb4 <SYSVIEW_AddTask+0xcc>)
 8008f46:	4613      	mov	r3, r2
 8008f48:	009b      	lsls	r3, r3, #2
 8008f4a:	4413      	add	r3, r2
 8008f4c:	009b      	lsls	r3, r3, #2
 8008f4e:	440b      	add	r3, r1
 8008f50:	3308      	adds	r3, #8
 8008f52:	687a      	ldr	r2, [r7, #4]
 8008f54:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8008f56:	4b15      	ldr	r3, [pc, #84]	@ (8008fac <SYSVIEW_AddTask+0xc4>)
 8008f58:	681a      	ldr	r2, [r3, #0]
 8008f5a:	4916      	ldr	r1, [pc, #88]	@ (8008fb4 <SYSVIEW_AddTask+0xcc>)
 8008f5c:	4613      	mov	r3, r2
 8008f5e:	009b      	lsls	r3, r3, #2
 8008f60:	4413      	add	r3, r2
 8008f62:	009b      	lsls	r3, r3, #2
 8008f64:	440b      	add	r3, r1
 8008f66:	330c      	adds	r3, #12
 8008f68:	683a      	ldr	r2, [r7, #0]
 8008f6a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8008f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8008fac <SYSVIEW_AddTask+0xc4>)
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	4910      	ldr	r1, [pc, #64]	@ (8008fb4 <SYSVIEW_AddTask+0xcc>)
 8008f72:	4613      	mov	r3, r2
 8008f74:	009b      	lsls	r3, r3, #2
 8008f76:	4413      	add	r3, r2
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	440b      	add	r3, r1
 8008f7c:	3310      	adds	r3, #16
 8008f7e:	69ba      	ldr	r2, [r7, #24]
 8008f80:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8008f82:	4b0a      	ldr	r3, [pc, #40]	@ (8008fac <SYSVIEW_AddTask+0xc4>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	3301      	adds	r3, #1
 8008f88:	4a08      	ldr	r2, [pc, #32]	@ (8008fac <SYSVIEW_AddTask+0xc4>)
 8008f8a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8008f8c:	69bb      	ldr	r3, [r7, #24]
 8008f8e:	9300      	str	r3, [sp, #0]
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	687a      	ldr	r2, [r7, #4]
 8008f94:	68b9      	ldr	r1, [r7, #8]
 8008f96:	68f8      	ldr	r0, [r7, #12]
 8008f98:	f000 f80e 	bl	8008fb8 <SYSVIEW_SendTaskInfo>
 8008f9c:	e000      	b.n	8008fa0 <SYSVIEW_AddTask+0xb8>
    return;
 8008f9e:	bf00      	nop

}
 8008fa0:	3710      	adds	r7, #16
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}
 8008fa6:	bf00      	nop
 8008fa8:	0800a794 	.word	0x0800a794
 8008fac:	20004d74 	.word	0x20004d74
 8008fb0:	0800a79c 	.word	0x0800a79c
 8008fb4:	20004cd4 	.word	0x20004cd4

08008fb8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b08a      	sub	sp, #40	@ 0x28
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	60f8      	str	r0, [r7, #12]
 8008fc0:	60b9      	str	r1, [r7, #8]
 8008fc2:	607a      	str	r2, [r7, #4]
 8008fc4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8008fc6:	f107 0310 	add.w	r3, r7, #16
 8008fca:	2218      	movs	r2, #24
 8008fcc:	2100      	movs	r1, #0
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f001 fa28 	bl	800a424 <memset>
  TaskInfo.TaskID     = TaskID;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8008fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe6:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8008fe8:	f107 0310 	add.w	r3, r7, #16
 8008fec:	4618      	mov	r0, r3
 8008fee:	f000 fd19 	bl	8009a24 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8008ff2:	bf00      	nop
 8008ff4:	3728      	adds	r7, #40	@ 0x28
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8008ffa:	b480      	push	{r7}
 8008ffc:	b087      	sub	sp, #28
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	60f8      	str	r0, [r7, #12]
 8009002:	60b9      	str	r1, [r7, #8]
 8009004:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d105      	bne.n	8009018 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	1c5a      	adds	r2, r3, #1
 8009010:	60fa      	str	r2, [r7, #12]
 8009012:	2200      	movs	r2, #0
 8009014:	701a      	strb	r2, [r3, #0]
 8009016:	e022      	b.n	800905e <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	1c5a      	adds	r2, r3, #1
 8009020:	60fa      	str	r2, [r7, #12]
 8009022:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2b80      	cmp	r3, #128	@ 0x80
 8009028:	d90a      	bls.n	8009040 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800902a:	2380      	movs	r3, #128	@ 0x80
 800902c:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 800902e:	e007      	b.n	8009040 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 8009030:	68ba      	ldr	r2, [r7, #8]
 8009032:	1c53      	adds	r3, r2, #1
 8009034:	60bb      	str	r3, [r7, #8]
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	1c59      	adds	r1, r3, #1
 800903a:	60f9      	str	r1, [r7, #12]
 800903c:	7812      	ldrb	r2, [r2, #0]
 800903e:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	1e5a      	subs	r2, r3, #1
 8009044:	607a      	str	r2, [r7, #4]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d003      	beq.n	8009052 <_EncodeStr+0x58>
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	781b      	ldrb	r3, [r3, #0]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d1ee      	bne.n	8009030 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8009052:	68ba      	ldr	r2, [r7, #8]
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	1ad3      	subs	r3, r2, r3
 8009058:	b2da      	uxtb	r2, r3
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 800905e:	68fb      	ldr	r3, [r7, #12]
}
 8009060:	4618      	mov	r0, r3
 8009062:	371c      	adds	r7, #28
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800906c:	b480      	push	{r7}
 800906e:	b083      	sub	sp, #12
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	3307      	adds	r3, #7
}
 8009078:	4618      	mov	r0, r3
 800907a:	370c      	adds	r7, #12
 800907c:	46bd      	mov	sp, r7
 800907e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009082:	4770      	bx	lr

08009084 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8009084:	b580      	push	{r7, lr}
 8009086:	b082      	sub	sp, #8
 8009088:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800908a:	4b34      	ldr	r3, [pc, #208]	@ (800915c <_HandleIncomingPacket+0xd8>)
 800908c:	7e1b      	ldrb	r3, [r3, #24]
 800908e:	4618      	mov	r0, r3
 8009090:	1cfb      	adds	r3, r7, #3
 8009092:	2201      	movs	r2, #1
 8009094:	4619      	mov	r1, r3
 8009096:	f7ff f8f1 	bl	800827c <SEGGER_RTT_ReadNoLock>
 800909a:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d057      	beq.n	8009152 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 80090a2:	78fb      	ldrb	r3, [r7, #3]
 80090a4:	2b80      	cmp	r3, #128	@ 0x80
 80090a6:	d031      	beq.n	800910c <_HandleIncomingPacket+0x88>
 80090a8:	2b80      	cmp	r3, #128	@ 0x80
 80090aa:	dc40      	bgt.n	800912e <_HandleIncomingPacket+0xaa>
 80090ac:	2b07      	cmp	r3, #7
 80090ae:	dc15      	bgt.n	80090dc <_HandleIncomingPacket+0x58>
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	dd3c      	ble.n	800912e <_HandleIncomingPacket+0xaa>
 80090b4:	3b01      	subs	r3, #1
 80090b6:	2b06      	cmp	r3, #6
 80090b8:	d839      	bhi.n	800912e <_HandleIncomingPacket+0xaa>
 80090ba:	a201      	add	r2, pc, #4	@ (adr r2, 80090c0 <_HandleIncomingPacket+0x3c>)
 80090bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090c0:	080090e3 	.word	0x080090e3
 80090c4:	080090e9 	.word	0x080090e9
 80090c8:	080090ef 	.word	0x080090ef
 80090cc:	080090f5 	.word	0x080090f5
 80090d0:	080090fb 	.word	0x080090fb
 80090d4:	08009101 	.word	0x08009101
 80090d8:	08009107 	.word	0x08009107
 80090dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80090de:	d033      	beq.n	8009148 <_HandleIncomingPacket+0xc4>
 80090e0:	e025      	b.n	800912e <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80090e2:	f000 fb25 	bl	8009730 <SEGGER_SYSVIEW_Start>
      break;
 80090e6:	e034      	b.n	8009152 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80090e8:	f000 fbdc 	bl	80098a4 <SEGGER_SYSVIEW_Stop>
      break;
 80090ec:	e031      	b.n	8009152 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80090ee:	f000 fdb5 	bl	8009c5c <SEGGER_SYSVIEW_RecordSystime>
      break;
 80090f2:	e02e      	b.n	8009152 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80090f4:	f000 fd7a 	bl	8009bec <SEGGER_SYSVIEW_SendTaskList>
      break;
 80090f8:	e02b      	b.n	8009152 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80090fa:	f000 fbf9 	bl	80098f0 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80090fe:	e028      	b.n	8009152 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8009100:	f001 f8e6 	bl	800a2d0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8009104:	e025      	b.n	8009152 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8009106:	f001 f8c5 	bl	800a294 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800910a:	e022      	b.n	8009152 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800910c:	4b13      	ldr	r3, [pc, #76]	@ (800915c <_HandleIncomingPacket+0xd8>)
 800910e:	7e1b      	ldrb	r3, [r3, #24]
 8009110:	4618      	mov	r0, r3
 8009112:	1cfb      	adds	r3, r7, #3
 8009114:	2201      	movs	r2, #1
 8009116:	4619      	mov	r1, r3
 8009118:	f7ff f8b0 	bl	800827c <SEGGER_RTT_ReadNoLock>
 800911c:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d013      	beq.n	800914c <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8009124:	78fb      	ldrb	r3, [r7, #3]
 8009126:	4618      	mov	r0, r3
 8009128:	f001 f82a 	bl	800a180 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800912c:	e00e      	b.n	800914c <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800912e:	78fb      	ldrb	r3, [r7, #3]
 8009130:	b25b      	sxtb	r3, r3
 8009132:	2b00      	cmp	r3, #0
 8009134:	da0c      	bge.n	8009150 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8009136:	4b09      	ldr	r3, [pc, #36]	@ (800915c <_HandleIncomingPacket+0xd8>)
 8009138:	7e1b      	ldrb	r3, [r3, #24]
 800913a:	4618      	mov	r0, r3
 800913c:	1cfb      	adds	r3, r7, #3
 800913e:	2201      	movs	r2, #1
 8009140:	4619      	mov	r1, r3
 8009142:	f7ff f89b 	bl	800827c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8009146:	e003      	b.n	8009150 <_HandleIncomingPacket+0xcc>
      break;
 8009148:	bf00      	nop
 800914a:	e002      	b.n	8009152 <_HandleIncomingPacket+0xce>
      break;
 800914c:	bf00      	nop
 800914e:	e000      	b.n	8009152 <_HandleIncomingPacket+0xce>
      break;
 8009150:	bf00      	nop
    }
  }
}
 8009152:	bf00      	nop
 8009154:	3708      	adds	r7, #8
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
 800915a:	bf00      	nop
 800915c:	20005180 	.word	0x20005180

08009160 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8009160:	b580      	push	{r7, lr}
 8009162:	b08c      	sub	sp, #48	@ 0x30
 8009164:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8009166:	2301      	movs	r3, #1
 8009168:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800916a:	1d3b      	adds	r3, r7, #4
 800916c:	3301      	adds	r3, #1
 800916e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8009170:	69fb      	ldr	r3, [r7, #28]
 8009172:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009174:	4b31      	ldr	r3, [pc, #196]	@ (800923c <_TrySendOverflowPacket+0xdc>)
 8009176:	695b      	ldr	r3, [r3, #20]
 8009178:	62bb      	str	r3, [r7, #40]	@ 0x28
 800917a:	e00b      	b.n	8009194 <_TrySendOverflowPacket+0x34>
 800917c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800917e:	b2da      	uxtb	r2, r3
 8009180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009182:	1c59      	adds	r1, r3, #1
 8009184:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009186:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800918a:	b2d2      	uxtb	r2, r2
 800918c:	701a      	strb	r2, [r3, #0]
 800918e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009190:	09db      	lsrs	r3, r3, #7
 8009192:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009196:	2b7f      	cmp	r3, #127	@ 0x7f
 8009198:	d8f0      	bhi.n	800917c <_TrySendOverflowPacket+0x1c>
 800919a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800919c:	1c5a      	adds	r2, r3, #1
 800919e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80091a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80091a2:	b2d2      	uxtb	r2, r2
 80091a4:	701a      	strb	r2, [r3, #0]
 80091a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091a8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80091aa:	4b25      	ldr	r3, [pc, #148]	@ (8009240 <_TrySendOverflowPacket+0xe0>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 80091b0:	4b22      	ldr	r3, [pc, #136]	@ (800923c <_TrySendOverflowPacket+0xdc>)
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	69ba      	ldr	r2, [r7, #24]
 80091b6:	1ad3      	subs	r3, r2, r3
 80091b8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80091ba:	69fb      	ldr	r3, [r7, #28]
 80091bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	623b      	str	r3, [r7, #32]
 80091c2:	e00b      	b.n	80091dc <_TrySendOverflowPacket+0x7c>
 80091c4:	6a3b      	ldr	r3, [r7, #32]
 80091c6:	b2da      	uxtb	r2, r3
 80091c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ca:	1c59      	adds	r1, r3, #1
 80091cc:	6279      	str	r1, [r7, #36]	@ 0x24
 80091ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80091d2:	b2d2      	uxtb	r2, r2
 80091d4:	701a      	strb	r2, [r3, #0]
 80091d6:	6a3b      	ldr	r3, [r7, #32]
 80091d8:	09db      	lsrs	r3, r3, #7
 80091da:	623b      	str	r3, [r7, #32]
 80091dc:	6a3b      	ldr	r3, [r7, #32]
 80091de:	2b7f      	cmp	r3, #127	@ 0x7f
 80091e0:	d8f0      	bhi.n	80091c4 <_TrySendOverflowPacket+0x64>
 80091e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091e4:	1c5a      	adds	r2, r3, #1
 80091e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80091e8:	6a3a      	ldr	r2, [r7, #32]
 80091ea:	b2d2      	uxtb	r2, r2
 80091ec:	701a      	strb	r2, [r3, #0]
 80091ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 80091f2:	4b12      	ldr	r3, [pc, #72]	@ (800923c <_TrySendOverflowPacket+0xdc>)
 80091f4:	785b      	ldrb	r3, [r3, #1]
 80091f6:	4618      	mov	r0, r3
 80091f8:	1d3b      	adds	r3, r7, #4
 80091fa:	69fa      	ldr	r2, [r7, #28]
 80091fc:	1ad3      	subs	r3, r2, r3
 80091fe:	461a      	mov	r2, r3
 8009200:	1d3b      	adds	r3, r7, #4
 8009202:	4619      	mov	r1, r3
 8009204:	f7f7 f804 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8009208:	4603      	mov	r3, r0
 800920a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d009      	beq.n	8009226 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8009212:	4a0a      	ldr	r2, [pc, #40]	@ (800923c <_TrySendOverflowPacket+0xdc>)
 8009214:	69bb      	ldr	r3, [r7, #24]
 8009216:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8009218:	4b08      	ldr	r3, [pc, #32]	@ (800923c <_TrySendOverflowPacket+0xdc>)
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	3b01      	subs	r3, #1
 800921e:	b2da      	uxtb	r2, r3
 8009220:	4b06      	ldr	r3, [pc, #24]	@ (800923c <_TrySendOverflowPacket+0xdc>)
 8009222:	701a      	strb	r2, [r3, #0]
 8009224:	e004      	b.n	8009230 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8009226:	4b05      	ldr	r3, [pc, #20]	@ (800923c <_TrySendOverflowPacket+0xdc>)
 8009228:	695b      	ldr	r3, [r3, #20]
 800922a:	3301      	adds	r3, #1
 800922c:	4a03      	ldr	r2, [pc, #12]	@ (800923c <_TrySendOverflowPacket+0xdc>)
 800922e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8009230:	693b      	ldr	r3, [r7, #16]
}
 8009232:	4618      	mov	r0, r3
 8009234:	3730      	adds	r7, #48	@ 0x30
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	20005180 	.word	0x20005180
 8009240:	e0001004 	.word	0xe0001004

08009244 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8009244:	b580      	push	{r7, lr}
 8009246:	b08a      	sub	sp, #40	@ 0x28
 8009248:	af00      	add	r7, sp, #0
 800924a:	60f8      	str	r0, [r7, #12]
 800924c:	60b9      	str	r1, [r7, #8]
 800924e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8009250:	4b98      	ldr	r3, [pc, #608]	@ (80094b4 <_SendPacket+0x270>)
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	2b01      	cmp	r3, #1
 8009256:	d010      	beq.n	800927a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8009258:	4b96      	ldr	r3, [pc, #600]	@ (80094b4 <_SendPacket+0x270>)
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	2b00      	cmp	r3, #0
 800925e:	f000 812d 	beq.w	80094bc <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8009262:	4b94      	ldr	r3, [pc, #592]	@ (80094b4 <_SendPacket+0x270>)
 8009264:	781b      	ldrb	r3, [r3, #0]
 8009266:	2b02      	cmp	r3, #2
 8009268:	d109      	bne.n	800927e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800926a:	f7ff ff79 	bl	8009160 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800926e:	4b91      	ldr	r3, [pc, #580]	@ (80094b4 <_SendPacket+0x270>)
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	2b01      	cmp	r3, #1
 8009274:	f040 8124 	bne.w	80094c0 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8009278:	e001      	b.n	800927e <_SendPacket+0x3a>
    goto Send;
 800927a:	bf00      	nop
 800927c:	e000      	b.n	8009280 <_SendPacket+0x3c>
Send:
 800927e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2b1f      	cmp	r3, #31
 8009284:	d809      	bhi.n	800929a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8009286:	4b8b      	ldr	r3, [pc, #556]	@ (80094b4 <_SendPacket+0x270>)
 8009288:	69da      	ldr	r2, [r3, #28]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	fa22 f303 	lsr.w	r3, r2, r3
 8009290:	f003 0301 	and.w	r3, r3, #1
 8009294:	2b00      	cmp	r3, #0
 8009296:	f040 8115 	bne.w	80094c4 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2b17      	cmp	r3, #23
 800929e:	d807      	bhi.n	80092b0 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	3b01      	subs	r3, #1
 80092a4:	60fb      	str	r3, [r7, #12]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	b2da      	uxtb	r2, r3
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	701a      	strb	r2, [r3, #0]
 80092ae:	e0c4      	b.n	800943a <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 80092b0:	68ba      	ldr	r2, [r7, #8]
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	1ad3      	subs	r3, r2, r3
 80092b6:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80092bc:	d912      	bls.n	80092e4 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 80092be:	69fb      	ldr	r3, [r7, #28]
 80092c0:	09da      	lsrs	r2, r3, #7
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	3b01      	subs	r3, #1
 80092c6:	60fb      	str	r3, [r7, #12]
 80092c8:	b2d2      	uxtb	r2, r2
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 80092ce:	69fb      	ldr	r3, [r7, #28]
 80092d0:	b2db      	uxtb	r3, r3
 80092d2:	68fa      	ldr	r2, [r7, #12]
 80092d4:	3a01      	subs	r2, #1
 80092d6:	60fa      	str	r2, [r7, #12]
 80092d8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80092dc:	b2da      	uxtb	r2, r3
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	701a      	strb	r2, [r3, #0]
 80092e2:	e006      	b.n	80092f2 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	3b01      	subs	r3, #1
 80092e8:	60fb      	str	r3, [r7, #12]
 80092ea:	69fb      	ldr	r3, [r7, #28]
 80092ec:	b2da      	uxtb	r2, r3
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2b7e      	cmp	r3, #126	@ 0x7e
 80092f6:	d807      	bhi.n	8009308 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	3b01      	subs	r3, #1
 80092fc:	60fb      	str	r3, [r7, #12]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	b2da      	uxtb	r2, r3
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	701a      	strb	r2, [r3, #0]
 8009306:	e098      	b.n	800943a <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800930e:	d212      	bcs.n	8009336 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	09da      	lsrs	r2, r3, #7
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	3b01      	subs	r3, #1
 8009318:	60fb      	str	r3, [r7, #12]
 800931a:	b2d2      	uxtb	r2, r2
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	b2db      	uxtb	r3, r3
 8009324:	68fa      	ldr	r2, [r7, #12]
 8009326:	3a01      	subs	r2, #1
 8009328:	60fa      	str	r2, [r7, #12]
 800932a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800932e:	b2da      	uxtb	r2, r3
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	701a      	strb	r2, [r3, #0]
 8009334:	e081      	b.n	800943a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800933c:	d21d      	bcs.n	800937a <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	0b9a      	lsrs	r2, r3, #14
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	3b01      	subs	r3, #1
 8009346:	60fb      	str	r3, [r7, #12]
 8009348:	b2d2      	uxtb	r2, r2
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	09db      	lsrs	r3, r3, #7
 8009352:	b2db      	uxtb	r3, r3
 8009354:	68fa      	ldr	r2, [r7, #12]
 8009356:	3a01      	subs	r2, #1
 8009358:	60fa      	str	r2, [r7, #12]
 800935a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800935e:	b2da      	uxtb	r2, r3
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	b2db      	uxtb	r3, r3
 8009368:	68fa      	ldr	r2, [r7, #12]
 800936a:	3a01      	subs	r2, #1
 800936c:	60fa      	str	r2, [r7, #12]
 800936e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009372:	b2da      	uxtb	r2, r3
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	701a      	strb	r2, [r3, #0]
 8009378:	e05f      	b.n	800943a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009380:	d228      	bcs.n	80093d4 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	0d5a      	lsrs	r2, r3, #21
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	3b01      	subs	r3, #1
 800938a:	60fb      	str	r3, [r7, #12]
 800938c:	b2d2      	uxtb	r2, r2
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	0b9b      	lsrs	r3, r3, #14
 8009396:	b2db      	uxtb	r3, r3
 8009398:	68fa      	ldr	r2, [r7, #12]
 800939a:	3a01      	subs	r2, #1
 800939c:	60fa      	str	r2, [r7, #12]
 800939e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80093a2:	b2da      	uxtb	r2, r3
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	09db      	lsrs	r3, r3, #7
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	68fa      	ldr	r2, [r7, #12]
 80093b0:	3a01      	subs	r2, #1
 80093b2:	60fa      	str	r2, [r7, #12]
 80093b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80093b8:	b2da      	uxtb	r2, r3
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	68fa      	ldr	r2, [r7, #12]
 80093c4:	3a01      	subs	r2, #1
 80093c6:	60fa      	str	r2, [r7, #12]
 80093c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80093cc:	b2da      	uxtb	r2, r3
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	701a      	strb	r2, [r3, #0]
 80093d2:	e032      	b.n	800943a <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	0f1a      	lsrs	r2, r3, #28
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	3b01      	subs	r3, #1
 80093dc:	60fb      	str	r3, [r7, #12]
 80093de:	b2d2      	uxtb	r2, r2
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	0d5b      	lsrs	r3, r3, #21
 80093e8:	b2db      	uxtb	r3, r3
 80093ea:	68fa      	ldr	r2, [r7, #12]
 80093ec:	3a01      	subs	r2, #1
 80093ee:	60fa      	str	r2, [r7, #12]
 80093f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80093f4:	b2da      	uxtb	r2, r3
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	0b9b      	lsrs	r3, r3, #14
 80093fe:	b2db      	uxtb	r3, r3
 8009400:	68fa      	ldr	r2, [r7, #12]
 8009402:	3a01      	subs	r2, #1
 8009404:	60fa      	str	r2, [r7, #12]
 8009406:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800940a:	b2da      	uxtb	r2, r3
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	09db      	lsrs	r3, r3, #7
 8009414:	b2db      	uxtb	r3, r3
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	3a01      	subs	r2, #1
 800941a:	60fa      	str	r2, [r7, #12]
 800941c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009420:	b2da      	uxtb	r2, r3
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	b2db      	uxtb	r3, r3
 800942a:	68fa      	ldr	r2, [r7, #12]
 800942c:	3a01      	subs	r2, #1
 800942e:	60fa      	str	r2, [r7, #12]
 8009430:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009434:	b2da      	uxtb	r2, r3
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800943a:	4b1f      	ldr	r3, [pc, #124]	@ (80094b8 <_SendPacket+0x274>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8009440:	4b1c      	ldr	r3, [pc, #112]	@ (80094b4 <_SendPacket+0x270>)
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	69ba      	ldr	r2, [r7, #24]
 8009446:	1ad3      	subs	r3, r2, r3
 8009448:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	627b      	str	r3, [r7, #36]	@ 0x24
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	623b      	str	r3, [r7, #32]
 8009452:	e00b      	b.n	800946c <_SendPacket+0x228>
 8009454:	6a3b      	ldr	r3, [r7, #32]
 8009456:	b2da      	uxtb	r2, r3
 8009458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800945a:	1c59      	adds	r1, r3, #1
 800945c:	6279      	str	r1, [r7, #36]	@ 0x24
 800945e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009462:	b2d2      	uxtb	r2, r2
 8009464:	701a      	strb	r2, [r3, #0]
 8009466:	6a3b      	ldr	r3, [r7, #32]
 8009468:	09db      	lsrs	r3, r3, #7
 800946a:	623b      	str	r3, [r7, #32]
 800946c:	6a3b      	ldr	r3, [r7, #32]
 800946e:	2b7f      	cmp	r3, #127	@ 0x7f
 8009470:	d8f0      	bhi.n	8009454 <_SendPacket+0x210>
 8009472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009474:	1c5a      	adds	r2, r3, #1
 8009476:	627a      	str	r2, [r7, #36]	@ 0x24
 8009478:	6a3a      	ldr	r2, [r7, #32]
 800947a:	b2d2      	uxtb	r2, r2
 800947c:	701a      	strb	r2, [r3, #0]
 800947e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009480:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8009482:	4b0c      	ldr	r3, [pc, #48]	@ (80094b4 <_SendPacket+0x270>)
 8009484:	785b      	ldrb	r3, [r3, #1]
 8009486:	4618      	mov	r0, r3
 8009488:	68ba      	ldr	r2, [r7, #8]
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	1ad3      	subs	r3, r2, r3
 800948e:	461a      	mov	r2, r3
 8009490:	68f9      	ldr	r1, [r7, #12]
 8009492:	f7f6 febd 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8009496:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d003      	beq.n	80094a6 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800949e:	4a05      	ldr	r2, [pc, #20]	@ (80094b4 <_SendPacket+0x270>)
 80094a0:	69bb      	ldr	r3, [r7, #24]
 80094a2:	60d3      	str	r3, [r2, #12]
 80094a4:	e00f      	b.n	80094c6 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80094a6:	4b03      	ldr	r3, [pc, #12]	@ (80094b4 <_SendPacket+0x270>)
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	3301      	adds	r3, #1
 80094ac:	b2da      	uxtb	r2, r3
 80094ae:	4b01      	ldr	r3, [pc, #4]	@ (80094b4 <_SendPacket+0x270>)
 80094b0:	701a      	strb	r2, [r3, #0]
 80094b2:	e008      	b.n	80094c6 <_SendPacket+0x282>
 80094b4:	20005180 	.word	0x20005180
 80094b8:	e0001004 	.word	0xe0001004
    goto SendDone;
 80094bc:	bf00      	nop
 80094be:	e002      	b.n	80094c6 <_SendPacket+0x282>
      goto SendDone;
 80094c0:	bf00      	nop
 80094c2:	e000      	b.n	80094c6 <_SendPacket+0x282>
      goto SendDone;
 80094c4:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80094c6:	4b14      	ldr	r3, [pc, #80]	@ (8009518 <_SendPacket+0x2d4>)
 80094c8:	7e1b      	ldrb	r3, [r3, #24]
 80094ca:	4619      	mov	r1, r3
 80094cc:	4a13      	ldr	r2, [pc, #76]	@ (800951c <_SendPacket+0x2d8>)
 80094ce:	460b      	mov	r3, r1
 80094d0:	005b      	lsls	r3, r3, #1
 80094d2:	440b      	add	r3, r1
 80094d4:	00db      	lsls	r3, r3, #3
 80094d6:	4413      	add	r3, r2
 80094d8:	336c      	adds	r3, #108	@ 0x6c
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	4b0e      	ldr	r3, [pc, #56]	@ (8009518 <_SendPacket+0x2d4>)
 80094de:	7e1b      	ldrb	r3, [r3, #24]
 80094e0:	4618      	mov	r0, r3
 80094e2:	490e      	ldr	r1, [pc, #56]	@ (800951c <_SendPacket+0x2d8>)
 80094e4:	4603      	mov	r3, r0
 80094e6:	005b      	lsls	r3, r3, #1
 80094e8:	4403      	add	r3, r0
 80094ea:	00db      	lsls	r3, r3, #3
 80094ec:	440b      	add	r3, r1
 80094ee:	3370      	adds	r3, #112	@ 0x70
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d00b      	beq.n	800950e <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80094f6:	4b08      	ldr	r3, [pc, #32]	@ (8009518 <_SendPacket+0x2d4>)
 80094f8:	789b      	ldrb	r3, [r3, #2]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d107      	bne.n	800950e <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80094fe:	4b06      	ldr	r3, [pc, #24]	@ (8009518 <_SendPacket+0x2d4>)
 8009500:	2201      	movs	r2, #1
 8009502:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8009504:	f7ff fdbe 	bl	8009084 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8009508:	4b03      	ldr	r3, [pc, #12]	@ (8009518 <_SendPacket+0x2d4>)
 800950a:	2200      	movs	r2, #0
 800950c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800950e:	bf00      	nop
 8009510:	3728      	adds	r7, #40	@ 0x28
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
 8009516:	bf00      	nop
 8009518:	20005180 	.word	0x20005180
 800951c:	2000481c 	.word	0x2000481c

08009520 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8009520:	b580      	push	{r7, lr}
 8009522:	b086      	sub	sp, #24
 8009524:	af02      	add	r7, sp, #8
 8009526:	60f8      	str	r0, [r7, #12]
 8009528:	60b9      	str	r1, [r7, #8]
 800952a:	607a      	str	r2, [r7, #4]
 800952c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800952e:	2300      	movs	r3, #0
 8009530:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009534:	4917      	ldr	r1, [pc, #92]	@ (8009594 <SEGGER_SYSVIEW_Init+0x74>)
 8009536:	4818      	ldr	r0, [pc, #96]	@ (8009598 <SEGGER_SYSVIEW_Init+0x78>)
 8009538:	f7fe ff9c 	bl	8008474 <SEGGER_RTT_AllocUpBuffer>
 800953c:	4603      	mov	r3, r0
 800953e:	b2da      	uxtb	r2, r3
 8009540:	4b16      	ldr	r3, [pc, #88]	@ (800959c <SEGGER_SYSVIEW_Init+0x7c>)
 8009542:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8009544:	4b15      	ldr	r3, [pc, #84]	@ (800959c <SEGGER_SYSVIEW_Init+0x7c>)
 8009546:	785a      	ldrb	r2, [r3, #1]
 8009548:	4b14      	ldr	r3, [pc, #80]	@ (800959c <SEGGER_SYSVIEW_Init+0x7c>)
 800954a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800954c:	4b13      	ldr	r3, [pc, #76]	@ (800959c <SEGGER_SYSVIEW_Init+0x7c>)
 800954e:	7e1b      	ldrb	r3, [r3, #24]
 8009550:	4618      	mov	r0, r3
 8009552:	2300      	movs	r3, #0
 8009554:	9300      	str	r3, [sp, #0]
 8009556:	2308      	movs	r3, #8
 8009558:	4a11      	ldr	r2, [pc, #68]	@ (80095a0 <SEGGER_SYSVIEW_Init+0x80>)
 800955a:	490f      	ldr	r1, [pc, #60]	@ (8009598 <SEGGER_SYSVIEW_Init+0x78>)
 800955c:	f7ff f80e 	bl	800857c <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8009560:	4b0e      	ldr	r3, [pc, #56]	@ (800959c <SEGGER_SYSVIEW_Init+0x7c>)
 8009562:	2200      	movs	r2, #0
 8009564:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8009566:	4b0f      	ldr	r3, [pc, #60]	@ (80095a4 <SEGGER_SYSVIEW_Init+0x84>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a0c      	ldr	r2, [pc, #48]	@ (800959c <SEGGER_SYSVIEW_Init+0x7c>)
 800956c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800956e:	4a0b      	ldr	r2, [pc, #44]	@ (800959c <SEGGER_SYSVIEW_Init+0x7c>)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8009574:	4a09      	ldr	r2, [pc, #36]	@ (800959c <SEGGER_SYSVIEW_Init+0x7c>)
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800957a:	4a08      	ldr	r2, [pc, #32]	@ (800959c <SEGGER_SYSVIEW_Init+0x7c>)
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8009580:	4a06      	ldr	r2, [pc, #24]	@ (800959c <SEGGER_SYSVIEW_Init+0x7c>)
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8009586:	4b05      	ldr	r3, [pc, #20]	@ (800959c <SEGGER_SYSVIEW_Init+0x7c>)
 8009588:	2200      	movs	r2, #0
 800958a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800958c:	bf00      	nop
 800958e:	3710      	adds	r7, #16
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}
 8009594:	20004d78 	.word	0x20004d78
 8009598:	0800a7f4 	.word	0x0800a7f4
 800959c:	20005180 	.word	0x20005180
 80095a0:	20005178 	.word	0x20005178
 80095a4:	e0001004 	.word	0xe0001004

080095a8 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80095a8:	b480      	push	{r7}
 80095aa:	b083      	sub	sp, #12
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80095b0:	4a04      	ldr	r2, [pc, #16]	@ (80095c4 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6113      	str	r3, [r2, #16]
}
 80095b6:	bf00      	nop
 80095b8:	370c      	adds	r7, #12
 80095ba:	46bd      	mov	sp, r7
 80095bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c0:	4770      	bx	lr
 80095c2:	bf00      	nop
 80095c4:	20005180 	.word	0x20005180

080095c8 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b084      	sub	sp, #16
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80095d0:	f3ef 8311 	mrs	r3, BASEPRI
 80095d4:	f04f 0120 	mov.w	r1, #32
 80095d8:	f381 8811 	msr	BASEPRI, r1
 80095dc:	60fb      	str	r3, [r7, #12]
 80095de:	4808      	ldr	r0, [pc, #32]	@ (8009600 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80095e0:	f7ff fd44 	bl	800906c <_PreparePacket>
 80095e4:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80095e6:	687a      	ldr	r2, [r7, #4]
 80095e8:	68b9      	ldr	r1, [r7, #8]
 80095ea:	68b8      	ldr	r0, [r7, #8]
 80095ec:	f7ff fe2a 	bl	8009244 <_SendPacket>
  RECORD_END();
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f383 8811 	msr	BASEPRI, r3
}
 80095f6:	bf00      	nop
 80095f8:	3710      	adds	r7, #16
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
 80095fe:	bf00      	nop
 8009600:	200051b0 	.word	0x200051b0

08009604 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8009604:	b580      	push	{r7, lr}
 8009606:	b088      	sub	sp, #32
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800960e:	f3ef 8311 	mrs	r3, BASEPRI
 8009612:	f04f 0120 	mov.w	r1, #32
 8009616:	f381 8811 	msr	BASEPRI, r1
 800961a:	617b      	str	r3, [r7, #20]
 800961c:	4816      	ldr	r0, [pc, #88]	@ (8009678 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800961e:	f7ff fd25 	bl	800906c <_PreparePacket>
 8009622:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009624:	693b      	ldr	r3, [r7, #16]
 8009626:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	61fb      	str	r3, [r7, #28]
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	61bb      	str	r3, [r7, #24]
 8009630:	e00b      	b.n	800964a <SEGGER_SYSVIEW_RecordU32+0x46>
 8009632:	69bb      	ldr	r3, [r7, #24]
 8009634:	b2da      	uxtb	r2, r3
 8009636:	69fb      	ldr	r3, [r7, #28]
 8009638:	1c59      	adds	r1, r3, #1
 800963a:	61f9      	str	r1, [r7, #28]
 800963c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009640:	b2d2      	uxtb	r2, r2
 8009642:	701a      	strb	r2, [r3, #0]
 8009644:	69bb      	ldr	r3, [r7, #24]
 8009646:	09db      	lsrs	r3, r3, #7
 8009648:	61bb      	str	r3, [r7, #24]
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	2b7f      	cmp	r3, #127	@ 0x7f
 800964e:	d8f0      	bhi.n	8009632 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8009650:	69fb      	ldr	r3, [r7, #28]
 8009652:	1c5a      	adds	r2, r3, #1
 8009654:	61fa      	str	r2, [r7, #28]
 8009656:	69ba      	ldr	r2, [r7, #24]
 8009658:	b2d2      	uxtb	r2, r2
 800965a:	701a      	strb	r2, [r3, #0]
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8009660:	687a      	ldr	r2, [r7, #4]
 8009662:	68f9      	ldr	r1, [r7, #12]
 8009664:	6938      	ldr	r0, [r7, #16]
 8009666:	f7ff fded 	bl	8009244 <_SendPacket>
  RECORD_END();
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	f383 8811 	msr	BASEPRI, r3
}
 8009670:	bf00      	nop
 8009672:	3720      	adds	r7, #32
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}
 8009678:	200051b0 	.word	0x200051b0

0800967c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800967c:	b580      	push	{r7, lr}
 800967e:	b08c      	sub	sp, #48	@ 0x30
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8009688:	f3ef 8311 	mrs	r3, BASEPRI
 800968c:	f04f 0120 	mov.w	r1, #32
 8009690:	f381 8811 	msr	BASEPRI, r1
 8009694:	61fb      	str	r3, [r7, #28]
 8009696:	4825      	ldr	r0, [pc, #148]	@ (800972c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8009698:	f7ff fce8 	bl	800906c <_PreparePacket>
 800969c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80096aa:	e00b      	b.n	80096c4 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80096ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ae:	b2da      	uxtb	r2, r3
 80096b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096b2:	1c59      	adds	r1, r3, #1
 80096b4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80096b6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80096ba:	b2d2      	uxtb	r2, r2
 80096bc:	701a      	strb	r2, [r3, #0]
 80096be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c0:	09db      	lsrs	r3, r3, #7
 80096c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80096c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80096c8:	d8f0      	bhi.n	80096ac <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80096ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096cc:	1c5a      	adds	r2, r3, #1
 80096ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80096d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096d2:	b2d2      	uxtb	r2, r2
 80096d4:	701a      	strb	r2, [r3, #0]
 80096d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096d8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	623b      	str	r3, [r7, #32]
 80096e2:	e00b      	b.n	80096fc <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80096e4:	6a3b      	ldr	r3, [r7, #32]
 80096e6:	b2da      	uxtb	r2, r3
 80096e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ea:	1c59      	adds	r1, r3, #1
 80096ec:	6279      	str	r1, [r7, #36]	@ 0x24
 80096ee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80096f2:	b2d2      	uxtb	r2, r2
 80096f4:	701a      	strb	r2, [r3, #0]
 80096f6:	6a3b      	ldr	r3, [r7, #32]
 80096f8:	09db      	lsrs	r3, r3, #7
 80096fa:	623b      	str	r3, [r7, #32]
 80096fc:	6a3b      	ldr	r3, [r7, #32]
 80096fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8009700:	d8f0      	bhi.n	80096e4 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8009702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009704:	1c5a      	adds	r2, r3, #1
 8009706:	627a      	str	r2, [r7, #36]	@ 0x24
 8009708:	6a3a      	ldr	r2, [r7, #32]
 800970a:	b2d2      	uxtb	r2, r2
 800970c:	701a      	strb	r2, [r3, #0]
 800970e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009710:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8009712:	68fa      	ldr	r2, [r7, #12]
 8009714:	6979      	ldr	r1, [r7, #20]
 8009716:	69b8      	ldr	r0, [r7, #24]
 8009718:	f7ff fd94 	bl	8009244 <_SendPacket>
  RECORD_END();
 800971c:	69fb      	ldr	r3, [r7, #28]
 800971e:	f383 8811 	msr	BASEPRI, r3
}
 8009722:	bf00      	nop
 8009724:	3730      	adds	r7, #48	@ 0x30
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}
 800972a:	bf00      	nop
 800972c:	200051b0 	.word	0x200051b0

08009730 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8009730:	b580      	push	{r7, lr}
 8009732:	b08c      	sub	sp, #48	@ 0x30
 8009734:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8009736:	4b58      	ldr	r3, [pc, #352]	@ (8009898 <SEGGER_SYSVIEW_Start+0x168>)
 8009738:	2201      	movs	r2, #1
 800973a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800973c:	f3ef 8311 	mrs	r3, BASEPRI
 8009740:	f04f 0120 	mov.w	r1, #32
 8009744:	f381 8811 	msr	BASEPRI, r1
 8009748:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800974a:	4b53      	ldr	r3, [pc, #332]	@ (8009898 <SEGGER_SYSVIEW_Start+0x168>)
 800974c:	785b      	ldrb	r3, [r3, #1]
 800974e:	220a      	movs	r2, #10
 8009750:	4952      	ldr	r1, [pc, #328]	@ (800989c <SEGGER_SYSVIEW_Start+0x16c>)
 8009752:	4618      	mov	r0, r3
 8009754:	f7f6 fd5c 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800975e:	200a      	movs	r0, #10
 8009760:	f7ff ff32 	bl	80095c8 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8009764:	f3ef 8311 	mrs	r3, BASEPRI
 8009768:	f04f 0120 	mov.w	r1, #32
 800976c:	f381 8811 	msr	BASEPRI, r1
 8009770:	60bb      	str	r3, [r7, #8]
 8009772:	484b      	ldr	r0, [pc, #300]	@ (80098a0 <SEGGER_SYSVIEW_Start+0x170>)
 8009774:	f7ff fc7a 	bl	800906c <_PreparePacket>
 8009778:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009782:	4b45      	ldr	r3, [pc, #276]	@ (8009898 <SEGGER_SYSVIEW_Start+0x168>)
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009788:	e00b      	b.n	80097a2 <SEGGER_SYSVIEW_Start+0x72>
 800978a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800978c:	b2da      	uxtb	r2, r3
 800978e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009790:	1c59      	adds	r1, r3, #1
 8009792:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009794:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009798:	b2d2      	uxtb	r2, r2
 800979a:	701a      	strb	r2, [r3, #0]
 800979c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800979e:	09db      	lsrs	r3, r3, #7
 80097a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80097a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80097a6:	d8f0      	bhi.n	800978a <SEGGER_SYSVIEW_Start+0x5a>
 80097a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097aa:	1c5a      	adds	r2, r3, #1
 80097ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80097ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097b0:	b2d2      	uxtb	r2, r2
 80097b2:	701a      	strb	r2, [r3, #0]
 80097b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80097bc:	4b36      	ldr	r3, [pc, #216]	@ (8009898 <SEGGER_SYSVIEW_Start+0x168>)
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	623b      	str	r3, [r7, #32]
 80097c2:	e00b      	b.n	80097dc <SEGGER_SYSVIEW_Start+0xac>
 80097c4:	6a3b      	ldr	r3, [r7, #32]
 80097c6:	b2da      	uxtb	r2, r3
 80097c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ca:	1c59      	adds	r1, r3, #1
 80097cc:	6279      	str	r1, [r7, #36]	@ 0x24
 80097ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80097d2:	b2d2      	uxtb	r2, r2
 80097d4:	701a      	strb	r2, [r3, #0]
 80097d6:	6a3b      	ldr	r3, [r7, #32]
 80097d8:	09db      	lsrs	r3, r3, #7
 80097da:	623b      	str	r3, [r7, #32]
 80097dc:	6a3b      	ldr	r3, [r7, #32]
 80097de:	2b7f      	cmp	r3, #127	@ 0x7f
 80097e0:	d8f0      	bhi.n	80097c4 <SEGGER_SYSVIEW_Start+0x94>
 80097e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e4:	1c5a      	adds	r2, r3, #1
 80097e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80097e8:	6a3a      	ldr	r2, [r7, #32]
 80097ea:	b2d2      	uxtb	r2, r2
 80097ec:	701a      	strb	r2, [r3, #0]
 80097ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	61fb      	str	r3, [r7, #28]
 80097f6:	4b28      	ldr	r3, [pc, #160]	@ (8009898 <SEGGER_SYSVIEW_Start+0x168>)
 80097f8:	691b      	ldr	r3, [r3, #16]
 80097fa:	61bb      	str	r3, [r7, #24]
 80097fc:	e00b      	b.n	8009816 <SEGGER_SYSVIEW_Start+0xe6>
 80097fe:	69bb      	ldr	r3, [r7, #24]
 8009800:	b2da      	uxtb	r2, r3
 8009802:	69fb      	ldr	r3, [r7, #28]
 8009804:	1c59      	adds	r1, r3, #1
 8009806:	61f9      	str	r1, [r7, #28]
 8009808:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800980c:	b2d2      	uxtb	r2, r2
 800980e:	701a      	strb	r2, [r3, #0]
 8009810:	69bb      	ldr	r3, [r7, #24]
 8009812:	09db      	lsrs	r3, r3, #7
 8009814:	61bb      	str	r3, [r7, #24]
 8009816:	69bb      	ldr	r3, [r7, #24]
 8009818:	2b7f      	cmp	r3, #127	@ 0x7f
 800981a:	d8f0      	bhi.n	80097fe <SEGGER_SYSVIEW_Start+0xce>
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	1c5a      	adds	r2, r3, #1
 8009820:	61fa      	str	r2, [r7, #28]
 8009822:	69ba      	ldr	r2, [r7, #24]
 8009824:	b2d2      	uxtb	r2, r2
 8009826:	701a      	strb	r2, [r3, #0]
 8009828:	69fb      	ldr	r3, [r7, #28]
 800982a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	617b      	str	r3, [r7, #20]
 8009830:	2300      	movs	r3, #0
 8009832:	613b      	str	r3, [r7, #16]
 8009834:	e00b      	b.n	800984e <SEGGER_SYSVIEW_Start+0x11e>
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	b2da      	uxtb	r2, r3
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	1c59      	adds	r1, r3, #1
 800983e:	6179      	str	r1, [r7, #20]
 8009840:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009844:	b2d2      	uxtb	r2, r2
 8009846:	701a      	strb	r2, [r3, #0]
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	09db      	lsrs	r3, r3, #7
 800984c:	613b      	str	r3, [r7, #16]
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	2b7f      	cmp	r3, #127	@ 0x7f
 8009852:	d8f0      	bhi.n	8009836 <SEGGER_SYSVIEW_Start+0x106>
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	1c5a      	adds	r2, r3, #1
 8009858:	617a      	str	r2, [r7, #20]
 800985a:	693a      	ldr	r2, [r7, #16]
 800985c:	b2d2      	uxtb	r2, r2
 800985e:	701a      	strb	r2, [r3, #0]
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8009864:	2218      	movs	r2, #24
 8009866:	6839      	ldr	r1, [r7, #0]
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f7ff fceb 	bl	8009244 <_SendPacket>
      RECORD_END();
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8009874:	4b08      	ldr	r3, [pc, #32]	@ (8009898 <SEGGER_SYSVIEW_Start+0x168>)
 8009876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009878:	2b00      	cmp	r3, #0
 800987a:	d002      	beq.n	8009882 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800987c:	4b06      	ldr	r3, [pc, #24]	@ (8009898 <SEGGER_SYSVIEW_Start+0x168>)
 800987e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009880:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8009882:	f000 f9eb 	bl	8009c5c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8009886:	f000 f9b1 	bl	8009bec <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800988a:	f000 fd21 	bl	800a2d0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800988e:	bf00      	nop
 8009890:	3730      	adds	r7, #48	@ 0x30
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	20005180 	.word	0x20005180
 800989c:	0800a844 	.word	0x0800a844
 80098a0:	200051b0 	.word	0x200051b0

080098a4 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80098aa:	f3ef 8311 	mrs	r3, BASEPRI
 80098ae:	f04f 0120 	mov.w	r1, #32
 80098b2:	f381 8811 	msr	BASEPRI, r1
 80098b6:	607b      	str	r3, [r7, #4]
 80098b8:	480b      	ldr	r0, [pc, #44]	@ (80098e8 <SEGGER_SYSVIEW_Stop+0x44>)
 80098ba:	f7ff fbd7 	bl	800906c <_PreparePacket>
 80098be:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80098c0:	4b0a      	ldr	r3, [pc, #40]	@ (80098ec <SEGGER_SYSVIEW_Stop+0x48>)
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d007      	beq.n	80098d8 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80098c8:	220b      	movs	r2, #11
 80098ca:	6839      	ldr	r1, [r7, #0]
 80098cc:	6838      	ldr	r0, [r7, #0]
 80098ce:	f7ff fcb9 	bl	8009244 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80098d2:	4b06      	ldr	r3, [pc, #24]	@ (80098ec <SEGGER_SYSVIEW_Stop+0x48>)
 80098d4:	2200      	movs	r2, #0
 80098d6:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f383 8811 	msr	BASEPRI, r3
}
 80098de:	bf00      	nop
 80098e0:	3708      	adds	r7, #8
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	200051b0 	.word	0x200051b0
 80098ec:	20005180 	.word	0x20005180

080098f0 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b08c      	sub	sp, #48	@ 0x30
 80098f4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80098f6:	f3ef 8311 	mrs	r3, BASEPRI
 80098fa:	f04f 0120 	mov.w	r1, #32
 80098fe:	f381 8811 	msr	BASEPRI, r1
 8009902:	60fb      	str	r3, [r7, #12]
 8009904:	4845      	ldr	r0, [pc, #276]	@ (8009a1c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8009906:	f7ff fbb1 	bl	800906c <_PreparePacket>
 800990a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009914:	4b42      	ldr	r3, [pc, #264]	@ (8009a20 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	62bb      	str	r3, [r7, #40]	@ 0x28
 800991a:	e00b      	b.n	8009934 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800991c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800991e:	b2da      	uxtb	r2, r3
 8009920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009922:	1c59      	adds	r1, r3, #1
 8009924:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009926:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800992a:	b2d2      	uxtb	r2, r2
 800992c:	701a      	strb	r2, [r3, #0]
 800992e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009930:	09db      	lsrs	r3, r3, #7
 8009932:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009936:	2b7f      	cmp	r3, #127	@ 0x7f
 8009938:	d8f0      	bhi.n	800991c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800993a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800993c:	1c5a      	adds	r2, r3, #1
 800993e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009940:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009942:	b2d2      	uxtb	r2, r2
 8009944:	701a      	strb	r2, [r3, #0]
 8009946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009948:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	627b      	str	r3, [r7, #36]	@ 0x24
 800994e:	4b34      	ldr	r3, [pc, #208]	@ (8009a20 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	623b      	str	r3, [r7, #32]
 8009954:	e00b      	b.n	800996e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8009956:	6a3b      	ldr	r3, [r7, #32]
 8009958:	b2da      	uxtb	r2, r3
 800995a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800995c:	1c59      	adds	r1, r3, #1
 800995e:	6279      	str	r1, [r7, #36]	@ 0x24
 8009960:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009964:	b2d2      	uxtb	r2, r2
 8009966:	701a      	strb	r2, [r3, #0]
 8009968:	6a3b      	ldr	r3, [r7, #32]
 800996a:	09db      	lsrs	r3, r3, #7
 800996c:	623b      	str	r3, [r7, #32]
 800996e:	6a3b      	ldr	r3, [r7, #32]
 8009970:	2b7f      	cmp	r3, #127	@ 0x7f
 8009972:	d8f0      	bhi.n	8009956 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8009974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009976:	1c5a      	adds	r2, r3, #1
 8009978:	627a      	str	r2, [r7, #36]	@ 0x24
 800997a:	6a3a      	ldr	r2, [r7, #32]
 800997c:	b2d2      	uxtb	r2, r2
 800997e:	701a      	strb	r2, [r3, #0]
 8009980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009982:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	61fb      	str	r3, [r7, #28]
 8009988:	4b25      	ldr	r3, [pc, #148]	@ (8009a20 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800998a:	691b      	ldr	r3, [r3, #16]
 800998c:	61bb      	str	r3, [r7, #24]
 800998e:	e00b      	b.n	80099a8 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	b2da      	uxtb	r2, r3
 8009994:	69fb      	ldr	r3, [r7, #28]
 8009996:	1c59      	adds	r1, r3, #1
 8009998:	61f9      	str	r1, [r7, #28]
 800999a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800999e:	b2d2      	uxtb	r2, r2
 80099a0:	701a      	strb	r2, [r3, #0]
 80099a2:	69bb      	ldr	r3, [r7, #24]
 80099a4:	09db      	lsrs	r3, r3, #7
 80099a6:	61bb      	str	r3, [r7, #24]
 80099a8:	69bb      	ldr	r3, [r7, #24]
 80099aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80099ac:	d8f0      	bhi.n	8009990 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80099ae:	69fb      	ldr	r3, [r7, #28]
 80099b0:	1c5a      	adds	r2, r3, #1
 80099b2:	61fa      	str	r2, [r7, #28]
 80099b4:	69ba      	ldr	r2, [r7, #24]
 80099b6:	b2d2      	uxtb	r2, r2
 80099b8:	701a      	strb	r2, [r3, #0]
 80099ba:	69fb      	ldr	r3, [r7, #28]
 80099bc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	617b      	str	r3, [r7, #20]
 80099c2:	2300      	movs	r3, #0
 80099c4:	613b      	str	r3, [r7, #16]
 80099c6:	e00b      	b.n	80099e0 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80099c8:	693b      	ldr	r3, [r7, #16]
 80099ca:	b2da      	uxtb	r2, r3
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	1c59      	adds	r1, r3, #1
 80099d0:	6179      	str	r1, [r7, #20]
 80099d2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80099d6:	b2d2      	uxtb	r2, r2
 80099d8:	701a      	strb	r2, [r3, #0]
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	09db      	lsrs	r3, r3, #7
 80099de:	613b      	str	r3, [r7, #16]
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80099e4:	d8f0      	bhi.n	80099c8 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	1c5a      	adds	r2, r3, #1
 80099ea:	617a      	str	r2, [r7, #20]
 80099ec:	693a      	ldr	r2, [r7, #16]
 80099ee:	b2d2      	uxtb	r2, r2
 80099f0:	701a      	strb	r2, [r3, #0]
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80099f6:	2218      	movs	r2, #24
 80099f8:	6879      	ldr	r1, [r7, #4]
 80099fa:	68b8      	ldr	r0, [r7, #8]
 80099fc:	f7ff fc22 	bl	8009244 <_SendPacket>
  RECORD_END();
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8009a06:	4b06      	ldr	r3, [pc, #24]	@ (8009a20 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d002      	beq.n	8009a14 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8009a0e:	4b04      	ldr	r3, [pc, #16]	@ (8009a20 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8009a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a12:	4798      	blx	r3
  }
}
 8009a14:	bf00      	nop
 8009a16:	3730      	adds	r7, #48	@ 0x30
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}
 8009a1c:	200051b0 	.word	0x200051b0
 8009a20:	20005180 	.word	0x20005180

08009a24 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b092      	sub	sp, #72	@ 0x48
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8009a2c:	f3ef 8311 	mrs	r3, BASEPRI
 8009a30:	f04f 0120 	mov.w	r1, #32
 8009a34:	f381 8811 	msr	BASEPRI, r1
 8009a38:	617b      	str	r3, [r7, #20]
 8009a3a:	486a      	ldr	r0, [pc, #424]	@ (8009be4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8009a3c:	f7ff fb16 	bl	800906c <_PreparePacket>
 8009a40:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681a      	ldr	r2, [r3, #0]
 8009a4e:	4b66      	ldr	r3, [pc, #408]	@ (8009be8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8009a50:	691b      	ldr	r3, [r3, #16]
 8009a52:	1ad3      	subs	r3, r2, r3
 8009a54:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a56:	e00b      	b.n	8009a70 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8009a58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a5a:	b2da      	uxtb	r2, r3
 8009a5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a5e:	1c59      	adds	r1, r3, #1
 8009a60:	6479      	str	r1, [r7, #68]	@ 0x44
 8009a62:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009a66:	b2d2      	uxtb	r2, r2
 8009a68:	701a      	strb	r2, [r3, #0]
 8009a6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a6c:	09db      	lsrs	r3, r3, #7
 8009a6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a72:	2b7f      	cmp	r3, #127	@ 0x7f
 8009a74:	d8f0      	bhi.n	8009a58 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8009a76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a78:	1c5a      	adds	r2, r3, #1
 8009a7a:	647a      	str	r2, [r7, #68]	@ 0x44
 8009a7c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a7e:	b2d2      	uxtb	r2, r2
 8009a80:	701a      	strb	r2, [r3, #0]
 8009a82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a84:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	689b      	ldr	r3, [r3, #8]
 8009a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009a90:	e00b      	b.n	8009aaa <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8009a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a94:	b2da      	uxtb	r2, r3
 8009a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a98:	1c59      	adds	r1, r3, #1
 8009a9a:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8009a9c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009aa0:	b2d2      	uxtb	r2, r2
 8009aa2:	701a      	strb	r2, [r3, #0]
 8009aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aa6:	09db      	lsrs	r3, r3, #7
 8009aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aac:	2b7f      	cmp	r3, #127	@ 0x7f
 8009aae:	d8f0      	bhi.n	8009a92 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8009ab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ab2:	1c5a      	adds	r2, r3, #1
 8009ab4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8009ab6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009ab8:	b2d2      	uxtb	r2, r2
 8009aba:	701a      	strb	r2, [r3, #0]
 8009abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009abe:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	685b      	ldr	r3, [r3, #4]
 8009ac4:	2220      	movs	r2, #32
 8009ac6:	4619      	mov	r1, r3
 8009ac8:	68f8      	ldr	r0, [r7, #12]
 8009aca:	f7ff fa96 	bl	8008ffa <_EncodeStr>
 8009ace:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8009ad0:	2209      	movs	r2, #9
 8009ad2:	68f9      	ldr	r1, [r7, #12]
 8009ad4:	6938      	ldr	r0, [r7, #16]
 8009ad6:	f7ff fbb5 	bl	8009244 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	4b40      	ldr	r3, [pc, #256]	@ (8009be8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8009ae8:	691b      	ldr	r3, [r3, #16]
 8009aea:	1ad3      	subs	r3, r2, r3
 8009aec:	633b      	str	r3, [r7, #48]	@ 0x30
 8009aee:	e00b      	b.n	8009b08 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8009af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af2:	b2da      	uxtb	r2, r3
 8009af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009af6:	1c59      	adds	r1, r3, #1
 8009af8:	6379      	str	r1, [r7, #52]	@ 0x34
 8009afa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009afe:	b2d2      	uxtb	r2, r2
 8009b00:	701a      	strb	r2, [r3, #0]
 8009b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b04:	09db      	lsrs	r3, r3, #7
 8009b06:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b0a:	2b7f      	cmp	r3, #127	@ 0x7f
 8009b0c:	d8f0      	bhi.n	8009af0 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8009b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b10:	1c5a      	adds	r2, r3, #1
 8009b12:	637a      	str	r2, [r7, #52]	@ 0x34
 8009b14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b16:	b2d2      	uxtb	r2, r2
 8009b18:	701a      	strb	r2, [r3, #0]
 8009b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b1c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	68db      	ldr	r3, [r3, #12]
 8009b26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b28:	e00b      	b.n	8009b42 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8009b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b2c:	b2da      	uxtb	r2, r3
 8009b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b30:	1c59      	adds	r1, r3, #1
 8009b32:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8009b34:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009b38:	b2d2      	uxtb	r2, r2
 8009b3a:	701a      	strb	r2, [r3, #0]
 8009b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b3e:	09db      	lsrs	r3, r3, #7
 8009b40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b44:	2b7f      	cmp	r3, #127	@ 0x7f
 8009b46:	d8f0      	bhi.n	8009b2a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8009b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b4a:	1c5a      	adds	r2, r3, #1
 8009b4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b50:	b2d2      	uxtb	r2, r2
 8009b52:	701a      	strb	r2, [r3, #0]
 8009b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b56:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	691b      	ldr	r3, [r3, #16]
 8009b60:	623b      	str	r3, [r7, #32]
 8009b62:	e00b      	b.n	8009b7c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8009b64:	6a3b      	ldr	r3, [r7, #32]
 8009b66:	b2da      	uxtb	r2, r3
 8009b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b6a:	1c59      	adds	r1, r3, #1
 8009b6c:	6279      	str	r1, [r7, #36]	@ 0x24
 8009b6e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009b72:	b2d2      	uxtb	r2, r2
 8009b74:	701a      	strb	r2, [r3, #0]
 8009b76:	6a3b      	ldr	r3, [r7, #32]
 8009b78:	09db      	lsrs	r3, r3, #7
 8009b7a:	623b      	str	r3, [r7, #32]
 8009b7c:	6a3b      	ldr	r3, [r7, #32]
 8009b7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8009b80:	d8f0      	bhi.n	8009b64 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8009b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b84:	1c5a      	adds	r2, r3, #1
 8009b86:	627a      	str	r2, [r7, #36]	@ 0x24
 8009b88:	6a3a      	ldr	r2, [r7, #32]
 8009b8a:	b2d2      	uxtb	r2, r2
 8009b8c:	701a      	strb	r2, [r3, #0]
 8009b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b90:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	61fb      	str	r3, [r7, #28]
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	695b      	ldr	r3, [r3, #20]
 8009b9a:	61bb      	str	r3, [r7, #24]
 8009b9c:	e00b      	b.n	8009bb6 <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 8009b9e:	69bb      	ldr	r3, [r7, #24]
 8009ba0:	b2da      	uxtb	r2, r3
 8009ba2:	69fb      	ldr	r3, [r7, #28]
 8009ba4:	1c59      	adds	r1, r3, #1
 8009ba6:	61f9      	str	r1, [r7, #28]
 8009ba8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009bac:	b2d2      	uxtb	r2, r2
 8009bae:	701a      	strb	r2, [r3, #0]
 8009bb0:	69bb      	ldr	r3, [r7, #24]
 8009bb2:	09db      	lsrs	r3, r3, #7
 8009bb4:	61bb      	str	r3, [r7, #24]
 8009bb6:	69bb      	ldr	r3, [r7, #24]
 8009bb8:	2b7f      	cmp	r3, #127	@ 0x7f
 8009bba:	d8f0      	bhi.n	8009b9e <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 8009bbc:	69fb      	ldr	r3, [r7, #28]
 8009bbe:	1c5a      	adds	r2, r3, #1
 8009bc0:	61fa      	str	r2, [r7, #28]
 8009bc2:	69ba      	ldr	r2, [r7, #24]
 8009bc4:	b2d2      	uxtb	r2, r2
 8009bc6:	701a      	strb	r2, [r3, #0]
 8009bc8:	69fb      	ldr	r3, [r7, #28]
 8009bca:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8009bcc:	2215      	movs	r2, #21
 8009bce:	68f9      	ldr	r1, [r7, #12]
 8009bd0:	6938      	ldr	r0, [r7, #16]
 8009bd2:	f7ff fb37 	bl	8009244 <_SendPacket>
  RECORD_END();
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	f383 8811 	msr	BASEPRI, r3
}
 8009bdc:	bf00      	nop
 8009bde:	3748      	adds	r7, #72	@ 0x48
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}
 8009be4:	200051b0 	.word	0x200051b0
 8009be8:	20005180 	.word	0x20005180

08009bec <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8009bec:	b580      	push	{r7, lr}
 8009bee:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8009bf0:	4b07      	ldr	r3, [pc, #28]	@ (8009c10 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8009bf2:	6a1b      	ldr	r3, [r3, #32]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d008      	beq.n	8009c0a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8009bf8:	4b05      	ldr	r3, [pc, #20]	@ (8009c10 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8009bfa:	6a1b      	ldr	r3, [r3, #32]
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d003      	beq.n	8009c0a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8009c02:	4b03      	ldr	r3, [pc, #12]	@ (8009c10 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8009c04:	6a1b      	ldr	r3, [r3, #32]
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	4798      	blx	r3
  }
}
 8009c0a:	bf00      	nop
 8009c0c:	bd80      	pop	{r7, pc}
 8009c0e:	bf00      	nop
 8009c10:	20005180 	.word	0x20005180

08009c14 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b086      	sub	sp, #24
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8009c1c:	f3ef 8311 	mrs	r3, BASEPRI
 8009c20:	f04f 0120 	mov.w	r1, #32
 8009c24:	f381 8811 	msr	BASEPRI, r1
 8009c28:	617b      	str	r3, [r7, #20]
 8009c2a:	480b      	ldr	r0, [pc, #44]	@ (8009c58 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8009c2c:	f7ff fa1e 	bl	800906c <_PreparePacket>
 8009c30:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8009c32:	2280      	movs	r2, #128	@ 0x80
 8009c34:	6879      	ldr	r1, [r7, #4]
 8009c36:	6938      	ldr	r0, [r7, #16]
 8009c38:	f7ff f9df 	bl	8008ffa <_EncodeStr>
 8009c3c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8009c3e:	220e      	movs	r2, #14
 8009c40:	68f9      	ldr	r1, [r7, #12]
 8009c42:	6938      	ldr	r0, [r7, #16]
 8009c44:	f7ff fafe 	bl	8009244 <_SendPacket>
  RECORD_END();
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	f383 8811 	msr	BASEPRI, r3
}
 8009c4e:	bf00      	nop
 8009c50:	3718      	adds	r7, #24
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd80      	pop	{r7, pc}
 8009c56:	bf00      	nop
 8009c58:	200051b0 	.word	0x200051b0

08009c5c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8009c5c:	b590      	push	{r4, r7, lr}
 8009c5e:	b083      	sub	sp, #12
 8009c60:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8009c62:	4b15      	ldr	r3, [pc, #84]	@ (8009cb8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8009c64:	6a1b      	ldr	r3, [r3, #32]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d01a      	beq.n	8009ca0 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8009c6a:	4b13      	ldr	r3, [pc, #76]	@ (8009cb8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8009c6c:	6a1b      	ldr	r3, [r3, #32]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d015      	beq.n	8009ca0 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8009c74:	4b10      	ldr	r3, [pc, #64]	@ (8009cb8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8009c76:	6a1b      	ldr	r3, [r3, #32]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4798      	blx	r3
 8009c7c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8009c80:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8009c82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c86:	f04f 0200 	mov.w	r2, #0
 8009c8a:	f04f 0300 	mov.w	r3, #0
 8009c8e:	000a      	movs	r2, r1
 8009c90:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8009c92:	4613      	mov	r3, r2
 8009c94:	461a      	mov	r2, r3
 8009c96:	4621      	mov	r1, r4
 8009c98:	200d      	movs	r0, #13
 8009c9a:	f7ff fcef 	bl	800967c <SEGGER_SYSVIEW_RecordU32x2>
 8009c9e:	e006      	b.n	8009cae <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8009ca0:	4b06      	ldr	r3, [pc, #24]	@ (8009cbc <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	200c      	movs	r0, #12
 8009ca8:	f7ff fcac 	bl	8009604 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8009cac:	bf00      	nop
 8009cae:	bf00      	nop
 8009cb0:	370c      	adds	r7, #12
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd90      	pop	{r4, r7, pc}
 8009cb6:	bf00      	nop
 8009cb8:	20005180 	.word	0x20005180
 8009cbc:	e0001004 	.word	0xe0001004

08009cc0 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b086      	sub	sp, #24
 8009cc4:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8009cc6:	f3ef 8311 	mrs	r3, BASEPRI
 8009cca:	f04f 0120 	mov.w	r1, #32
 8009cce:	f381 8811 	msr	BASEPRI, r1
 8009cd2:	60fb      	str	r3, [r7, #12]
 8009cd4:	4819      	ldr	r0, [pc, #100]	@ (8009d3c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8009cd6:	f7ff f9c9 	bl	800906c <_PreparePacket>
 8009cda:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8009ce0:	4b17      	ldr	r3, [pc, #92]	@ (8009d40 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ce8:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	617b      	str	r3, [r7, #20]
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	613b      	str	r3, [r7, #16]
 8009cf2:	e00b      	b.n	8009d0c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	b2da      	uxtb	r2, r3
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	1c59      	adds	r1, r3, #1
 8009cfc:	6179      	str	r1, [r7, #20]
 8009cfe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009d02:	b2d2      	uxtb	r2, r2
 8009d04:	701a      	strb	r2, [r3, #0]
 8009d06:	693b      	ldr	r3, [r7, #16]
 8009d08:	09db      	lsrs	r3, r3, #7
 8009d0a:	613b      	str	r3, [r7, #16]
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8009d10:	d8f0      	bhi.n	8009cf4 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	1c5a      	adds	r2, r3, #1
 8009d16:	617a      	str	r2, [r7, #20]
 8009d18:	693a      	ldr	r2, [r7, #16]
 8009d1a:	b2d2      	uxtb	r2, r2
 8009d1c:	701a      	strb	r2, [r3, #0]
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8009d22:	2202      	movs	r2, #2
 8009d24:	6879      	ldr	r1, [r7, #4]
 8009d26:	68b8      	ldr	r0, [r7, #8]
 8009d28:	f7ff fa8c 	bl	8009244 <_SendPacket>
  RECORD_END();
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	f383 8811 	msr	BASEPRI, r3
}
 8009d32:	bf00      	nop
 8009d34:	3718      	adds	r7, #24
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}
 8009d3a:	bf00      	nop
 8009d3c:	200051b0 	.word	0x200051b0
 8009d40:	e000ed04 	.word	0xe000ed04

08009d44 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b082      	sub	sp, #8
 8009d48:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8009d4a:	f3ef 8311 	mrs	r3, BASEPRI
 8009d4e:	f04f 0120 	mov.w	r1, #32
 8009d52:	f381 8811 	msr	BASEPRI, r1
 8009d56:	607b      	str	r3, [r7, #4]
 8009d58:	4807      	ldr	r0, [pc, #28]	@ (8009d78 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8009d5a:	f7ff f987 	bl	800906c <_PreparePacket>
 8009d5e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8009d60:	2203      	movs	r2, #3
 8009d62:	6839      	ldr	r1, [r7, #0]
 8009d64:	6838      	ldr	r0, [r7, #0]
 8009d66:	f7ff fa6d 	bl	8009244 <_SendPacket>
  RECORD_END();
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f383 8811 	msr	BASEPRI, r3
}
 8009d70:	bf00      	nop
 8009d72:	3708      	adds	r7, #8
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}
 8009d78:	200051b0 	.word	0x200051b0

08009d7c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8009d82:	f3ef 8311 	mrs	r3, BASEPRI
 8009d86:	f04f 0120 	mov.w	r1, #32
 8009d8a:	f381 8811 	msr	BASEPRI, r1
 8009d8e:	607b      	str	r3, [r7, #4]
 8009d90:	4807      	ldr	r0, [pc, #28]	@ (8009db0 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8009d92:	f7ff f96b 	bl	800906c <_PreparePacket>
 8009d96:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8009d98:	2212      	movs	r2, #18
 8009d9a:	6839      	ldr	r1, [r7, #0]
 8009d9c:	6838      	ldr	r0, [r7, #0]
 8009d9e:	f7ff fa51 	bl	8009244 <_SendPacket>
  RECORD_END();
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f383 8811 	msr	BASEPRI, r3
}
 8009da8:	bf00      	nop
 8009daa:	3708      	adds	r7, #8
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}
 8009db0:	200051b0 	.word	0x200051b0

08009db4 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b088      	sub	sp, #32
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8009dbc:	f3ef 8311 	mrs	r3, BASEPRI
 8009dc0:	f04f 0120 	mov.w	r1, #32
 8009dc4:	f381 8811 	msr	BASEPRI, r1
 8009dc8:	617b      	str	r3, [r7, #20]
 8009dca:	4817      	ldr	r0, [pc, #92]	@ (8009e28 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 8009dcc:	f7ff f94e 	bl	800906c <_PreparePacket>
 8009dd0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	61fb      	str	r3, [r7, #28]
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	61bb      	str	r3, [r7, #24]
 8009dde:	e00b      	b.n	8009df8 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 8009de0:	69bb      	ldr	r3, [r7, #24]
 8009de2:	b2da      	uxtb	r2, r3
 8009de4:	69fb      	ldr	r3, [r7, #28]
 8009de6:	1c59      	adds	r1, r3, #1
 8009de8:	61f9      	str	r1, [r7, #28]
 8009dea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009dee:	b2d2      	uxtb	r2, r2
 8009df0:	701a      	strb	r2, [r3, #0]
 8009df2:	69bb      	ldr	r3, [r7, #24]
 8009df4:	09db      	lsrs	r3, r3, #7
 8009df6:	61bb      	str	r3, [r7, #24]
 8009df8:	69bb      	ldr	r3, [r7, #24]
 8009dfa:	2b7f      	cmp	r3, #127	@ 0x7f
 8009dfc:	d8f0      	bhi.n	8009de0 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 8009dfe:	69fb      	ldr	r3, [r7, #28]
 8009e00:	1c5a      	adds	r2, r3, #1
 8009e02:	61fa      	str	r2, [r7, #28]
 8009e04:	69ba      	ldr	r2, [r7, #24]
 8009e06:	b2d2      	uxtb	r2, r2
 8009e08:	701a      	strb	r2, [r3, #0]
 8009e0a:	69fb      	ldr	r3, [r7, #28]
 8009e0c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8009e0e:	221c      	movs	r2, #28
 8009e10:	68f9      	ldr	r1, [r7, #12]
 8009e12:	6938      	ldr	r0, [r7, #16]
 8009e14:	f7ff fa16 	bl	8009244 <_SendPacket>
  RECORD_END();
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	f383 8811 	msr	BASEPRI, r3
}
 8009e1e:	bf00      	nop
 8009e20:	3720      	adds	r7, #32
 8009e22:	46bd      	mov	sp, r7
 8009e24:	bd80      	pop	{r7, pc}
 8009e26:	bf00      	nop
 8009e28:	200051b0 	.word	0x200051b0

08009e2c <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b08a      	sub	sp, #40	@ 0x28
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8009e36:	f3ef 8311 	mrs	r3, BASEPRI
 8009e3a:	f04f 0120 	mov.w	r1, #32
 8009e3e:	f381 8811 	msr	BASEPRI, r1
 8009e42:	617b      	str	r3, [r7, #20]
 8009e44:	4824      	ldr	r0, [pc, #144]	@ (8009ed8 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 8009e46:	f7ff f911 	bl	800906c <_PreparePacket>
 8009e4a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009e4c:	693b      	ldr	r3, [r7, #16]
 8009e4e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	623b      	str	r3, [r7, #32]
 8009e58:	e00b      	b.n	8009e72 <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 8009e5a:	6a3b      	ldr	r3, [r7, #32]
 8009e5c:	b2da      	uxtb	r2, r3
 8009e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e60:	1c59      	adds	r1, r3, #1
 8009e62:	6279      	str	r1, [r7, #36]	@ 0x24
 8009e64:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009e68:	b2d2      	uxtb	r2, r2
 8009e6a:	701a      	strb	r2, [r3, #0]
 8009e6c:	6a3b      	ldr	r3, [r7, #32]
 8009e6e:	09db      	lsrs	r3, r3, #7
 8009e70:	623b      	str	r3, [r7, #32]
 8009e72:	6a3b      	ldr	r3, [r7, #32]
 8009e74:	2b7f      	cmp	r3, #127	@ 0x7f
 8009e76:	d8f0      	bhi.n	8009e5a <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 8009e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e7a:	1c5a      	adds	r2, r3, #1
 8009e7c:	627a      	str	r2, [r7, #36]	@ 0x24
 8009e7e:	6a3a      	ldr	r2, [r7, #32]
 8009e80:	b2d2      	uxtb	r2, r2
 8009e82:	701a      	strb	r2, [r3, #0]
 8009e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e86:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	61fb      	str	r3, [r7, #28]
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	61bb      	str	r3, [r7, #24]
 8009e90:	e00b      	b.n	8009eaa <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 8009e92:	69bb      	ldr	r3, [r7, #24]
 8009e94:	b2da      	uxtb	r2, r3
 8009e96:	69fb      	ldr	r3, [r7, #28]
 8009e98:	1c59      	adds	r1, r3, #1
 8009e9a:	61f9      	str	r1, [r7, #28]
 8009e9c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009ea0:	b2d2      	uxtb	r2, r2
 8009ea2:	701a      	strb	r2, [r3, #0]
 8009ea4:	69bb      	ldr	r3, [r7, #24]
 8009ea6:	09db      	lsrs	r3, r3, #7
 8009ea8:	61bb      	str	r3, [r7, #24]
 8009eaa:	69bb      	ldr	r3, [r7, #24]
 8009eac:	2b7f      	cmp	r3, #127	@ 0x7f
 8009eae:	d8f0      	bhi.n	8009e92 <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 8009eb0:	69fb      	ldr	r3, [r7, #28]
 8009eb2:	1c5a      	adds	r2, r3, #1
 8009eb4:	61fa      	str	r2, [r7, #28]
 8009eb6:	69ba      	ldr	r2, [r7, #24]
 8009eb8:	b2d2      	uxtb	r2, r2
 8009eba:	701a      	strb	r2, [r3, #0]
 8009ebc:	69fb      	ldr	r3, [r7, #28]
 8009ebe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8009ec0:	221c      	movs	r2, #28
 8009ec2:	68f9      	ldr	r1, [r7, #12]
 8009ec4:	6938      	ldr	r0, [r7, #16]
 8009ec6:	f7ff f9bd 	bl	8009244 <_SendPacket>
  RECORD_END();
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	f383 8811 	msr	BASEPRI, r3
}
 8009ed0:	bf00      	nop
 8009ed2:	3728      	adds	r7, #40	@ 0x28
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd80      	pop	{r7, pc}
 8009ed8:	200051b0 	.word	0x200051b0

08009edc <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b082      	sub	sp, #8
 8009ee0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8009ee2:	f3ef 8311 	mrs	r3, BASEPRI
 8009ee6:	f04f 0120 	mov.w	r1, #32
 8009eea:	f381 8811 	msr	BASEPRI, r1
 8009eee:	607b      	str	r3, [r7, #4]
 8009ef0:	4807      	ldr	r0, [pc, #28]	@ (8009f10 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8009ef2:	f7ff f8bb 	bl	800906c <_PreparePacket>
 8009ef6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8009ef8:	2211      	movs	r2, #17
 8009efa:	6839      	ldr	r1, [r7, #0]
 8009efc:	6838      	ldr	r0, [r7, #0]
 8009efe:	f7ff f9a1 	bl	8009244 <_SendPacket>
  RECORD_END();
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f383 8811 	msr	BASEPRI, r3
}
 8009f08:	bf00      	nop
 8009f0a:	3708      	adds	r7, #8
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}
 8009f10:	200051b0 	.word	0x200051b0

08009f14 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b088      	sub	sp, #32
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8009f1c:	f3ef 8311 	mrs	r3, BASEPRI
 8009f20:	f04f 0120 	mov.w	r1, #32
 8009f24:	f381 8811 	msr	BASEPRI, r1
 8009f28:	617b      	str	r3, [r7, #20]
 8009f2a:	4819      	ldr	r0, [pc, #100]	@ (8009f90 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8009f2c:	f7ff f89e 	bl	800906c <_PreparePacket>
 8009f30:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8009f36:	4b17      	ldr	r3, [pc, #92]	@ (8009f94 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8009f38:	691b      	ldr	r3, [r3, #16]
 8009f3a:	687a      	ldr	r2, [r7, #4]
 8009f3c:	1ad3      	subs	r3, r2, r3
 8009f3e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	61fb      	str	r3, [r7, #28]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	61bb      	str	r3, [r7, #24]
 8009f48:	e00b      	b.n	8009f62 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8009f4a:	69bb      	ldr	r3, [r7, #24]
 8009f4c:	b2da      	uxtb	r2, r3
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	1c59      	adds	r1, r3, #1
 8009f52:	61f9      	str	r1, [r7, #28]
 8009f54:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009f58:	b2d2      	uxtb	r2, r2
 8009f5a:	701a      	strb	r2, [r3, #0]
 8009f5c:	69bb      	ldr	r3, [r7, #24]
 8009f5e:	09db      	lsrs	r3, r3, #7
 8009f60:	61bb      	str	r3, [r7, #24]
 8009f62:	69bb      	ldr	r3, [r7, #24]
 8009f64:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f66:	d8f0      	bhi.n	8009f4a <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8009f68:	69fb      	ldr	r3, [r7, #28]
 8009f6a:	1c5a      	adds	r2, r3, #1
 8009f6c:	61fa      	str	r2, [r7, #28]
 8009f6e:	69ba      	ldr	r2, [r7, #24]
 8009f70:	b2d2      	uxtb	r2, r2
 8009f72:	701a      	strb	r2, [r3, #0]
 8009f74:	69fb      	ldr	r3, [r7, #28]
 8009f76:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8009f78:	2208      	movs	r2, #8
 8009f7a:	68f9      	ldr	r1, [r7, #12]
 8009f7c:	6938      	ldr	r0, [r7, #16]
 8009f7e:	f7ff f961 	bl	8009244 <_SendPacket>
  RECORD_END();
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	f383 8811 	msr	BASEPRI, r3
}
 8009f88:	bf00      	nop
 8009f8a:	3720      	adds	r7, #32
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}
 8009f90:	200051b0 	.word	0x200051b0
 8009f94:	20005180 	.word	0x20005180

08009f98 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b088      	sub	sp, #32
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8009fa0:	f3ef 8311 	mrs	r3, BASEPRI
 8009fa4:	f04f 0120 	mov.w	r1, #32
 8009fa8:	f381 8811 	msr	BASEPRI, r1
 8009fac:	617b      	str	r3, [r7, #20]
 8009fae:	4819      	ldr	r0, [pc, #100]	@ (800a014 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8009fb0:	f7ff f85c 	bl	800906c <_PreparePacket>
 8009fb4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8009fb6:	693b      	ldr	r3, [r7, #16]
 8009fb8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8009fba:	4b17      	ldr	r3, [pc, #92]	@ (800a018 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8009fbc:	691b      	ldr	r3, [r3, #16]
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	1ad3      	subs	r3, r2, r3
 8009fc2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	61fb      	str	r3, [r7, #28]
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	61bb      	str	r3, [r7, #24]
 8009fcc:	e00b      	b.n	8009fe6 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8009fce:	69bb      	ldr	r3, [r7, #24]
 8009fd0:	b2da      	uxtb	r2, r3
 8009fd2:	69fb      	ldr	r3, [r7, #28]
 8009fd4:	1c59      	adds	r1, r3, #1
 8009fd6:	61f9      	str	r1, [r7, #28]
 8009fd8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009fdc:	b2d2      	uxtb	r2, r2
 8009fde:	701a      	strb	r2, [r3, #0]
 8009fe0:	69bb      	ldr	r3, [r7, #24]
 8009fe2:	09db      	lsrs	r3, r3, #7
 8009fe4:	61bb      	str	r3, [r7, #24]
 8009fe6:	69bb      	ldr	r3, [r7, #24]
 8009fe8:	2b7f      	cmp	r3, #127	@ 0x7f
 8009fea:	d8f0      	bhi.n	8009fce <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8009fec:	69fb      	ldr	r3, [r7, #28]
 8009fee:	1c5a      	adds	r2, r3, #1
 8009ff0:	61fa      	str	r2, [r7, #28]
 8009ff2:	69ba      	ldr	r2, [r7, #24]
 8009ff4:	b2d2      	uxtb	r2, r2
 8009ff6:	701a      	strb	r2, [r3, #0]
 8009ff8:	69fb      	ldr	r3, [r7, #28]
 8009ffa:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8009ffc:	2204      	movs	r2, #4
 8009ffe:	68f9      	ldr	r1, [r7, #12]
 800a000:	6938      	ldr	r0, [r7, #16]
 800a002:	f7ff f91f 	bl	8009244 <_SendPacket>
  RECORD_END();
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	f383 8811 	msr	BASEPRI, r3
}
 800a00c:	bf00      	nop
 800a00e:	3720      	adds	r7, #32
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}
 800a014:	200051b0 	.word	0x200051b0
 800a018:	20005180 	.word	0x20005180

0800a01c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b088      	sub	sp, #32
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a024:	f3ef 8311 	mrs	r3, BASEPRI
 800a028:	f04f 0120 	mov.w	r1, #32
 800a02c:	f381 8811 	msr	BASEPRI, r1
 800a030:	617b      	str	r3, [r7, #20]
 800a032:	4819      	ldr	r0, [pc, #100]	@ (800a098 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800a034:	f7ff f81a 	bl	800906c <_PreparePacket>
 800a038:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800a03e:	4b17      	ldr	r3, [pc, #92]	@ (800a09c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800a040:	691b      	ldr	r3, [r3, #16]
 800a042:	687a      	ldr	r2, [r7, #4]
 800a044:	1ad3      	subs	r3, r2, r3
 800a046:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	61fb      	str	r3, [r7, #28]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	61bb      	str	r3, [r7, #24]
 800a050:	e00b      	b.n	800a06a <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800a052:	69bb      	ldr	r3, [r7, #24]
 800a054:	b2da      	uxtb	r2, r3
 800a056:	69fb      	ldr	r3, [r7, #28]
 800a058:	1c59      	adds	r1, r3, #1
 800a05a:	61f9      	str	r1, [r7, #28]
 800a05c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a060:	b2d2      	uxtb	r2, r2
 800a062:	701a      	strb	r2, [r3, #0]
 800a064:	69bb      	ldr	r3, [r7, #24]
 800a066:	09db      	lsrs	r3, r3, #7
 800a068:	61bb      	str	r3, [r7, #24]
 800a06a:	69bb      	ldr	r3, [r7, #24]
 800a06c:	2b7f      	cmp	r3, #127	@ 0x7f
 800a06e:	d8f0      	bhi.n	800a052 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800a070:	69fb      	ldr	r3, [r7, #28]
 800a072:	1c5a      	adds	r2, r3, #1
 800a074:	61fa      	str	r2, [r7, #28]
 800a076:	69ba      	ldr	r2, [r7, #24]
 800a078:	b2d2      	uxtb	r2, r2
 800a07a:	701a      	strb	r2, [r3, #0]
 800a07c:	69fb      	ldr	r3, [r7, #28]
 800a07e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800a080:	2206      	movs	r2, #6
 800a082:	68f9      	ldr	r1, [r7, #12]
 800a084:	6938      	ldr	r0, [r7, #16]
 800a086:	f7ff f8dd 	bl	8009244 <_SendPacket>
  RECORD_END();
 800a08a:	697b      	ldr	r3, [r7, #20]
 800a08c:	f383 8811 	msr	BASEPRI, r3
}
 800a090:	bf00      	nop
 800a092:	3720      	adds	r7, #32
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}
 800a098:	200051b0 	.word	0x200051b0
 800a09c:	20005180 	.word	0x20005180

0800a0a0 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b08a      	sub	sp, #40	@ 0x28
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
 800a0a8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800a0aa:	f3ef 8311 	mrs	r3, BASEPRI
 800a0ae:	f04f 0120 	mov.w	r1, #32
 800a0b2:	f381 8811 	msr	BASEPRI, r1
 800a0b6:	617b      	str	r3, [r7, #20]
 800a0b8:	4827      	ldr	r0, [pc, #156]	@ (800a158 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800a0ba:	f7fe ffd7 	bl	800906c <_PreparePacket>
 800a0be:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800a0c4:	4b25      	ldr	r3, [pc, #148]	@ (800a15c <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800a0c6:	691b      	ldr	r3, [r3, #16]
 800a0c8:	687a      	ldr	r2, [r7, #4]
 800a0ca:	1ad3      	subs	r3, r2, r3
 800a0cc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	623b      	str	r3, [r7, #32]
 800a0d6:	e00b      	b.n	800a0f0 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800a0d8:	6a3b      	ldr	r3, [r7, #32]
 800a0da:	b2da      	uxtb	r2, r3
 800a0dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0de:	1c59      	adds	r1, r3, #1
 800a0e0:	6279      	str	r1, [r7, #36]	@ 0x24
 800a0e2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a0e6:	b2d2      	uxtb	r2, r2
 800a0e8:	701a      	strb	r2, [r3, #0]
 800a0ea:	6a3b      	ldr	r3, [r7, #32]
 800a0ec:	09db      	lsrs	r3, r3, #7
 800a0ee:	623b      	str	r3, [r7, #32]
 800a0f0:	6a3b      	ldr	r3, [r7, #32]
 800a0f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a0f4:	d8f0      	bhi.n	800a0d8 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800a0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f8:	1c5a      	adds	r2, r3, #1
 800a0fa:	627a      	str	r2, [r7, #36]	@ 0x24
 800a0fc:	6a3a      	ldr	r2, [r7, #32]
 800a0fe:	b2d2      	uxtb	r2, r2
 800a100:	701a      	strb	r2, [r3, #0]
 800a102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a104:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	61fb      	str	r3, [r7, #28]
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	61bb      	str	r3, [r7, #24]
 800a10e:	e00b      	b.n	800a128 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800a110:	69bb      	ldr	r3, [r7, #24]
 800a112:	b2da      	uxtb	r2, r3
 800a114:	69fb      	ldr	r3, [r7, #28]
 800a116:	1c59      	adds	r1, r3, #1
 800a118:	61f9      	str	r1, [r7, #28]
 800a11a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a11e:	b2d2      	uxtb	r2, r2
 800a120:	701a      	strb	r2, [r3, #0]
 800a122:	69bb      	ldr	r3, [r7, #24]
 800a124:	09db      	lsrs	r3, r3, #7
 800a126:	61bb      	str	r3, [r7, #24]
 800a128:	69bb      	ldr	r3, [r7, #24]
 800a12a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a12c:	d8f0      	bhi.n	800a110 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800a12e:	69fb      	ldr	r3, [r7, #28]
 800a130:	1c5a      	adds	r2, r3, #1
 800a132:	61fa      	str	r2, [r7, #28]
 800a134:	69ba      	ldr	r2, [r7, #24]
 800a136:	b2d2      	uxtb	r2, r2
 800a138:	701a      	strb	r2, [r3, #0]
 800a13a:	69fb      	ldr	r3, [r7, #28]
 800a13c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800a13e:	2207      	movs	r2, #7
 800a140:	68f9      	ldr	r1, [r7, #12]
 800a142:	6938      	ldr	r0, [r7, #16]
 800a144:	f7ff f87e 	bl	8009244 <_SendPacket>
  RECORD_END();
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	f383 8811 	msr	BASEPRI, r3
}
 800a14e:	bf00      	nop
 800a150:	3728      	adds	r7, #40	@ 0x28
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}
 800a156:	bf00      	nop
 800a158:	200051b0 	.word	0x200051b0
 800a15c:	20005180 	.word	0x20005180

0800a160 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800a160:	b480      	push	{r7}
 800a162:	b083      	sub	sp, #12
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800a168:	4b04      	ldr	r3, [pc, #16]	@ (800a17c <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800a16a:	691b      	ldr	r3, [r3, #16]
 800a16c:	687a      	ldr	r2, [r7, #4]
 800a16e:	1ad3      	subs	r3, r2, r3
}
 800a170:	4618      	mov	r0, r3
 800a172:	370c      	adds	r7, #12
 800a174:	46bd      	mov	sp, r7
 800a176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17a:	4770      	bx	lr
 800a17c:	20005180 	.word	0x20005180

0800a180 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800a180:	b580      	push	{r7, lr}
 800a182:	b08c      	sub	sp, #48	@ 0x30
 800a184:	af00      	add	r7, sp, #0
 800a186:	4603      	mov	r3, r0
 800a188:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800a18a:	4b40      	ldr	r3, [pc, #256]	@ (800a28c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d077      	beq.n	800a282 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800a192:	4b3e      	ldr	r3, [pc, #248]	@ (800a28c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800a198:	2300      	movs	r3, #0
 800a19a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a19c:	e008      	b.n	800a1b0 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800a19e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1a0:	691b      	ldr	r3, [r3, #16]
 800a1a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800a1a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d007      	beq.n	800a1ba <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800a1aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a1b0:	79fb      	ldrb	r3, [r7, #7]
 800a1b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a1b4:	429a      	cmp	r2, r3
 800a1b6:	d3f2      	bcc.n	800a19e <SEGGER_SYSVIEW_SendModule+0x1e>
 800a1b8:	e000      	b.n	800a1bc <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800a1ba:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800a1bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d055      	beq.n	800a26e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a1c2:	f3ef 8311 	mrs	r3, BASEPRI
 800a1c6:	f04f 0120 	mov.w	r1, #32
 800a1ca:	f381 8811 	msr	BASEPRI, r1
 800a1ce:	617b      	str	r3, [r7, #20]
 800a1d0:	482f      	ldr	r0, [pc, #188]	@ (800a290 <SEGGER_SYSVIEW_SendModule+0x110>)
 800a1d2:	f7fe ff4b 	bl	800906c <_PreparePacket>
 800a1d6:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1e0:	79fb      	ldrb	r3, [r7, #7]
 800a1e2:	623b      	str	r3, [r7, #32]
 800a1e4:	e00b      	b.n	800a1fe <SEGGER_SYSVIEW_SendModule+0x7e>
 800a1e6:	6a3b      	ldr	r3, [r7, #32]
 800a1e8:	b2da      	uxtb	r2, r3
 800a1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ec:	1c59      	adds	r1, r3, #1
 800a1ee:	6279      	str	r1, [r7, #36]	@ 0x24
 800a1f0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a1f4:	b2d2      	uxtb	r2, r2
 800a1f6:	701a      	strb	r2, [r3, #0]
 800a1f8:	6a3b      	ldr	r3, [r7, #32]
 800a1fa:	09db      	lsrs	r3, r3, #7
 800a1fc:	623b      	str	r3, [r7, #32]
 800a1fe:	6a3b      	ldr	r3, [r7, #32]
 800a200:	2b7f      	cmp	r3, #127	@ 0x7f
 800a202:	d8f0      	bhi.n	800a1e6 <SEGGER_SYSVIEW_SendModule+0x66>
 800a204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a206:	1c5a      	adds	r2, r3, #1
 800a208:	627a      	str	r2, [r7, #36]	@ 0x24
 800a20a:	6a3a      	ldr	r2, [r7, #32]
 800a20c:	b2d2      	uxtb	r2, r2
 800a20e:	701a      	strb	r2, [r3, #0]
 800a210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a212:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	61fb      	str	r3, [r7, #28]
 800a218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a21a:	689b      	ldr	r3, [r3, #8]
 800a21c:	61bb      	str	r3, [r7, #24]
 800a21e:	e00b      	b.n	800a238 <SEGGER_SYSVIEW_SendModule+0xb8>
 800a220:	69bb      	ldr	r3, [r7, #24]
 800a222:	b2da      	uxtb	r2, r3
 800a224:	69fb      	ldr	r3, [r7, #28]
 800a226:	1c59      	adds	r1, r3, #1
 800a228:	61f9      	str	r1, [r7, #28]
 800a22a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a22e:	b2d2      	uxtb	r2, r2
 800a230:	701a      	strb	r2, [r3, #0]
 800a232:	69bb      	ldr	r3, [r7, #24]
 800a234:	09db      	lsrs	r3, r3, #7
 800a236:	61bb      	str	r3, [r7, #24]
 800a238:	69bb      	ldr	r3, [r7, #24]
 800a23a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a23c:	d8f0      	bhi.n	800a220 <SEGGER_SYSVIEW_SendModule+0xa0>
 800a23e:	69fb      	ldr	r3, [r7, #28]
 800a240:	1c5a      	adds	r2, r3, #1
 800a242:	61fa      	str	r2, [r7, #28]
 800a244:	69ba      	ldr	r2, [r7, #24]
 800a246:	b2d2      	uxtb	r2, r2
 800a248:	701a      	strb	r2, [r3, #0]
 800a24a:	69fb      	ldr	r3, [r7, #28]
 800a24c:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a24e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2280      	movs	r2, #128	@ 0x80
 800a254:	4619      	mov	r1, r3
 800a256:	68f8      	ldr	r0, [r7, #12]
 800a258:	f7fe fecf 	bl	8008ffa <_EncodeStr>
 800a25c:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800a25e:	2216      	movs	r2, #22
 800a260:	68f9      	ldr	r1, [r7, #12]
 800a262:	6938      	ldr	r0, [r7, #16]
 800a264:	f7fe ffee 	bl	8009244 <_SendPacket>
      RECORD_END();
 800a268:	697b      	ldr	r3, [r7, #20]
 800a26a:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800a26e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a270:	2b00      	cmp	r3, #0
 800a272:	d006      	beq.n	800a282 <SEGGER_SYSVIEW_SendModule+0x102>
 800a274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d002      	beq.n	800a282 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800a27c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a27e:	68db      	ldr	r3, [r3, #12]
 800a280:	4798      	blx	r3
    }
  }
}
 800a282:	bf00      	nop
 800a284:	3730      	adds	r7, #48	@ 0x30
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	200051a8 	.word	0x200051a8
 800a290:	200051b0 	.word	0x200051b0

0800a294 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800a294:	b580      	push	{r7, lr}
 800a296:	b082      	sub	sp, #8
 800a298:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800a29a:	4b0c      	ldr	r3, [pc, #48]	@ (800a2cc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d00f      	beq.n	800a2c2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800a2a2:	4b0a      	ldr	r3, [pc, #40]	@ (800a2cc <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	68db      	ldr	r3, [r3, #12]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d002      	beq.n	800a2b6 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	68db      	ldr	r3, [r3, #12]
 800a2b4:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	691b      	ldr	r3, [r3, #16]
 800a2ba:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d1f2      	bne.n	800a2a8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800a2c2:	bf00      	nop
 800a2c4:	3708      	adds	r7, #8
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	200051a8 	.word	0x200051a8

0800a2d0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b086      	sub	sp, #24
 800a2d4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800a2d6:	f3ef 8311 	mrs	r3, BASEPRI
 800a2da:	f04f 0120 	mov.w	r1, #32
 800a2de:	f381 8811 	msr	BASEPRI, r1
 800a2e2:	60fb      	str	r3, [r7, #12]
 800a2e4:	4817      	ldr	r0, [pc, #92]	@ (800a344 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800a2e6:	f7fe fec1 	bl	800906c <_PreparePacket>
 800a2ea:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	617b      	str	r3, [r7, #20]
 800a2f4:	4b14      	ldr	r3, [pc, #80]	@ (800a348 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800a2f6:	781b      	ldrb	r3, [r3, #0]
 800a2f8:	613b      	str	r3, [r7, #16]
 800a2fa:	e00b      	b.n	800a314 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	b2da      	uxtb	r2, r3
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	1c59      	adds	r1, r3, #1
 800a304:	6179      	str	r1, [r7, #20]
 800a306:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a30a:	b2d2      	uxtb	r2, r2
 800a30c:	701a      	strb	r2, [r3, #0]
 800a30e:	693b      	ldr	r3, [r7, #16]
 800a310:	09db      	lsrs	r3, r3, #7
 800a312:	613b      	str	r3, [r7, #16]
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	2b7f      	cmp	r3, #127	@ 0x7f
 800a318:	d8f0      	bhi.n	800a2fc <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	1c5a      	adds	r2, r3, #1
 800a31e:	617a      	str	r2, [r7, #20]
 800a320:	693a      	ldr	r2, [r7, #16]
 800a322:	b2d2      	uxtb	r2, r2
 800a324:	701a      	strb	r2, [r3, #0]
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800a32a:	221b      	movs	r2, #27
 800a32c:	6879      	ldr	r1, [r7, #4]
 800a32e:	68b8      	ldr	r0, [r7, #8]
 800a330:	f7fe ff88 	bl	8009244 <_SendPacket>
  RECORD_END();
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f383 8811 	msr	BASEPRI, r3
}
 800a33a:	bf00      	nop
 800a33c:	3718      	adds	r7, #24
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
 800a342:	bf00      	nop
 800a344:	200051b0 	.word	0x200051b0
 800a348:	200051ac 	.word	0x200051ac

0800a34c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b08a      	sub	sp, #40	@ 0x28
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a354:	f3ef 8311 	mrs	r3, BASEPRI
 800a358:	f04f 0120 	mov.w	r1, #32
 800a35c:	f381 8811 	msr	BASEPRI, r1
 800a360:	617b      	str	r3, [r7, #20]
 800a362:	4827      	ldr	r0, [pc, #156]	@ (800a400 <SEGGER_SYSVIEW_Warn+0xb4>)
 800a364:	f7fe fe82 	bl	800906c <_PreparePacket>
 800a368:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800a36a:	2280      	movs	r2, #128	@ 0x80
 800a36c:	6879      	ldr	r1, [r7, #4]
 800a36e:	6938      	ldr	r0, [r7, #16]
 800a370:	f7fe fe43 	bl	8008ffa <_EncodeStr>
 800a374:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	627b      	str	r3, [r7, #36]	@ 0x24
 800a37a:	2301      	movs	r3, #1
 800a37c:	623b      	str	r3, [r7, #32]
 800a37e:	e00b      	b.n	800a398 <SEGGER_SYSVIEW_Warn+0x4c>
 800a380:	6a3b      	ldr	r3, [r7, #32]
 800a382:	b2da      	uxtb	r2, r3
 800a384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a386:	1c59      	adds	r1, r3, #1
 800a388:	6279      	str	r1, [r7, #36]	@ 0x24
 800a38a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a38e:	b2d2      	uxtb	r2, r2
 800a390:	701a      	strb	r2, [r3, #0]
 800a392:	6a3b      	ldr	r3, [r7, #32]
 800a394:	09db      	lsrs	r3, r3, #7
 800a396:	623b      	str	r3, [r7, #32]
 800a398:	6a3b      	ldr	r3, [r7, #32]
 800a39a:	2b7f      	cmp	r3, #127	@ 0x7f
 800a39c:	d8f0      	bhi.n	800a380 <SEGGER_SYSVIEW_Warn+0x34>
 800a39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a0:	1c5a      	adds	r2, r3, #1
 800a3a2:	627a      	str	r2, [r7, #36]	@ 0x24
 800a3a4:	6a3a      	ldr	r2, [r7, #32]
 800a3a6:	b2d2      	uxtb	r2, r2
 800a3a8:	701a      	strb	r2, [r3, #0]
 800a3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ac:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	61fb      	str	r3, [r7, #28]
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	61bb      	str	r3, [r7, #24]
 800a3b6:	e00b      	b.n	800a3d0 <SEGGER_SYSVIEW_Warn+0x84>
 800a3b8:	69bb      	ldr	r3, [r7, #24]
 800a3ba:	b2da      	uxtb	r2, r3
 800a3bc:	69fb      	ldr	r3, [r7, #28]
 800a3be:	1c59      	adds	r1, r3, #1
 800a3c0:	61f9      	str	r1, [r7, #28]
 800a3c2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a3c6:	b2d2      	uxtb	r2, r2
 800a3c8:	701a      	strb	r2, [r3, #0]
 800a3ca:	69bb      	ldr	r3, [r7, #24]
 800a3cc:	09db      	lsrs	r3, r3, #7
 800a3ce:	61bb      	str	r3, [r7, #24]
 800a3d0:	69bb      	ldr	r3, [r7, #24]
 800a3d2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a3d4:	d8f0      	bhi.n	800a3b8 <SEGGER_SYSVIEW_Warn+0x6c>
 800a3d6:	69fb      	ldr	r3, [r7, #28]
 800a3d8:	1c5a      	adds	r2, r3, #1
 800a3da:	61fa      	str	r2, [r7, #28]
 800a3dc:	69ba      	ldr	r2, [r7, #24]
 800a3de:	b2d2      	uxtb	r2, r2
 800a3e0:	701a      	strb	r2, [r3, #0]
 800a3e2:	69fb      	ldr	r3, [r7, #28]
 800a3e4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800a3e6:	221a      	movs	r2, #26
 800a3e8:	68f9      	ldr	r1, [r7, #12]
 800a3ea:	6938      	ldr	r0, [r7, #16]
 800a3ec:	f7fe ff2a 	bl	8009244 <_SendPacket>
  RECORD_END();
 800a3f0:	697b      	ldr	r3, [r7, #20]
 800a3f2:	f383 8811 	msr	BASEPRI, r3
}
 800a3f6:	bf00      	nop
 800a3f8:	3728      	adds	r7, #40	@ 0x28
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	bf00      	nop
 800a400:	200051b0 	.word	0x200051b0

0800a404 <memcmp>:
 800a404:	b510      	push	{r4, lr}
 800a406:	3901      	subs	r1, #1
 800a408:	4402      	add	r2, r0
 800a40a:	4290      	cmp	r0, r2
 800a40c:	d101      	bne.n	800a412 <memcmp+0xe>
 800a40e:	2000      	movs	r0, #0
 800a410:	e005      	b.n	800a41e <memcmp+0x1a>
 800a412:	7803      	ldrb	r3, [r0, #0]
 800a414:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a418:	42a3      	cmp	r3, r4
 800a41a:	d001      	beq.n	800a420 <memcmp+0x1c>
 800a41c:	1b18      	subs	r0, r3, r4
 800a41e:	bd10      	pop	{r4, pc}
 800a420:	3001      	adds	r0, #1
 800a422:	e7f2      	b.n	800a40a <memcmp+0x6>

0800a424 <memset>:
 800a424:	4402      	add	r2, r0
 800a426:	4603      	mov	r3, r0
 800a428:	4293      	cmp	r3, r2
 800a42a:	d100      	bne.n	800a42e <memset+0xa>
 800a42c:	4770      	bx	lr
 800a42e:	f803 1b01 	strb.w	r1, [r3], #1
 800a432:	e7f9      	b.n	800a428 <memset+0x4>

0800a434 <_reclaim_reent>:
 800a434:	4b2d      	ldr	r3, [pc, #180]	@ (800a4ec <_reclaim_reent+0xb8>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	4283      	cmp	r3, r0
 800a43a:	b570      	push	{r4, r5, r6, lr}
 800a43c:	4604      	mov	r4, r0
 800a43e:	d053      	beq.n	800a4e8 <_reclaim_reent+0xb4>
 800a440:	69c3      	ldr	r3, [r0, #28]
 800a442:	b31b      	cbz	r3, 800a48c <_reclaim_reent+0x58>
 800a444:	68db      	ldr	r3, [r3, #12]
 800a446:	b163      	cbz	r3, 800a462 <_reclaim_reent+0x2e>
 800a448:	2500      	movs	r5, #0
 800a44a:	69e3      	ldr	r3, [r4, #28]
 800a44c:	68db      	ldr	r3, [r3, #12]
 800a44e:	5959      	ldr	r1, [r3, r5]
 800a450:	b9b1      	cbnz	r1, 800a480 <_reclaim_reent+0x4c>
 800a452:	3504      	adds	r5, #4
 800a454:	2d80      	cmp	r5, #128	@ 0x80
 800a456:	d1f8      	bne.n	800a44a <_reclaim_reent+0x16>
 800a458:	69e3      	ldr	r3, [r4, #28]
 800a45a:	4620      	mov	r0, r4
 800a45c:	68d9      	ldr	r1, [r3, #12]
 800a45e:	f000 f87b 	bl	800a558 <_free_r>
 800a462:	69e3      	ldr	r3, [r4, #28]
 800a464:	6819      	ldr	r1, [r3, #0]
 800a466:	b111      	cbz	r1, 800a46e <_reclaim_reent+0x3a>
 800a468:	4620      	mov	r0, r4
 800a46a:	f000 f875 	bl	800a558 <_free_r>
 800a46e:	69e3      	ldr	r3, [r4, #28]
 800a470:	689d      	ldr	r5, [r3, #8]
 800a472:	b15d      	cbz	r5, 800a48c <_reclaim_reent+0x58>
 800a474:	4629      	mov	r1, r5
 800a476:	4620      	mov	r0, r4
 800a478:	682d      	ldr	r5, [r5, #0]
 800a47a:	f000 f86d 	bl	800a558 <_free_r>
 800a47e:	e7f8      	b.n	800a472 <_reclaim_reent+0x3e>
 800a480:	680e      	ldr	r6, [r1, #0]
 800a482:	4620      	mov	r0, r4
 800a484:	f000 f868 	bl	800a558 <_free_r>
 800a488:	4631      	mov	r1, r6
 800a48a:	e7e1      	b.n	800a450 <_reclaim_reent+0x1c>
 800a48c:	6961      	ldr	r1, [r4, #20]
 800a48e:	b111      	cbz	r1, 800a496 <_reclaim_reent+0x62>
 800a490:	4620      	mov	r0, r4
 800a492:	f000 f861 	bl	800a558 <_free_r>
 800a496:	69e1      	ldr	r1, [r4, #28]
 800a498:	b111      	cbz	r1, 800a4a0 <_reclaim_reent+0x6c>
 800a49a:	4620      	mov	r0, r4
 800a49c:	f000 f85c 	bl	800a558 <_free_r>
 800a4a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a4a2:	b111      	cbz	r1, 800a4aa <_reclaim_reent+0x76>
 800a4a4:	4620      	mov	r0, r4
 800a4a6:	f000 f857 	bl	800a558 <_free_r>
 800a4aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a4ac:	b111      	cbz	r1, 800a4b4 <_reclaim_reent+0x80>
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	f000 f852 	bl	800a558 <_free_r>
 800a4b4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a4b6:	b111      	cbz	r1, 800a4be <_reclaim_reent+0x8a>
 800a4b8:	4620      	mov	r0, r4
 800a4ba:	f000 f84d 	bl	800a558 <_free_r>
 800a4be:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a4c0:	b111      	cbz	r1, 800a4c8 <_reclaim_reent+0x94>
 800a4c2:	4620      	mov	r0, r4
 800a4c4:	f000 f848 	bl	800a558 <_free_r>
 800a4c8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a4ca:	b111      	cbz	r1, 800a4d2 <_reclaim_reent+0x9e>
 800a4cc:	4620      	mov	r0, r4
 800a4ce:	f000 f843 	bl	800a558 <_free_r>
 800a4d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a4d4:	b111      	cbz	r1, 800a4dc <_reclaim_reent+0xa8>
 800a4d6:	4620      	mov	r0, r4
 800a4d8:	f000 f83e 	bl	800a558 <_free_r>
 800a4dc:	6a23      	ldr	r3, [r4, #32]
 800a4de:	b11b      	cbz	r3, 800a4e8 <_reclaim_reent+0xb4>
 800a4e0:	4620      	mov	r0, r4
 800a4e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a4e6:	4718      	bx	r3
 800a4e8:	bd70      	pop	{r4, r5, r6, pc}
 800a4ea:	bf00      	nop
 800a4ec:	20000030 	.word	0x20000030

0800a4f0 <__libc_init_array>:
 800a4f0:	b570      	push	{r4, r5, r6, lr}
 800a4f2:	4d0d      	ldr	r5, [pc, #52]	@ (800a528 <__libc_init_array+0x38>)
 800a4f4:	4c0d      	ldr	r4, [pc, #52]	@ (800a52c <__libc_init_array+0x3c>)
 800a4f6:	1b64      	subs	r4, r4, r5
 800a4f8:	10a4      	asrs	r4, r4, #2
 800a4fa:	2600      	movs	r6, #0
 800a4fc:	42a6      	cmp	r6, r4
 800a4fe:	d109      	bne.n	800a514 <__libc_init_array+0x24>
 800a500:	4d0b      	ldr	r5, [pc, #44]	@ (800a530 <__libc_init_array+0x40>)
 800a502:	4c0c      	ldr	r4, [pc, #48]	@ (800a534 <__libc_init_array+0x44>)
 800a504:	f000 f87e 	bl	800a604 <_init>
 800a508:	1b64      	subs	r4, r4, r5
 800a50a:	10a4      	asrs	r4, r4, #2
 800a50c:	2600      	movs	r6, #0
 800a50e:	42a6      	cmp	r6, r4
 800a510:	d105      	bne.n	800a51e <__libc_init_array+0x2e>
 800a512:	bd70      	pop	{r4, r5, r6, pc}
 800a514:	f855 3b04 	ldr.w	r3, [r5], #4
 800a518:	4798      	blx	r3
 800a51a:	3601      	adds	r6, #1
 800a51c:	e7ee      	b.n	800a4fc <__libc_init_array+0xc>
 800a51e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a522:	4798      	blx	r3
 800a524:	3601      	adds	r6, #1
 800a526:	e7f2      	b.n	800a50e <__libc_init_array+0x1e>
 800a528:	0800a858 	.word	0x0800a858
 800a52c:	0800a858 	.word	0x0800a858
 800a530:	0800a858 	.word	0x0800a858
 800a534:	0800a85c 	.word	0x0800a85c

0800a538 <__retarget_lock_acquire_recursive>:
 800a538:	4770      	bx	lr

0800a53a <__retarget_lock_release_recursive>:
 800a53a:	4770      	bx	lr

0800a53c <memcpy>:
 800a53c:	440a      	add	r2, r1
 800a53e:	4291      	cmp	r1, r2
 800a540:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a544:	d100      	bne.n	800a548 <memcpy+0xc>
 800a546:	4770      	bx	lr
 800a548:	b510      	push	{r4, lr}
 800a54a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a54e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a552:	4291      	cmp	r1, r2
 800a554:	d1f9      	bne.n	800a54a <memcpy+0xe>
 800a556:	bd10      	pop	{r4, pc}

0800a558 <_free_r>:
 800a558:	b538      	push	{r3, r4, r5, lr}
 800a55a:	4605      	mov	r5, r0
 800a55c:	2900      	cmp	r1, #0
 800a55e:	d041      	beq.n	800a5e4 <_free_r+0x8c>
 800a560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a564:	1f0c      	subs	r4, r1, #4
 800a566:	2b00      	cmp	r3, #0
 800a568:	bfb8      	it	lt
 800a56a:	18e4      	addlt	r4, r4, r3
 800a56c:	f000 f83e 	bl	800a5ec <__malloc_lock>
 800a570:	4a1d      	ldr	r2, [pc, #116]	@ (800a5e8 <_free_r+0x90>)
 800a572:	6813      	ldr	r3, [r2, #0]
 800a574:	b933      	cbnz	r3, 800a584 <_free_r+0x2c>
 800a576:	6063      	str	r3, [r4, #4]
 800a578:	6014      	str	r4, [r2, #0]
 800a57a:	4628      	mov	r0, r5
 800a57c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a580:	f000 b83a 	b.w	800a5f8 <__malloc_unlock>
 800a584:	42a3      	cmp	r3, r4
 800a586:	d908      	bls.n	800a59a <_free_r+0x42>
 800a588:	6820      	ldr	r0, [r4, #0]
 800a58a:	1821      	adds	r1, r4, r0
 800a58c:	428b      	cmp	r3, r1
 800a58e:	bf01      	itttt	eq
 800a590:	6819      	ldreq	r1, [r3, #0]
 800a592:	685b      	ldreq	r3, [r3, #4]
 800a594:	1809      	addeq	r1, r1, r0
 800a596:	6021      	streq	r1, [r4, #0]
 800a598:	e7ed      	b.n	800a576 <_free_r+0x1e>
 800a59a:	461a      	mov	r2, r3
 800a59c:	685b      	ldr	r3, [r3, #4]
 800a59e:	b10b      	cbz	r3, 800a5a4 <_free_r+0x4c>
 800a5a0:	42a3      	cmp	r3, r4
 800a5a2:	d9fa      	bls.n	800a59a <_free_r+0x42>
 800a5a4:	6811      	ldr	r1, [r2, #0]
 800a5a6:	1850      	adds	r0, r2, r1
 800a5a8:	42a0      	cmp	r0, r4
 800a5aa:	d10b      	bne.n	800a5c4 <_free_r+0x6c>
 800a5ac:	6820      	ldr	r0, [r4, #0]
 800a5ae:	4401      	add	r1, r0
 800a5b0:	1850      	adds	r0, r2, r1
 800a5b2:	4283      	cmp	r3, r0
 800a5b4:	6011      	str	r1, [r2, #0]
 800a5b6:	d1e0      	bne.n	800a57a <_free_r+0x22>
 800a5b8:	6818      	ldr	r0, [r3, #0]
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	6053      	str	r3, [r2, #4]
 800a5be:	4408      	add	r0, r1
 800a5c0:	6010      	str	r0, [r2, #0]
 800a5c2:	e7da      	b.n	800a57a <_free_r+0x22>
 800a5c4:	d902      	bls.n	800a5cc <_free_r+0x74>
 800a5c6:	230c      	movs	r3, #12
 800a5c8:	602b      	str	r3, [r5, #0]
 800a5ca:	e7d6      	b.n	800a57a <_free_r+0x22>
 800a5cc:	6820      	ldr	r0, [r4, #0]
 800a5ce:	1821      	adds	r1, r4, r0
 800a5d0:	428b      	cmp	r3, r1
 800a5d2:	bf04      	itt	eq
 800a5d4:	6819      	ldreq	r1, [r3, #0]
 800a5d6:	685b      	ldreq	r3, [r3, #4]
 800a5d8:	6063      	str	r3, [r4, #4]
 800a5da:	bf04      	itt	eq
 800a5dc:	1809      	addeq	r1, r1, r0
 800a5de:	6021      	streq	r1, [r4, #0]
 800a5e0:	6054      	str	r4, [r2, #4]
 800a5e2:	e7ca      	b.n	800a57a <_free_r+0x22>
 800a5e4:	bd38      	pop	{r3, r4, r5, pc}
 800a5e6:	bf00      	nop
 800a5e8:	200053d0 	.word	0x200053d0

0800a5ec <__malloc_lock>:
 800a5ec:	4801      	ldr	r0, [pc, #4]	@ (800a5f4 <__malloc_lock+0x8>)
 800a5ee:	f7ff bfa3 	b.w	800a538 <__retarget_lock_acquire_recursive>
 800a5f2:	bf00      	nop
 800a5f4:	200053cc 	.word	0x200053cc

0800a5f8 <__malloc_unlock>:
 800a5f8:	4801      	ldr	r0, [pc, #4]	@ (800a600 <__malloc_unlock+0x8>)
 800a5fa:	f7ff bf9e 	b.w	800a53a <__retarget_lock_release_recursive>
 800a5fe:	bf00      	nop
 800a600:	200053cc 	.word	0x200053cc

0800a604 <_init>:
 800a604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a606:	bf00      	nop
 800a608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a60a:	bc08      	pop	{r3}
 800a60c:	469e      	mov	lr, r3
 800a60e:	4770      	bx	lr

0800a610 <_fini>:
 800a610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a612:	bf00      	nop
 800a614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a616:	bc08      	pop	{r3}
 800a618:	469e      	mov	lr, r3
 800a61a:	4770      	bx	lr
