#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 11 12:50:54 2021
# Process ID: 22564
# Current directory: F:/General_Readout_Platform/gen1/fpga/demo_mcu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17124 F:\General_Readout_Platform\gen1\fpga\demo_mcu\demo_mcu.xpr
# Log file: F:/General_Readout_Platform/gen1/fpga/demo_mcu/vivado.log
# Journal file: F:/General_Readout_Platform/gen1/fpga/demo_mcu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports gpio_rtl_0]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins xlslice_0/Din]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {xlslice_0}]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins axi_gpio_0/gpio_io_o]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlslice_0/Dout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlslice_1/Dout]
endgroup
set_property name LED [get_bd_ports Dout_0]
delete_bd_objs [get_bd_nets xlslice_1_Dout] [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_ports Dout_1]
startgroup
set_property -dict [list CONFIG.DIN_FROM {3} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
delete_bd_objs [get_bd_nets xlslice_0_Dout] [get_bd_ports LED]
startgroup
make_bd_pins_external  [get_bd_pins xlslice_0/Dout]
endgroup
set_property name LED [get_bd_ports Dout_0]
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd] -top
reset_run synth_1
reset_run bd_mcu_dlmb_bram_if_cntlr_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
regenerate_bd_layout
regenerate_bd_layout
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
set_property range 256K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
undo
set_property range 128K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 128K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_0_Reg}]
undo
undo
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 256K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 256K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
set_property range 512K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 512K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
regenerate_bd_layout
save_bd_design
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
file mkdir F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk
write_hwdef -force  -file F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
file copy -force F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.sysdef F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf

refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
file copy -force F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.sysdef F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_bd_design {F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.srcs/sources_1/bd/bd_mcu/bd_mcu.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
file copy -force F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.runs/impl_1/bd_mcu_wrapper.sysdef F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf

launch_sdk -workspace F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk -hwspec F:/General_Readout_Platform/gen1/fpga/demo_mcu/demo_mcu.sdk/bd_mcu_wrapper.hdf
