Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Tue Dec  2 00:37:05 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_project_fpga_impl_1.twr e155_project_fpga_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 95.8531%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 1 Start or End Points      |           Type           
-------------------------------------------------------------------
to_light                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         1
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_string1/led_num__i0/SR               |   24.749 ns 
{led_string1/led_num__i1/SR   led_string1/led_num__i2/SR}              
                                         |   24.749 ns 
{led_string1/led_num__i3/SR   led_string1/led_num__i4/SR}              
                                         |   24.749 ns 
{led_string1/led_num__i5/SR   led_string1/led_num__i6/SR}              
                                         |   24.749 ns 
{led_string1/led_num__i7/SP   led_string1/led_num__i8/SP}              
                                         |   25.252 ns 
led_string1/led_num__i9/SP               |   25.252 ns 
{led_string1/led_num__i7/SR   led_string1/led_num__i8/SR}              
                                         |   25.741 ns 
led_string1/led_num__i9/SR               |   25.741 ns 
{led_string1/led_num__i3/SP   led_string1/led_num__i4/SP}              
                                         |   25.794 ns 
{led_string1/led_num__i5/SP   led_string1/led_num__i6/SP}              
                                         |   25.794 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_string1/single_led/state_i1/Q  (SLICE_R11C9A)
Path End         : led_string1/led_num__i0/SR  (SLICE_R2C11A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 77.5% (route), 22.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 24.748 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                  5.499  86      
{led_string1/single_led/state_i1/CK   led_string1/single_led/state_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/state_i1/CK->led_string1/single_led/state_i1/Q
                                          SLICE_R11C9A       CLK_TO_Q0_DELAY     1.388                  6.887  16      
led_string1/single_led/state[0]                              NET DELAY           2.141                  9.028  16      
led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/C->led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C10A      A0_TO_F0_DELAY      0.449                  9.477  3       
led_string1/single_led/done_N_377                            NET DELAY           3.542                 13.019  3       
led_string1/i4733_4_lut/B->led_string1/i4733_4_lut/Z
                                          SLICE_R8C11B       C0_TO_F0_DELAY      0.449                 13.468  3       
led_string1/n103293                                          NET DELAY           3.278                 16.746  3       
led_string1/state_1__I_0_2_4_lut/B->led_string1/state_1__I_0_2_4_lut/Z
                                          SLICE_R3C11B       D1_TO_F1_DELAY      0.476                 17.222  1       
led_string1/nextstate[2]                                     NET DELAY           0.304                 17.526  1       
i5505_2_lut/B->i5505_2_lut/Z              SLICE_R3C11C       C0_TO_F0_DELAY      0.476                 18.002  7       
led_string1/n103127                                          NET DELAY           0.304                 18.306  7       
led_string1/i5498_2_lut_4_lut/D->led_string1/i5498_2_lut_4_lut/Z
                                          SLICE_R3C11C       C1_TO_F1_DELAY      0.449                 18.755  6       
led_string1/n103091                                          NET DELAY           3.133                 21.888  6       
led_string1/led_num__i0/SR                                   ENDPOINT            0.000                 21.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                 47.165  86      
led_string1/led_num__i0/CK                                   CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(21.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.748  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_i1/Q  (SLICE_R11C9A)
Path End         : {led_string1/led_num__i1/SR   led_string1/led_num__i2/SR}  (SLICE_R2C11B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 77.5% (route), 22.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 24.748 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                  5.499  86      
{led_string1/single_led/state_i1/CK   led_string1/single_led/state_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/state_i1/CK->led_string1/single_led/state_i1/Q
                                          SLICE_R11C9A       CLK_TO_Q0_DELAY     1.388                  6.887  16      
led_string1/single_led/state[0]                              NET DELAY           2.141                  9.028  16      
led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/C->led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C10A      A0_TO_F0_DELAY      0.449                  9.477  3       
led_string1/single_led/done_N_377                            NET DELAY           3.542                 13.019  3       
led_string1/i4733_4_lut/B->led_string1/i4733_4_lut/Z
                                          SLICE_R8C11B       C0_TO_F0_DELAY      0.449                 13.468  3       
led_string1/n103293                                          NET DELAY           3.278                 16.746  3       
led_string1/state_1__I_0_2_4_lut/B->led_string1/state_1__I_0_2_4_lut/Z
                                          SLICE_R3C11B       D1_TO_F1_DELAY      0.476                 17.222  1       
led_string1/nextstate[2]                                     NET DELAY           0.304                 17.526  1       
i5505_2_lut/B->i5505_2_lut/Z              SLICE_R3C11C       C0_TO_F0_DELAY      0.476                 18.002  7       
led_string1/n103127                                          NET DELAY           0.304                 18.306  7       
led_string1/i5498_2_lut_4_lut/D->led_string1/i5498_2_lut_4_lut/Z
                                          SLICE_R3C11C       C1_TO_F1_DELAY      0.449                 18.755  6       
led_string1/n103091                                          NET DELAY           3.133                 21.888  6       
{led_string1/led_num__i1/SR   led_string1/led_num__i2/SR}
                                                             ENDPOINT            0.000                 21.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                 47.165  86      
{led_string1/led_num__i1/CK   led_string1/led_num__i2/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(21.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.748  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_i1/Q  (SLICE_R11C9A)
Path End         : {led_string1/led_num__i3/SR   led_string1/led_num__i4/SR}  (SLICE_R2C11C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 77.5% (route), 22.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 24.748 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                  5.499  86      
{led_string1/single_led/state_i1/CK   led_string1/single_led/state_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/state_i1/CK->led_string1/single_led/state_i1/Q
                                          SLICE_R11C9A       CLK_TO_Q0_DELAY     1.388                  6.887  16      
led_string1/single_led/state[0]                              NET DELAY           2.141                  9.028  16      
led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/C->led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C10A      A0_TO_F0_DELAY      0.449                  9.477  3       
led_string1/single_led/done_N_377                            NET DELAY           3.542                 13.019  3       
led_string1/i4733_4_lut/B->led_string1/i4733_4_lut/Z
                                          SLICE_R8C11B       C0_TO_F0_DELAY      0.449                 13.468  3       
led_string1/n103293                                          NET DELAY           3.278                 16.746  3       
led_string1/state_1__I_0_2_4_lut/B->led_string1/state_1__I_0_2_4_lut/Z
                                          SLICE_R3C11B       D1_TO_F1_DELAY      0.476                 17.222  1       
led_string1/nextstate[2]                                     NET DELAY           0.304                 17.526  1       
i5505_2_lut/B->i5505_2_lut/Z              SLICE_R3C11C       C0_TO_F0_DELAY      0.476                 18.002  7       
led_string1/n103127                                          NET DELAY           0.304                 18.306  7       
led_string1/i5498_2_lut_4_lut/D->led_string1/i5498_2_lut_4_lut/Z
                                          SLICE_R3C11C       C1_TO_F1_DELAY      0.449                 18.755  6       
led_string1/n103091                                          NET DELAY           3.133                 21.888  6       
{led_string1/led_num__i3/SR   led_string1/led_num__i4/SR}
                                                             ENDPOINT            0.000                 21.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                 47.165  86      
{led_string1/led_num__i3/CK   led_string1/led_num__i4/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(21.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.748  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_i1/Q  (SLICE_R11C9A)
Path End         : {led_string1/led_num__i5/SR   led_string1/led_num__i6/SR}  (SLICE_R2C11D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 77.5% (route), 22.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 24.748 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                  5.499  86      
{led_string1/single_led/state_i1/CK   led_string1/single_led/state_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/state_i1/CK->led_string1/single_led/state_i1/Q
                                          SLICE_R11C9A       CLK_TO_Q0_DELAY     1.388                  6.887  16      
led_string1/single_led/state[0]                              NET DELAY           2.141                  9.028  16      
led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/C->led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C10A      A0_TO_F0_DELAY      0.449                  9.477  3       
led_string1/single_led/done_N_377                            NET DELAY           3.542                 13.019  3       
led_string1/i4733_4_lut/B->led_string1/i4733_4_lut/Z
                                          SLICE_R8C11B       C0_TO_F0_DELAY      0.449                 13.468  3       
led_string1/n103293                                          NET DELAY           3.278                 16.746  3       
led_string1/state_1__I_0_2_4_lut/B->led_string1/state_1__I_0_2_4_lut/Z
                                          SLICE_R3C11B       D1_TO_F1_DELAY      0.476                 17.222  1       
led_string1/nextstate[2]                                     NET DELAY           0.304                 17.526  1       
i5505_2_lut/B->i5505_2_lut/Z              SLICE_R3C11C       C0_TO_F0_DELAY      0.476                 18.002  7       
led_string1/n103127                                          NET DELAY           0.304                 18.306  7       
led_string1/i5498_2_lut_4_lut/D->led_string1/i5498_2_lut_4_lut/Z
                                          SLICE_R3C11C       C1_TO_F1_DELAY      0.449                 18.755  6       
led_string1/n103091                                          NET DELAY           3.133                 21.888  6       
{led_string1/led_num__i5/SR   led_string1/led_num__i6/SR}
                                                             ENDPOINT            0.000                 21.888  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                 47.165  86      
{led_string1/led_num__i5/CK   led_string1/led_num__i6/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(21.887)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   24.748  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_i1/Q  (SLICE_R11C9A)
Path End         : {led_string1/led_num__i7/SP   led_string1/led_num__i8/SP}  (SLICE_R2C12A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 80.2% (route), 19.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.251 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                  5.499  86      
{led_string1/single_led/state_i1/CK   led_string1/single_led/state_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/state_i1/CK->led_string1/single_led/state_i1/Q
                                          SLICE_R11C9A       CLK_TO_Q0_DELAY     1.388                  6.887  16      
led_string1/single_led/state[0]                              NET DELAY           2.141                  9.028  16      
led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/C->led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C10A      A0_TO_F0_DELAY      0.449                  9.477  3       
led_string1/single_led/done_N_377                            NET DELAY           3.542                 13.019  3       
led_string1/i4733_4_lut/B->led_string1/i4733_4_lut/Z
                                          SLICE_R8C11B       C0_TO_F0_DELAY      0.449                 13.468  3       
led_string1/n103293                                          NET DELAY           3.278                 16.746  3       
led_string1/state_1__I_0_2_4_lut/B->led_string1/state_1__I_0_2_4_lut/Z
                                          SLICE_R3C11B       D1_TO_F1_DELAY      0.476                 17.222  1       
led_string1/nextstate[2]                                     NET DELAY           0.304                 17.526  1       
i5505_2_lut/B->i5505_2_lut/Z              SLICE_R3C11C       C0_TO_F0_DELAY      0.449                 17.975  7       
led_string1/n103127                                          NET DELAY           3.741                 21.716  7       
{led_string1/led_num__i7/SP   led_string1/led_num__i8/SP}
                                                             ENDPOINT            0.000                 21.716  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                 47.165  86      
{led_string1/led_num__i7/CK   led_string1/led_num__i8/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(21.715)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.251  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_i1/Q  (SLICE_R11C9A)
Path End         : led_string1/led_num__i9/SP  (SLICE_R2C12B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 80.2% (route), 19.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.251 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                  5.499  86      
{led_string1/single_led/state_i1/CK   led_string1/single_led/state_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/state_i1/CK->led_string1/single_led/state_i1/Q
                                          SLICE_R11C9A       CLK_TO_Q0_DELAY     1.388                  6.887  16      
led_string1/single_led/state[0]                              NET DELAY           2.141                  9.028  16      
led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/C->led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C10A      A0_TO_F0_DELAY      0.449                  9.477  3       
led_string1/single_led/done_N_377                            NET DELAY           3.542                 13.019  3       
led_string1/i4733_4_lut/B->led_string1/i4733_4_lut/Z
                                          SLICE_R8C11B       C0_TO_F0_DELAY      0.449                 13.468  3       
led_string1/n103293                                          NET DELAY           3.278                 16.746  3       
led_string1/state_1__I_0_2_4_lut/B->led_string1/state_1__I_0_2_4_lut/Z
                                          SLICE_R3C11B       D1_TO_F1_DELAY      0.476                 17.222  1       
led_string1/nextstate[2]                                     NET DELAY           0.304                 17.526  1       
i5505_2_lut/B->i5505_2_lut/Z              SLICE_R3C11C       C0_TO_F0_DELAY      0.449                 17.975  7       
led_string1/n103127                                          NET DELAY           3.741                 21.716  7       
led_string1/led_num__i9/SP                                   ENDPOINT            0.000                 21.716  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                 47.165  86      
led_string1/led_num__i9/CK                                   CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(21.715)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.251  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_i1/Q  (SLICE_R11C9A)
Path End         : {led_string1/led_num__i7/SR   led_string1/led_num__i8/SR}  (SLICE_R2C12A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.740 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                  5.499  86      
{led_string1/single_led/state_i1/CK   led_string1/single_led/state_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/state_i1/CK->led_string1/single_led/state_i1/Q
                                          SLICE_R11C9A       CLK_TO_Q0_DELAY     1.388                  6.887  16      
led_string1/single_led/state[0]                              NET DELAY           2.141                  9.028  16      
led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/C->led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C10A      A0_TO_F0_DELAY      0.449                  9.477  3       
led_string1/single_led/done_N_377                            NET DELAY           3.542                 13.019  3       
led_string1/i4733_4_lut/B->led_string1/i4733_4_lut/Z
                                          SLICE_R8C11B       C0_TO_F0_DELAY      0.449                 13.468  3       
led_string1/n103293                                          NET DELAY           3.278                 16.746  3       
led_string1/state_1__I_0_2_4_lut/B->led_string1/state_1__I_0_2_4_lut/Z
                                          SLICE_R3C11B       D1_TO_F1_DELAY      0.476                 17.222  1       
led_string1/nextstate[2]                                     NET DELAY           0.304                 17.526  1       
i5505_2_lut/B->i5505_2_lut/Z              SLICE_R3C11C       C0_TO_F0_DELAY      0.476                 18.002  7       
led_string1/n103127                                          NET DELAY           0.304                 18.306  7       
led_string1/i5498_2_lut_4_lut/D->led_string1/i5498_2_lut_4_lut/Z
                                          SLICE_R3C11C       C1_TO_F1_DELAY      0.449                 18.755  6       
led_string1/n103091                                          NET DELAY           2.141                 20.896  6       
{led_string1/led_num__i7/SR   led_string1/led_num__i8/SR}
                                                             ENDPOINT            0.000                 20.896  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                 47.165  86      
{led_string1/led_num__i7/CK   led_string1/led_num__i8/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(20.895)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.740  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_i1/Q  (SLICE_R11C9A)
Path End         : led_string1/led_num__i9/SR  (SLICE_R2C12B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.740 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                  5.499  86      
{led_string1/single_led/state_i1/CK   led_string1/single_led/state_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/state_i1/CK->led_string1/single_led/state_i1/Q
                                          SLICE_R11C9A       CLK_TO_Q0_DELAY     1.388                  6.887  16      
led_string1/single_led/state[0]                              NET DELAY           2.141                  9.028  16      
led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/C->led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C10A      A0_TO_F0_DELAY      0.449                  9.477  3       
led_string1/single_led/done_N_377                            NET DELAY           3.542                 13.019  3       
led_string1/i4733_4_lut/B->led_string1/i4733_4_lut/Z
                                          SLICE_R8C11B       C0_TO_F0_DELAY      0.449                 13.468  3       
led_string1/n103293                                          NET DELAY           3.278                 16.746  3       
led_string1/state_1__I_0_2_4_lut/B->led_string1/state_1__I_0_2_4_lut/Z
                                          SLICE_R3C11B       D1_TO_F1_DELAY      0.476                 17.222  1       
led_string1/nextstate[2]                                     NET DELAY           0.304                 17.526  1       
i5505_2_lut/B->i5505_2_lut/Z              SLICE_R3C11C       C0_TO_F0_DELAY      0.476                 18.002  7       
led_string1/n103127                                          NET DELAY           0.304                 18.306  7       
led_string1/i5498_2_lut_4_lut/D->led_string1/i5498_2_lut_4_lut/Z
                                          SLICE_R3C11C       C1_TO_F1_DELAY      0.449                 18.755  6       
led_string1/n103091                                          NET DELAY           2.141                 20.896  6       
led_string1/led_num__i9/SR                                   ENDPOINT            0.000                 20.896  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                 47.165  86      
led_string1/led_num__i9/CK                                   CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(20.895)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.740  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_i1/Q  (SLICE_R11C9A)
Path End         : {led_string1/led_num__i3/SP   led_string1/led_num__i4/SP}  (SLICE_R2C11C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.793 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                  5.499  86      
{led_string1/single_led/state_i1/CK   led_string1/single_led/state_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/state_i1/CK->led_string1/single_led/state_i1/Q
                                          SLICE_R11C9A       CLK_TO_Q0_DELAY     1.388                  6.887  16      
led_string1/single_led/state[0]                              NET DELAY           2.141                  9.028  16      
led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/C->led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C10A      A0_TO_F0_DELAY      0.449                  9.477  3       
led_string1/single_led/done_N_377                            NET DELAY           3.542                 13.019  3       
led_string1/i4733_4_lut/B->led_string1/i4733_4_lut/Z
                                          SLICE_R8C11B       C0_TO_F0_DELAY      0.449                 13.468  3       
led_string1/n103293                                          NET DELAY           3.278                 16.746  3       
led_string1/state_1__I_0_2_4_lut/B->led_string1/state_1__I_0_2_4_lut/Z
                                          SLICE_R3C11B       D1_TO_F1_DELAY      0.476                 17.222  1       
led_string1/nextstate[2]                                     NET DELAY           0.304                 17.526  1       
i5505_2_lut/B->i5505_2_lut/Z              SLICE_R3C11C       C0_TO_F0_DELAY      0.449                 17.975  7       
led_string1/n103127                                          NET DELAY           3.199                 21.174  7       
{led_string1/led_num__i3/SP   led_string1/led_num__i4/SP}
                                                             ENDPOINT            0.000                 21.174  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                 47.165  86      
{led_string1/led_num__i3/CK   led_string1/led_num__i4/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(21.173)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.793  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_i1/Q  (SLICE_R11C9A)
Path End         : {led_string1/led_num__i5/SP   led_string1/led_num__i6/SP}  (SLICE_R2C11D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.793 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                  5.499  86      
{led_string1/single_led/state_i1/CK   led_string1/single_led/state_i2/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/state_i1/CK->led_string1/single_led/state_i1/Q
                                          SLICE_R11C9A       CLK_TO_Q0_DELAY     1.388                  6.887  16      
led_string1/single_led/state[0]                              NET DELAY           2.141                  9.028  16      
led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/C->led_string1/single_led/equal_56_i9_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C10A      A0_TO_F0_DELAY      0.449                  9.477  3       
led_string1/single_led/done_N_377                            NET DELAY           3.542                 13.019  3       
led_string1/i4733_4_lut/B->led_string1/i4733_4_lut/Z
                                          SLICE_R8C11B       C0_TO_F0_DELAY      0.449                 13.468  3       
led_string1/n103293                                          NET DELAY           3.278                 16.746  3       
led_string1/state_1__I_0_2_4_lut/B->led_string1/state_1__I_0_2_4_lut/Z
                                          SLICE_R3C11B       D1_TO_F1_DELAY      0.476                 17.222  1       
led_string1/nextstate[2]                                     NET DELAY           0.304                 17.526  1       
i5505_2_lut/B->i5505_2_lut/Z              SLICE_R3C11C       C0_TO_F0_DELAY      0.449                 17.975  7       
led_string1/n103127                                          NET DELAY           3.199                 21.174  7       
{led_string1/led_num__i5/SP   led_string1/led_num__i6/SP}
                                                             ENDPOINT            0.000                 21.174  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  86      
led_string1/counter_reset/clk                                NET DELAY           5.499                 47.165  86      
{led_string1/led_num__i5/CK   led_string1/led_num__i6/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(21.173)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   25.793  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_string1/single_led/rgb_shift_i18/D   |    1.743 ns 
led_string1/single_led/rgb_shift_i17/D   |    1.743 ns 
led_string1/single_led/rgb_shift_i20/D   |    1.743 ns 
led_string1/single_led/rgb_shift_i22/D   |    1.743 ns 
led_string1/single_led/num_high__i3/D    |    1.743 ns 
led_string1/single_led/num_high__i1/D    |    1.743 ns 
led_string1/single_led/rgb_shift_i23/D   |    1.743 ns 
led_string1/single_led/rgb_shift_i0/D    |    1.743 ns 
led_string1/single_led/num_low__i4/D     |    1.743 ns 
led_string1/single_led/num_low__i1/D     |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_string1/single_led/rgb_shift_i17/Q  (SLICE_R9C16B)
Path End         : led_string1/single_led/rgb_shift_i18/D  (SLICE_R9C16B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/rgb_shift_i18/CK   led_string1/single_led/rgb_shift_i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i17/CK->led_string1/single_led/rgb_shift_i17/Q
                                          SLICE_R9C16B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
led_string1/single_led/rgb_shift[17]                         NET DELAY        0.712                  4.575  1       
led_string1/single_led/mux_23_i19_3_lut/B->led_string1/single_led/mux_23_i19_3_lut/Z
                                          SLICE_R9C16B       D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/single_led/rgb_shift_23__N_273[18]
                                                             NET DELAY        0.000                  4.827  1       
led_string1/single_led/rgb_shift_i18/D                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/rgb_shift_i18/CK   led_string1/single_led/rgb_shift_i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i16/Q  (SLICE_R9C17C)
Path End         : led_string1/single_led/rgb_shift_i17/D  (SLICE_R9C16B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/rgb_shift_i16/CK   led_string1/single_led/rgb_shift_i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i16/CK->led_string1/single_led/rgb_shift_i16/Q
                                          SLICE_R9C17C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
led_string1/single_led/rgb_shift[16]                         NET DELAY        0.712                  4.575  1       
led_string1/single_led/mux_23_i18_3_lut/B->led_string1/single_led/mux_23_i18_3_lut/Z
                                          SLICE_R9C16B       D1_TO_F1_DELAY   0.252                  4.827  1       
led_string1/single_led/rgb_shift_23__N_273[17]
                                                             NET DELAY        0.000                  4.827  1       
led_string1/single_led/rgb_shift_i17/D                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/rgb_shift_i18/CK   led_string1/single_led/rgb_shift_i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i19/Q  (SLICE_R9C14A)
Path End         : led_string1/single_led/rgb_shift_i20/D  (SLICE_R9C14A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/rgb_shift_i20/CK   led_string1/single_led/rgb_shift_i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i19/CK->led_string1/single_led/rgb_shift_i19/Q
                                          SLICE_R9C14A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
led_string1/single_led/rgb_shift[19]                         NET DELAY        0.712                  4.575  1       
led_string1/single_led/mux_23_i21_3_lut/B->led_string1/single_led/mux_23_i21_3_lut/Z
                                          SLICE_R9C14A       D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/single_led/rgb_shift_23__N_273[20]
                                                             NET DELAY        0.000                  4.827  1       
led_string1/single_led/rgb_shift_i20/D                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/rgb_shift_i20/CK   led_string1/single_led/rgb_shift_i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i21/Q  (SLICE_R9C11A)
Path End         : led_string1/single_led/rgb_shift_i22/D  (SLICE_R9C11A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/rgb_shift_i22/CK   led_string1/single_led/rgb_shift_i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i21/CK->led_string1/single_led/rgb_shift_i21/Q
                                          SLICE_R9C11A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
led_string1/single_led/rgb_shift[21]                         NET DELAY        0.712                  4.575  1       
led_string1/single_led/mux_23_i23_3_lut/B->led_string1/single_led/mux_23_i23_3_lut/Z
                                          SLICE_R9C11A       D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/single_led/rgb_shift_23__N_273[22]
                                                             NET DELAY        0.000                  4.827  1       
led_string1/single_led/rgb_shift_i22/D                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/rgb_shift_i22/CK   led_string1/single_led/rgb_shift_i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/num_high__i3/Q  (SLICE_R15C9C)
Path End         : led_string1/single_led/num_high__i3/D  (SLICE_R15C9C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/num_high__i3/CK   led_string1/single_led/num_high__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/num_high__i3/CK->led_string1/single_led/num_high__i3/Q
                                          SLICE_R15C9C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_string1/single_led/counter_high/num_high[3]
                                                             NET DELAY        0.712                  4.575  2       
led_string1/single_led/i4538_3_lut_4_lut/D->led_string1/single_led/i4538_3_lut_4_lut/Z
                                          SLICE_R15C9C       D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/single_led/n103099                               NET DELAY        0.000                  4.827  1       
led_string1/single_led/num_high__i3/D                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/num_high__i3/CK   led_string1/single_led/num_high__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/num_high__i1/Q  (SLICE_R13C9B)
Path End         : led_string1/single_led/num_high__i1/D  (SLICE_R13C9B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/num_high__i2/CK   led_string1/single_led/num_high__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/num_high__i1/CK->led_string1/single_led/num_high__i1/Q
                                          SLICE_R13C9B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_string1/single_led/counter_high/num_high[0]
                                                             NET DELAY        0.712                  4.575  2       
led_string1/single_led/i1_4_lut/A->led_string1/single_led/i1_4_lut/Z
                                          SLICE_R13C9B       D1_TO_F1_DELAY   0.252                  4.827  1       
led_string1/single_led/n103862                               NET DELAY        0.000                  4.827  1       
led_string1/single_led/num_high__i1/D                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/num_high__i2/CK   led_string1/single_led/num_high__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i22/Q  (SLICE_R9C11A)
Path End         : led_string1/single_led/rgb_shift_i23/D  (SLICE_R9C10A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/rgb_shift_i22/CK   led_string1/single_led/rgb_shift_i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i22/CK->led_string1/single_led/rgb_shift_i22/Q
                                          SLICE_R9C11A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
led_string1/single_led/rgb_shift[22]                         NET DELAY        0.712                  4.575  1       
led_string1/single_led/mux_23_i24_3_lut/B->led_string1/single_led/mux_23_i24_3_lut/Z
                                          SLICE_R9C10A       D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/single_led/rgb_shift_23__N_273[23]
                                                             NET DELAY        0.000                  4.827  1       
led_string1/single_led/rgb_shift_i23/D                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
led_string1/single_led/rgb_shift_i23/CK                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i0/Q  (SLICE_R19C10B)
Path End         : led_string1/single_led/rgb_shift_i0/D  (SLICE_R19C10B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
led_string1/single_led/rgb_shift_i0/CK                       CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i0/CK->led_string1/single_led/rgb_shift_i0/Q
                                          SLICE_R19C10B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_string1/single_led/rgb_shift[0]                          NET DELAY        0.712                  4.575  2       
led_string1/single_led/i4542_4_lut/B->led_string1/single_led/i4542_4_lut/Z
                                          SLICE_R19C10B      D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/single_led/n103103                               NET DELAY        0.000                  4.827  1       
led_string1/single_led/rgb_shift_i0/D                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
led_string1/single_led/rgb_shift_i0/CK                       CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/num_low__i4/Q  (SLICE_R15C6A)
Path End         : led_string1/single_led/num_low__i4/D  (SLICE_R15C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/num_low__i3/CK   led_string1/single_led/num_low__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/num_low__i4/CK->led_string1/single_led/num_low__i4/Q
                                          SLICE_R15C6A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_string1/single_led/counter_low/num_low[4]
                                                             NET DELAY        0.712                  4.575  2       
led_string1/single_led/i4546_3_lut_4_lut/D->led_string1/single_led/i4546_3_lut_4_lut/Z
                                          SLICE_R15C6A       D1_TO_F1_DELAY   0.252                  4.827  1       
led_string1/single_led/n103107                               NET DELAY        0.000                  4.827  1       
led_string1/single_led/num_low__i4/D                         ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/num_low__i3/CK   led_string1/single_led/num_low__i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/num_low__i1/Q  (SLICE_R15C5C)
Path End         : led_string1/single_led/num_low__i1/D  (SLICE_R15C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/num_low__i1/CK   led_string1/single_led/num_low__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/num_low__i1/CK->led_string1/single_led/num_low__i1/Q
                                          SLICE_R15C5C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_string1/single_led/counter_low/num_low[1]
                                                             NET DELAY        0.712                  4.575  2       
led_string1/single_led/i4549_3_lut_4_lut_4_lut/D->led_string1/single_led/i4549_3_lut_4_lut_4_lut/Z
                                          SLICE_R15C5C       D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/single_led/n103110                               NET DELAY        0.000                  4.827  1       
led_string1/single_led/num_low__i1/D                         ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  87      
led_string1/counter_reset/clk                                NET DELAY        3.084                  3.084  87      
{led_string1/single_led/num_low__i1/CK   led_string1/single_led/num_low__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



