<html><head><title>module ti.catalog.c6000.TNETV107X</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> *  Copyright (c) 2010 by Texas Instruments and others.
</span>     3    <span class="comment"> *  All rights reserved. This program and the accompanying materials
</span>     4    <span class="comment"> *  are made available under the terms of the Eclipse Public License v1.0
</span>     5    <span class="comment"> *  which accompanies this distribution, and is available at
</span>     6    <span class="comment"> *  http://www.eclipse.org/legal/epl-v10.html
</span>     7    <span class="comment"> *
</span>     8    <span class="comment"> *  Contributors:
</span>     9    <span class="comment"> *      Texas Instruments - initial implementation
</span>    10    <span class="comment"> *
</span>    11    <span class="comment"> * */</span>
    12    
    13    <span class="comment">/*
</span>    14    <span class="comment"> *  ======== TNETV107X.xdc ========
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> */</span>
    17    <span class=key>package</span> ti.catalog.c6000;
    18    
    19    <span class="xdoc">/*!
</span>    20    <span class="xdoc"> *  ======== TNETV107X ========
</span>    21    <span class="xdoc"> */</span>
    22    <span class=key>metaonly</span> <span class=key>module</span> TNETV107X <span class=key>inherits</span> ti.catalog.ICpuDataSheet
    23    {
    24    
    25        <span class=key>config</span> <span class=key>long</span> cacheSizeL1[string] = [
    26            [<span class="string">"0k"</span>,  0x0000],
    27            [<span class="string">"4k"</span>,  0x1000],
    28            [<span class="string">"8k"</span>,  0x2000],
    29            [<span class="string">"16k"</span>, 0x4000],
    30            [<span class="string">"32k"</span>, 0x8000],
    31        ];
    32    
    33        <span class=key>config</span> <span class=key>long</span> cacheSizeL2[string] = [
    34            [<span class="string">"0k"</span>,   0x00000],
    35            [<span class="string">"32k"</span>,  0x08000],
    36            [<span class="string">"64k"</span>,  0x10000],
    37            [<span class="string">"128k"</span>, 0x20000]
    38        ];
    39    
    40       <span class=key>readonly</span> <span class=key>config</span> ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =  [
    41            [<span class="string">'l1PMode'</span>,
    42                 {desc: <span class="string">"L1P Cache"</span>,
    43                  map: [[<span class="string">"0k"</span>, 0x0000],
    44                        [<span class="string">"4k"</span>, 0x1000],
    45                        [<span class="string">"8k"</span>, 0x2000],
    46                        [<span class="string">"16k"</span>, 0x4000],
    47                        [<span class="string">"32k"</span>, 0x8000]],
    48                  defaultValue: <span class="string">"0k"</span>,
    49                  memorySection: <span class="string">"L1PSRAM"</span>}
    50            ],
    51             
    52            [<span class="string">'l1DMode'</span>,
    53                {desc: <span class="string">"L1D Cache"</span>,
    54                 map: [[<span class="string">"0k"</span>, 0x0000],
    55                       [<span class="string">"4k"</span>, 0x1000],
    56                       [<span class="string">"8k"</span>, 0x2000],
    57                       [<span class="string">"16k"</span>, 0x4000],
    58                       [<span class="string">"32k"</span>, 0x8000]],
    59                 defaultValue: <span class="string">"0k"</span>,
    60                 memorySection: <span class="string">"L1DSRAM"</span>}
    61            ],
    62                         
    63            [<span class="string">'l2Mode'</span>,
    64                {desc: <span class="string">"L2 Cache"</span>,
    65                 map: [[<span class="string">"0k"</span>, 0x0000],
    66                       [<span class="string">"32k"</span>, 0x8000],
    67                       [<span class="string">"64k"</span>, 0x10000],
    68                       [<span class="string">"128k"</span>, 0x20000]],
    69                 defaultValue: <span class="string">"0k"</span>,
    70                 memorySection: <span class="string">"L2RAM"</span>}
    71            ], 
    72    
    73        ];    
    74    
    75    <span class=key>instance</span>:
    76        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minProgUnitSize = 1;
    77        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minDataUnitSize = 1;    
    78        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     dataWordSize    = 4;
    79    
    80        <span class=key>override</span> <span class=key>config</span> string   cpuCore        = <span class="string">"64x+"</span>;
    81        <span class=key>override</span> <span class=key>config</span> string   isa = <span class="string">"64P"</span>;
    82    
    83        <span class=key>config</span> xdc.platform.IPlatform.Memory memMap[string]  = [
    84            [<span class="string">"L2RAM"</span>, {
    85                comment:    <span class="string">"Internal 128KB L2 memory"</span>,
    86                name:       <span class="string">"L2RAM"</span>,
    87                base:       0x11800000,
    88                len:        0x00020000,
    89                space:      <span class="string">"code/data"</span>,
    90                access:     <span class="string">"RWX"</span>
    91            }],
    92            
    93            [<span class="string">"L1PSRAM"</span>, {
    94                comment:    <span class="string">"Internal 32KB L1 program memory"</span>,
    95                name:       <span class="string">"L1PSRAM"</span>,
    96                base:       0x11E08000,
    97                len:        0x00008000,
    98                space:      <span class="string">"code"</span>,
    99                access:     <span class="string">"RWX"</span>
   100            }],
   101    
   102            [<span class="string">"L1DSRAM"</span>, {
   103                comment:    <span class="string">"Internal 80KB L1 data memory"</span>,
   104                name:       <span class="string">"L1DSRAM"</span>,
   105                base:       0x11F04000,
   106                len:        0x00014000,
   107                space:      <span class="string">"data"</span>,
   108                access:     <span class="string">"RW"</span>
   109            }],
   110        ];
   111    };
   112    <span class="comment">/*
</span>   113    <span class="comment"> *  @(#) ti.catalog.c6000; 1, 0, 0, 0,226; 2-23-2010 16:50:40; /db/ztree/library/trees/platform/platform-k32x/src/
</span>   114    <span class="comment"> */</span>
   115    
</pre>
</body></html>
