$date
	Fri Sep  6 21:03:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ripple_carry_adder_tb $end
$var wire 4 ! SUM [3:0] $end
$var wire 1 " C_OUT $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % C_IN $end
$scope module UUT $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % c_in $end
$var wire 4 ( sum [3:0] $end
$var wire 3 ) carry [2:0] $end
$var wire 1 " c_out $end
$scope module FA0 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 % c $end
$var wire 1 , cout $end
$var wire 1 - sum $end
$upscope $end
$scope module FA1 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 c $end
$var wire 1 1 cout $end
$var wire 1 2 sum $end
$upscope $end
$scope module FA2 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 c $end
$var wire 1 6 cout $end
$var wire 1 7 sum $end
$upscope $end
$scope module FA3 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : c $end
$var wire 1 " cout $end
$var wire 1 ; sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
0:
09
08
07
06
05
04
03
12
01
00
1/
0.
1-
0,
0+
1*
b0 )
b11 (
b10 '
b1 &
0%
b10 $
b1 #
0"
b11 !
$end
#10
b111 !
b111 (
17
0/
14
1.
b100 $
b100 '
b11 #
b11 &
#20
1"
1:
16
07
15
b110 )
11
02
b1 !
b1 (
0;
1+
1/
0*
18
b111 $
b111 '
b1010 #
b1010 &
#30
12
10
b111 )
1,
1;
0-
b1110 !
b1110 (
17
19
1*
13
b1111 $
b1111 '
b1111 #
b1111 &
#40
0;
0:
06
05
01
00
b0 )
0,
0"
12
1-
b111 !
b111 (
17
0/
09
0*
03
08
b101 $
b101 '
b10 #
b10 &
#50
