

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Oct  3 22:57:48 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      641|  2.570 us|  6.410 us|  258|  642|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |      256|      640|     2 ~ 5|          -|          -|   128|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 7 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [fir.cpp:15]   --->   Operation 14 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node mul9)   --->   "%empty = shl i32 %x_read, i32 3" [fir.cpp:15]   --->   Operation 15 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node mul9)   --->   "%empty_6 = shl i32 %x_read, i32 1" [fir.cpp:15]   --->   Operation 16 'shl' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.55ns) (out node of the LUT)   --->   "%mul9 = add i32 %empty, i32 %empty_6" [fir.cpp:15]   --->   Operation 17 'add' 'mul9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln23 = store i8 127, i8 %i" [fir.cpp:23]   --->   Operation 18 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 0, i32 %acc" [fir.cpp:23]   --->   Operation 19 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [fir.cpp:23]   --->   Operation 20 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.78>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [fir.cpp:23]   --->   Operation 21 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %i_1" [fir.cpp:23]   --->   Operation 22 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [fir.cpp:23]   --->   Operation 23 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 24 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %tmp, void %.split, void" [fir.cpp:23]   --->   Operation 25 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir.cpp:21]   --->   Operation 26 'specloopname' 'specloopname_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.55ns)   --->   "%icmp_ln25 = icmp_eq  i8 %i_1, i8 0" [fir.cpp:25]   --->   Operation 27 'icmp' 'icmp_ln25' <Predicate = (!tmp)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void, void" [fir.cpp:25]   --->   Operation 28 'br' 'br_ln25' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %i_1" [fir.cpp:23]   --->   Operation 29 'trunc' 'trunc_ln23' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%add_ln26 = add i7 %trunc_ln23, i7 127" [fir.cpp:26]   --->   Operation 30 'add' 'add_ln26' <Predicate = (!tmp & !icmp_ln25)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %add_ln26" [fir.cpp:26]   --->   Operation 31 'zext' 'zext_ln26' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln26" [fir.cpp:26]   --->   Operation 32 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%shift_reg_load = load i7 %shift_reg_addr" [fir.cpp:26]   --->   Operation 33 'load' 'shift_reg_load' <Predicate = (!tmp & !icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %zext_ln23" [fir.cpp:27]   --->   Operation 34 'getelementptr' 'fir_int_int_c_addr' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%fir_int_int_c_load = load i7 %fir_int_int_c_addr" [fir.cpp:27]   --->   Operation 35 'load' 'fir_int_int_c_load' <Predicate = (!tmp & !icmp_ln25)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %x_read, i32 0" [fir.cpp:30]   --->   Operation 36 'store' 'store_ln30' <Predicate = (!tmp & icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!tmp & icmp_ln25)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [fir.cpp:35]   --->   Operation 38 'load' 'acc_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_load_1" [fir.cpp:35]   --->   Operation 39 'write' 'write_ln35' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [fir.cpp:36]   --->   Operation 40 'ret' 'ret_ln36' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%shift_reg_load = load i7 %shift_reg_addr" [fir.cpp:26]   --->   Operation 41 'load' 'shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln23" [fir.cpp:26]   --->   Operation 42 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln26 = store i32 %shift_reg_load, i7 %shift_reg_addr_1" [fir.cpp:26]   --->   Operation 43 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%fir_int_int_c_load = load i7 %fir_int_int_c_addr" [fir.cpp:27]   --->   Operation 44 'load' 'fir_int_int_c_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 45 [2/2] (6.91ns)   --->   "%mul_ln27 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load" [fir.cpp:27]   --->   Operation 45 'mul' 'mul_ln27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 46 [1/2] (6.91ns)   --->   "%mul_ln27 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load" [fir.cpp:27]   --->   Operation 46 'mul' 'mul_ln27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.72>
ST_6 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln28 = br void" [fir.cpp:28]   --->   Operation 47 'br' 'br_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.58>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node acc_1)   --->   "%mul_pn = phi i32 %mul_ln27, void, i32 %mul9, void" [fir.cpp:27]   --->   Operation 48 'phi' 'mul_pn' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [fir.cpp:21]   --->   Operation 49 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (2.55ns) (out node of the LUT)   --->   "%acc_1 = add i32 %mul_pn, i32 %acc_load" [fir.cpp:21]   --->   Operation 50 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (1.91ns)   --->   "%add_ln23 = add i8 %i_1, i8 255" [fir.cpp:23]   --->   Operation 51 'add' 'add_ln23' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln23 = store i8 %add_ln23, i8 %i" [fir.cpp:23]   --->   Operation 52 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %acc_1, i32 %acc" [fir.cpp:21]   --->   Operation 53 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read operation ('x', fir.cpp:15) on port 'x' (fir.cpp:15) [12]  (0 ns)
	'shl' operation ('empty', fir.cpp:15) [13]  (0 ns)
	'add' operation ('mul9', fir.cpp:15) [15]  (2.55 ns)

 <State 2>: 5.78ns
The critical path consists of the following:
	'load' operation ('i', fir.cpp:23) on local variable 'i' [20]  (0 ns)
	'add' operation ('add_ln26', fir.cpp:26) [31]  (1.87 ns)
	'getelementptr' operation ('shift_reg_addr', fir.cpp:26) [33]  (0 ns)
	'load' operation ('shift_reg_load', fir.cpp:26) on array 'shift_reg' [34]  (3.25 ns)
	blocking operation 0.659 ns on control path)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('shift_reg_load', fir.cpp:26) on array 'shift_reg' [34]  (3.25 ns)
	'store' operation ('store_ln26', fir.cpp:26) of variable 'shift_reg_load', fir.cpp:26 on array 'shift_reg' [36]  (3.25 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln27', fir.cpp:27) [39]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln27', fir.cpp:27) [39]  (6.91 ns)

 <State 6>: 5.73ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('mul_pn', fir.cpp:27) with incoming values : ('mul9', fir.cpp:15) ('mul_ln27', fir.cpp:27) [45]  (1.59 ns)
	'phi' operation ('mul_pn', fir.cpp:27) with incoming values : ('mul9', fir.cpp:15) ('mul_ln27', fir.cpp:27) [45]  (0 ns)
	'add' operation ('acc', fir.cpp:21) [47]  (2.55 ns)
	'store' operation ('store_ln21', fir.cpp:21) of variable 'acc', fir.cpp:21 on local variable 'acc' [50]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
