// Seed: 347687022
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output supply0 id_3
);
  uwire id_4;
  assign id_0 = (1);
  assign id_4[1] = 1 && 1 == id_1 && id_2;
  assign id_3[1] = 1'd0;
  assign id_4[1] = id_4;
endmodule
