<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="26" Lut="62" T_Register="2896(26)" T_Alu="408(0)" T_Lut="6273(62)" T_Bsram="15(0)">
    <SubModule name="cpu_1" Register="542" Alu="64" Lut="1696" T_Register="1534(542)" T_Alu="188(64)" T_Lut="3007(1696)">
        <SubModule name="cpu_regs" Register="992" Alu="10" Lut="1061" T_Register="992(992)" T_Alu="10(10)" T_Lut="1061(1061)"/>
        <SubModule name="SignExtendSelector" Lut="44" T_Lut="44(44)"/>
        <SubModule name="control_stall_id" Alu="10" Lut="1" T_Alu="10(10)" T_Lut="1(1)"/>
        <SubModule name="cpu_alu" Alu="84" Lut="120" T_Alu="84(84)" T_Lut="120(120)"/>
        <SubModule name="control_bypass_ex" Alu="20" T_Alu="20(20)"/>
        <SubModule name="mem_write_selector" Lut="85" T_Lut="85(85)"/>
    </SubModule>
    <SubModule name="bu" Lut="339" T_Lut="339(339)"/>
    <SubModule name="mem" Register="79" Lut="142" Bsram="8" T_Register="79(79)" T_Lut="142(142)" T_Bsram="8(8)"/>
    <SubModule name="bm" Register="1" Lut="3" T_Register="1(1)" T_Lut="3(3)"/>
    <SubModule name="flashController" Register="91" Lut="311" T_Register="218(91)" T_Lut="531(311)">
        <SubModule name="navigator" Register="127" Lut="220" T_Register="127(127)" T_Lut="220(220)"/>
    </SubModule>
    <SubModule name="programMemory_inst" Lut="40" T_Lut="40(40)" T_Bsram="4(0)">
        <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
    </SubModule>
    <SubModule name="pll_usb"/>
    <SubModule name="usb" Register="64" Lut="78" T_Register="376(64)" T_Alu="43(0)" T_Lut="381(78)" T_Bsram="1(0)">
        <SubModule name="usb_host" Register="163" Lut="92" T_Register="312(163)" T_Alu="43(0)" T_Lut="303(92)" T_Bsram="1(0)">
            <SubModule name="ukp" Register="149" Alu="43" Lut="211" T_Register="149(149)" T_Alu="43(43)" T_Lut="211(211)" T_Bsram="1(0)">
                <SubModule name="ukprom" Bsram="1" T_Bsram="1(1)"/>
            </SubModule>
        </SubModule>
    </SubModule>
    <SubModule name="Gowin_PLL_inst"/>
    <SubModule name="Gowin_CLKDIV_inst"/>
    <SubModule name="u_Reset_Sync" Register="4" Alu="4" Lut="2" T_Register="4(4)" T_Alu="4(4)" T_Lut="2(2)"/>
    <SubModule name="svo_hdmi_inst_1" Register="4" Lut="1" T_Register="529(4)" T_Alu="111(0)" T_Lut="1643(1)" T_Bsram="2(0)">
        <SubModule name="svo_tcard" Register="92" Lut="1147" T_Register="92(92)" T_Lut="1147(1147)" T_Bsram="2(0)">
            <SubModule name="text_Buffer" Bsram="1" T_Bsram="1(1)"/>
            <SubModule name="attributes_Buffer" Bsram="1" T_Bsram="1(1)"/>
        </SubModule>
        <SubModule name="svo_enc" Register="328" Alu="6" Lut="262" T_Register="328(328)" T_Alu="6(6)" T_Lut="262(262)"/>
        <SubModule name="svo_tmds_0" Register="38" Alu="35" Lut="90" T_Register="38(38)" T_Alu="35(35)" T_Lut="90(90)"/>
        <SubModule name="svo_tmds_1" Register="29" Alu="35" Lut="56" T_Register="29(29)" T_Alu="35(35)" T_Lut="56(56)"/>
        <SubModule name="svo_tmds_2" Register="38" Alu="35" Lut="87" T_Register="38(38)" T_Alu="35(35)" T_Lut="87(87)"/>
    </SubModule>
    <SubModule name="uart_controller" T_Register="43(0)" T_Lut="84(0)">
        <SubModule name="uart_inst" Register="43" Lut="84" T_Register="43(43)" T_Lut="84(84)"/>
    </SubModule>
    <SubModule name="counter1mhz" Register="43" Alu="31" Lut="20" T_Register="43(43)" T_Alu="31(31)" T_Lut="20(20)"/>
    <SubModule name="counter27mhz" Register="43" Alu="31" Lut="19" T_Register="43(43)" T_Alu="31(31)" T_Lut="19(19)"/>
</Module>
