<profile>

<section name = "Vivado HLS Report for 'Pool'" level="0">
<item name = "Date">Sat Sep  7 19:23:00 2024
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">pool</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 11.27, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">20, ?, 20, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, ?, 2 ~ 4751012254769447, -, -, 0 ~ 65535, no</column>
<column name=" + Loop 1.1">0, 4751012254769445, 2 ~ 72495800027, -, -, 0 ~ 65535, no</column>
<column name="  ++ Loop 1.1.1">0, 72495800025, 11 ~ 1106215, -, -, 0 ~ 65535, no</column>
<column name="   +++ Loop 1.1.1.1">0, 1106190, 3 ~ 4338, -, -, 0 ~ 255, no</column>
<column name="    ++++ Loop 1.1.1.1.1">0, 4335, 2 ~ 17, -, -, 0 ~ 255, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, 6, 0, 1196</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 2, 2502, 3303</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 578</column>
<column name="Register">-, -, 1358, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 5, 3, 9</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Pool_AXILiteS_s_axi_U">Pool_AXILiteS_s_axi, 0, 0, 214, 300</column>
<column name="Pool_fadd_32ns_32bkb_U1">Pool_fadd_32ns_32bkb, 0, 2, 205, 390</column>
<column name="Pool_fcmp_32ns_32eOg_U4">Pool_fcmp_32ns_32eOg, 0, 0, 66, 239</column>
<column name="Pool_fdiv_32ns_32cud_U2">Pool_fdiv_32ns_32cud, 0, 0, 761, 994</column>
<column name="Pool_gmem_m_axi_U">Pool_gmem_m_axi, 2, 0, 512, 580</column>
<column name="Pool_sitofp_32ns_dEe_U3">Pool_sitofp_32ns_dEe, 0, 0, 340, 554</column>
<column name="Pool_udiv_16ns_8nfYi_U5">Pool_udiv_16ns_8nfYi, 0, 0, 202, 123</column>
<column name="Pool_udiv_16ns_8nfYi_U6">Pool_udiv_16ns_8nfYi, 0, 0, 202, 123</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Pool_mac_muladd_1hbi_U8">Pool_mac_muladd_1hbi, i0 * i1 + i2</column>
<column name="Pool_mac_muladd_1hbi_U9">Pool_mac_muladd_1hbi, i0 * i1 + i2</column>
<column name="Pool_mac_muladd_1hbi_U10">Pool_mac_muladd_1hbi, i0 * i1 + i2</column>
<column name="Pool_mul_mul_16s_g8j_U7">Pool_mul_mul_16s_g8j, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_V_16_fu_424_p2">*, 0, 0, 41, 8, 8</column>
<column name="r_V_1_fu_527_p2">*, 3, 0, 20, 32, 16</column>
<column name="r_V_2_fu_581_p2">*, 3, 0, 20, 32, 16</column>
<column name="c_fu_492_p2">+, 0, 0, 23, 16, 1</column>
<column name="feature_in2_sum5_fu_636_p2">+, 0, 0, 48, 48, 48</column>
<column name="feature_in2_sum6_fu_836_p2">+, 0, 0, 48, 48, 48</column>
<column name="feature_in2_sum_fu_614_p2">+, 0, 0, 48, 48, 48</column>
<column name="feature_out4_sum_fu_868_p2">+, 0, 0, 56, 49, 49</column>
<column name="h_V_fu_568_p2">+, 0, 0, 23, 16, 16</column>
<column name="i_fu_517_p2">+, 0, 0, 23, 16, 1</column>
<column name="ii_fu_558_p2">+, 0, 0, 15, 8, 1</column>
<column name="j_fu_547_p2">+, 0, 0, 23, 16, 1</column>
<column name="jj_fu_591_p2">+, 0, 0, 15, 8, 1</column>
<column name="next_mul1_fu_502_p2">+, 0, 0, 39, 32, 32</column>
<column name="next_mul2_fu_507_p2">+, 0, 0, 23, 16, 16</column>
<column name="next_mul9_fu_532_p2">+, 0, 0, 23, 16, 16</column>
<column name="next_mul_fu_537_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_V_11_fu_632_p2">+, 0, 0, 48, 48, 48</column>
<column name="r_V_14_fu_610_p2">+, 0, 0, 48, 48, 48</column>
<column name="r_V_7_fu_832_p2">+, 0, 0, 48, 48, 48</column>
<column name="tmp1_fu_851_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_9_fu_860_p2">+, 0, 0, 55, 48, 48</column>
<column name="w_V_fu_601_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_16_fu_811_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_18_fu_817_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_25_fu_722_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_27_fu_728_p2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond1_fu_487_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond2_fu_512_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond3_fu_553_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond4_fu_586_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond_fu_542_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="notlhs1_fu_775_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notlhs2_fu_793_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notlhs8_fu_704_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notlhs_fu_686_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notrhs1_fu_781_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="notrhs2_fu_799_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="notrhs9_fu_710_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="notrhs_fu_692_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="tmp_6_fu_438_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_7_fu_443_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state28_io">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state35">or, 0, 0, 8, 1, 1</column>
<column name="tmp_14_fu_787_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_15_fu_805_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_23_fu_698_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_24_fu_716_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_2_fu_469_p2">or, 0, 0, 8, 1, 1</column>
<column name="feature_in_load_1_su_fu_822_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_sum_fu_475_p3">select, 0, 0, 32, 1, 32</column>
<column name="sum_3_feature_in_loa_fu_733_p3">select, 0, 0, 32, 1, 32</column>
<column name="sum_fu_461_p3">select, 0, 0, 31, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">341, 77, 1, 77</column>
<column name="ap_sig_ioackin_gmem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">9, 2, 1, 2</column>
<column name="gmem_ARADDR">21, 4, 32, 128</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_379_p1">15, 3, 32, 96</column>
<column name="i_op_assign_1_reg_259">9, 2, 16, 32</column>
<column name="i_op_assign_2_reg_304">9, 2, 8, 16</column>
<column name="i_op_assign_3_reg_327">9, 2, 8, 16</column>
<column name="i_op_assign_reg_294">9, 2, 32, 64</column>
<column name="i_op_assign_s_reg_225">9, 2, 16, 32</column>
<column name="op_assign_8_reg_214">9, 2, 16, 32</column>
<column name="phi_mul1_reg_236">9, 2, 16, 32</column>
<column name="phi_mul8_reg_282">9, 2, 16, 32</column>
<column name="r_V_10_reg_270">9, 2, 32, 64</column>
<column name="r_V_4_reg_248">9, 2, 32, 64</column>
<column name="sum_3_be_reg_338">21, 4, 32, 128</column>
<column name="sum_3_reg_315">9, 2, 32, 64</column>
<column name="sum_5_reg_354">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CHin_V_read_reg_936">16, 0, 16, 0</column>
<column name="Kx_V_read_reg_920">8, 0, 8, 0</column>
<column name="Ky_V_read_reg_915">8, 0, 8, 0</column>
<column name="Win_V_read_reg_925">16, 0, 16, 0</column>
<column name="ap_CS_fsm">76, 0, 76, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="c_reg_1045">16, 0, 16, 0</column>
<column name="gmem_addr_1_read_reg_1185">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_1179">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_reg_1152">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1139">32, 0, 32, 0</column>
<column name="gmem_addr_3_read_reg_1145">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1133">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1205">32, 0, 32, 0</column>
<column name="i_op_assign_17_cast6_reg_1037">16, 0, 32, 16</column>
<column name="i_op_assign_1_reg_259">16, 0, 16, 0</column>
<column name="i_op_assign_2_reg_304">8, 0, 8, 0</column>
<column name="i_op_assign_3_reg_327">8, 0, 8, 0</column>
<column name="i_op_assign_reg_294">32, 0, 32, 0</column>
<column name="i_op_assign_s_reg_225">16, 0, 16, 0</column>
<column name="i_reg_1070">16, 0, 16, 0</column>
<column name="ii_reg_1101">8, 0, 8, 0</column>
<column name="j_reg_1093">16, 0, 16, 0</column>
<column name="jj_reg_1121">8, 0, 8, 0</column>
<column name="lhs_V_reg_953">8, 0, 16, 8</column>
<column name="mode_V_read_reg_909">2, 0, 2, 0</column>
<column name="next_mul1_reg_1057">32, 0, 32, 0</column>
<column name="next_mul2_reg_1062">16, 0, 16, 0</column>
<column name="next_mul9_reg_1080">16, 0, 16, 0</column>
<column name="next_mul_reg_1085">32, 0, 32, 0</column>
<column name="op_assign_8_reg_214">16, 0, 16, 0</column>
<column name="p_sum_reg_1032">18, 0, 32, 14</column>
<column name="phi_mul1_reg_236">16, 0, 16, 0</column>
<column name="phi_mul8_reg_282">16, 0, 16, 0</column>
<column name="r_V_10_reg_270">32, 0, 32, 0</column>
<column name="r_V_15_reg_989">16, 0, 16, 0</column>
<column name="r_V_16_reg_967">16, 0, 16, 0</column>
<column name="r_V_1_reg_1075">48, 0, 48, 0</column>
<column name="r_V_2_reg_1111">48, 0, 48, 0</column>
<column name="r_V_4_reg_248">32, 0, 32, 0</column>
<column name="r_V_reg_1106">32, 0, 32, 0</column>
<column name="rhs_V_1_cast_reg_1022">16, 0, 32, 16</column>
<column name="rhs_V_1_reg_1003">16, 0, 32, 16</column>
<column name="rhs_V_2_cast_reg_1027">16, 0, 48, 32</column>
<column name="rhs_V_2_reg_1012">16, 0, 48, 32</column>
<column name="rhs_V_7_cast_reg_1050">16, 0, 48, 32</column>
<column name="rhs_V_reg_960">8, 0, 16, 8</column>
<column name="sum_2_reg_1190">32, 0, 32, 0</column>
<column name="sum_3_be_reg_338">32, 0, 32, 0</column>
<column name="sum_3_reg_315">32, 0, 32, 0</column>
<column name="sum_5_reg_354">32, 0, 32, 0</column>
<column name="tmp_17_reg_1164">1, 0, 1, 0</column>
<column name="tmp_1_reg_1017">32, 0, 32, 0</column>
<column name="tmp_26_reg_1159">1, 0, 1, 0</column>
<column name="tmp_31_cast_reg_977">30, 0, 49, 19</column>
<column name="tmp_32_cast_reg_982">30, 0, 48, 18</column>
<column name="tmp_3_reg_943">30, 0, 30, 0</column>
<column name="tmp_4_reg_994">16, 0, 16, 0</column>
<column name="tmp_5_reg_948">30, 0, 30, 0</column>
<column name="tmp_6_reg_999">1, 0, 1, 0</column>
<column name="tmp_9_reg_1200">48, 0, 48, 0</column>
<column name="w_V_reg_1126">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Pool, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Pool, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Pool, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
