ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Jan 05, 2024 at 13:35:21 CST
ncverilog
	testbench.v
	+define+syn
	+access+r
file: testbench.v
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                             |
ncvlog: *W,NONPRT (SRAM.v,18|77): non-printable character (0xe6) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                              |
ncvlog: *W,NONPRT (SRAM.v,18|78): non-printable character (0xb8) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                               |
ncvlog: *W,NONPRT (SRAM.v,18|79): non-printable character (0xac) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                |
ncvlog: *W,NONPRT (SRAM.v,18|80): non-printable character (0xe8) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                 |
ncvlog: *W,NONPRT (SRAM.v,18|81): non-printable character (0xa9) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                  |
ncvlog: *W,NONPRT (SRAM.v,18|82): non-printable character (0xa6) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                   |
ncvlog: *W,NONPRT (SRAM.v,18|83): non-printable character (0xe6) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                    |
ncvlog: *W,NONPRT (SRAM.v,18|84): non-printable character (0x99) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                     |
ncvlog: *W,NONPRT (SRAM.v,18|85): non-printable character (0x82) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                      |
ncvlog: *W,NONPRT (SRAM.v,18|86): non-printable character (0xe5) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                       |
ncvlog: *W,NONPRT (SRAM.v,18|87): non-printable character (0xb0) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                        |
ncvlog: *W,NONPRT (SRAM.v,18|88): non-printable character (0x8f) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                         |
ncvlog: *W,NONPRT (SRAM.v,18|89): non-printable character (0xe5) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                          |
ncvlog: *W,NONPRT (SRAM.v,18|90): non-printable character (0xbf) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                           |
ncvlog: *W,NONPRT (SRAM.v,18|91): non-printable character (0x83) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                            |
ncvlog: *W,NONPRT (SRAM.v,18|92): non-printable character (0xe9) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                             |
ncvlog: *W,NONPRT (SRAM.v,18|93): non-printable character (0x80) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                              |
ncvlog: *W,NONPRT (SRAM.v,18|94): non-printable character (0x99) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                               |
ncvlog: *W,NONPRT (SRAM.v,18|95): non-printable character (0xe9) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                                |
ncvlog: *W,NONPRT (SRAM.v,18|96): non-printable character (0x82) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                                 |
ncvlog: *W,NONPRT (SRAM.v,18|97): non-printable character (0x8a) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                                  |
ncvlog: *W,NONPRT (SRAM.v,18|98): non-printable character (0xe9) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                                   |
ncvlog: *W,NONPRT (SRAM.v,18|99): non-printable character (0x81) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                                    |
ncvlog: *W,NONPRT (SRAM.v,18|100): non-printable character (0x8e) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                                     |
ncvlog: *W,NONPRT (SRAM.v,18|101): non-printable character (0xe4) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                                      |
ncvlog: *W,NONPRT (SRAM.v,18|102): non-printable character (0xb8) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                                       |
ncvlog: *W,NONPRT (SRAM.v,18|103): non-printable character (0x8d) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                                        |
ncvlog: *W,NONPRT (SRAM.v,18|104): non-printable character (0xe4) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                                         |
ncvlog: *W,NONPRT (SRAM.v,18|105): non-printable character (0xba) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
        mem[address] <= (w_en[0]) ? write_data[7:0]:mem[address];  //modelsim測試時小心這邊過不了
                                                                                                          |
ncvlog: *W,NONPRT (SRAM.v,18|106): non-printable character (0x86) ignored.
(`include file: SRAM.v line 18, file: testbench.v line 2)
	module worklib.SRAM:v
		errors: 0, warnings: 30
	module worklib.RegFile:v
		errors: 0, warnings: 0
	module worklib.Reg_PC:v
		errors: 0, warnings: 0
	module worklib.Decoder:v
		errors: 0, warnings: 0
	module worklib.Imm_Ext:v
		errors: 0, warnings: 0
	module worklib.ALU_DW01_add_2:v
		errors: 0, warnings: 0
	module worklib.ALU_DW01_cmp6_1:v
		errors: 0, warnings: 0
	module worklib.ALU_DW01_sub_1:v
		errors: 0, warnings: 0
	module worklib.ALU_DW01_add_3:v
		errors: 0, warnings: 0
	module worklib.ALU:v
		errors: 0, warnings: 0
	module worklib.JB_Unit_DW01_add_1:v
		errors: 0, warnings: 0
	module worklib.JB_Unit:v
		errors: 0, warnings: 0
	module worklib.LD_Filter:v
		errors: 0, warnings: 0
	module worklib.Controller:v
		errors: 0, warnings: 0
	module worklib.Reg_D:v
		errors: 0, warnings: 0
	module worklib.Reg_E:v
		errors: 0, warnings: 0
	module worklib.Reg_M:v
		errors: 0, warnings: 0
	module worklib.Reg_W:v
		errors: 0, warnings: 0
	module worklib.Mux2_0:v
		errors: 0, warnings: 0
	module worklib.Mux2_6:v
		errors: 0, warnings: 0
	module worklib.Mux2_5:v
		errors: 0, warnings: 0
	module worklib.Mux2_4:v
		errors: 0, warnings: 0
	module worklib.Mux2_3:v
		errors: 0, warnings: 0
	module worklib.Mux2_2:v
		errors: 0, warnings: 0
	module worklib.Mux2_1:v
		errors: 0, warnings: 0
	module worklib.Mux3_0:v
		errors: 0, warnings: 0
	module worklib.Mux3_1:v
		errors: 0, warnings: 0
	module worklib.CPU_DW01_add_0:v
		errors: 0, warnings: 0
	module worklib.CPU:v
		errors: 0, warnings: 0
	module worklib.BENCX1:v
		errors: 0, warnings: 0
	module worklib.BENCX2:v
		errors: 0, warnings: 0
	module worklib.BENCX4:v
		errors: 0, warnings: 0
	module worklib.BMXX1:v
		errors: 0, warnings: 0
	module worklib.CMPR22X1:v
		errors: 0, warnings: 0
	module worklib.CMPR32X1:v
		errors: 0, warnings: 0
	module worklib.CMPR42X1:v
		errors: 0, warnings: 0
	module worklib.CMPR42X2:v
		errors: 0, warnings: 0
	module worklib.AFHCINX2:v
		errors: 0, warnings: 0
	module worklib.AFHCINX4:v
		errors: 0, warnings: 0
	module worklib.AFHCONX2:v
		errors: 0, warnings: 0
	module worklib.AFHCONX4:v
		errors: 0, warnings: 0
	module worklib.AHHCINX2:v
		errors: 0, warnings: 0
	module worklib.AHHCINX4:v
		errors: 0, warnings: 0
	module worklib.AHHCONX2:v
		errors: 0, warnings: 0
	module worklib.AHHCONX4:v
		errors: 0, warnings: 0
	module worklib.AFCSHCINX2:v
		errors: 0, warnings: 0
	module worklib.AFCSHCINX4:v
		errors: 0, warnings: 0
	module worklib.AFCSHCONX2:v
		errors: 0, warnings: 0
	module worklib.AFCSHCONX4:v
		errors: 0, warnings: 0
	module worklib.XNOR3X2:v
		errors: 0, warnings: 0
	module worklib.XNOR3X4:v
		errors: 0, warnings: 0
	module worklib.XOR3X2:v
		errors: 0, warnings: 0
	module worklib.XOR3X4:v
		errors: 0, warnings: 0
	module worklib.RFRDX1:v
		errors: 0, warnings: 0
	module worklib.RFRDX2:v
		errors: 0, warnings: 0
	module worklib.RFRDX4:v
		errors: 0, warnings: 0
	module worklib.RF2R1WX2:v
		errors: 0, warnings: 0
	module worklib.RF1R1WX2:v
		errors: 0, warnings: 0
	module worklib.ADDFHX1:v
		errors: 0, warnings: 0
	module worklib.ADDFHX2:v
		errors: 0, warnings: 0
	module worklib.ADDFHX4:v
		errors: 0, warnings: 0
	module worklib.ADDFHXL:v
		errors: 0, warnings: 0
	module worklib.ADDFX1:v
		errors: 0, warnings: 0
	module worklib.ADDFX2:v
		errors: 0, warnings: 0
	module worklib.ADDFX4:v
		errors: 0, warnings: 0
	module worklib.ADDFXL:v
		errors: 0, warnings: 0
	module worklib.ADDHX1:v
		errors: 0, warnings: 0
	module worklib.ADDHX2:v
		errors: 0, warnings: 0
	module worklib.ADDHX4:v
		errors: 0, warnings: 0
	module worklib.ADDHXL:v
		errors: 0, warnings: 0
	module worklib.AND2X1:v
		errors: 0, warnings: 0
	module worklib.AND2X2:v
		errors: 0, warnings: 0
	module worklib.AND2X4:v
		errors: 0, warnings: 0
	module worklib.AND2XL:v
		errors: 0, warnings: 0
	module worklib.AND3X1:v
		errors: 0, warnings: 0
	module worklib.AND3X2:v
		errors: 0, warnings: 0
	module worklib.AND3X4:v
		errors: 0, warnings: 0
	module worklib.AND3XL:v
		errors: 0, warnings: 0
	module worklib.AND4X1:v
		errors: 0, warnings: 0
	module worklib.AND4X2:v
		errors: 0, warnings: 0
	module worklib.AND4X4:v
		errors: 0, warnings: 0
	module worklib.AND4XL:v
		errors: 0, warnings: 0
	module worklib.AOI211X1:v
		errors: 0, warnings: 0
	module worklib.AOI211X2:v
		errors: 0, warnings: 0
	module worklib.AOI211X4:v
		errors: 0, warnings: 0
	module worklib.AOI211XL:v
		errors: 0, warnings: 0
	module worklib.AOI21X1:v
		errors: 0, warnings: 0
	module worklib.AOI21X2:v
		errors: 0, warnings: 0
	module worklib.AOI21X4:v
		errors: 0, warnings: 0
	module worklib.AOI21XL:v
		errors: 0, warnings: 0
	module worklib.AOI221X1:v
		errors: 0, warnings: 0
	module worklib.AOI221X2:v
		errors: 0, warnings: 0
	module worklib.AOI221X4:v
		errors: 0, warnings: 0
	module worklib.AOI221XL:v
		errors: 0, warnings: 0
	module worklib.AOI222X1:v
		errors: 0, warnings: 0
	module worklib.AOI222X2:v
		errors: 0, warnings: 0
	module worklib.AOI222X4:v
		errors: 0, warnings: 0
	module worklib.AOI222XL:v
		errors: 0, warnings: 0
	module worklib.AOI22X1:v
		errors: 0, warnings: 0
	module worklib.AOI22X2:v
		errors: 0, warnings: 0
	module worklib.AOI22X4:v
		errors: 0, warnings: 0
	module worklib.AOI22XL:v
		errors: 0, warnings: 0
	module worklib.AOI2BB1X1:v
		errors: 0, warnings: 0
	module worklib.AOI2BB1X2:v
		errors: 0, warnings: 0
	module worklib.AOI2BB1X4:v
		errors: 0, warnings: 0
	module worklib.AOI2BB1XL:v
		errors: 0, warnings: 0
	module worklib.AOI2BB2X1:v
		errors: 0, warnings: 0
	module worklib.AOI2BB2X2:v
		errors: 0, warnings: 0
	module worklib.AOI2BB2X4:v
		errors: 0, warnings: 0
	module worklib.AOI2BB2XL:v
		errors: 0, warnings: 0
	module worklib.AOI31X1:v
		errors: 0, warnings: 0
	module worklib.AOI31X2:v
		errors: 0, warnings: 0
	module worklib.AOI31X4:v
		errors: 0, warnings: 0
	module worklib.AOI31XL:v
		errors: 0, warnings: 0
	module worklib.AOI32X1:v
		errors: 0, warnings: 0
	module worklib.AOI32X2:v
		errors: 0, warnings: 0
	module worklib.AOI32X4:v
		errors: 0, warnings: 0
	module worklib.AOI32XL:v
		errors: 0, warnings: 0
	module worklib.AOI33X1:v
		errors: 0, warnings: 0
	module worklib.AOI33X2:v
		errors: 0, warnings: 0
	module worklib.AOI33X4:v
		errors: 0, warnings: 0
	module worklib.AOI33XL:v
		errors: 0, warnings: 0
	module worklib.BUFX12:v
		errors: 0, warnings: 0
	module worklib.BUFX16:v
		errors: 0, warnings: 0
	module worklib.BUFX1:v
		errors: 0, warnings: 0
	module worklib.BUFX20:v
		errors: 0, warnings: 0
	module worklib.BUFX2:v
		errors: 0, warnings: 0
	module worklib.BUFX3:v
		errors: 0, warnings: 0
	module worklib.BUFX4:v
		errors: 0, warnings: 0
	module worklib.BUFX8:v
		errors: 0, warnings: 0
	module worklib.BUFXL:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX12:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX16:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX1:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX20:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX2:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX3:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX4:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX8:v
		errors: 0, warnings: 0
	module worklib.CLKBUFXL:v
		errors: 0, warnings: 0
	module worklib.CLKINVX12:v
		errors: 0, warnings: 0
	module worklib.CLKINVX16:v
		errors: 0, warnings: 0
	module worklib.CLKINVX1:v
		errors: 0, warnings: 0
	module worklib.CLKINVX20:v
		errors: 0, warnings: 0
	module worklib.CLKINVX2:v
		errors: 0, warnings: 0
	module worklib.CLKINVX3:v
		errors: 0, warnings: 0
	module worklib.CLKINVX4:v
		errors: 0, warnings: 0
	module worklib.CLKINVX8:v
		errors: 0, warnings: 0
	module worklib.CLKINVXL:v
		errors: 0, warnings: 0
	module worklib.DFFX1:v
		errors: 0, warnings: 0
	module worklib.DFFX2:v
		errors: 0, warnings: 0
	module worklib.DFFX4:v
		errors: 0, warnings: 0
	module worklib.DFFXL:v
		errors: 0, warnings: 0
	module worklib.DFFHQX1:v
		errors: 0, warnings: 0
	module worklib.DFFHQX2:v
		errors: 0, warnings: 0
	module worklib.DFFHQX4:v
		errors: 0, warnings: 0
	module worklib.DFFHQXL:v
		errors: 0, warnings: 0
	module worklib.DFFNX1:v
		errors: 0, warnings: 0
	module worklib.DFFNX2:v
		errors: 0, warnings: 0
	module worklib.DFFNX4:v
		errors: 0, warnings: 0
	module worklib.DFFNXL:v
		errors: 0, warnings: 0
	module worklib.DFFNRX1:v
		errors: 0, warnings: 0
	module worklib.DFFNRX2:v
		errors: 0, warnings: 0
	module worklib.DFFNRX4:v
		errors: 0, warnings: 0
	module worklib.DFFNRXL:v
		errors: 0, warnings: 0
	module worklib.DFFNSX1:v
		errors: 0, warnings: 0
	module worklib.DFFNSX2:v
		errors: 0, warnings: 0
	module worklib.DFFNSX4:v
		errors: 0, warnings: 0
	module worklib.DFFNSXL:v
		errors: 0, warnings: 0
	module worklib.DFFNSRX1:v
		errors: 0, warnings: 0
	module worklib.DFFNSRX2:v
		errors: 0, warnings: 0
	module worklib.DFFNSRX4:v
		errors: 0, warnings: 0
	module worklib.DFFNSRXL:v
		errors: 0, warnings: 0
	module worklib.DFFRX1:v
		errors: 0, warnings: 0
	module worklib.DFFRX2:v
		errors: 0, warnings: 0
	module worklib.DFFRX4:v
		errors: 0, warnings: 0
	module worklib.DFFRXL:v
		errors: 0, warnings: 0
	module worklib.DFFRHQX1:v
		errors: 0, warnings: 0
	module worklib.DFFRHQX2:v
		errors: 0, warnings: 0
	module worklib.DFFRHQX4:v
		errors: 0, warnings: 0
	module worklib.DFFRHQXL:v
		errors: 0, warnings: 0
	module worklib.DFFSX1:v
		errors: 0, warnings: 0
	module worklib.DFFSX2:v
		errors: 0, warnings: 0
	module worklib.DFFSX4:v
		errors: 0, warnings: 0
	module worklib.DFFSXL:v
		errors: 0, warnings: 0
	module worklib.DFFSHQX1:v
		errors: 0, warnings: 0
	module worklib.DFFSHQX2:v
		errors: 0, warnings: 0
	module worklib.DFFSHQX4:v
		errors: 0, warnings: 0
	module worklib.DFFSHQXL:v
		errors: 0, warnings: 0
	module worklib.DFFSRX1:v
		errors: 0, warnings: 0
	module worklib.DFFSRX2:v
		errors: 0, warnings: 0
	module worklib.DFFSRX4:v
		errors: 0, warnings: 0
	module worklib.DFFSRXL:v
		errors: 0, warnings: 0
	module worklib.DFFSRHQX1:v
		errors: 0, warnings: 0
	module worklib.DFFSRHQX2:v
		errors: 0, warnings: 0
	module worklib.DFFSRHQX4:v
		errors: 0, warnings: 0
	module worklib.DFFSRHQXL:v
		errors: 0, warnings: 0
	module worklib.DFFTRX1:v
		errors: 0, warnings: 0
	module worklib.DFFTRX2:v
		errors: 0, warnings: 0
	module worklib.DFFTRX4:v
		errors: 0, warnings: 0
	module worklib.DFFTRXL:v
		errors: 0, warnings: 0
	module worklib.DLY1X1:v
		errors: 0, warnings: 0
	module worklib.DLY2X1:v
		errors: 0, warnings: 0
	module worklib.DLY3X1:v
		errors: 0, warnings: 0
	module worklib.DLY4X1:v
		errors: 0, warnings: 0
	module worklib.EDFFX1:v
		errors: 0, warnings: 0
	module worklib.EDFFX2:v
		errors: 0, warnings: 0
	module worklib.EDFFX4:v
		errors: 0, warnings: 0
	module worklib.EDFFXL:v
		errors: 0, warnings: 0
	module worklib.EDFFTRX1:v
		errors: 0, warnings: 0
	module worklib.EDFFTRX2:v
		errors: 0, warnings: 0
	module worklib.EDFFTRX4:v
		errors: 0, warnings: 0
	module worklib.EDFFTRXL:v
		errors: 0, warnings: 0
	module worklib.HOLDX1:v
		errors: 0, warnings: 0
	module worklib.INVX12:v
		errors: 0, warnings: 0
	module worklib.INVX16:v
		errors: 0, warnings: 0
	module worklib.INVX1:v
		errors: 0, warnings: 0
	module worklib.INVX20:v
		errors: 0, warnings: 0
	module worklib.INVX2:v
		errors: 0, warnings: 0
	module worklib.INVX3:v
		errors: 0, warnings: 0
	module worklib.INVX4:v
		errors: 0, warnings: 0
	module worklib.INVX8:v
		errors: 0, warnings: 0
	module worklib.INVXL:v
		errors: 0, warnings: 0
	module worklib.JKFFX1:v
		errors: 0, warnings: 0
	module worklib.JKFFX2:v
		errors: 0, warnings: 0
	module worklib.JKFFX4:v
		errors: 0, warnings: 0
	module worklib.JKFFXL:v
		errors: 0, warnings: 0
	module worklib.JKFFRX1:v
		errors: 0, warnings: 0
	module worklib.JKFFRX2:v
		errors: 0, warnings: 0
	module worklib.JKFFRX4:v
		errors: 0, warnings: 0
	module worklib.JKFFRXL:v
		errors: 0, warnings: 0
	module worklib.JKFFSX1:v
		errors: 0, warnings: 0
	module worklib.JKFFSX2:v
		errors: 0, warnings: 0
	module worklib.JKFFSX4:v
		errors: 0, warnings: 0
	module worklib.JKFFSXL:v
		errors: 0, warnings: 0
	module worklib.JKFFSRX1:v
		errors: 0, warnings: 0
	module worklib.JKFFSRX2:v
		errors: 0, warnings: 0
	module worklib.JKFFSRX4:v
		errors: 0, warnings: 0
	module worklib.JKFFSRXL:v
		errors: 0, warnings: 0
	module worklib.MX2X1:v
		errors: 0, warnings: 0
	module worklib.MX2X2:v
		errors: 0, warnings: 0
	module worklib.MX2X4:v
		errors: 0, warnings: 0
	module worklib.MX2XL:v
		errors: 0, warnings: 0
	module worklib.MX4X1:v
		errors: 0, warnings: 0
	module worklib.MX4X2:v
		errors: 0, warnings: 0
	module worklib.MX4X4:v
		errors: 0, warnings: 0
	module worklib.MX4XL:v
		errors: 0, warnings: 0
	module worklib.MXI2X1:v
		errors: 0, warnings: 0
	module worklib.MXI2X2:v
		errors: 0, warnings: 0
	module worklib.MXI2X4:v
		errors: 0, warnings: 0
	module worklib.MXI2XL:v
		errors: 0, warnings: 0
	module worklib.MXI4X1:v
		errors: 0, warnings: 0
	module worklib.MXI4X2:v
		errors: 0, warnings: 0
	module worklib.MXI4X4:v
		errors: 0, warnings: 0
	module worklib.MXI4XL:v
		errors: 0, warnings: 0
	module worklib.NAND2X1:v
		errors: 0, warnings: 0
	module worklib.NAND2X2:v
		errors: 0, warnings: 0
	module worklib.NAND2X4:v
		errors: 0, warnings: 0
	module worklib.NAND2XL:v
		errors: 0, warnings: 0
	module worklib.NAND2BX1:v
		errors: 0, warnings: 0
	module worklib.NAND2BX2:v
		errors: 0, warnings: 0
	module worklib.NAND2BX4:v
		errors: 0, warnings: 0
	module worklib.NAND2BXL:v
		errors: 0, warnings: 0
	module worklib.NAND3X1:v
		errors: 0, warnings: 0
	module worklib.NAND3X2:v
		errors: 0, warnings: 0
	module worklib.NAND3X4:v
		errors: 0, warnings: 0
	module worklib.NAND3XL:v
		errors: 0, warnings: 0
	module worklib.NAND3BX1:v
		errors: 0, warnings: 0
	module worklib.NAND3BX2:v
		errors: 0, warnings: 0
	module worklib.NAND3BX4:v
		errors: 0, warnings: 0
	module worklib.NAND3BXL:v
		errors: 0, warnings: 0
	module worklib.NAND4X1:v
		errors: 0, warnings: 0
	module worklib.NAND4X2:v
		errors: 0, warnings: 0
	module worklib.NAND4X4:v
		errors: 0, warnings: 0
	module worklib.NAND4XL:v
		errors: 0, warnings: 0
	module worklib.NAND4BX1:v
		errors: 0, warnings: 0
	module worklib.NAND4BX2:v
		errors: 0, warnings: 0
	module worklib.NAND4BX4:v
		errors: 0, warnings: 0
	module worklib.NAND4BXL:v
		errors: 0, warnings: 0
	module worklib.NAND4BBX1:v
		errors: 0, warnings: 0
	module worklib.NAND4BBX2:v
		errors: 0, warnings: 0
	module worklib.NAND4BBX4:v
		errors: 0, warnings: 0
	module worklib.NAND4BBXL:v
		errors: 0, warnings: 0
	module worklib.NOR2X1:v
		errors: 0, warnings: 0
	module worklib.NOR2X2:v
		errors: 0, warnings: 0
	module worklib.NOR2X4:v
		errors: 0, warnings: 0
	module worklib.NOR2XL:v
		errors: 0, warnings: 0
	module worklib.NOR2BX1:v
		errors: 0, warnings: 0
	module worklib.NOR2BX2:v
		errors: 0, warnings: 0
	module worklib.NOR2BX4:v
		errors: 0, warnings: 0
	module worklib.NOR2BXL:v
		errors: 0, warnings: 0
	module worklib.NOR3X1:v
		errors: 0, warnings: 0
	module worklib.NOR3X2:v
		errors: 0, warnings: 0
	module worklib.NOR3X4:v
		errors: 0, warnings: 0
	module worklib.NOR3XL:v
		errors: 0, warnings: 0
	module worklib.NOR3BX1:v
		errors: 0, warnings: 0
	module worklib.NOR3BX2:v
		errors: 0, warnings: 0
	module worklib.NOR3BX4:v
		errors: 0, warnings: 0
	module worklib.NOR3BXL:v
		errors: 0, warnings: 0
	module worklib.NOR4X1:v
		errors: 0, warnings: 0
	module worklib.NOR4X2:v
		errors: 0, warnings: 0
	module worklib.NOR4X4:v
		errors: 0, warnings: 0
	module worklib.NOR4XL:v
		errors: 0, warnings: 0
	module worklib.NOR4BX1:v
		errors: 0, warnings: 0
	module worklib.NOR4BX2:v
		errors: 0, warnings: 0
	module worklib.NOR4BX4:v
		errors: 0, warnings: 0
	module worklib.NOR4BXL:v
		errors: 0, warnings: 0
	module worklib.NOR4BBX1:v
		errors: 0, warnings: 0
	module worklib.NOR4BBX2:v
		errors: 0, warnings: 0
	module worklib.NOR4BBX4:v
		errors: 0, warnings: 0
	module worklib.NOR4BBXL:v
		errors: 0, warnings: 0
	module worklib.OAI211X1:v
		errors: 0, warnings: 0
	module worklib.OAI211X2:v
		errors: 0, warnings: 0
	module worklib.OAI211X4:v
		errors: 0, warnings: 0
	module worklib.OAI211XL:v
		errors: 0, warnings: 0
	module worklib.OAI21X1:v
		errors: 0, warnings: 0
	module worklib.OAI21X2:v
		errors: 0, warnings: 0
	module worklib.OAI21X4:v
		errors: 0, warnings: 0
	module worklib.OAI21XL:v
		errors: 0, warnings: 0
	module worklib.OAI221X1:v
		errors: 0, warnings: 0
	module worklib.OAI221X2:v
		errors: 0, warnings: 0
	module worklib.OAI221X4:v
		errors: 0, warnings: 0
	module worklib.OAI221XL:v
		errors: 0, warnings: 0
	module worklib.OAI222X1:v
		errors: 0, warnings: 0
	module worklib.OAI222X2:v
		errors: 0, warnings: 0
	module worklib.OAI222X4:v
		errors: 0, warnings: 0
	module worklib.OAI222XL:v
		errors: 0, warnings: 0
	module worklib.OAI22X1:v
		errors: 0, warnings: 0
	module worklib.OAI22X2:v
		errors: 0, warnings: 0
	module worklib.OAI22X4:v
		errors: 0, warnings: 0
	module worklib.OAI22XL:v
		errors: 0, warnings: 0
	module worklib.OAI2BB1X1:v
		errors: 0, warnings: 0
	module worklib.OAI2BB1X2:v
		errors: 0, warnings: 0
	module worklib.OAI2BB1X4:v
		errors: 0, warnings: 0
	module worklib.OAI2BB1XL:v
		errors: 0, warnings: 0
	module worklib.OAI2BB2X1:v
		errors: 0, warnings: 0
	module worklib.OAI2BB2X2:v
		errors: 0, warnings: 0
	module worklib.OAI2BB2X4:v
		errors: 0, warnings: 0
	module worklib.OAI2BB2XL:v
		errors: 0, warnings: 0
	module worklib.OAI31X1:v
		errors: 0, warnings: 0
	module worklib.OAI31X2:v
		errors: 0, warnings: 0
	module worklib.OAI31X4:v
		errors: 0, warnings: 0
	module worklib.OAI31XL:v
		errors: 0, warnings: 0
	module worklib.OAI32X1:v
		errors: 0, warnings: 0
	module worklib.OAI32X2:v
		errors: 0, warnings: 0
	module worklib.OAI32X4:v
		errors: 0, warnings: 0
	module worklib.OAI32XL:v
		errors: 0, warnings: 0
	module worklib.OAI33X1:v
		errors: 0, warnings: 0
	module worklib.OAI33X2:v
		errors: 0, warnings: 0
	module worklib.OAI33X4:v
		errors: 0, warnings: 0
	module worklib.OAI33XL:v
		errors: 0, warnings: 0
	module worklib.OR2X1:v
		errors: 0, warnings: 0
	module worklib.OR2X2:v
		errors: 0, warnings: 0
	module worklib.OR2X4:v
		errors: 0, warnings: 0
	module worklib.OR2XL:v
		errors: 0, warnings: 0
	module worklib.OR3X1:v
		errors: 0, warnings: 0
	module worklib.OR3X2:v
		errors: 0, warnings: 0
	module worklib.OR3X4:v
		errors: 0, warnings: 0
	module worklib.OR3XL:v
		errors: 0, warnings: 0
	module worklib.OR4X1:v
		errors: 0, warnings: 0
	module worklib.OR4X2:v
		errors: 0, warnings: 0
	module worklib.OR4X4:v
		errors: 0, warnings: 0
	module worklib.OR4XL:v
		errors: 0, warnings: 0
	module worklib.RSLATX1:v
		errors: 0, warnings: 0
	module worklib.RSLATX2:v
		errors: 0, warnings: 0
	module worklib.RSLATX4:v
		errors: 0, warnings: 0
	module worklib.RSLATXL:v
		errors: 0, warnings: 0
	module worklib.RSLATNX1:v
		errors: 0, warnings: 0
	module worklib.RSLATNX2:v
		errors: 0, warnings: 0
	module worklib.RSLATNX4:v
		errors: 0, warnings: 0
	module worklib.RSLATNXL:v
		errors: 0, warnings: 0
	module worklib.SDFFX1:v
		errors: 0, warnings: 0
	module worklib.SDFFX2:v
		errors: 0, warnings: 0
	module worklib.SDFFX4:v
		errors: 0, warnings: 0
	module worklib.SDFFXL:v
		errors: 0, warnings: 0
	module worklib.SDFFHQX1:v
		errors: 0, warnings: 0
	module worklib.SDFFHQX2:v
		errors: 0, warnings: 0
	module worklib.SDFFHQX4:v
		errors: 0, warnings: 0
	module worklib.SDFFHQXL:v
		errors: 0, warnings: 0
	module worklib.SDFFNX1:v
		errors: 0, warnings: 0
	module worklib.SDFFNX2:v
		errors: 0, warnings: 0
	module worklib.SDFFNX4:v
		errors: 0, warnings: 0
	module worklib.SDFFNXL:v
		errors: 0, warnings: 0
	module worklib.SDFFNRX1:v
		errors: 0, warnings: 0
	module worklib.SDFFNRX2:v
		errors: 0, warnings: 0
	module worklib.SDFFNRX4:v
		errors: 0, warnings: 0
	module worklib.SDFFNRXL:v
		errors: 0, warnings: 0
	module worklib.SDFFNSX1:v
		errors: 0, warnings: 0
	module worklib.SDFFNSX2:v
		errors: 0, warnings: 0
	module worklib.SDFFNSX4:v
		errors: 0, warnings: 0
	module worklib.SDFFNSXL:v
		errors: 0, warnings: 0
	module worklib.SDFFNSRX1:v
		errors: 0, warnings: 0
	module worklib.SDFFNSRX2:v
		errors: 0, warnings: 0
	module worklib.SDFFNSRX4:v
		errors: 0, warnings: 0
	module worklib.SDFFNSRXL:v
		errors: 0, warnings: 0
	module worklib.SDFFRX1:v
		errors: 0, warnings: 0
	module worklib.SDFFRX2:v
		errors: 0, warnings: 0
	module worklib.SDFFRX4:v
		errors: 0, warnings: 0
	module worklib.SDFFRXL:v
		errors: 0, warnings: 0
	module worklib.SDFFRHQX1:v
		errors: 0, warnings: 0
	module worklib.SDFFRHQX2:v
		errors: 0, warnings: 0
	module worklib.SDFFRHQX4:v
		errors: 0, warnings: 0
	module worklib.SDFFRHQXL:v
		errors: 0, warnings: 0
	module worklib.SDFFSX1:v
		errors: 0, warnings: 0
	module worklib.SDFFSX2:v
		errors: 0, warnings: 0
	module worklib.SDFFSX4:v
		errors: 0, warnings: 0
	module worklib.SDFFSXL:v
		errors: 0, warnings: 0
	module worklib.SDFFSHQX1:v
		errors: 0, warnings: 0
	module worklib.SDFFSHQX2:v
		errors: 0, warnings: 0
	module worklib.SDFFSHQX4:v
		errors: 0, warnings: 0
	module worklib.SDFFSHQXL:v
		errors: 0, warnings: 0
	module worklib.SDFFSRX1:v
		errors: 0, warnings: 0
	module worklib.SDFFSRX2:v
		errors: 0, warnings: 0
	module worklib.SDFFSRX4:v
		errors: 0, warnings: 0
	module worklib.SDFFSRXL:v
		errors: 0, warnings: 0
	module worklib.SDFFSRHQX1:v
		errors: 0, warnings: 0
	module worklib.SDFFSRHQX2:v
		errors: 0, warnings: 0
	module worklib.SDFFSRHQX4:v
		errors: 0, warnings: 0
	module worklib.SDFFSRHQXL:v
		errors: 0, warnings: 0
	module worklib.SDFFTRX1:v
		errors: 0, warnings: 0
	module worklib.SDFFTRX2:v
		errors: 0, warnings: 0
	module worklib.SDFFTRX4:v
		errors: 0, warnings: 0
	module worklib.SDFFTRXL:v
		errors: 0, warnings: 0
	module worklib.SEDFFHQX1:v
		errors: 0, warnings: 0
	module worklib.SEDFFHQX2:v
		errors: 0, warnings: 0
	module worklib.SEDFFHQX4:v
		errors: 0, warnings: 0
	module worklib.SEDFFHQXL:v
		errors: 0, warnings: 0
	module worklib.SEDFFX1:v
		errors: 0, warnings: 0
	module worklib.SEDFFX2:v
		errors: 0, warnings: 0
	module worklib.SEDFFX4:v
		errors: 0, warnings: 0
	module worklib.SEDFFXL:v
		errors: 0, warnings: 0
	module worklib.SEDFFTRX1:v
		errors: 0, warnings: 0
	module worklib.SEDFFTRX2:v
		errors: 0, warnings: 0
	module worklib.SEDFFTRX4:v
		errors: 0, warnings: 0
	module worklib.SEDFFTRXL:v
		errors: 0, warnings: 0
	module worklib.TBUFX12:v
		errors: 0, warnings: 0
	module worklib.TBUFX16:v
		errors: 0, warnings: 0
	module worklib.TBUFX1:v
		errors: 0, warnings: 0
	module worklib.TBUFX20:v
		errors: 0, warnings: 0
	module worklib.TBUFX2:v
		errors: 0, warnings: 0
	module worklib.TBUFX3:v
		errors: 0, warnings: 0
	module worklib.TBUFX4:v
		errors: 0, warnings: 0
	module worklib.TBUFX8:v
		errors: 0, warnings: 0
	module worklib.TBUFXL:v
		errors: 0, warnings: 0
	module worklib.TBUFIX12:v
		errors: 0, warnings: 0
	module worklib.TBUFIX16:v
		errors: 0, warnings: 0
	module worklib.TBUFIX1:v
		errors: 0, warnings: 0
	module worklib.TBUFIX20:v
		errors: 0, warnings: 0
	module worklib.TBUFIX2:v
		errors: 0, warnings: 0
	module worklib.TBUFIX3:v
		errors: 0, warnings: 0
	module worklib.TBUFIX4:v
		errors: 0, warnings: 0
	module worklib.TBUFIX8:v
		errors: 0, warnings: 0
	module worklib.TBUFIXL:v
		errors: 0, warnings: 0
	module worklib.TIEHI:v
		errors: 0, warnings: 0
	module worklib.TIELO:v
		errors: 0, warnings: 0
	module worklib.TTLATX1:v
		errors: 0, warnings: 0
	module worklib.TTLATX2:v
		errors: 0, warnings: 0
	module worklib.TTLATX4:v
		errors: 0, warnings: 0
	module worklib.TTLATXL:v
		errors: 0, warnings: 0
	module worklib.TLATX1:v
		errors: 0, warnings: 0
	module worklib.TLATX2:v
		errors: 0, warnings: 0
	module worklib.TLATX4:v
		errors: 0, warnings: 0
	module worklib.TLATXL:v
		errors: 0, warnings: 0
	module worklib.TLATNX1:v
		errors: 0, warnings: 0
	module worklib.TLATNX2:v
		errors: 0, warnings: 0
	module worklib.TLATNX4:v
		errors: 0, warnings: 0
	module worklib.TLATNXL:v
		errors: 0, warnings: 0
	module worklib.TLATNRX1:v
		errors: 0, warnings: 0
	module worklib.TLATNRX2:v
		errors: 0, warnings: 0
	module worklib.TLATNRX4:v
		errors: 0, warnings: 0
	module worklib.TLATNRXL:v
		errors: 0, warnings: 0
	module worklib.TLATNSX1:v
		errors: 0, warnings: 0
	module worklib.TLATNSX2:v
		errors: 0, warnings: 0
	module worklib.TLATNSX4:v
		errors: 0, warnings: 0
	module worklib.TLATNSXL:v
		errors: 0, warnings: 0
	module worklib.TLATNSRX1:v
		errors: 0, warnings: 0
	module worklib.TLATNSRX2:v
		errors: 0, warnings: 0
	module worklib.TLATNSRX4:v
		errors: 0, warnings: 0
	module worklib.TLATNSRXL:v
		errors: 0, warnings: 0
	module worklib.TLATRX1:v
		errors: 0, warnings: 0
	module worklib.TLATRX2:v
		errors: 0, warnings: 0
	module worklib.TLATRX4:v
		errors: 0, warnings: 0
	module worklib.TLATRXL:v
		errors: 0, warnings: 0
	module worklib.TLATSX1:v
		errors: 0, warnings: 0
	module worklib.TLATSX2:v
		errors: 0, warnings: 0
	module worklib.TLATSX4:v
		errors: 0, warnings: 0
	module worklib.TLATSXL:v
		errors: 0, warnings: 0
	module worklib.TLATSRX1:v
		errors: 0, warnings: 0
	module worklib.TLATSRX2:v
		errors: 0, warnings: 0
	module worklib.TLATSRX4:v
		errors: 0, warnings: 0
	module worklib.TLATSRXL:v
		errors: 0, warnings: 0
	module worklib.XNOR2X1:v
		errors: 0, warnings: 0
	module worklib.XNOR2X2:v
		errors: 0, warnings: 0
	module worklib.XNOR2X4:v
		errors: 0, warnings: 0
	module worklib.XNOR2XL:v
		errors: 0, warnings: 0
	module worklib.XOR2X1:v
		errors: 0, warnings: 0
	module worklib.XOR2X2:v
		errors: 0, warnings: 0
	module worklib.XOR2X4:v
		errors: 0, warnings: 0
	module worklib.XOR2XL:v
		errors: 0, warnings: 0
	primitive worklib.udp_mux:v
		errors: 0, warnings: 0
	primitive worklib.udp_sedfft:v
		errors: 0, warnings: 0
	primitive worklib.udp_rslat_out_:v
		errors: 0, warnings: 0
	primitive worklib.udp_rslat_out:v
		errors: 0, warnings: 0
	primitive worklib.udp_jkff:v
		errors: 0, warnings: 0
	primitive worklib.udp_bmx:v
		errors: 0, warnings: 0
	primitive worklib.udp_sedff:v
		errors: 0, warnings: 0
	primitive worklib.udp_edfft:v
		errors: 0, warnings: 0
	primitive worklib.udp_rslatn_out_:v
		errors: 0, warnings: 0
	primitive worklib.udp_rslatn_out:v
		errors: 0, warnings: 0
	primitive worklib.udp_mux2:v
		errors: 0, warnings: 0
	primitive worklib.udp_tlatrf:v
		errors: 0, warnings: 0
	primitive worklib.udp_mux4:v
		errors: 0, warnings: 0
	primitive worklib.udp_dff:v
		errors: 0, warnings: 0
	primitive worklib.udp_outrf:v
		errors: 0, warnings: 0
	primitive worklib.udp_tlat:v
		errors: 0, warnings: 0
	primitive worklib.udp_edff:v
		errors: 0, warnings: 0
//接線
  |
ncvlog: *W,NONPRT (testbench.v,21|2): non-printable character (0xe6) ignored.
//接線
   |
ncvlog: *W,NONPRT (testbench.v,21|3): non-printable character (0x8e) ignored.
//接線
    |
ncvlog: *W,NONPRT (testbench.v,21|4): non-printable character (0xa5) ignored.
//接線
     |
ncvlog: *W,NONPRT (testbench.v,21|5): non-printable character (0xe7) ignored.
//接線
      |
ncvlog: *W,NONPRT (testbench.v,21|6): non-printable character (0xb7) ignored.
//接線
       |
ncvlog: *W,NONPRT (testbench.v,21|7): non-printable character (0x9a) ignored.
//引入module
  |
ncvlog: *W,NONPRT (testbench.v,36|2): non-printable character (0xe5) ignored.
//引入module
   |
ncvlog: *W,NONPRT (testbench.v,36|3): non-printable character (0xbc) ignored.
//引入module
    |
ncvlog: *W,NONPRT (testbench.v,36|4): non-printable character (0x95) ignored.
//引入module
     |
ncvlog: *W,NONPRT (testbench.v,36|5): non-printable character (0xe5) ignored.
//引入module
      |
ncvlog: *W,NONPRT (testbench.v,36|6): non-printable character (0x85) ignored.
//引入module
       |
ncvlog: *W,NONPRT (testbench.v,36|7): non-printable character (0xa5) ignored.
//模擬
  |
ncvlog: *W,NONPRT (testbench.v,66|2): non-printable character (0xe6) ignored.
//模擬
   |
ncvlog: *W,NONPRT (testbench.v,66|3): non-printable character (0xa8) ignored.
//模擬
    |
ncvlog: *W,NONPRT (testbench.v,66|4): non-printable character (0xa1) ignored.
//模擬
     |
ncvlog: *W,NONPRT (testbench.v,66|5): non-printable character (0xe6) ignored.
//模擬
      |
ncvlog: *W,NONPRT (testbench.v,66|6): non-printable character (0x93) ignored.
//模擬
       |
ncvlog: *W,NONPRT (testbench.v,66|7): non-printable character (0xac) ignored.
  result(err, num);//呼叫下方的task
                     |
ncvlog: *W,NONPRT (testbench.v,114|21): non-printable character (0xe5) ignored.
  result(err, num);//呼叫下方的task
                      |
ncvlog: *W,NONPRT (testbench.v,114|22): non-printable character (0x91) ignored.
  result(err, num);//呼叫下方的task
                       |
ncvlog: *W,NONPRT (testbench.v,114|23): non-printable character (0xbc) ignored.
  result(err, num);//呼叫下方的task
                        |
ncvlog: *W,NONPRT (testbench.v,114|24): non-printable character (0xe5) ignored.
  result(err, num);//呼叫下方的task
                         |
ncvlog: *W,NONPRT (testbench.v,114|25): non-printable character (0x8f) ignored.
  result(err, num);//呼叫下方的task
                          |
ncvlog: *W,NONPRT (testbench.v,114|26): non-printable character (0xab) ignored.
  result(err, num);//呼叫下方的task
                           |
ncvlog: *W,NONPRT (testbench.v,114|27): non-printable character (0xe4) ignored.
  result(err, num);//呼叫下方的task
                            |
ncvlog: *W,NONPRT (testbench.v,114|28): non-printable character (0xb8) ignored.
  result(err, num);//呼叫下方的task
                             |
ncvlog: *W,NONPRT (testbench.v,114|29): non-printable character (0x8b) ignored.
  result(err, num);//呼叫下方的task
                              |
ncvlog: *W,NONPRT (testbench.v,114|30): non-printable character (0xe6) ignored.
  result(err, num);//呼叫下方的task
                               |
ncvlog: *W,NONPRT (testbench.v,114|31): non-printable character (0x96) ignored.
  result(err, num);//呼叫下方的task
                                |
ncvlog: *W,NONPRT (testbench.v,114|32): non-printable character (0xb9) ignored.
  result(err, num);//呼叫下方的task
                                 |
ncvlog: *W,NONPRT (testbench.v,114|33): non-printable character (0xe7) ignored.
  result(err, num);//呼叫下方的task
                                  |
ncvlog: *W,NONPRT (testbench.v,114|34): non-printable character (0x9a) ignored.
  result(err, num);//呼叫下方的task
                                   |
ncvlog: *W,NONPRT (testbench.v,114|35): non-printable character (0x84) ignored.
  result(err, num);//呼叫下方的task
                     |
ncvlog: *W,NONPRT (testbench.v,151|21): non-printable character (0xe5) ignored.
  result(err, num);//呼叫下方的task
                      |
ncvlog: *W,NONPRT (testbench.v,151|22): non-printable character (0x91) ignored.
  result(err, num);//呼叫下方的task
                       |
ncvlog: *W,NONPRT (testbench.v,151|23): non-printable character (0xbc) ignored.
  result(err, num);//呼叫下方的task
                        |
ncvlog: *W,NONPRT (testbench.v,151|24): non-printable character (0xe5) ignored.
  result(err, num);//呼叫下方的task
                         |
ncvlog: *W,NONPRT (testbench.v,151|25): non-printable character (0x8f) ignored.
  result(err, num);//呼叫下方的task
                          |
ncvlog: *W,NONPRT (testbench.v,151|26): non-printable character (0xab) ignored.
  result(err, num);//呼叫下方的task
                           |
ncvlog: *W,NONPRT (testbench.v,151|27): non-printable character (0xe4) ignored.
  result(err, num);//呼叫下方的task
                            |
ncvlog: *W,NONPRT (testbench.v,151|28): non-printable character (0xb8) ignored.
  result(err, num);//呼叫下方的task
                             |
ncvlog: *W,NONPRT (testbench.v,151|29): non-printable character (0x8b) ignored.
  result(err, num);//呼叫下方的task
                              |
ncvlog: *W,NONPRT (testbench.v,151|30): non-printable character (0xe6) ignored.
  result(err, num);//呼叫下方的task
                               |
ncvlog: *W,NONPRT (testbench.v,151|31): non-printable character (0x96) ignored.
  result(err, num);//呼叫下方的task
                                |
ncvlog: *W,NONPRT (testbench.v,151|32): non-printable character (0xb9) ignored.
  result(err, num);//呼叫下方的task
                                 |
ncvlog: *W,NONPRT (testbench.v,151|33): non-printable character (0xe7) ignored.
  result(err, num);//呼叫下方的task
                                  |
ncvlog: *W,NONPRT (testbench.v,151|34): non-printable character (0x9a) ignored.
  result(err, num);//呼叫下方的task
                                   |
ncvlog: *W,NONPRT (testbench.v,151|35): non-printable character (0x84) ignored.
  result(err, num);//呼叫下方的task
                     |
ncvlog: *W,NONPRT (testbench.v,188|21): non-printable character (0xe5) ignored.
  result(err, num);//呼叫下方的task
                      |
ncvlog: *W,NONPRT (testbench.v,188|22): non-printable character (0x91) ignored.
  result(err, num);//呼叫下方的task
                       |
ncvlog: *W,NONPRT (testbench.v,188|23): non-printable character (0xbc) ignored.
  result(err, num);//呼叫下方的task
                        |
ncvlog: *W,NONPRT (testbench.v,188|24): non-printable character (0xe5) ignored.
  result(err, num);//呼叫下方的task
                         |
ncvlog: *W,NONPRT (testbench.v,188|25): non-printable character (0x8f) ignored.
  result(err, num);//呼叫下方的task
                          |
ncvlog: *W,NONPRT (testbench.v,188|26): non-printable character (0xab) ignored.
  result(err, num);//呼叫下方的task
                           |
ncvlog: *W,NONPRT (testbench.v,188|27): non-printable character (0xe4) ignored.
  result(err, num);//呼叫下方的task
                            |
ncvlog: *W,NONPRT (testbench.v,188|28): non-printable character (0xb8) ignored.
  result(err, num);//呼叫下方的task
                             |
ncvlog: *W,NONPRT (testbench.v,188|29): non-printable character (0x8b) ignored.
  result(err, num);//呼叫下方的task
                              |
ncvlog: *W,NONPRT (testbench.v,188|30): non-printable character (0xe6) ignored.
  result(err, num);//呼叫下方的task
                               |
ncvlog: *W,NONPRT (testbench.v,188|31): non-printable character (0x96) ignored.
  result(err, num);//呼叫下方的task
                                |
ncvlog: *W,NONPRT (testbench.v,188|32): non-printable character (0xb9) ignored.
  result(err, num);//呼叫下方的task
                                 |
ncvlog: *W,NONPRT (testbench.v,188|33): non-printable character (0xe7) ignored.
  result(err, num);//呼叫下方的task
                                  |
ncvlog: *W,NONPRT (testbench.v,188|34): non-printable character (0x9a) ignored.
  result(err, num);//呼叫下方的task
                                   |
ncvlog: *W,NONPRT (testbench.v,188|35): non-printable character (0x84) ignored.
	module worklib.testbench:v
		errors: 0, warnings: 63
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  EDFFX1 \registers_reg[1][31]  ( .D(wb_data[31]), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,572|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][30]  ( .D(wb_data[30]), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,574|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][29]  ( .D(wb_data[29]), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,576|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][28]  ( .D(wb_data[28]), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,578|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][27]  ( .D(wb_data[27]), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,580|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][26]  ( .D(wb_data[26]), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,582|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][25]  ( .D(wb_data[25]), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,584|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][24]  ( .D(wb_data[24]), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,586|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][23]  ( .D(wb_data[23]), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,588|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][22]  ( .D(wb_data[22]), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,590|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][21]  ( .D(wb_data[21]), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,592|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][20]  ( .D(n1767), .E(n1667), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,594|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][19]  ( .D(n1763), .E(n1668), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,596|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][18]  ( .D(n1759), .E(n1668), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,598|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][17]  ( .D(n1755), .E(n1668), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,600|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][16]  ( .D(n1751), .E(n1668), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,602|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][15]  ( .D(n1747), .E(n1668), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,604|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][14]  ( .D(wb_data[14]), .E(n1668), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,606|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][13]  ( .D(wb_data[13]), .E(n1668), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,608|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][12]  ( .D(n1738), .E(n1668), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,610|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][11]  ( .D(wb_data[11]), .E(n1668), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,612|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][10]  ( .D(wb_data[10]), .E(n1668), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,614|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][9]  ( .D(wb_data[9]), .E(n1668), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,616|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][8]  ( .D(wb_data[8]), .E(n1668), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,618|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][7]  ( .D(wb_data[7]), .E(n1667), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,620|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][6]  ( .D(n1720), .E(n1668), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,622|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][5]  ( .D(wb_data[5]), .E(n1667), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,624|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][4]  ( .D(n1717), .E(n1668), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,626|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][3]  ( .D(n1714), .E(n1667), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,628|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][2]  ( .D(n1710), .E(n1668), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,630|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][1]  ( .D(wb_data[1]), .E(n1667), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,632|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[1][0]  ( .D(wb_data[0]), .E(n1668), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,634|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][31]  ( .D(wb_data[31]), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,636|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][30]  ( .D(wb_data[30]), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,638|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][29]  ( .D(wb_data[29]), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,640|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][28]  ( .D(wb_data[28]), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,642|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][27]  ( .D(wb_data[27]), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,644|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][26]  ( .D(wb_data[26]), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,646|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][25]  ( .D(wb_data[25]), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,648|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][24]  ( .D(wb_data[24]), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,650|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][23]  ( .D(wb_data[23]), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,652|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][22]  ( .D(wb_data[22]), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,654|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][21]  ( .D(wb_data[21]), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,656|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][20]  ( .D(n1767), .E(n1671), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,658|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][19]  ( .D(n1763), .E(n1672), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,660|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][18]  ( .D(n1759), .E(n1672), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,662|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][17]  ( .D(n1755), .E(n1672), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,664|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][16]  ( .D(n1751), .E(n1672), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,666|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][15]  ( .D(n1747), .E(n1672), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,668|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][14]  ( .D(wb_data[14]), .E(n1672), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,670|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][13]  ( .D(wb_data[13]), .E(n1672), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,672|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][12]  ( .D(n1738), .E(n1672), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,674|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][11]  ( .D(wb_data[11]), .E(n1672), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,676|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][10]  ( .D(wb_data[10]), .E(n1672), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,678|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][9]  ( .D(wb_data[9]), .E(n1672), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,680|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][8]  ( .D(wb_data[8]), .E(n1672), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,682|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][7]  ( .D(wb_data[7]), .E(n1671), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,684|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][6]  ( .D(n1720), .E(n1672), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,686|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][5]  ( .D(wb_data[5]), .E(n1671), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,688|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][4]  ( .D(n1717), .E(n1672), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,690|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][3]  ( .D(n1714), .E(n1671), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,692|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][2]  ( .D(n1710), .E(n1672), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,694|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][1]  ( .D(wb_data[1]), .E(n1671), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,696|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[3][0]  ( .D(wb_data[0]), .E(n1672), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,698|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][31]  ( .D(wb_data[31]), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,700|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][30]  ( .D(wb_data[30]), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,702|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][29]  ( .D(wb_data[29]), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,704|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][28]  ( .D(wb_data[28]), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,706|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][27]  ( .D(wb_data[27]), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,708|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][26]  ( .D(wb_data[26]), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,710|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][25]  ( .D(wb_data[25]), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,712|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][24]  ( .D(wb_data[24]), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,714|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][23]  ( .D(wb_data[23]), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,716|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][22]  ( .D(wb_data[22]), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,718|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][21]  ( .D(wb_data[21]), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,720|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][20]  ( .D(n1767), .E(n1675), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,722|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][19]  ( .D(n1763), .E(n1676), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,724|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][18]  ( .D(n1759), .E(n1676), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,726|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][17]  ( .D(n1755), .E(n1676), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,728|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][16]  ( .D(n1751), .E(n1676), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,730|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][15]  ( .D(n1747), .E(n1676), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,732|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][14]  ( .D(wb_data[14]), .E(n1676), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,734|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][13]  ( .D(wb_data[13]), .E(n1676), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,736|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][12]  ( .D(n1738), .E(n1676), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,738|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][11]  ( .D(wb_data[11]), .E(n1676), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,740|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][10]  ( .D(wb_data[10]), .E(n1676), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,742|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][9]  ( .D(wb_data[9]), .E(n1676), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,744|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][8]  ( .D(wb_data[8]), .E(n1676), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,746|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][7]  ( .D(wb_data[7]), .E(n1675), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,748|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][6]  ( .D(n1720), .E(n1676), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,750|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][5]  ( .D(wb_data[5]), .E(n1675), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,752|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][4]  ( .D(n1717), .E(n1676), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,754|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][3]  ( .D(n1714), .E(n1675), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,756|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][2]  ( .D(n1710), .E(n1676), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,758|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][1]  ( .D(wb_data[1]), .E(n1675), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,760|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[5][0]  ( .D(wb_data[0]), .E(n1676), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,762|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][31]  ( .D(n1800), .E(n1680), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,764|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][30]  ( .D(n1797), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,766|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][29]  ( .D(n1794), .E(n1680), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,768|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][28]  ( .D(n1791), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,770|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][27]  ( .D(n1788), .E(n1680), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,772|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][26]  ( .D(n1785), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,774|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][25]  ( .D(n1782), .E(n1680), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,776|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][24]  ( .D(n1779), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,778|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][23]  ( .D(n1776), .E(n1680), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,780|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][22]  ( .D(n1773), .E(n1680), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,782|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][21]  ( .D(n1770), .E(n1680), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,784|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][20]  ( .D(n1766), .E(n1680), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,786|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][19]  ( .D(n1762), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,788|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][18]  ( .D(n1758), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,790|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][17]  ( .D(n1754), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,792|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][16]  ( .D(n1750), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,794|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][15]  ( .D(n1746), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,796|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][14]  ( .D(n1743), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,798|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][13]  ( .D(wb_data[13]), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,800|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][12]  ( .D(n1737), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,802|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][11]  ( .D(n1734), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,804|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][10]  ( .D(n1731), .E(n1679), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,806|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][9]  ( .D(wb_data[9]), .E(n1679), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,808|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][8]  ( .D(n1726), .E(n1679), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,810|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][7]  ( .D(n1723), .E(n1680), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,812|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][6]  ( .D(wb_data[6]), .E(n1680), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,814|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][5]  ( .D(wb_data[5]), .E(n1680), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,816|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][4]  ( .D(n1716), .E(n1680), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,818|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][3]  ( .D(n1713), .E(n1680), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,820|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][2]  ( .D(n1709), .E(n1680), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,822|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][1]  ( .D(wb_data[1]), .E(n1680), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,824|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[7][0]  ( .D(n1704), .E(n1680), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,826|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][31]  ( .D(n1800), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,828|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][30]  ( .D(n1797), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,830|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][29]  ( .D(n1794), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,832|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][28]  ( .D(n1791), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,834|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][27]  ( .D(n1788), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,836|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][26]  ( .D(n1785), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,838|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][25]  ( .D(n1782), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,840|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][24]  ( .D(n1779), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,842|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][23]  ( .D(n1776), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,844|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][22]  ( .D(n1773), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,846|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][21]  ( .D(n1770), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,848|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][20]  ( .D(n1766), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,850|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][19]  ( .D(n1762), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,852|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][18]  ( .D(n1758), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,854|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][17]  ( .D(n1754), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,856|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][16]  ( .D(n1750), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,858|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][15]  ( .D(n1746), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,860|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][14]  ( .D(n1743), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,862|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][13]  ( .D(wb_data[13]), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,864|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][12]  ( .D(n1737), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,866|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][11]  ( .D(n1734), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,868|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][10]  ( .D(n1731), .E(n63), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,870|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][9]  ( .D(wb_data[9]), .E(n63), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,872|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][8]  ( .D(n1726), .E(n63), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,874|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][7]  ( .D(n1723), .E(n63), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,876|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][6]  ( .D(wb_data[6]), .E(n63), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,878|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][5]  ( .D(wb_data[5]), .E(n63), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,880|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][4]  ( .D(n1716), .E(n63), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,882|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][3]  ( .D(n1713), .E(n63), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,884|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][2]  ( .D(n1709), .E(n63), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,886|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][1]  ( .D(wb_data[1]), .E(n63), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,888|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[9][0]  ( .D(n1704), .E(n63), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,890|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][31]  ( .D(n1800), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,892|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][30]  ( .D(n1797), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,894|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][29]  ( .D(n1794), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,896|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][28]  ( .D(n1791), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,898|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][27]  ( .D(n1788), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,900|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][26]  ( .D(n1785), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,902|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][25]  ( .D(n1782), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,904|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][24]  ( .D(n1779), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,906|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][23]  ( .D(n1776), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,908|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][22]  ( .D(n1773), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,910|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][21]  ( .D(n1770), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,912|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][20]  ( .D(n1766), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,914|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][19]  ( .D(n1762), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,916|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][18]  ( .D(n1758), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,918|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][17]  ( .D(n1754), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,920|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][16]  ( .D(n1750), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,922|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][15]  ( .D(n1746), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,924|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][14]  ( .D(n1743), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,926|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][13]  ( .D(wb_data[13]), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,928|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][12]  ( .D(n1737), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,930|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][11]  ( .D(n1734), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,932|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][10]  ( .D(n1731), .E(n57), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,934|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][9]  ( .D(wb_data[9]), .E(n57), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,936|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][8]  ( .D(n1726), .E(n57), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,938|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][7]  ( .D(n1723), .E(n57), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,940|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][6]  ( .D(wb_data[6]), .E(n57), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,942|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][5]  ( .D(wb_data[5]), .E(n57), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,944|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][4]  ( .D(n1716), .E(n57), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,946|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][3]  ( .D(n1713), .E(n57), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,948|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][2]  ( .D(n1709), .E(n57), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,950|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][1]  ( .D(wb_data[1]), .E(n57), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,952|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[11][0]  ( .D(n1704), .E(n57), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,954|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][31]  ( .D(n1800), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,956|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][30]  ( .D(n1797), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,958|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][29]  ( .D(n1794), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,960|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][28]  ( .D(n1791), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,962|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][27]  ( .D(n1788), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,964|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][26]  ( .D(n1785), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,966|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][25]  ( .D(n1782), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,968|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][24]  ( .D(n1779), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,970|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][23]  ( .D(n1776), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,972|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][22]  ( .D(n1773), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,974|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][21]  ( .D(n1770), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,976|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][20]  ( .D(n1766), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,978|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][19]  ( .D(n1762), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,980|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][18]  ( .D(n1758), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,982|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][17]  ( .D(n1754), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,984|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][16]  ( .D(n1750), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,986|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][15]  ( .D(n1746), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,988|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][14]  ( .D(n1743), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,990|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][13]  ( .D(wb_data[13]), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,992|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][12]  ( .D(n1737), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,994|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][11]  ( .D(n1734), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,996|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][10]  ( .D(n1731), .E(n56), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,998|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][9]  ( .D(wb_data[9]), .E(n56), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1000|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][8]  ( .D(n1726), .E(n56), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1002|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][7]  ( .D(n1723), .E(n56), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1004|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][6]  ( .D(n1720), .E(n56), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1006|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][5]  ( .D(wb_data[5]), .E(n56), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1008|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][4]  ( .D(n1716), .E(n56), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1010|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][3]  ( .D(n1713), .E(n56), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1012|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][2]  ( .D(n1709), .E(n56), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1014|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][1]  ( .D(wb_data[1]), .E(n56), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1016|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[13][0]  ( .D(n1704), .E(n56), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1018|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][31]  ( .D(n1800), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1020|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][30]  ( .D(n1797), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1022|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][29]  ( .D(n1794), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1024|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][28]  ( .D(n1791), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1026|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][27]  ( .D(n1788), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1028|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][26]  ( .D(n1785), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1030|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][25]  ( .D(n1782), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1032|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][24]  ( .D(n1779), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1034|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][23]  ( .D(n1776), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1036|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][22]  ( .D(n1773), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1038|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][21]  ( .D(n1770), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1040|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][20]  ( .D(n1766), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1042|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][19]  ( .D(n1762), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1044|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][18]  ( .D(n1758), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1046|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][17]  ( .D(n1754), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1048|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][16]  ( .D(n1750), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1050|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][15]  ( .D(n1746), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1052|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][14]  ( .D(n1743), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1054|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][13]  ( .D(wb_data[13]), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1056|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][12]  ( .D(n1737), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1058|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][11]  ( .D(n1734), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1060|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][10]  ( .D(n1731), .E(n68), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1062|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][9]  ( .D(wb_data[9]), .E(n68), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1064|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][8]  ( .D(n1726), .E(n68), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1066|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][7]  ( .D(n1723), .E(n68), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1068|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][6]  ( .D(n1719), .E(n68), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1070|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][5]  ( .D(wb_data[5]), .E(n68), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1072|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][4]  ( .D(n1716), .E(n68), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1074|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][3]  ( .D(n1713), .E(n68), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1076|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][2]  ( .D(n1709), .E(n68), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1078|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][1]  ( .D(wb_data[1]), .E(n68), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1080|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[15][0]  ( .D(n1704), .E(n68), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1082|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][31]  ( .D(n1800), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1084|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][30]  ( .D(n1797), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1086|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][29]  ( .D(n1794), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1088|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][28]  ( .D(n1791), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1090|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][27]  ( .D(n1788), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1092|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][26]  ( .D(n1785), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1094|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][25]  ( .D(n1782), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1096|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][24]  ( .D(n1779), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1098|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][23]  ( .D(n1776), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1100|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][22]  ( .D(n1773), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1102|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][21]  ( .D(n1770), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1104|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][20]  ( .D(n1766), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1106|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][19]  ( .D(n1762), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1108|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][18]  ( .D(n1758), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1110|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][17]  ( .D(n1754), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1112|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][16]  ( .D(n1750), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1114|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][15]  ( .D(n1746), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1116|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][14]  ( .D(n1743), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1118|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][13]  ( .D(wb_data[13]), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1120|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][12]  ( .D(n1737), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1122|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][11]  ( .D(n1734), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1124|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][10]  ( .D(n1731), .E(n59), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1126|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][9]  ( .D(wb_data[9]), .E(n59), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1128|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][8]  ( .D(n1726), .E(n59), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1130|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][7]  ( .D(n1723), .E(n59), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1132|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][6]  ( .D(n1720), .E(n59), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1134|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][5]  ( .D(wb_data[5]), .E(n59), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1136|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][4]  ( .D(n1716), .E(n59), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1138|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][3]  ( .D(n1713), .E(n59), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1140|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][2]  ( .D(n1709), .E(n59), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1142|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][1]  ( .D(wb_data[1]), .E(n59), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1144|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[17][0]  ( .D(n1704), .E(n59), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1146|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][31]  ( .D(n1799), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1148|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][30]  ( .D(n1796), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1150|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][29]  ( .D(n1793), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1152|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][28]  ( .D(n1790), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1154|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][27]  ( .D(n1787), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1156|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][26]  ( .D(n1784), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1158|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][25]  ( .D(n1781), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1160|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][24]  ( .D(n1778), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1162|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][23]  ( .D(n1775), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1164|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][22]  ( .D(n1772), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1166|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][21]  ( .D(n1769), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1168|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][20]  ( .D(n1765), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1170|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][19]  ( .D(n1761), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1172|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][18]  ( .D(n1757), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1174|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][17]  ( .D(n1753), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1176|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][16]  ( .D(n1749), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1178|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][15]  ( .D(n1745), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1180|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][14]  ( .D(n1742), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1182|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][13]  ( .D(n1740), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1184|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][12]  ( .D(n1736), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1186|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][11]  ( .D(n1733), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1188|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][10]  ( .D(n1730), .E(n54), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1190|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][9]  ( .D(n1728), .E(n54), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1192|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][8]  ( .D(n1725), .E(n54), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1194|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][7]  ( .D(n1722), .E(n54), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1196|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][6]  ( .D(n1719), .E(n54), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1198|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][5]  ( .D(wb_data[5]), .E(n54), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1200|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][4]  ( .D(wb_data[4]), .E(n54), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1202|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][3]  ( .D(n1712), .E(n54), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1204|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][2]  ( .D(n1708), .E(n54), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1206|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][1]  ( .D(n1706), .E(n54), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1208|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[19][0]  ( .D(n1703), .E(n54), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1210|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][31]  ( .D(n1799), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1212|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][30]  ( .D(n1796), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1214|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][29]  ( .D(n1793), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1216|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][28]  ( .D(n1790), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1218|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][27]  ( .D(n1787), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1220|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][26]  ( .D(n1784), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1222|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][25]  ( .D(n1781), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1224|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][24]  ( .D(n1778), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1226|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][23]  ( .D(n1775), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1228|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][22]  ( .D(n1772), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1230|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][21]  ( .D(n1769), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1232|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][20]  ( .D(n1765), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1234|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][19]  ( .D(n1761), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1236|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][18]  ( .D(n1757), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1238|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][17]  ( .D(n1753), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1240|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][16]  ( .D(n1749), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1242|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][15]  ( .D(n1745), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1244|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][14]  ( .D(n1742), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1246|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][13]  ( .D(n1740), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1248|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][12]  ( .D(n1736), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1250|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][11]  ( .D(n1733), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1252|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][10]  ( .D(n1730), .E(n52), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1254|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][9]  ( .D(n1728), .E(n52), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1256|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][8]  ( .D(n1725), .E(n52), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1258|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][7]  ( .D(n1722), .E(n52), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1260|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][6]  ( .D(n1719), .E(n52), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1262|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][5]  ( .D(wb_data[5]), .E(n52), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1264|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][4]  ( .D(wb_data[4]), .E(n52), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1266|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][3]  ( .D(n1712), .E(n52), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1268|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][2]  ( .D(n1708), .E(n52), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1270|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][1]  ( .D(n1706), .E(n52), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1272|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[21][0]  ( .D(n1703), .E(n52), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1274|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][31]  ( .D(n1799), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1276|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][30]  ( .D(n1796), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1278|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][29]  ( .D(n1793), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1280|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][28]  ( .D(n1790), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1282|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][27]  ( .D(n1787), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1284|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][26]  ( .D(n1784), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1286|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][25]  ( .D(n1781), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1288|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][24]  ( .D(n1778), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1290|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][23]  ( .D(n1775), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1292|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][22]  ( .D(n1772), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1294|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][21]  ( .D(n1769), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1296|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][20]  ( .D(n1765), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1298|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][19]  ( .D(n1761), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1300|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][18]  ( .D(n1757), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1302|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][17]  ( .D(n1753), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1304|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][16]  ( .D(n1749), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1306|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][15]  ( .D(n1745), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1308|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][14]  ( .D(n1742), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1310|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][13]  ( .D(n1740), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1312|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][12]  ( .D(n1736), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1314|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][11]  ( .D(n1733), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1316|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][10]  ( .D(n1730), .E(n67), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1318|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][9]  ( .D(n1728), .E(n67), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1320|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][8]  ( .D(n1725), .E(n67), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1322|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][7]  ( .D(n1722), .E(n67), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1324|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][6]  ( .D(n1719), .E(n67), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1326|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][5]  ( .D(wb_data[5]), .E(n67), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1328|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][4]  ( .D(wb_data[4]), .E(n67), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1330|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][3]  ( .D(n1712), .E(n67), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1332|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][2]  ( .D(n1708), .E(n67), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1334|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][1]  ( .D(n1706), .E(n67), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1336|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[23][0]  ( .D(n1703), .E(n67), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1338|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][31]  ( .D(n1799), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1340|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][30]  ( .D(n1796), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1342|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][29]  ( .D(n1793), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1344|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][28]  ( .D(n1790), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1346|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][27]  ( .D(n1787), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1348|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][26]  ( .D(n1784), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1350|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][25]  ( .D(n1781), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1352|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][24]  ( .D(n1778), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1354|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][23]  ( .D(n1775), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1356|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][22]  ( .D(n1772), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1358|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][21]  ( .D(n1769), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1360|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][20]  ( .D(n1765), .E(n1687), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1362|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][19]  ( .D(n1761), .E(n1688), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1364|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][18]  ( .D(n1757), .E(n1688), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1366|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][17]  ( .D(n1753), .E(n1688), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1368|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][16]  ( .D(n1749), .E(n1688), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1370|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][15]  ( .D(n1745), .E(n1688), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1372|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][14]  ( .D(n1742), .E(n1688), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1374|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][13]  ( .D(n1740), .E(n1688), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1376|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][12]  ( .D(n1736), .E(n1688), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1378|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][11]  ( .D(n1733), .E(n1688), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1380|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][10]  ( .D(n1730), .E(n1688), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1382|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][9]  ( .D(n1728), .E(n1688), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1384|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][8]  ( .D(n1725), .E(n1688), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1386|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][7]  ( .D(n1722), .E(n1687), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1388|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][6]  ( .D(n1719), .E(n1688), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1390|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][5]  ( .D(wb_data[5]), .E(n1687), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1392|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][4]  ( .D(wb_data[4]), .E(n1688), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1394|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][3]  ( .D(n1712), .E(n1687), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1396|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][2]  ( .D(n1708), .E(n1688), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1398|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][1]  ( .D(n1706), .E(n1687), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1400|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[25][0]  ( .D(n1703), .E(n1688), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1402|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][31]  ( .D(n1799), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1404|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][30]  ( .D(n1796), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1406|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][29]  ( .D(n1793), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1408|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][28]  ( .D(n1790), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1410|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][27]  ( .D(n1787), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1412|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][26]  ( .D(n1784), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1414|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][25]  ( .D(n1781), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1416|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][24]  ( .D(n1778), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1418|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][23]  ( .D(n1775), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1420|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][22]  ( .D(n1772), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1422|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][21]  ( .D(n1769), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1424|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][20]  ( .D(n1765), .E(n1691), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1426|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][19]  ( .D(n1761), .E(n1692), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1428|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][18]  ( .D(n1757), .E(n1692), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1430|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][17]  ( .D(n1753), .E(n1692), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1432|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][16]  ( .D(n1749), .E(n1692), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1434|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][15]  ( .D(n1745), .E(n1692), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1436|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][14]  ( .D(n1742), .E(n1692), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1438|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][13]  ( .D(n1740), .E(n1692), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1440|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][12]  ( .D(n1736), .E(n1692), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1442|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][11]  ( .D(n1733), .E(n1692), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1444|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][10]  ( .D(n1730), .E(n1692), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1446|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][9]  ( .D(n1728), .E(n1692), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1448|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][8]  ( .D(n1725), .E(n1692), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1450|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][7]  ( .D(n1722), .E(n1691), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1452|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][6]  ( .D(n1719), .E(n1692), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1454|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][5]  ( .D(wb_data[5]), .E(n1691), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1456|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][4]  ( .D(wb_data[4]), .E(n1692), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1458|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][3]  ( .D(n1712), .E(n1691), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1460|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][2]  ( .D(n1708), .E(n1692), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1462|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][1]  ( .D(n1706), .E(n1691), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1464|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[27][0]  ( .D(n1703), .E(n1692), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1466|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][31]  ( .D(n1799), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1468|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][30]  ( .D(n1796), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1470|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][29]  ( .D(n1793), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1472|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][28]  ( .D(n1790), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1474|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][27]  ( .D(n1787), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1476|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][26]  ( .D(n1784), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1478|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][25]  ( .D(n1781), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1480|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][24]  ( .D(n1778), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1482|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][23]  ( .D(n1775), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1484|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][22]  ( .D(n1772), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1486|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][21]  ( .D(n1769), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1488|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][20]  ( .D(n1765), .E(n1695), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1490|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][19]  ( .D(n1761), .E(n1696), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1492|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][18]  ( .D(n1757), .E(n1696), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1494|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][17]  ( .D(n1753), .E(n1696), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1496|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][16]  ( .D(n1749), .E(n1696), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1498|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][15]  ( .D(n1745), .E(n1696), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1500|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][14]  ( .D(n1742), .E(n1696), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1502|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][13]  ( .D(n1740), .E(n1696), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1504|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][12]  ( .D(n1736), .E(n1696), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1506|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][11]  ( .D(n1733), .E(n1696), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1508|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][10]  ( .D(n1730), .E(n1696), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1510|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][9]  ( .D(n1728), .E(n1696), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1512|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][8]  ( .D(n1725), .E(n1696), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1514|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][7]  ( .D(n1722), .E(n1695), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1516|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][6]  ( .D(n1719), .E(n1696), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1518|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][5]  ( .D(wb_data[5]), .E(n1695), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1520|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][4]  ( .D(n1717), .E(n1696), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1522|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][3]  ( .D(n1712), .E(n1695), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1524|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][2]  ( .D(n1708), .E(n1696), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1526|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][1]  ( .D(n1706), .E(n1695), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1528|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[29][0]  ( .D(n1703), .E(n1696), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1530|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][31]  ( .D(n1799), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1532|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][30]  ( .D(n1796), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1534|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][29]  ( .D(n1793), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1536|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][28]  ( .D(n1790), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1538|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][27]  ( .D(n1787), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1540|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][26]  ( .D(n1784), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1542|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][25]  ( .D(n1781), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1544|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][24]  ( .D(n1778), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1546|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][23]  ( .D(n1775), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1548|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][22]  ( .D(n1772), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1550|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][21]  ( .D(n1769), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1552|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][20]  ( .D(n1765), .E(n1699), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1554|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][19]  ( .D(n1761), .E(n1700), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1556|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][18]  ( .D(n1757), .E(n1700), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1558|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][17]  ( .D(n1753), .E(n1700), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1560|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][16]  ( .D(n1749), .E(n1700), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1562|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][15]  ( .D(n1745), .E(n1700), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1564|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][14]  ( .D(n1742), .E(n1700), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1566|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][13]  ( .D(n1740), .E(n1700), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1568|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][12]  ( .D(n1736), .E(n1700), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1570|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][11]  ( .D(n1733), .E(n1700), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1572|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][10]  ( .D(n1730), .E(n1700), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1574|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][9]  ( .D(n1728), .E(n1700), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1576|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][8]  ( .D(n1725), .E(n1700), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1578|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][7]  ( .D(n1722), .E(n1699), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1580|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][6]  ( .D(n1719), .E(n1700), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1582|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][5]  ( .D(wb_data[5]), .E(n1699), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1584|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][4]  ( .D(n1717), .E(n1700), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1586|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][3]  ( .D(n1712), .E(n1699), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1588|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][2]  ( .D(n1708), .E(n1700), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1590|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][1]  ( .D(n1706), .E(n1699), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1592|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[31][0]  ( .D(n1703), .E(n1700), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1594|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][31]  ( .D(n1799), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1596|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][30]  ( .D(n1796), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1598|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][29]  ( .D(n1793), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1600|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][28]  ( .D(n1790), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1602|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][27]  ( .D(n1787), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1604|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][26]  ( .D(n1784), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1606|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][25]  ( .D(n1781), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1608|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][24]  ( .D(n1778), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1610|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][23]  ( .D(n1775), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1612|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][22]  ( .D(n1772), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1614|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][21]  ( .D(n1769), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1616|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][20]  ( .D(n1767), .E(n1669), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1618|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][19]  ( .D(n1763), .E(n1670), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1620|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][18]  ( .D(n1759), .E(n1670), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1622|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][17]  ( .D(n1755), .E(n1670), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1624|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][16]  ( .D(n1751), .E(n1670), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1626|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][15]  ( .D(n1747), .E(n1670), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1628|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][14]  ( .D(n1742), .E(n1670), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1630|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][13]  ( .D(wb_data[13]), .E(n1670), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1632|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][12]  ( .D(n1738), .E(n1670), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1634|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][11]  ( .D(wb_data[11]), .E(n1670), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1636|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][10]  ( .D(wb_data[10]), .E(n1670), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1638|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][9]  ( .D(wb_data[9]), .E(n1670), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1640|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][8]  ( .D(wb_data[8]), .E(n1670), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1642|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][7]  ( .D(wb_data[7]), .E(n1669), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1644|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][6]  ( .D(n1720), .E(n1670), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1646|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][5]  ( .D(wb_data[5]), .E(n1669), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1648|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][4]  ( .D(n1717), .E(n1670), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1650|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][3]  ( .D(n1714), .E(n1669), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1652|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][2]  ( .D(n1710), .E(n1670), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1654|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][1]  ( .D(wb_data[1]), .E(n1669), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1656|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[2][0]  ( .D(wb_data[0]), .E(n1670), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1658|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][31]  ( .D(n1800), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1660|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][30]  ( .D(n1797), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1662|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][29]  ( .D(n1794), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1664|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][28]  ( .D(n1791), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1666|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][27]  ( .D(n1788), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1668|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][26]  ( .D(n1785), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1670|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][25]  ( .D(n1782), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1672|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][24]  ( .D(n1779), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1674|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][23]  ( .D(n1776), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1676|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][22]  ( .D(n1773), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1678|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][21]  ( .D(n1770), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1680|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][20]  ( .D(n1767), .E(n1673), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1682|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][19]  ( .D(n1763), .E(n1674), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1684|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][18]  ( .D(n1759), .E(n1674), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1686|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][17]  ( .D(n1755), .E(n1674), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1688|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][16]  ( .D(n1751), .E(n1674), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1690|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][15]  ( .D(n1747), .E(n1674), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1692|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][14]  ( .D(n1743), .E(n1674), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1694|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][13]  ( .D(wb_data[13]), .E(n1674), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1696|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][12]  ( .D(n1738), .E(n1674), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1698|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][11]  ( .D(wb_data[11]), .E(n1674), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1700|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][10]  ( .D(wb_data[10]), .E(n1674), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1702|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][9]  ( .D(wb_data[9]), .E(n1674), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1704|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][8]  ( .D(wb_data[8]), .E(n1674), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1706|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][7]  ( .D(wb_data[7]), .E(n1673), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1708|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][6]  ( .D(n1720), .E(n1674), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1710|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][5]  ( .D(wb_data[5]), .E(n1673), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1712|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][4]  ( .D(n1717), .E(n1674), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1714|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][3]  ( .D(n1714), .E(n1673), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1716|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][2]  ( .D(n1710), .E(n1674), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1718|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][1]  ( .D(wb_data[1]), .E(n1673), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1720|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[4][0]  ( .D(wb_data[0]), .E(n1674), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1722|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][31]  ( .D(n1800), .E(n1678), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1724|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][30]  ( .D(n1797), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1726|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][29]  ( .D(n1794), .E(n1678), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1728|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][28]  ( .D(n1791), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1730|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][27]  ( .D(n1788), .E(n1678), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1732|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][26]  ( .D(n1785), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1734|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][25]  ( .D(n1782), .E(n1678), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1736|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][24]  ( .D(n1779), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1738|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][23]  ( .D(n1776), .E(n1678), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1740|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][22]  ( .D(n1773), .E(n1678), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1742|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][21]  ( .D(n1770), .E(n1678), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1744|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][20]  ( .D(n1766), .E(n1678), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1746|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][19]  ( .D(n1762), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1748|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][18]  ( .D(n1758), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1750|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][17]  ( .D(n1754), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1752|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][16]  ( .D(n1750), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1754|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][15]  ( .D(n1746), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1756|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][14]  ( .D(n1743), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1758|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][13]  ( .D(wb_data[13]), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1760|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][12]  ( .D(n1737), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1762|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][11]  ( .D(n1734), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1764|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][10]  ( .D(n1731), .E(n1677), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1766|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][9]  ( .D(wb_data[9]), .E(n1677), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1768|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][8]  ( .D(n1726), .E(n1677), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1770|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][7]  ( .D(n1723), .E(n1678), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1772|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][6]  ( .D(n1720), .E(n1678), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1774|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][5]  ( .D(wb_data[5]), .E(n1678), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1776|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][4]  ( .D(n1716), .E(n1678), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1778|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][3]  ( .D(n1713), .E(n1678), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1780|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][2]  ( .D(n1709), .E(n1678), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1782|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][1]  ( .D(wb_data[1]), .E(n1678), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1784|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[6][0]  ( .D(n1704), .E(n1678), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1786|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][31]  ( .D(n1800), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1788|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][30]  ( .D(n1797), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1790|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][29]  ( .D(n1794), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1792|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][28]  ( .D(n1791), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1794|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][27]  ( .D(n1788), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1796|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][26]  ( .D(n1785), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1798|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][25]  ( .D(n1782), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1800|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][24]  ( .D(n1779), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1802|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][23]  ( .D(n1776), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1804|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][22]  ( .D(n1773), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1806|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][21]  ( .D(n1770), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1808|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][20]  ( .D(n1766), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1810|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][19]  ( .D(n1762), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1812|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][18]  ( .D(n1758), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1814|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][17]  ( .D(n1754), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1816|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][16]  ( .D(n1750), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1818|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][15]  ( .D(n1746), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1820|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][14]  ( .D(n1743), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1822|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][13]  ( .D(wb_data[13]), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1824|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][12]  ( .D(n1737), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1826|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][11]  ( .D(n1734), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1828|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][10]  ( .D(n1731), .E(n66), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1830|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][9]  ( .D(wb_data[9]), .E(n66), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1832|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][8]  ( .D(n1726), .E(n66), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1834|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][7]  ( .D(n1723), .E(n66), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1836|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][6]  ( .D(n1720), .E(n66), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1838|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][5]  ( .D(wb_data[5]), .E(n66), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1840|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][4]  ( .D(n1716), .E(n66), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1842|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][3]  ( .D(n1713), .E(n66), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1844|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][2]  ( .D(n1709), .E(n66), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1846|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][1]  ( .D(wb_data[1]), .E(n66), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1848|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[8][0]  ( .D(n1704), .E(n66), .CK(clk), .Q(
                             |
ncelab: *W,CUVWSP (./CPU_syn.v,1850|29): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][31]  ( .D(n1800), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1852|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][30]  ( .D(n1797), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1854|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][29]  ( .D(n1794), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1856|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][28]  ( .D(n1791), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1858|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][27]  ( .D(n1788), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1860|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][26]  ( .D(n1785), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1862|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][25]  ( .D(n1782), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1864|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][24]  ( .D(n1779), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1866|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][23]  ( .D(n1776), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1868|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][22]  ( .D(n1773), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1870|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][21]  ( .D(n1770), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1872|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][20]  ( .D(n1766), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1874|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][19]  ( .D(n1762), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1876|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][18]  ( .D(n1758), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1878|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][17]  ( .D(n1754), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1880|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][16]  ( .D(n1750), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1882|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][15]  ( .D(n1746), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1884|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][14]  ( .D(n1743), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1886|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][13]  ( .D(wb_data[13]), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1888|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][12]  ( .D(n1737), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1890|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][11]  ( .D(n1734), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1892|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][10]  ( .D(n1731), .E(n62), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1894|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][9]  ( .D(wb_data[9]), .E(n62), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1896|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][8]  ( .D(n1726), .E(n62), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1898|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][7]  ( .D(n1723), .E(n62), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1900|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][6]  ( .D(n1720), .E(n62), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1902|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][5]  ( .D(wb_data[5]), .E(n62), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1904|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][4]  ( .D(n1716), .E(n62), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1906|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][3]  ( .D(n1713), .E(n62), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1908|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][2]  ( .D(n1709), .E(n62), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1910|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][1]  ( .D(wb_data[1]), .E(n62), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1912|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[10][0]  ( .D(n1704), .E(n62), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1914|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][31]  ( .D(n1800), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1916|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][30]  ( .D(n1797), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1918|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][29]  ( .D(n1794), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1920|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][28]  ( .D(n1791), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1922|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][27]  ( .D(n1788), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1924|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][26]  ( .D(n1785), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1926|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][25]  ( .D(n1782), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1928|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][24]  ( .D(n1779), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1930|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][23]  ( .D(n1776), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1932|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][22]  ( .D(n1773), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1934|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][21]  ( .D(n1770), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1936|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][20]  ( .D(n1766), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1938|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][19]  ( .D(n1762), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1940|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][18]  ( .D(n1758), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1942|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][17]  ( .D(n1754), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1944|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][16]  ( .D(n1750), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1946|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][15]  ( .D(n1746), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1948|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][14]  ( .D(n1743), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1950|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][13]  ( .D(wb_data[13]), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1952|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][12]  ( .D(n1737), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1954|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][11]  ( .D(n1734), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1956|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][10]  ( .D(n1731), .E(n61), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1958|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][9]  ( .D(wb_data[9]), .E(n61), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1960|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][8]  ( .D(n1726), .E(n61), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1962|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][7]  ( .D(n1723), .E(n61), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1964|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][6]  ( .D(n1720), .E(n61), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1966|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][5]  ( .D(wb_data[5]), .E(n61), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1968|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][4]  ( .D(n1716), .E(n61), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1970|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][3]  ( .D(n1713), .E(n61), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1972|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][2]  ( .D(n1709), .E(n61), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1974|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][1]  ( .D(wb_data[1]), .E(n61), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1976|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[12][0]  ( .D(n1704), .E(n61), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,1978|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][31]  ( .D(n1800), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1980|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][30]  ( .D(n1797), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1982|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][29]  ( .D(n1794), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1984|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][28]  ( .D(n1791), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1986|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][27]  ( .D(n1788), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1988|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][26]  ( .D(n1785), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1990|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][25]  ( .D(n1782), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1992|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][24]  ( .D(n1779), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1994|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][23]  ( .D(n1776), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1996|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][22]  ( .D(n1773), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,1998|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][21]  ( .D(n1770), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2000|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][20]  ( .D(n1766), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2002|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][19]  ( .D(n1762), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2004|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][18]  ( .D(n1758), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2006|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][17]  ( .D(n1754), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2008|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][16]  ( .D(n1750), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2010|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][15]  ( .D(n1746), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2012|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][14]  ( .D(n1743), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2014|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][13]  ( .D(wb_data[13]), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2016|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][12]  ( .D(n1737), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2018|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][11]  ( .D(n1734), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2020|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][10]  ( .D(n1731), .E(n60), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2022|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][9]  ( .D(wb_data[9]), .E(n60), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2024|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][8]  ( .D(n1726), .E(n60), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2026|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][7]  ( .D(n1723), .E(n60), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2028|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][6]  ( .D(n1720), .E(n60), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2030|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][5]  ( .D(wb_data[5]), .E(n60), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2032|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][4]  ( .D(n1716), .E(n60), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2034|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][3]  ( .D(n1713), .E(n60), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2036|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][2]  ( .D(n1709), .E(n60), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2038|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][1]  ( .D(wb_data[1]), .E(n60), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2040|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[14][0]  ( .D(n1704), .E(n60), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2042|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][31]  ( .D(n1800), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2044|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][30]  ( .D(n1797), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2046|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][29]  ( .D(n1794), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2048|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][28]  ( .D(n1791), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2050|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][27]  ( .D(n1788), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2052|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][26]  ( .D(n1785), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2054|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][25]  ( .D(n1782), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2056|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][24]  ( .D(n1779), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2058|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][23]  ( .D(n1776), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2060|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][22]  ( .D(n1773), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2062|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][21]  ( .D(n1770), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2064|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][20]  ( .D(n1766), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2066|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][19]  ( .D(n1762), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2068|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][18]  ( .D(n1758), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2070|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][17]  ( .D(n1754), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2072|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][16]  ( .D(n1750), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2074|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][15]  ( .D(n1746), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2076|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][14]  ( .D(n1743), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2078|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][13]  ( .D(wb_data[13]), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2080|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][12]  ( .D(n1737), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2082|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][11]  ( .D(n1734), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2084|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][10]  ( .D(n1731), .E(n65), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2086|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][9]  ( .D(wb_data[9]), .E(n65), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2088|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][8]  ( .D(n1726), .E(n65), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2090|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][7]  ( .D(n1723), .E(n65), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2092|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][6]  ( .D(n1720), .E(n65), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2094|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][5]  ( .D(wb_data[5]), .E(n65), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2096|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][4]  ( .D(n1716), .E(n65), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2098|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][3]  ( .D(n1713), .E(n65), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2100|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][2]  ( .D(n1709), .E(n65), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2102|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][1]  ( .D(wb_data[1]), .E(n65), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2104|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[16][0]  ( .D(n1704), .E(n65), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2106|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][31]  ( .D(n1800), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2108|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][30]  ( .D(n1797), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2110|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][29]  ( .D(n1794), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2112|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][28]  ( .D(n1791), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2114|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][27]  ( .D(n1788), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2116|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][26]  ( .D(n1785), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2118|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][25]  ( .D(n1782), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2120|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][24]  ( .D(n1779), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2122|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][23]  ( .D(n1776), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2124|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][22]  ( .D(n1773), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2126|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][21]  ( .D(n1770), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2128|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][20]  ( .D(n1766), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2130|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][19]  ( .D(n1762), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2132|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][18]  ( .D(n1758), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2134|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][17]  ( .D(n1754), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2136|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][16]  ( .D(n1750), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2138|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][15]  ( .D(n1746), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2140|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][14]  ( .D(n1743), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2142|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][13]  ( .D(wb_data[13]), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2144|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][12]  ( .D(n1737), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2146|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][11]  ( .D(n1734), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2148|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][10]  ( .D(n1731), .E(n58), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2150|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][9]  ( .D(wb_data[9]), .E(n58), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2152|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][8]  ( .D(n1726), .E(n58), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2154|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][7]  ( .D(n1723), .E(n58), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2156|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][6]  ( .D(n1720), .E(n58), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2158|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][5]  ( .D(wb_data[5]), .E(n58), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2160|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][4]  ( .D(n1716), .E(n58), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2162|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][3]  ( .D(n1713), .E(n58), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2164|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][2]  ( .D(n1709), .E(n58), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2166|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][1]  ( .D(wb_data[1]), .E(n58), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2168|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[18][0]  ( .D(n1704), .E(n58), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2170|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][31]  ( .D(n1799), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2172|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][30]  ( .D(n1796), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2174|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][29]  ( .D(n1793), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2176|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][28]  ( .D(n1790), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2178|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][27]  ( .D(n1787), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2180|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][26]  ( .D(n1784), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2182|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][25]  ( .D(n1781), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2184|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][24]  ( .D(n1778), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2186|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][23]  ( .D(n1775), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2188|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][22]  ( .D(n1772), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2190|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][21]  ( .D(n1769), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2192|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][20]  ( .D(n1765), .E(n1681), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2194|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][19]  ( .D(n1761), .E(n1682), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2196|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][18]  ( .D(n1757), .E(n1682), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2198|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][17]  ( .D(n1753), .E(n1682), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2200|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][16]  ( .D(n1749), .E(n1682), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2202|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][15]  ( .D(n1745), .E(n1682), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2204|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][14]  ( .D(n1742), .E(n1682), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2206|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][13]  ( .D(n1740), .E(n1682), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2208|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][12]  ( .D(n1736), .E(n1682), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2210|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][11]  ( .D(n1733), .E(n1682), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2212|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][10]  ( .D(n1730), .E(n1682), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2214|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][9]  ( .D(n1728), .E(n1682), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2216|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][8]  ( .D(n1725), .E(n1682), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2218|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][7]  ( .D(n1722), .E(n1681), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2220|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][6]  ( .D(n1719), .E(n1682), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2222|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][5]  ( .D(wb_data[5]), .E(n1681), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2224|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][4]  ( .D(n1717), .E(n1682), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2226|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][3]  ( .D(n1712), .E(n1681), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2228|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][2]  ( .D(n1708), .E(n1682), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2230|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][1]  ( .D(n1706), .E(n1681), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2232|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[20][0]  ( .D(n1703), .E(n1682), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2234|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][31]  ( .D(n1799), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2236|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][30]  ( .D(n1796), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2238|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][29]  ( .D(n1793), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2240|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][28]  ( .D(n1790), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2242|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][27]  ( .D(n1787), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2244|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][26]  ( .D(n1784), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2246|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][25]  ( .D(n1781), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2248|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][24]  ( .D(n1778), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2250|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][23]  ( .D(n1775), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2252|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][22]  ( .D(n1772), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2254|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][21]  ( .D(n1769), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2256|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][20]  ( .D(n1765), .E(n1683), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2258|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][19]  ( .D(n1761), .E(n1684), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2260|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][18]  ( .D(n1757), .E(n1684), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2262|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][17]  ( .D(n1753), .E(n1684), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2264|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][16]  ( .D(n1749), .E(n1684), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2266|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][15]  ( .D(n1745), .E(n1684), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2268|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][14]  ( .D(n1742), .E(n1684), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2270|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][13]  ( .D(n1740), .E(n1684), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2272|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][12]  ( .D(n1736), .E(n1684), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2274|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][11]  ( .D(n1733), .E(n1684), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2276|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][10]  ( .D(n1730), .E(n1684), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2278|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][9]  ( .D(n1728), .E(n1684), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2280|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][8]  ( .D(n1725), .E(n1684), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2282|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][7]  ( .D(n1722), .E(n1683), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2284|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][6]  ( .D(n1719), .E(n1684), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2286|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][5]  ( .D(wb_data[5]), .E(n1683), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2288|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][4]  ( .D(n1717), .E(n1684), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2290|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][3]  ( .D(n1712), .E(n1683), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2292|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][2]  ( .D(n1708), .E(n1684), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2294|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][1]  ( .D(n1706), .E(n1683), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2296|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[22][0]  ( .D(n1703), .E(n1684), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2298|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][31]  ( .D(n1799), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2300|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][30]  ( .D(n1796), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2302|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][29]  ( .D(n1793), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2304|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][28]  ( .D(n1790), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2306|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][27]  ( .D(n1787), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2308|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][26]  ( .D(n1784), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2310|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][25]  ( .D(n1781), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2312|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][24]  ( .D(n1778), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2314|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][23]  ( .D(n1775), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2316|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][22]  ( .D(n1772), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2318|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][21]  ( .D(n1769), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2320|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][20]  ( .D(n1765), .E(n1685), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2322|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][19]  ( .D(n1761), .E(n1686), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2324|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][18]  ( .D(n1757), .E(n1686), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2326|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][17]  ( .D(n1753), .E(n1686), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2328|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][16]  ( .D(n1749), .E(n1686), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2330|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][15]  ( .D(n1745), .E(n1686), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2332|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][14]  ( .D(n1742), .E(n1686), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2334|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][13]  ( .D(n1740), .E(n1686), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2336|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][12]  ( .D(n1736), .E(n1686), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2338|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][11]  ( .D(n1733), .E(n1686), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2340|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][10]  ( .D(n1730), .E(n1686), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2342|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][9]  ( .D(n1728), .E(n1686), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2344|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][8]  ( .D(n1725), .E(n1686), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2346|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][7]  ( .D(n1722), .E(n1685), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2348|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][6]  ( .D(n1719), .E(n1686), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2350|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][5]  ( .D(wb_data[5]), .E(n1685), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2352|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][4]  ( .D(n1717), .E(n1686), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2354|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][3]  ( .D(n1712), .E(n1685), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2356|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][2]  ( .D(n1708), .E(n1686), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2358|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][1]  ( .D(n1706), .E(n1685), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2360|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[24][0]  ( .D(n1703), .E(n1686), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2362|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][31]  ( .D(n1799), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2364|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][30]  ( .D(n1796), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2366|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][29]  ( .D(n1793), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2368|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][28]  ( .D(n1790), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2370|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][27]  ( .D(n1787), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2372|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][26]  ( .D(n1784), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2374|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][25]  ( .D(n1781), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2376|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][24]  ( .D(n1778), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2378|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][23]  ( .D(n1775), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2380|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][22]  ( .D(n1772), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2382|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][21]  ( .D(n1769), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2384|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][20]  ( .D(n1765), .E(n1689), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2386|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][19]  ( .D(n1761), .E(n1690), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2388|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][18]  ( .D(n1757), .E(n1690), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2390|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][17]  ( .D(n1753), .E(n1690), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2392|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][16]  ( .D(n1749), .E(n1690), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2394|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][15]  ( .D(n1745), .E(n1690), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2396|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][14]  ( .D(n1742), .E(n1690), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2398|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][13]  ( .D(n1740), .E(n1690), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2400|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][12]  ( .D(n1736), .E(n1690), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2402|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][11]  ( .D(n1733), .E(n1690), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2404|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][10]  ( .D(n1730), .E(n1690), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2406|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][9]  ( .D(n1728), .E(n1690), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2408|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][8]  ( .D(n1725), .E(n1690), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2410|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][7]  ( .D(n1722), .E(n1689), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2412|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][6]  ( .D(n1719), .E(n1690), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2414|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][5]  ( .D(wb_data[5]), .E(n1689), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2416|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][4]  ( .D(n1717), .E(n1690), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2418|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][3]  ( .D(n1712), .E(n1689), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2420|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][2]  ( .D(n1708), .E(n1690), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2422|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][1]  ( .D(n1706), .E(n1689), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2424|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[26][0]  ( .D(n1703), .E(n1690), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2426|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][31]  ( .D(n1799), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2428|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][30]  ( .D(n1796), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2430|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][29]  ( .D(n1793), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2432|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][28]  ( .D(n1790), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2434|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][27]  ( .D(n1787), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2436|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][26]  ( .D(n1784), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2438|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][25]  ( .D(n1781), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2440|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][24]  ( .D(n1778), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2442|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][23]  ( .D(n1775), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2444|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][22]  ( .D(n1772), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2446|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][21]  ( .D(n1769), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2448|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][20]  ( .D(n1765), .E(n1693), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2450|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][19]  ( .D(n1761), .E(n1694), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2452|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][18]  ( .D(n1757), .E(n1694), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2454|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][17]  ( .D(n1753), .E(n1694), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2456|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][16]  ( .D(n1749), .E(n1694), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2458|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][15]  ( .D(n1745), .E(n1694), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2460|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][14]  ( .D(n1742), .E(n1694), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2462|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][13]  ( .D(n1740), .E(n1694), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2464|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][12]  ( .D(n1736), .E(n1694), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2466|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][11]  ( .D(n1733), .E(n1694), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2468|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][10]  ( .D(n1730), .E(n1694), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2470|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][9]  ( .D(n1728), .E(n1694), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2472|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][8]  ( .D(n1725), .E(n1694), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2474|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][7]  ( .D(n1722), .E(n1693), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2476|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][6]  ( .D(n1719), .E(n1694), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2478|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][5]  ( .D(wb_data[5]), .E(n1693), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2480|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][4]  ( .D(n1717), .E(n1694), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2482|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][3]  ( .D(n1712), .E(n1693), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2484|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][2]  ( .D(n1708), .E(n1694), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2486|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][1]  ( .D(n1706), .E(n1693), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2488|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[28][0]  ( .D(n1703), .E(n1694), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2490|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][31]  ( .D(n1799), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2492|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][30]  ( .D(n1796), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2494|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][29]  ( .D(n1793), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2496|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][28]  ( .D(n1790), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2498|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][27]  ( .D(n1787), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2500|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][26]  ( .D(n1784), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2502|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][25]  ( .D(n1781), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2504|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][24]  ( .D(n1778), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2506|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][23]  ( .D(n1775), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2508|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][22]  ( .D(n1772), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2510|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][21]  ( .D(n1769), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2512|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][20]  ( .D(n1765), .E(n1697), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2514|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][19]  ( .D(n1761), .E(n1698), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2516|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][18]  ( .D(n1757), .E(n1698), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2518|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][17]  ( .D(n1753), .E(n1698), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2520|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][16]  ( .D(n1749), .E(n1698), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2522|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][15]  ( .D(n1745), .E(n1698), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2524|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][14]  ( .D(n1742), .E(n1698), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2526|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][13]  ( .D(n1740), .E(n1698), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2528|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][12]  ( .D(n1736), .E(n1698), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2530|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][11]  ( .D(n1733), .E(n1698), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2532|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][10]  ( .D(n1730), .E(n1698), .CK(clk), .Q(
                               |
ncelab: *W,CUVWSP (./CPU_syn.v,2534|31): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][9]  ( .D(n1728), .E(n1698), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2536|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][8]  ( .D(n1725), .E(n1698), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2538|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][7]  ( .D(n1722), .E(n1697), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2540|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][6]  ( .D(n1719), .E(n1698), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2542|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][5]  ( .D(wb_data[5]), .E(n1697), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2544|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][4]  ( .D(n1717), .E(n1698), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2546|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][3]  ( .D(n1712), .E(n1697), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2548|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][2]  ( .D(n1708), .E(n1698), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2550|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][1]  ( .D(n1706), .E(n1697), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2552|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  EDFFX1 \registers_reg[30][0]  ( .D(n1703), .E(n1698), .CK(clk), .Q(
                              |
ncelab: *W,CUVWSP (./CPU_syn.v,2554|30): 1 output port was not connected:
ncelab: (./tsmc18.v,9627): QN

  ALU_DW01_add_2 r419 ( .A({N363, operand1[30:25], n317, n316, n315, n314, 
                    |
ncelab: *W,CUVWSP (./CPU_syn.v,6739|20): 1 output port was not connected:
ncelab: (./CPU_syn.v,5677): CO

  ALU_DW01_cmp6_1 r416 ( .A({N363, operand1[30:25], n317, n316, n315, n314, 
                     |
ncelab: *W,CUVWSP (./CPU_syn.v,6746|21): 2 output ports were not connected:
ncelab: (./CPU_syn.v,5961): GT
ncelab: (./CPU_syn.v,5961): LE

  ALU_DW01_sub_1 sub_52 ( .A({N363, operand1[30:25], n317, n316, n315, n314, 
                      |
ncelab: *W,CUVWSP (./CPU_syn.v,6751|22): 1 output port was not connected:
ncelab: (./CPU_syn.v,6145): CO

  ALU_DW01_add_3 r422 ( .A({N363, operand1[30:25], n317, n316, n315, n314, 
                    |
ncelab: *W,CUVWSP (./CPU_syn.v,6759|20): 1 output port was not connected:
ncelab: (./CPU_syn.v,6450): CO

  JB_Unit_DW01_add_1 add_7 ( .A(operand1), .B(operand2), .CI(1'b0), .SUM({
                         |
ncelab: *W,CUVWSP (./CPU_syn.v,8646|25): 1 output port was not connected:
ncelab: (./CPU_syn.v,8392): CO

  Controller control ( .clk(clk), .rst(rst), .opcode(D_opcode), .func3(D_func3), .func7(D_func7), .rs1_index({n11, rs1_index[3:0]}), .rs2_index({n9, 
                   |
ncelab: *W,CUVWSP (./CPU_syn.v,10858|19): 1 output port was not connected:
ncelab: (./CPU_syn.v,8713): F_im_w_en

  CPU_DW01_add_0 add_85 ( .A({pcaddress32_F, pcaddress16}), .B({1'b0, 1'b0, 
                      |
ncelab: *W,CUVWSP (./CPU_syn.v,10905|22): 1 output port was not connected:
ncelab: (./CPU_syn.v,10711): CO

	Reading SDF file from location "CPU_syn.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     CPU_syn.sdf.X
		Log file:              
		Backannotation scope:  testbench.cpu
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 21127  Annotated = 88.68% -- No. of Tchecks = 9884  Annotated = 85.92% 
				        Total 	   Annotated	  Percentage
		 Path Delays	       21127	       18736	       88.68
		       $hold	          88	           0	        0.00
		      $width	        3716	        3254	       87.57
		  $setuphold	        6080	        5238	       86.15
  assign ld_data_f[4] = \ld_data[4] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8665|7): The interconnect source testbench.cpu.regw.\current_ld_data_reg[4] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.m7.U16.A.  The port annotation will still occur.
  assign ld_data_f[7] = \ld_data[7] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8659|7): The interconnect source testbench.cpu.regw.\current_ld_data_reg[7] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.m7.U15.A.  The port annotation will still occur.
  assign ld_data_f[0] = \ld_data[0] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8673|7): The interconnect source testbench.cpu.regw.\current_ld_data_reg[0] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.m7.U8.A.  The port annotation will still occur.
  assign ld_data_f[1] = \ld_data[1] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8671|7): The interconnect source testbench.cpu.regw.\current_ld_data_reg[1] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.m7.U5.A.  The port annotation will still occur.
  assign ld_data_f[5] = \ld_data[5] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8663|7): The interconnect source testbench.cpu.regw.\current_ld_data_reg[5] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.m7.U17.A.  The port annotation will still occur.
  assign ld_data_f[6] = \ld_data[6] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8661|7): The interconnect source testbench.cpu.regw.\current_ld_data_reg[6] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.m7.U14.A.  The port annotation will still occur.
  assign ld_data_f[3] = \ld_data[3] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8667|7): The interconnect source testbench.cpu.regw.\current_ld_data_reg[3] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.m7.U7.A.  The port annotation will still occur.
  assign ld_data_f[2] = \ld_data[2] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8669|7): The interconnect source testbench.cpu.regw.\current_ld_data_reg[2] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.m7.U6.A.  The port annotation will still occur.
  assign dc_out_rs1_index[3] = \inst[18] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5560|7): The interconnect source testbench.cpu.regd.\current_inst_reg[18] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U115.B.  The port annotation will still occur.
  assign dc_out_rs1_index[2] = \inst[17] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5562|7): The interconnect source testbench.cpu.regd.\current_inst_reg[17] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U114.B.  The port annotation will still occur.
  assign dc_out_opcode[1] = \inst[3] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5548|7): The interconnect source testbench.cpu.regd.\current_inst_reg[3] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U106.B.  The port annotation will still occur.
  assign dc_out_rs1_index[1] = \inst[16] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5564|7): The interconnect source testbench.cpu.regd.\current_inst_reg[16] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U70.A.  The port annotation will still occur.
  assign dc_out_rs2_index[1] = \inst[21] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5574|7): The interconnect source testbench.cpu.regd.\current_inst_reg[21] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U72.A.  The port annotation will still occur.
  assign dc_out_rs1_index[0] = \inst[15] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5566|7): The interconnect source testbench.cpu.regd.\current_inst_reg[15] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U172.A.  The port annotation will still occur.
  assign dc_out_rs1_index[2] = \inst[17] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5562|7): The interconnect source testbench.cpu.regd.\current_inst_reg[17] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U171.A.  The port annotation will still occur.
  assign dc_out_rs1_index[1] = \inst[16] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5564|7): The interconnect source testbench.cpu.regd.\current_inst_reg[16] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U170.A.  The port annotation will still occur.
  assign dc_out_rs1_index[3] = \inst[18] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5560|7): The interconnect source testbench.cpu.regd.\current_inst_reg[18] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U169.A.  The port annotation will still occur.
  assign dc_out_rs2_index[0] = \inst[20] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5576|7): The interconnect source testbench.cpu.regd.\current_inst_reg[20] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U161.A.  The port annotation will still occur.
  assign dc_out_rs2_index[2] = \inst[22] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5572|7): The interconnect source testbench.cpu.regd.\current_inst_reg[22] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U160.A.  The port annotation will still occur.
  assign dc_out_rs2_index[1] = \inst[21] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5574|7): The interconnect source testbench.cpu.regd.\current_inst_reg[21] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U159.A.  The port annotation will still occur.
  assign dc_out_rs2_index[3] = \inst[23] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5570|7): The interconnect source testbench.cpu.regd.\current_inst_reg[23] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U158.A.  The port annotation will still occur.
  assign dc_out_opcode[0] = \inst[2] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5550|7): The interconnect source testbench.cpu.regd.\current_inst_reg[2] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U154.A.  The port annotation will still occur.
  assign dc_out_rd_index[4] = \inst[11] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5578|7): The interconnect source testbench.cpu.regd.\current_inst_reg[11] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U153.A.  The port annotation will still occur.
  assign dc_out_rd_index[3] = \inst[10] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5580|7): The interconnect source testbench.cpu.regd.\current_inst_reg[10] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U152.A.  The port annotation will still occur.
  assign dc_out_rd_index[2] = \inst[9] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5582|7): The interconnect source testbench.cpu.regd.\current_inst_reg[9] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U151.A.  The port annotation will still occur.
  assign dc_out_rd_index[1] = \inst[8] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5584|7): The interconnect source testbench.cpu.regd.\current_inst_reg[8] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U150.A.  The port annotation will still occur.
  assign dc_out_rd_index[0] = \inst[7] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5586|7): The interconnect source testbench.cpu.regd.\current_inst_reg[7] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U149.A.  The port annotation will still occur.
  assign dc_out_opcode[3] = \inst[5] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5544|7): The interconnect source testbench.cpu.regd.\current_inst_reg[5] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U148.B.  The port annotation will still occur.
  assign dc_out_opcode[4] = \inst[6] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5542|7): The interconnect source testbench.cpu.regd.\current_inst_reg[6] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U147.B.  The port annotation will still occur.
  assign dc_out_opcode[1] = \inst[3] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5548|7): The interconnect source testbench.cpu.regd.\current_inst_reg[3] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U146.A.  The port annotation will still occur.
  assign dc_out_rs2_index[1] = \inst[21] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5574|7): The interconnect source testbench.cpu.regd.\current_inst_reg[21] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U97.B.  The port annotation will still occur.
  assign dc_out_rs2_index[0] = \inst[20] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5576|7): The interconnect source testbench.cpu.regd.\current_inst_reg[20] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U98.B.  The port annotation will still occur.
  assign dc_out_rs1_index[1] = \inst[16] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5564|7): The interconnect source testbench.cpu.regd.\current_inst_reg[16] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U99.B.  The port annotation will still occur.
  assign dc_out_rs1_index[0] = \inst[15] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5566|7): The interconnect source testbench.cpu.regd.\current_inst_reg[15] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U118.B.  The port annotation will still occur.
  assign dc_out_rs2_index[2] = \inst[22] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5572|7): The interconnect source testbench.cpu.regd.\current_inst_reg[22] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U121.A.  The port annotation will still occur.
  assign dc_out_rs2_index[0] = \inst[20] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5576|7): The interconnect source testbench.cpu.regd.\current_inst_reg[20] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U120.A.  The port annotation will still occur.
  assign dc_out_rs1_index[0] = \inst[15] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5566|7): The interconnect source testbench.cpu.regd.\current_inst_reg[15] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U122.A.  The port annotation will still occur.
  assign dc_out_rs2_index[3] = \inst[23] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5570|7): The interconnect source testbench.cpu.regd.\current_inst_reg[23] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U119.A.  The port annotation will still occur.
  assign dc_out_rs1_index[2] = \inst[17] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5562|7): The interconnect source testbench.cpu.regd.\current_inst_reg[17] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U113.A.  The port annotation will still occur.
  assign dc_out_rs1_index[3] = \inst[18] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5560|7): The interconnect source testbench.cpu.regd.\current_inst_reg[18] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U112.A.  The port annotation will still occur.
  assign dc_out_opcode[4] = \inst[6] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5542|7): The interconnect source testbench.cpu.regd.\current_inst_reg[6] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U109.A0.  The port annotation will still occur.
  assign dc_out_opcode[0] = \inst[2] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5550|7): The interconnect source testbench.cpu.regd.\current_inst_reg[2] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U109.B0.  The port annotation will still occur.
  assign dc_out_opcode[3] = \inst[5] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5544|7): The interconnect source testbench.cpu.regd.\current_inst_reg[5] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U108.A.  The port annotation will still occur.
  assign dc_out_opcode[4] = \inst[6] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5542|7): The interconnect source testbench.cpu.regd.\current_inst_reg[6] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U105.A.  The port annotation will still occur.
  assign dc_out_opcode[2] = \inst[4] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5546|7): The interconnect source testbench.cpu.regd.\current_inst_reg[4] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U107.A1.  The port annotation will still occur.
  assign dc_out_opcode[4] = \inst[6] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5542|7): The interconnect source testbench.cpu.regd.\current_inst_reg[6] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U107.B0.  The port annotation will still occur.
  assign dc_out_opcode[0] = \inst[2] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5550|7): The interconnect source testbench.cpu.regd.\current_inst_reg[2] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U107.B1.  The port annotation will still occur.
  assign dc_out_rs2_index[2] = \inst[22] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5572|7): The interconnect source testbench.cpu.regd.\current_inst_reg[22] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U104.A.  The port annotation will still occur.
  assign dc_out_rs2_index[3] = \inst[23] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5570|7): The interconnect source testbench.cpu.regd.\current_inst_reg[23] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U103.A.  The port annotation will still occur.
  assign dc_out_opcode[2] = \inst[4] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5546|7): The interconnect source testbench.cpu.regd.\current_inst_reg[4] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U67.B.  The port annotation will still occur.
  assign dc_out_func3[2] = \inst[14] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5552|7): The interconnect source testbench.cpu.regd.\current_inst_reg[14] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U66.A.  The port annotation will still occur.
  assign dc_out_func3[1] = \inst[13] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5554|7): The interconnect source testbench.cpu.regd.\current_inst_reg[13] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U65.A.  The port annotation will still occur.
  assign dc_out_func3[0] = \inst[12] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5556|7): The interconnect source testbench.cpu.regd.\current_inst_reg[12] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U64.A.  The port annotation will still occur.
  assign dc_out_func7 = \inst[30] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5540|7): The interconnect source testbench.cpu.regd.\current_inst_reg[30] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.control.U63.A.  The port annotation will still occur.
  assign next_pc_sel = alubranch;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8758|7): The interconnect source testbench.cpu.alu.U1401.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regd.U26.B.  The port annotation will still occur.
  assign next_pc_sel = alubranch;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8758|7): The interconnect source testbench.cpu.alu.U1401.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regd.U25.A.  The port annotation will still occur.
  assign dc_out_rs1_index[4] = \inst[19] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5558|7): The interconnect source testbench.cpu.regd.U35.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.U19.A.  The port annotation will still occur.
  assign dc_out_rs2_index[4] = \inst[24] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5568|7): The interconnect source testbench.cpu.regd.\current_inst_reg[24] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.U17.A.  The port annotation will still occur.
  assign imm_ext_out[31] = \inst[31] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5598|7): The interconnect source testbench.cpu.regd.\current_inst_reg[31] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.rege.U44.A.  The port annotation will still occur.
  assign next_pc_sel = alubranch;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8758|7): The interconnect source testbench.cpu.alu.U1401.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.rege.U6.A.  The port annotation will still occur.
  assign \ld_data[7]  = ld_data[7];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8658|7): The interconnect source testbench.cpu.regw.\current_ld_data_reg[7] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.ldfilter.U20.A1N.  The port annotation will still occur.
  assign \ld_data[7]  = ld_data[7];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8658|7): The interconnect source testbench.cpu.regw.\current_ld_data_reg[7] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.ldfilter.U8.C.  The port annotation will still occur.
  assign D_rs2_data_sel = is_D_rs2_W_rd_overlap;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8760|7): The interconnect source testbench.cpu.control.U175.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.m3.U83.A.  The port annotation will still occur.
  assign D_rs2_data_sel = is_D_rs2_W_rd_overlap;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8760|7): The interconnect source testbench.cpu.control.U175.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.m3.U46.A.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U121.A.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1840.B0.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1794.B0.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1748.B0.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1633.B0.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1610.B0.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1587.B0.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U120.A.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1564.B0.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1541.B0.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1495.B0.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1472.B0.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1449.B0.  The port annotation will still occur.
  assign N18 = rs2_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,538|7): The interconnect source testbench.cpu.U16.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1426.B0.  The port annotation will still occur.
  assign N17 = rs2_index[3];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,537|7): The interconnect source testbench.cpu.regd.\current_inst_reg[23] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1135.A.  The port annotation will still occur.
  assign N16 = rs2_index[2];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,536|7): The interconnect source testbench.cpu.regd.\current_inst_reg[22] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U376.A.  The port annotation will still occur.
  assign N17 = rs2_index[3];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,537|7): The interconnect source testbench.cpu.regd.\current_inst_reg[23] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1132.A.  The port annotation will still occur.
  assign N16 = rs2_index[2];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,536|7): The interconnect source testbench.cpu.regd.\current_inst_reg[22] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1132.B.  The port annotation will still occur.
  assign N16 = rs2_index[2];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,536|7): The interconnect source testbench.cpu.regd.\current_inst_reg[22] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1128.A.  The port annotation will still occur.
  assign N17 = rs2_index[3];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,537|7): The interconnect source testbench.cpu.regd.\current_inst_reg[23] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1128.B.  The port annotation will still occur.
  assign N14 = rs2_index[0];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,534|7): The interconnect source testbench.cpu.regd.\current_inst_reg[20] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U372.A.  The port annotation will still occur.
  assign N15 = rs2_index[1];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,535|7): The interconnect source testbench.cpu.regd.\current_inst_reg[21] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1126.B.  The port annotation will still occur.
  assign N14 = rs2_index[0];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,534|7): The interconnect source testbench.cpu.regd.\current_inst_reg[20] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1125.A.  The port annotation will still occur.
  assign N15 = rs2_index[1];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,535|7): The interconnect source testbench.cpu.regd.\current_inst_reg[21] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1125.B.  The port annotation will still occur.
  assign N15 = rs2_index[1];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,535|7): The interconnect source testbench.cpu.regd.\current_inst_reg[21] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U371.A.  The port annotation will still occur.
  assign N14 = rs2_index[0];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,534|7): The interconnect source testbench.cpu.regd.\current_inst_reg[20] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1122.B.  The port annotation will still occur.
  assign N17 = rs2_index[3];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,537|7): The interconnect source testbench.cpu.regd.\current_inst_reg[23] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1121.B.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U122.A.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1096.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1073.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1050.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1027.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U1004.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U981.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U935.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U912.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U866.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U843.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U820.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U123.A.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U797.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U774.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U659.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U636.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U613.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U590.B0.  The port annotation will still occur.
  assign N13 = rs1_index[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,533|7): The interconnect source testbench.cpu.U18.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U567.B0.  The port annotation will still occur.
  assign N12 = rs1_index[3];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,532|7): The interconnect source testbench.cpu.regd.\current_inst_reg[18] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U391.A.  The port annotation will still occur.
  assign N11 = rs1_index[2];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,531|7): The interconnect source testbench.cpu.regd.\current_inst_reg[17] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U375.A.  The port annotation will still occur.
  assign N12 = rs1_index[3];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,532|7): The interconnect source testbench.cpu.regd.\current_inst_reg[18] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U388.A.  The port annotation will still occur.
  assign N11 = rs1_index[2];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,531|7): The interconnect source testbench.cpu.regd.\current_inst_reg[17] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U388.B.  The port annotation will still occur.
  assign N11 = rs1_index[2];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,531|7): The interconnect source testbench.cpu.regd.\current_inst_reg[17] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U384.A.  The port annotation will still occur.
  assign N12 = rs1_index[3];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,532|7): The interconnect source testbench.cpu.regd.\current_inst_reg[18] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U384.B.  The port annotation will still occur.
  assign N9 = rs1_index[0];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,529|7): The interconnect source testbench.cpu.regd.\current_inst_reg[15] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U374.A.  The port annotation will still occur.
  assign N10 = rs1_index[1];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,530|7): The interconnect source testbench.cpu.regd.\current_inst_reg[16] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U382.B.  The port annotation will still occur.
  assign N9 = rs1_index[0];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,529|7): The interconnect source testbench.cpu.regd.\current_inst_reg[15] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U381.A.  The port annotation will still occur.
  assign N10 = rs1_index[1];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,530|7): The interconnect source testbench.cpu.regd.\current_inst_reg[16] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U381.B.  The port annotation will still occur.
  assign N10 = rs1_index[1];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,530|7): The interconnect source testbench.cpu.regd.\current_inst_reg[16] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U373.A.  The port annotation will still occur.
  assign N9 = rs1_index[0];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,529|7): The interconnect source testbench.cpu.regd.\current_inst_reg[15] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U378.B.  The port annotation will still occur.
  assign N12 = rs1_index[3];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,532|7): The interconnect source testbench.cpu.regd.\current_inst_reg[18] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.regfile.U377.B.  The port annotation will still occur.
  assign D_rs1_data_sel = is_D_rs1_W_rd_overlap;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8759|7): The interconnect source testbench.cpu.control.U177.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.m2.U83.A.  The port annotation will still occur.
  assign SUM[1] = A[1];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,10719|7): The interconnect source testbench.cpu.pc.\current_pc_reg[1] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.m1.U34.A.  The port annotation will still occur.
  assign SUM[0] = \A[0] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,10721|7): The interconnect source testbench.cpu.pc.\current_pc_reg[0] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.m1.U33.A.  The port annotation will still occur.
  assign next_pc_sel = alubranch;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,8758|7): The interconnect source testbench.cpu.alu.U1401.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.m1.U1.A.  The port annotation will still occur.
  assign n3 = A[30];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6463|7): The interconnect source testbench.cpu.m4.U11.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U213.B.  The port annotation will still occur.
  assign n8 = A[28];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6464|7): The interconnect source testbench.cpu.m4.U3.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U220.B.  The port annotation will still occur.
  assign n13 = A[26];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6465|7): The interconnect source testbench.cpu.m4.U4.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U219.B.  The port annotation will still occur.
  assign n18 = A[24];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6466|7): The interconnect source testbench.cpu.alu.U61.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U218.B.  The port annotation will still occur.
  assign n23 = A[22];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6467|7): The interconnect source testbench.cpu.alu.U106.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U226.B.  The port annotation will still occur.
  assign n32 = A[19];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6468|7): The interconnect source testbench.cpu.m4.U21.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U166.B.  The port annotation will still occur.
  assign n43 = A[17];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6470|7): The interconnect source testbench.cpu.alu.U43.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U164.B.  The port annotation will still occur.
  assign n52 = A[15];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6472|7): The interconnect source testbench.cpu.alu.U112.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U160.B.  The port annotation will still occur.
  assign n62 = A[13];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6474|7): The interconnect source testbench.cpu.m4.U28.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U162.B.  The port annotation will still occur.
  assign n71 = A[11];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6476|7): The interconnect source testbench.cpu.alu.U110.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U168.B.  The port annotation will still occur.
  assign n74 = A[10];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6477|7): The interconnect source testbench.cpu.alu.U111.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U224.B.  The port annotation will still occur.
  assign n80 = A[9];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6478|7): The interconnect source testbench.cpu.alu.U103.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U170.B.  The port annotation will still occur.
  assign n83 = A[8];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6479|7): The interconnect source testbench.cpu.alu.U107.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U225.B.  The port annotation will still occur.
  assign n87 = A[7];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6480|7): The interconnect source testbench.cpu.alu.U104.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U176.B.  The port annotation will still occur.
  assign n96 = A[5];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6482|7): The interconnect source testbench.cpu.alu.U327.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U174.B.  The port annotation will still occur.
  assign n99 = A[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6483|7): The interconnect source testbench.cpu.alu.U265.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U227.B.  The port annotation will still occur.
  assign n103 = A[3];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6484|7): The interconnect source testbench.cpu.alu.U114.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U143.A.  The port annotation will still occur.
  assign n105 = A[2];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6485|7): The interconnect source testbench.cpu.alu.U115.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U143.B.  The port annotation will still occur.
  assign n105 = A[2];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6485|7): The interconnect source testbench.cpu.alu.U115.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U142.A.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U141.B.  The port annotation will still occur.
  assign n96 = A[5];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6482|7): The interconnect source testbench.cpu.alu.U327.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U228.A.  The port annotation will still occur.
  assign n99 = A[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6483|7): The interconnect source testbench.cpu.alu.U265.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U228.B.  The port annotation will still occur.
  assign n47 = A[16];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6471|7): The interconnect source testbench.cpu.alu.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U222.A.  The port annotation will still occur.
  assign n66 = A[12];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6475|7): The interconnect source testbench.cpu.alu.U619.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U221.A.  The port annotation will still occur.
  assign n80 = A[9];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6478|7): The interconnect source testbench.cpu.alu.U103.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U212.A.  The port annotation will still occur.
  assign n83 = A[8];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6479|7): The interconnect source testbench.cpu.alu.U107.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U212.B.  The port annotation will still occur.
  assign n87 = A[7];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6480|7): The interconnect source testbench.cpu.alu.U104.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U145.A.  The port annotation will still occur.
  assign n91 = A[6];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6481|7): The interconnect source testbench.cpu.alu.U176.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U145.B.  The port annotation will still occur.
  assign n74 = A[10];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6477|7): The interconnect source testbench.cpu.alu.U111.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U209.A.  The port annotation will still occur.
  assign n71 = A[11];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6476|7): The interconnect source testbench.cpu.alu.U110.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U209.B.  The port annotation will still occur.
  assign n8 = A[28];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6464|7): The interconnect source testbench.cpu.m4.U3.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U208.B.  The port annotation will still occur.
  assign n43 = A[17];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6470|7): The interconnect source testbench.cpu.alu.U43.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U140.A.  The port annotation will still occur.
  assign n47 = A[16];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6471|7): The interconnect source testbench.cpu.alu.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U140.B.  The port annotation will still occur.
  assign n56 = A[14];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6473|7): The interconnect source testbench.cpu.alu.U95.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U146.A.  The port annotation will still occur.
  assign n52 = A[15];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6472|7): The interconnect source testbench.cpu.alu.U112.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U146.B.  The port annotation will still occur.
  assign n66 = A[12];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6475|7): The interconnect source testbench.cpu.alu.U619.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U204.A.  The port annotation will still occur.
  assign n62 = A[13];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6474|7): The interconnect source testbench.cpu.m4.U28.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U204.B.  The port annotation will still occur.
  assign n36 = A[18];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6469|7): The interconnect source testbench.cpu.alu.U1234.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U173.A.  The port annotation will still occur.
  assign n91 = A[6];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6481|7): The interconnect source testbench.cpu.alu.U176.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U178.A.  The port annotation will still occur.
  assign n36 = A[18];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6469|7): The interconnect source testbench.cpu.alu.U1234.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U157.A.  The port annotation will still occur.
  assign n32 = A[19];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6468|7): The interconnect source testbench.cpu.m4.U21.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U157.B.  The port annotation will still occur.
  assign n103 = A[3];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6484|7): The interconnect source testbench.cpu.alu.U114.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U144.A.  The port annotation will still occur.
  assign n105 = A[2];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6485|7): The interconnect source testbench.cpu.alu.U115.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U144.B.  The port annotation will still occur.
  assign n13 = A[26];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6465|7): The interconnect source testbench.cpu.m4.U4.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U150.B.  The port annotation will still occur.
  assign n18 = A[24];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6466|7): The interconnect source testbench.cpu.alu.U61.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U149.B.  The port annotation will still occur.
  assign n56 = A[14];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6473|7): The interconnect source testbench.cpu.alu.U95.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U172.A.  The port annotation will still occur.
  assign n23 = A[22];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6467|7): The interconnect source testbench.cpu.alu.U106.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U148.B.  The port annotation will still occur.
  assign n99 = A[4];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6483|7): The interconnect source testbench.cpu.alu.U265.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U175.B.  The port annotation will still occur.
  assign n83 = A[8];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6479|7): The interconnect source testbench.cpu.alu.U107.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U171.B.  The port annotation will still occur.
  assign n74 = A[10];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6477|7): The interconnect source testbench.cpu.alu.U111.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U169.B.  The port annotation will still occur.
  assign n3 = A[30];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6463|7): The interconnect source testbench.cpu.m4.U11.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r422.U158.B.  The port annotation will still occur.
  assign SUM[1] = \A[1] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6489|7): The interconnect source testbench.cpu.alu.U118.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U1490.B0.  The port annotation will still occur.
  assign SUM[0] = \A[0] ;
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6487|7): The interconnect source testbench.cpu.m4.U33.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U161.B0.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r419.U384.A.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r419.U363.A.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.r416.U346.A.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U1219.B.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U1193.B.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U1167.B.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.sub_52.U575.A.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.sub_52.U350.A.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U1159.B.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U1150.A1.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U575.AN.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U576.A.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U573.B.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U45.A.  The port annotation will still occur.
  assign N363 = operand1[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,6737|7): The interconnect source testbench.cpu.m4.U12.Y is separated by a unidirectional continuous assign from the destination testbench.cpu.alu.U324.B.  The port annotation will still occur.
  assign \inst[31]  = inst[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5597|7): The interconnect source testbench.cpu.regd.\current_inst_reg[31] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.imext.U49.B.  The port annotation will still occur.
  assign \inst[31]  = inst[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5597|7): The interconnect source testbench.cpu.regd.\current_inst_reg[31] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.imext.U32.B0.  The port annotation will still occur.
  assign \inst[31]  = inst[31];
       |
ncelab: *W,SDFNCAP (./CPU_syn.v,5597|7): The interconnect source testbench.cpu.regd.\current_inst_reg[31] .Q is separated by a unidirectional continuous assign from the destination testbench.cpu.imext.U2.A.  The port annotation will still occur.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ADDFHX1:v <0x18dec4ad>
			streams:   0, words:     0
		worklib.ADDFHX2:v <0x3e805b8f>
			streams:   0, words:     0
		worklib.ADDFHX4:v <0x723d65cb>
			streams:   0, words:     0
		worklib.ADDFHXL:v <0x0b4d6b5c>
			streams:   0, words:     0
		worklib.ADDFX1:v <0x74c1fe9a>
			streams:   0, words:     0
		worklib.ADDFX2:v <0x529f61b8>
			streams:   0, words:     0
		worklib.ADDFX4:v <0x1e225ffc>
			streams:   0, words:     0
		worklib.ADDFXL:v <0x6752516b>
			streams:   0, words:     0
		worklib.ADDHX1:v <0x576d49d3>
			streams:   0, words:     0
		worklib.ADDHX2:v <0x609a3b98>
			streams:   0, words:     0
		worklib.ADDHX4:v <0x39bd5a6e>
			streams:   0, words:     0
		worklib.ADDHXL:v <0x79c8547a>
			streams:   0, words:     0
		worklib.AFCSHCINX2:v <0x6c78761d>
			streams:   0, words:     0
		worklib.AFCSHCINX4:v <0x3da28f7e>
			streams:   0, words:     0
		worklib.AFCSHCONX2:v <0x48f952c6>
			streams:   0, words:     0
		worklib.AFCSHCONX4:v <0x1923aba5>
			streams:   0, words:     0
		worklib.AFHCINX2:v <0x1c0f1ccc>
			streams:   0, words:     0
		worklib.AFHCINX4:v <0x72d3bb37>
			streams:   0, words:     0
		worklib.AFHCONX2:v <0x3aedc9ae>
			streams:   0, words:     0
		worklib.AFHCONX4:v <0x54316e55>
			streams:   0, words:     0
		worklib.AHHCINX2:v <0x7814e35f>
			streams:   0, words:     0
		worklib.AHHCINX4:v <0x4896a298>
			streams:   0, words:     0
		worklib.AHHCONX2:v <0x0af89091>
			streams:   0, words:     0
		worklib.AHHCONX4:v <0x3a7ad156>
			streams:   0, words:     0
		worklib.ALU:v <0x1d8b38ed>
			streams:   1, words:   120
		worklib.ALU_DW01_add_3:v <0x63588744>
			streams:   0, words:     0
		worklib.BENCX1:v <0x2f5a42b4>
			streams:   0, words:     0
		worklib.BENCX2:v <0x19a06486>
			streams:   0, words:     0
		worklib.BENCX4:v <0x2f252ea2>
			streams:   0, words:     0
		worklib.BMXX1:v <0x27aac5e4>
			streams:   0, words:     0
		worklib.CMPR22X1:v <0x50d3dec3>
			streams:   0, words:     0
		worklib.CMPR32X1:v <0x0c9a5f15>
			streams:   0, words:     0
		worklib.CMPR42X1:v <0x42b4327b>
			streams:   0, words:     0
		worklib.CMPR42X2:v <0x031177e6>
			streams:   0, words:     0
		worklib.CPU:v <0x761efacc>
			streams:   2, words:   256
		worklib.CPU_DW01_add_0:v <0x3fc72ef0>
			streams:   0, words:     0
		worklib.Controller:v <0x464ad08e>
			streams:   1, words:   136
		worklib.DFFHQX1:v <0x20d62fd2>
			streams:   0, words:     0
		worklib.DFFHQX2:v <0x41c9ee35>
			streams:   0, words:     0
		worklib.DFFHQX4:v <0x1575a613>
			streams:   0, words:     0
		worklib.DFFHQXL:v <0x57c836e9>
			streams:   0, words:     0
		worklib.DFFNRX1:v <0x3d3f4009>
			streams:   0, words:     0
		worklib.DFFNRX2:v <0x05972647>
			streams:   0, words:     0
		worklib.DFFNRX4:v <0x420e6fba>
			streams:   0, words:     0
		worklib.DFFNRXL:v <0x48104773>
			streams:   0, words:     0
		worklib.DFFNSRX1:v <0x0fc5c0d6>
			streams:   0, words:     0
		worklib.DFFNSRX2:v <0x63f43aa0>
			streams:   0, words:     0
		worklib.DFFNSRX4:v <0x0d5e4b2c>
			streams:   0, words:     0
		worklib.DFFNSRXL:v <0x303aab5c>
			streams:   0, words:     0
		worklib.DFFNSX1:v <0x7b264a33>
			streams:   0, words:     0
		worklib.DFFNSX2:v <0x438e2c7d>
			streams:   0, words:     0
		worklib.DFFNSX4:v <0x04176580>
			streams:   0, words:     0
		worklib.DFFNSXL:v <0x0e094d49>
			streams:   0, words:     0
		worklib.DFFNX1:v <0x0c5549b4>
			streams:   0, words:     0
		worklib.DFFNX2:v <0x7f3325a7>
			streams:   0, words:     0
		worklib.DFFNX4:v <0x19fffd80>
			streams:   0, words:     0
		worklib.DFFNXL:v <0x6ed3a2c6>
			streams:   0, words:     0
		worklib.DFFRHQX1:v <0x60b0bcb5>
			streams:   0, words:     0
		worklib.DFFRHQX2:v <0x7f5a11be>
			streams:   0, words:     0
		worklib.DFFRHQX4:v <0x2d37c889>
			streams:   0, words:     0
		worklib.DFFRHQXL:v <0x19d50d27>
			streams:   0, words:     0
		worklib.DFFRX1:v <0x1e8b06d4>
			streams:   0, words:     0
		worklib.DFFRX2:v <0x2623609a>
			streams:   0, words:     0
		worklib.DFFRX4:v <0x61ba2967>
			streams:   0, words:     0
		worklib.DFFRXL:v <0x6ba401ae>
			streams:   0, words:     0
		worklib.DFFSHQX1:v <0x34af6134>
			streams:   0, words:     0
		worklib.DFFSHQX2:v <0x2b45cc3f>
			streams:   0, words:     0
		worklib.DFFSHQX4:v <0x79281508>
			streams:   0, words:     0
		worklib.DFFSHQXL:v <0x4dcad0a6>
			streams:   0, words:     0
		worklib.DFFSRHQX1:v <0x53dd7897>
			streams:   0, words:     0
		worklib.DFFSRHQX2:v <0x76496db7>
			streams:   0, words:     0
		worklib.DFFSRHQX4:v <0x0ba8c297>
			streams:   0, words:     0
		worklib.DFFSRHQXL:v <0x79391078>
			streams:   0, words:     0
		worklib.DFFSRX1:v <0x28a3b187>
			streams:   0, words:     0
		worklib.DFFSRX2:v <0x44924bf1>
			streams:   0, words:     0
		worklib.DFFSRX4:v <0x2a383a7d>
			streams:   0, words:     0
		worklib.DFFSRXL:v <0x175cda0d>
			streams:   0, words:     0
		worklib.DFFSX1:v <0x58920cee>
			streams:   0, words:     0
		worklib.DFFSX2:v <0x603a6aa0>
			streams:   0, words:     0
		worklib.DFFSX4:v <0x27a3235d>
			streams:   0, words:     0
		worklib.DFFSXL:v <0x2dbd0b94>
			streams:   0, words:     0
		worklib.DFFTRX1:v <0x36ac3d4a>
			streams:   0, words:     0
		worklib.DFFTRX2:v <0x5a9dc73c>
			streams:   0, words:     0
		worklib.DFFTRX4:v <0x3437b6b0>
			streams:   0, words:     0
		worklib.DFFTRXL:v <0x095356c0>
			streams:   0, words:     0
		worklib.DFFX1:v <0x304e69ca>
			streams:   0, words:     0
		worklib.DFFX2:v <0x432805d9>
			streams:   0, words:     0
		worklib.DFFX4:v <0x25e4ddfe>
			streams:   0, words:     0
		worklib.DFFXL:v <0x52c882b8>
			streams:   0, words:     0
		worklib.Decoder:v <0x4dcd5641>
			streams:   0, words:     0
		worklib.EDFFTRX1:v <0x10fdd207>
			streams:   0, words:     0
		worklib.EDFFTRX2:v <0x7ccc2871>
			streams:   0, words:     0
		worklib.EDFFTRX4:v <0x126659fd>
			streams:   0, words:     0
		worklib.EDFFTRXL:v <0x2f02b98d>
			streams:   0, words:     0
		worklib.EDFFX1:v <0x4627b24c>
			streams:   0, words:     0
		worklib.EDFFX2:v <0x3eadbe3f>
			streams:   0, words:     0
		worklib.EDFFX4:v <0x218f10d8>
			streams:   0, words:     0
		worklib.EDFFXL:v <0x745e437f>
			streams:   0, words:     0
		worklib.Imm_Ext:v <0x673c49ab>
			streams:   0, words:     0
		worklib.JB_Unit:v <0x22846717>
			streams:   0, words:     0
		worklib.JKFFRX1:v <0x0eacd321>
			streams:   0, words:     0
		worklib.JKFFRX2:v <0x10c63b31>
			streams:   0, words:     0
		worklib.JKFFRX4:v <0x2c13eb11>
			streams:   0, words:     0
		worklib.JKFFRXL:v <0x49432633>
			streams:   0, words:     0
		worklib.JKFFSRX1:v <0x261fe310>
			streams:   0, words:     0
		worklib.JKFFSRX2:v <0x34ea8bd9>
			streams:   0, words:     0
		worklib.JKFFSRX4:v <0x4a715c0a>
			streams:   0, words:     0
		worklib.JKFFSRXL:v <0x0200c59d>
			streams:   0, words:     0
		worklib.JKFFSX1:v <0x09ca7011>
			streams:   0, words:     0
		worklib.JKFFSX2:v <0x17a09801>
			streams:   0, words:     0
		worklib.JKFFSX4:v <0x2b754821>
			streams:   0, words:     0
		worklib.JKFFSXL:v <0x4e258503>
			streams:   0, words:     0
		worklib.JKFFX1:v <0x6e7b9b63>
			streams:   0, words:     0
		worklib.JKFFX2:v <0x323ae001>
			streams:   0, words:     0
		worklib.JKFFX4:v <0x51c91085>
			streams:   0, words:     0
		worklib.JKFFXL:v <0x614540f1>
			streams:   0, words:     0
		worklib.LD_Filter:v <0x2781ddcb>
			streams:   0, words:     0
		worklib.MX2X1:v <0x7ba2767a>
			streams:   0, words:     0
		worklib.MX2X2:v <0x78cba6b9>
			streams:   0, words:     0
		worklib.MX2X4:v <0x48d1825e>
			streams:   0, words:     0
		worklib.MX2XL:v <0x5241d01a>
			streams:   0, words:     0
		worklib.MX4X1:v <0x30e927ec>
			streams:   0, words:     0
		worklib.MX4X2:v <0x1cad9174>
			streams:   0, words:     0
		worklib.MX4X4:v <0x1f55fa05>
			streams:   0, words:     0
		worklib.MX4XL:v <0x4224447f>
			streams:   0, words:     0
		worklib.MXI2X1:v <0x31c9185c>
			streams:   0, words:     0
		worklib.MXI2X2:v <0x15eb8f48>
			streams:   0, words:     0
		worklib.MXI2X4:v <0x4235278b>
			streams:   0, words:     0
		worklib.MXI2XL:v <0x74e0f9ca>
			streams:   0, words:     0
		worklib.MXI4X1:v <0x204dadeb>
			streams:   0, words:     0
		worklib.MXI4X2:v <0x532bc1f8>
			streams:   0, words:     0
		worklib.MXI4X4:v <0x35e719df>
			streams:   0, words:     0
		worklib.MXI4XL:v <0x42cb4699>
			streams:   0, words:     0
		worklib.RF1R1WX2:v <0x6a31a753>
			streams:   0, words:     0
		worklib.RF2R1WX2:v <0x3aa17e18>
			streams:   0, words:     0
		worklib.RSLATNX1:v <0x713a1d4c>
			streams:   0, words:     0
		worklib.RSLATNX2:v <0x5fa77c3f>
			streams:   0, words:     0
		worklib.RSLATNX4:v <0x6f253df8>
			streams:   0, words:     0
		worklib.RSLATNXL:v <0x7efc8eb2>
			streams:   0, words:     0
		worklib.RSLATX1:v <0x07adb20d>
			streams:   0, words:     0
		worklib.RSLATX2:v <0x2930d37e>
			streams:   0, words:     0
		worklib.RSLATX4:v <0x19b292b9>
			streams:   0, words:     0
		worklib.RSLATXL:v <0x086b21f3>
			streams:   0, words:     0
		worklib.RegFile:v <0x3a470f02>
			streams:   0, words:     0
		worklib.SDFFHQX1:v <0x3c02a527>
			streams:   0, words:     0
		worklib.SDFFHQX2:v <0x22684d37>
			streams:   0, words:     0
		worklib.SDFFHQX4:v <0x1ebd9d17>
			streams:   0, words:     0
		worklib.SDFFHQXL:v <0x7bed5035>
			streams:   0, words:     0
		worklib.SDFFNRX1:v <0x3b8fa30f>
			streams:   0, words:     0
		worklib.SDFFNRX2:v <0x004e3bf7>
			streams:   0, words:     0
		worklib.SDFFNRX4:v <0x2cbc0c46>
			streams:   0, words:     0
		worklib.SDFFNRXL:v <0x3d6a84df>
			streams:   0, words:     0
		worklib.SDFFNSRX1:v <0x0df8b1ff>
			streams:   0, words:     0
		worklib.SDFFNSRX2:v <0x5ec069d4>
			streams:   0, words:     0
		worklib.SDFFNSRX4:v <0x4e785ce2>
			streams:   0, words:     0
		worklib.SDFFNSRXL:v <0x5cc4fa9f>
			streams:   0, words:     0
		worklib.SDFFNSX1:v <0x485866d1>
			streams:   0, words:     0
		worklib.SDFFNSX2:v <0x7399fe29>
			streams:   0, words:     0
		worklib.SDFFNSX4:v <0x5f6bc998>
			streams:   0, words:     0
		worklib.SDFFNSXL:v <0x4ebd4101>
			streams:   0, words:     0
		worklib.SDFFNX1:v <0x660ba54a>
			streams:   0, words:     0
		worklib.SDFFNX2:v <0x53171dd3>
			streams:   0, words:     0
		worklib.SDFFNX4:v <0x392e6ce1>
			streams:   0, words:     0
		worklib.SDFFNXL:v <0x3220212d>
			streams:   0, words:     0
		worklib.SDFFRHQX1:v <0x59c4c056>
			streams:   0, words:     0
		worklib.SDFFRHQX2:v <0x4b31a89f>
			streams:   0, words:     0
		worklib.SDFFRHQX4:v <0x35aa7f4c>
			streams:   0, words:     0
		worklib.SDFFRHQXL:v <0x7ddbe6db>
			streams:   0, words:     0
		worklib.SDFFRX1:v <0x342dca22>
			streams:   0, words:     0
		worklib.SDFFRX2:v <0x0fec52da>
			streams:   0, words:     0
		worklib.SDFFRX4:v <0x231e656b>
			streams:   0, words:     0
		worklib.SDFFRXL:v <0x32c8edf2>
			streams:   0, words:     0
		worklib.SDFFSHQX1:v <0x792d7615>
			streams:   0, words:     0
		worklib.SDFFSHQX2:v <0x6bd81edc>
			streams:   0, words:     0
		worklib.SDFFSHQX4:v <0x1543c90f>
			streams:   0, words:     0
		worklib.SDFFSHQXL:v <0x5d325098>
			streams:   0, words:     0
		worklib.SDFFSRHQX1:v <0x36a3230a>
			streams:   0, words:     0
		worklib.SDFFSRHQX2:v <0x61507cae>
			streams:   0, words:     0
		worklib.SDFFSRHQX4:v <0x787f4686>
			streams:   0, words:     0
		worklib.SDFFSRHQXL:v <0x3857ae43>
			streams:   0, words:     0
		worklib.SDFFSRX1:v <0x25ad612e>
			streams:   0, words:     0
		worklib.SDFFSRX2:v <0x7695b905>
			streams:   0, words:     0
		worklib.SDFFSRX4:v <0x662d8c33>
			streams:   0, words:     0
		worklib.SDFFSRXL:v <0x74912a4e>
			streams:   0, words:     0
		worklib.SDFFSX1:v <0x47fa0ffc>
			streams:   0, words:     0
		worklib.SDFFSX2:v <0x7c3b9704>
			streams:   0, words:     0
		worklib.SDFFSX4:v <0x50c9a0b5>
			streams:   0, words:     0
		worklib.SDFFSXL:v <0x411f282c>
			streams:   0, words:     0
		worklib.SDFFTRX1:v <0x21361ee6>
			streams:   0, words:     0
		worklib.SDFFTRX2:v <0x1af7861e>
			streams:   0, words:     0
		worklib.SDFFTRX4:v <0x3605b1af>
			streams:   0, words:     0
		worklib.SDFFTRXL:v <0x27d33936>
			streams:   0, words:     0
		worklib.SDFFX1:v <0x4c432e39>
			streams:   0, words:     0
		worklib.SDFFX2:v <0x795f96a0>
			streams:   0, words:     0
		worklib.SDFFX4:v <0x1366e792>
			streams:   0, words:     0
		worklib.SDFFXL:v <0x1868aa5e>
			streams:   0, words:     0
		worklib.SEDFFHQX1:v <0x5f46a63c>
			streams:   0, words:     0
		worklib.SEDFFHQX2:v <0x44130358>
			streams:   0, words:     0
		worklib.SEDFFHQX4:v <0x1f00cab0>
			streams:   0, words:     0
		worklib.SEDFFHQXL:v <0x19fb4192>
			streams:   0, words:     0
		worklib.SEDFFTRX1:v <0x43598427>
			streams:   0, words:     0
		worklib.SEDFFTRX2:v <0x3f403703>
			streams:   0, words:     0
		worklib.SEDFFTRX4:v <0x2acbd26b>
			streams:   0, words:     0
		worklib.SEDFFTRXL:v <0x7f2b1700>
			streams:   0, words:     0
		worklib.SEDFFX1:v <0x4997d5ea>
			streams:   0, words:     0
		worklib.SEDFFX2:v <0x7abe77ae>
			streams:   0, words:     0
		worklib.SEDFFX4:v <0x1ced3326>
			streams:   0, words:     0
		worklib.SEDFFXL:v <0x0d507082>
			streams:   0, words:     0
		worklib.SRAM:v <0x575852de>
			streams:   4, words:  4016
		worklib.SRAM:v <0x6e988d65>
			streams:   4, words:  4168
		worklib.TLATNRX1:v <0x2dbe1188>
			streams:   0, words:     0
		worklib.TLATNRX2:v <0x1b4437ba>
			streams:   0, words:     0
		worklib.TLATNRX4:v <0x2dc17d9e>
			streams:   0, words:     0
		worklib.TLATNRXL:v <0x29ccdc42>
			streams:   0, words:     0
		worklib.TLATNSRX1:v <0x648668b0>
			streams:   0, words:     0
		worklib.TLATNSRX2:v <0x7fd3cdd4>
			streams:   0, words:     0
		worklib.TLATNSRX4:v <0x24c0043c>
			streams:   0, words:     0
		worklib.TLATNSRXL:v <0x223b8f1e>
			streams:   0, words:     0
		worklib.TLATNSX1:v <0x3cee44c5>
			streams:   0, words:     0
		worklib.TLATNSX2:v <0x0a1462f7>
			streams:   0, words:     0
		worklib.TLATNSX4:v <0x3c9128d3>
			streams:   0, words:     0
		worklib.TLATNSXL:v <0x389c890f>
			streams:   0, words:     0
		worklib.TLATNX1:v <0x53993976>
			streams:   0, words:     0
		worklib.TLATNX2:v <0x3dff3a6f>
			streams:   0, words:     0
		worklib.TLATNX4:v <0x3a423a1c>
			streams:   0, words:     0
		worklib.TLATNXL:v <0x32debfc0>
			streams:   0, words:     0
		worklib.TLATRX1:v <0x4799cc10>
			streams:   0, words:     0
		worklib.TLATRX2:v <0x7163ea22>
			streams:   0, words:     0
		worklib.TLATRX4:v <0x47e6a006>
			streams:   0, words:     0
		worklib.TLATRXL:v <0x43eb01da>
			streams:   0, words:     0
		worklib.TLATSRX1:v <0x42b476ff>
			streams:   0, words:     0
		worklib.TLATSRX2:v <0x59e1d39b>
			streams:   0, words:     0
		worklib.TLATSRX4:v <0x02f21a73>
			streams:   0, words:     0
		worklib.TLATSRXL:v <0x04099151>
			streams:   0, words:     0
		worklib.TLATSX1:v <0x56c9995d>
			streams:   0, words:     0
		worklib.TLATSX2:v <0x6033bf6f>
			streams:   0, words:     0
		worklib.TLATSX4:v <0x56b6f54b>
			streams:   0, words:     0
		worklib.TLATSXL:v <0x52bb5497>
			streams:   0, words:     0
		worklib.TLATX1:v <0x38040a69>
			streams:   0, words:     0
		worklib.TLATX2:v <0x56620970>
			streams:   0, words:     0
		worklib.TLATX4:v <0x51df0903>
			streams:   0, words:     0
		worklib.TLATXL:v <0x59438cdf>
			streams:   0, words:     0
		worklib.TTLATX1:v <0x63eb240c>
			streams:   0, words:     0
		worklib.TTLATX2:v <0x0d8d2715>
			streams:   0, words:     0
		worklib.TTLATX4:v <0x0a302766>
			streams:   0, words:     0
		worklib.TTLATXL:v <0x02aca2ba>
			streams:   0, words:     0
		worklib.XNOR2X1:v <0x296f03c1>
			streams:   0, words:     0
		worklib.XNOR2X2:v <0x2080cd8e>
			streams:   0, words:     0
		worklib.XNOR2X4:v <0x1ec6a3f6>
			streams:   0, words:     0
		worklib.XNOR2XL:v <0x785ded53>
			streams:   0, words:     0
		worklib.XNOR3X2:v <0x40d80964>
			streams:   0, words:     0
		worklib.XNOR3X4:v <0x14644142>
			streams:   0, words:     0
		worklib.XOR2X1:v <0x57580ea3>
			streams:   0, words:     0
		worklib.XOR2X2:v <0x5eb7c0ec>
			streams:   0, words:     0
		worklib.XOR2X4:v <0x60f1ae94>
			streams:   0, words:     0
		worklib.XOR2XL:v <0x066ae031>
			streams:   0, words:     0
		worklib.XOR3X2:v <0x78e97098>
			streams:   0, words:     0
		worklib.XOR3X4:v <0x2c5538be>
			streams:   0, words:     0
		worklib.testbench:v <0x2e1494fa>
			streams:   9, words: 55634
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                  7391     500
		UDPs:                     2154      17
		Primitives:              16461      10
		Timing outputs:           8533     505
		Registers:                1621     211
		Scalar wires:            10285       -
		Expanded wires:             64       2
		Vectored wires:              3       -
		Always blocks:               4       3
		Initial blocks:              5       5
		Cont. assignments:           4     122
		Pseudo assignments:          3       3
		Timing checks:           15964     669
		Interconnect:            19163       -
		Delayed tcheck signals:   4246     511
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.BENCX1:v
Loading snapshot worklib.BENCX1:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_R-2020.12-SP2, Linux, 05/23/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* WARNING: 

  $fsdbDumpMem is obsolete. Use $fsdbDumpMDA instead.
  This may result in a larger FSDB file size as $fsdbDumpMDA will
  dump the memory contents with every change instead of only when
  the command is called.


 everyins.hex is Done

DM['h9000] = fffffff0, pass
DM['h9004] = fffffff8, pass
DM['h9008] = 00000008, pass
DM['h900c] = 00000001, pass
DM['h9010] = 00000001, pass
DM['h9014] = 78787878, pass
DM['h9018] = 000091a2, pass
DM['h901c] = 00000003, pass
DM['h9020] = fefcfefd, pass
DM['h9024] = 10305070, pass
DM['h9028] = cccccccc, pass
DM['h902c] = ffffffcc, pass
DM['h9030] = ffffcccc, pass
DM['h9034] = 000000cc, pass
DM['h9038] = 0000cccc, pass
DM['h903c] = 00000d9d, pass
DM['h9040] = 00000004, pass
DM['h9044] = 00000003, pass
DM['h9048] = 000001a6, pass
DM['h904c] = 00000ec6, pass
DM['h9050] = 2468b7a8, pass
DM['h9054] = 5dbf9f00, pass
DM['h9058] = 00012b38, pass
DM['h905c] = fa2817b7, pass
DM['h9060] = ff000000, pass
DM['h9064] = 12345678, pass
DM['h9068] = 0000f000, pass
DM['h906c] = 00000f00, pass
DM['h9070] = 000000f0, pass
DM['h9074] = 0000000f, pass
DM['h9078] = 56780000, pass
DM['h907c] = 78000000, pass
DM['h9080] = 00005678, pass
DM['h9084] = 00000078, pass
DM['h9088] = 12345678, pass
DM['h908c] = ce780000, pass
DM['h9090] = fffff000, pass
DM['h9094] = fffff000, pass
DM['h9098] = fffff000, pass
DM['h909c] = fffff000, pass
DM['h90a0] = fffff000, pass
DM['h90a4] = fffff000, pass
DM['h90a8] = 13579d7c, pass
DM['h90ac] = 13578000, pass
DM['h90b0] = fffff004, pass
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⣀⣤⣴⣶⣶⣾⣷⣶⣿⣿⣿⣿⣿⣿⣿⣦
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⠀⣰⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⠿⠿⣿⣿⣿⣿⣿⣧⡀
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⣼⣿⣿⣿⣿⣿⣿⣿⣿⣿⡏⠀⠀⠀⠀⠀⣻⣿⣿⣿⣧
                                      ⠀⠀⠀⠀⠀⠀ ⢀⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⠥⠤⣤⣤⡀⠀⠈⣹⣿⣿⣿
                                              ⣸⣿⣿⣿⣿⣿⡟⠁⠙⠛⠥⠤⠤⣶⠎⠀⠰⢋⣭⣅⢹⡿
                                      ⠀⠀⠀⠀⠀⠀⣿⣿⠛⢿⣿⡿⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠈⠁⠀⠁
                                      ⠀⠀⠀⠀⠀⠀⠹⣿⣶⠞⢉⣁⠀⠀⠀⠀⠀⠀⠀⠀⠒⠒⠲⠶⠂
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⠀⠘⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠐⠒⣒⣒⣒⠶
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⢀⣤⣶⣶⣤⣦⣀⣀⠀⠾⠶⣶⣶⣀⡀⠉⣉⣉⡴
                                      ⠀⠀⠀⠀⢀⣀⣲⣿⣿⣿⣯⣿⣿⣿⣿⣿⣷⣶⣤⣤⣭⣿⣿⣿⣿⠛
                                      ⠀⢀⣴⣾⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣶⣶⣦⣤⣀
                                      ⣰⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣤⣄
                                      ⢠⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣌⣙⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣄⡀
                                      ⢸⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⢿⣻⣿⣿⣿⣿⣿⣿⣿⣶⣄⣀
                                      ⢹⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡿⠿⠛⠛⠛⠛⠫⠙⣿⣿⣿⣿⣿⣿⣿⣿⣧⣀
                                      ⢸⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡿⠟⠉⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠉⠉⠉⠉⠻⣿⣿⣿⡷⠦
                                      ⠘⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⢟⣻⢿⣿⣿⣿⣿⣿⠿⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢀⡨⠏
                                      ⢿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣦⣄⣀⡀⠀⠀⠀⠀⠀⠀⠀⢀⣸⠇⠀⠀⠀⠀⣰⠿⠃
                                      ⠀⠸⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡿⠛⣻⣿⣿⣶⣶⣶⣶⣾⣿⣿⣷⣶⡶⠶⠖⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⣴⠄
                                      ⠀⠀⢹⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⠋⠁⢠⣿⠉⣡⡴⣶⣤⣄⣀⣀⣀⣤⣤⣤⣤⣤⣤⣤⣤⠤⠚
                                      ⠀  ⢿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣶⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡁
                                         ⠈⢻⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⡀
                                      ⠀⠀⠀⠀⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣧
                                      ⠀⠀  ⢻⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⢿⣿⡆
                                           ⠘⠿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣾⣿⠇
    **************************** 
    **                        ** 
    **  yeah hua chi lai !!   ** 
    **                        ** 
    **  you PASS !!           ** 
    **                        ** 
    **************************** 
                                 

 sort.hex is Done

DM['h9000] = 00000000, pass
DM['h9004] = 00000001, pass
DM['h9008] = 00000001, pass
DM['h900c] = 00000003, pass
DM['h9010] = 00000003, pass
DM['h9014] = 00000006, pass
DM['h9018] = 00000008, pass
DM['h901c] = 0000000a, pass
DM['h9020] = 0000000a, pass
DM['h9024] = 0000000b, pass
DM['h9028] = 0000000c, pass
DM['h902c] = 0000000f, pass
DM['h9030] = 00000010, pass
DM['h9034] = 00000012, pass
DM['h9038] = 00000012, pass
DM['h903c] = 00000017, pass
DM['h9040] = 00000017, pass
DM['h9044] = 00000017, pass
DM['h9048] = 00000018, pass
DM['h904c] = 0000001b, pass
DM['h9050] = 0000001e, pass
DM['h9054] = 00000025, pass
DM['h9058] = 00000025, pass
DM['h905c] = 00000026, pass
DM['h9060] = 00000027, pass
DM['h9064] = 00000028, pass
DM['h9068] = 00000028, pass
DM['h906c] = 00000029, pass
DM['h9070] = 0000002b, pass
DM['h9074] = 0000002d, pass
DM['h9078] = 0000002d, pass
DM['h907c] = 0000002e, pass
DM['h9080] = 0000002f, pass
DM['h9084] = 00000031, pass
DM['h9088] = ffffffce, pass
DM['h908c] = ffffffce, pass
DM['h9090] = ffffffd1, pass
DM['h9094] = ffffffd1, pass
DM['h9098] = ffffffd2, pass
DM['h909c] = ffffffe2, pass
DM['h90a0] = ffffffe9, pass
DM['h90a4] = ffffffea, pass
DM['h90a8] = ffffffeb, pass
DM['h90ac] = ffffffed, pass
DM['h90b0] = ffffffef, pass
DM['h90b4] = fffffff3, pass
DM['h90b8] = fffffff7, pass
DM['h90bc] = fffffffa, pass
DM['h90c0] = fffffffa, pass
DM['h90c4] = fffffffd, pass
DM['h90c8] = fffffffe, pass
DM['h90cc] = ffffffff, pass
DM['h90d0] = 00000000, pass
DM['h90d4] = ffffffcf, pass
DM['h90d8] = ffffffd2, pass
DM['h90dc] = ffffffd2, pass
DM['h90e0] = ffffffd4, pass
DM['h90e4] = ffffffd5, pass
DM['h90e8] = ffffffd6, pass
DM['h90ec] = ffffffdb, pass
DM['h90f0] = ffffffe3, pass
DM['h90f4] = ffffffe3, pass
DM['h90f8] = ffffffe8, pass
DM['h90fc] = ffffffe9, pass
DM['h9100] = ffffffee, pass
DM['h9104] = ffffffee, pass
DM['h9108] = ffffffee, pass
DM['h910c] = ffffffef, pass
DM['h9110] = fffffff0, pass
DM['h9114] = fffffffe, pass
DM['h9118] = 00000000, pass
DM['h911c] = 00000000, pass
DM['h9120] = 00000000, pass
DM['h9124] = 00000003, pass
DM['h9128] = 00000009, pass
DM['h912c] = 0000000f, pass
DM['h9130] = 00000013, pass
DM['h9134] = 00000016, pass
DM['h9138] = 00000017, pass
DM['h913c] = 00000017, pass
DM['h9140] = 00000023, pass
DM['h9144] = 0000002e, pass
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⣀⣤⣴⣶⣶⣾⣷⣶⣿⣿⣿⣿⣿⣿⣿⣦
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⠀⣰⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⠿⠿⣿⣿⣿⣿⣿⣧⡀
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⣼⣿⣿⣿⣿⣿⣿⣿⣿⣿⡏⠀⠀⠀⠀⠀⣻⣿⣿⣿⣧
                                      ⠀⠀⠀⠀⠀⠀ ⢀⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⠥⠤⣤⣤⡀⠀⠈⣹⣿⣿⣿
                                              ⣸⣿⣿⣿⣿⣿⡟⠁⠙⠛⠥⠤⠤⣶⠎⠀⠰⢋⣭⣅⢹⡿
                                      ⠀⠀⠀⠀⠀⠀⣿⣿⠛⢿⣿⡿⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠈⠁⠀⠁
                                      ⠀⠀⠀⠀⠀⠀⠹⣿⣶⠞⢉⣁⠀⠀⠀⠀⠀⠀⠀⠀⠒⠒⠲⠶⠂
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⠀⠘⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠐⠒⣒⣒⣒⠶
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⢀⣤⣶⣶⣤⣦⣀⣀⠀⠾⠶⣶⣶⣀⡀⠉⣉⣉⡴
                                      ⠀⠀⠀⠀⢀⣀⣲⣿⣿⣿⣯⣿⣿⣿⣿⣿⣷⣶⣤⣤⣭⣿⣿⣿⣿⠛
                                      ⠀⢀⣴⣾⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣶⣶⣦⣤⣀
                                      ⣰⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣤⣄
                                      ⢠⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣌⣙⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣄⡀
                                      ⢸⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⢿⣻⣿⣿⣿⣿⣿⣿⣿⣶⣄⣀
                                      ⢹⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡿⠿⠛⠛⠛⠛⠫⠙⣿⣿⣿⣿⣿⣿⣿⣿⣧⣀
                                      ⢸⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡿⠟⠉⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠉⠉⠉⠉⠻⣿⣿⣿⡷⠦
                                      ⠘⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⢟⣻⢿⣿⣿⣿⣿⣿⠿⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢀⡨⠏
                                      ⢿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣦⣄⣀⡀⠀⠀⠀⠀⠀⠀⠀⢀⣸⠇⠀⠀⠀⠀⣰⠿⠃
                                      ⠀⠸⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡿⠛⣻⣿⣿⣶⣶⣶⣶⣾⣿⣿⣷⣶⡶⠶⠖⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⣴⠄
                                      ⠀⠀⢹⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⠋⠁⢠⣿⠉⣡⡴⣶⣤⣄⣀⣀⣀⣤⣤⣤⣤⣤⣤⣤⣤⠤⠚
                                      ⠀  ⢿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣶⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡁
                                         ⠈⢻⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⡀
                                      ⠀⠀⠀⠀⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣧
                                      ⠀⠀  ⢻⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⢿⣿⡆
                                           ⠘⠿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣾⣿⠇
    **************************** 
    **                        ** 
    **  yeah hua chi lai !!   ** 
    **                        ** 
    **  you PASS !!           ** 
    **                        ** 
    **************************** 
                                 

 fibo.prog is Done

DM['h9000] = 00000001, pass
DM['h9004] = 00000002, pass
DM['h9008] = 00000003, pass
DM['h900c] = 00000005, pass
DM['h9010] = 00000008, pass
DM['h9014] = 0000000d, pass
DM['h9018] = 00000015, pass
DM['h901c] = 00000022, pass
DM['h9020] = 00000037, pass
DM['h9024] = 00000059, pass
DM['h9028] = 00000090, pass
DM['h902c] = 000000e9, pass
DM['h9030] = 00000179, pass
DM['h9034] = 00000262, pass
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⣀⣤⣴⣶⣶⣾⣷⣶⣿⣿⣿⣿⣿⣿⣿⣦
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⠀⣰⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⠿⠿⣿⣿⣿⣿⣿⣧⡀
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⣼⣿⣿⣿⣿⣿⣿⣿⣿⣿⡏⠀⠀⠀⠀⠀⣻⣿⣿⣿⣧
                                      ⠀⠀⠀⠀⠀⠀ ⢀⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⠥⠤⣤⣤⡀⠀⠈⣹⣿⣿⣿
                                              ⣸⣿⣿⣿⣿⣿⡟⠁⠙⠛⠥⠤⠤⣶⠎⠀⠰⢋⣭⣅⢹⡿
                                      ⠀⠀⠀⠀⠀⠀⣿⣿⠛⢿⣿⡿⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠈⠁⠀⠁
                                      ⠀⠀⠀⠀⠀⠀⠹⣿⣶⠞⢉⣁⠀⠀⠀⠀⠀⠀⠀⠀⠒⠒⠲⠶⠂
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⠀⠘⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠐⠒⣒⣒⣒⠶
                                      ⠀⠀⠀⠀⠀⠀⠀⠀⢀⣤⣶⣶⣤⣦⣀⣀⠀⠾⠶⣶⣶⣀⡀⠉⣉⣉⡴
                                      ⠀⠀⠀⠀⢀⣀⣲⣿⣿⣿⣯⣿⣿⣿⣿⣿⣷⣶⣤⣤⣭⣿⣿⣿⣿⠛
                                      ⠀⢀⣴⣾⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣶⣶⣦⣤⣀
                                      ⣰⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣤⣄
                                      ⢠⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣌⣙⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣄⡀
                                      ⢸⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⢿⣻⣿⣿⣿⣿⣿⣿⣿⣶⣄⣀
                                      ⢹⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡿⠿⠛⠛⠛⠛⠫⠙⣿⣿⣿⣿⣿⣿⣿⣿⣧⣀
                                      ⢸⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡿⠟⠉⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠉⠉⠉⠉⠻⣿⣿⣿⡷⠦
                                      ⠘⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⢟⣻⢿⣿⣿⣿⣿⣿⠿⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢀⡨⠏
                                      ⢿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣦⣄⣀⡀⠀⠀⠀⠀⠀⠀⠀⢀⣸⠇⠀⠀⠀⠀⣰⠿⠃
                                      ⠀⠸⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡿⠛⣻⣿⣿⣶⣶⣶⣶⣾⣿⣿⣷⣶⡶⠶⠖⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⣴⠄
                                      ⠀⠀⢹⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⠋⠁⢠⣿⠉⣡⡴⣶⣤⣄⣀⣀⣀⣤⣤⣤⣤⣤⣤⣤⣤⠤⠚
                                      ⠀  ⢿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⣶⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⡁
                                         ⠈⢻⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣷⡀
                                      ⠀⠀⠀⠀⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣧
                                      ⠀⠀  ⢻⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⢿⣿⡆
                                           ⠘⠿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣿⣾⣿⠇
    **************************** 
    **                        ** 
    **  yeah hua chi lai !!   ** 
    **                        ** 
    **  you PASS !!           ** 
    **                        ** 
    **************************** 
                                 
Simulation complete via $finish(1) at time 245175 NS + 3
./testbench.v:189 $finish;  ///模擬結束
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Jan 05, 2024 at 13:35:54 CST  (total: 00:00:33)
