// Seed: 3718573848
module module_0 ();
  type_1(
      id_0, 1, id_0
  );
endmodule
module module_1 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input id_9,
    output id_10,
    output id_11,
    output logic id_12,
    input logic id_13,
    input logic id_14,
    output logic id_15,
    output id_16,
    output logic id_17
);
  logic id_18 = id_2;
  assign id_10 = id_4;
  logic id_19;
  assign id_16 = 1'b0;
  always @(posedge id_14 or posedge 1) begin
    id_11 = id_19#(.id_14(id_13));
  end
endmodule
