--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml D_filp_flop_regwce.twx D_filp_flop_regwce.ncd -o
D_filp_flop_regwce.twr D_filp_flop_regwce.pcf

Design file:              D_filp_flop_regwce.ncd
Physical constraint file: D_filp_flop_regwce.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CE          |    4.993(R)|    0.717(R)|clk_BUFGP         |   0.000|
sin<0>      |    0.619(R)|    0.792(R)|clk_BUFGP         |   0.000|
sin<1>      |    1.682(R)|   -0.050(R)|clk_BUFGP         |   0.000|
sin<2>      |   -0.030(R)|    1.319(R)|clk_BUFGP         |   0.000|
sin<3>      |    1.403(R)|    0.169(R)|clk_BUFGP         |   0.000|
sin<4>      |    0.265(R)|    1.079(R)|clk_BUFGP         |   0.000|
sin<5>      |    1.319(R)|    0.242(R)|clk_BUFGP         |   0.000|
sin<6>      |    1.519(R)|    0.081(R)|clk_BUFGP         |   0.000|
sin<7>      |    1.712(R)|   -0.083(R)|clk_BUFGP         |   0.000|
sin<8>      |    0.267(R)|    1.077(R)|clk_BUFGP         |   0.000|
sin<9>      |    1.837(R)|   -0.176(R)|clk_BUFGP         |   0.000|
sin<10>     |    1.560(R)|    0.049(R)|clk_BUFGP         |   0.000|
sin<11>     |   -0.027(R)|    1.313(R)|clk_BUFGP         |   0.000|
sin<12>     |    1.612(R)|    0.002(R)|clk_BUFGP         |   0.000|
sin<13>     |    1.621(R)|   -0.007(R)|clk_BUFGP         |   0.000|
sin<14>     |    0.599(R)|    0.810(R)|clk_BUFGP         |   0.000|
sin<15>     |    1.586(R)|    0.028(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
qout<0>     |    6.022(R)|clk_BUFGP         |   0.000|
qout<1>     |    6.048(R)|clk_BUFGP         |   0.000|
qout<2>     |    6.048(R)|clk_BUFGP         |   0.000|
qout<3>     |    6.034(R)|clk_BUFGP         |   0.000|
qout<4>     |    6.034(R)|clk_BUFGP         |   0.000|
qout<5>     |    6.051(R)|clk_BUFGP         |   0.000|
qout<6>     |    6.051(R)|clk_BUFGP         |   0.000|
qout<7>     |    6.020(R)|clk_BUFGP         |   0.000|
qout<8>     |    6.034(R)|clk_BUFGP         |   0.000|
qout<9>     |    6.044(R)|clk_BUFGP         |   0.000|
qout<10>    |    6.052(R)|clk_BUFGP         |   0.000|
qout<11>    |    6.035(R)|clk_BUFGP         |   0.000|
qout<12>    |    6.033(R)|clk_BUFGP         |   0.000|
qout<13>    |    6.029(R)|clk_BUFGP         |   0.000|
qout<14>    |    6.028(R)|clk_BUFGP         |   0.000|
qout<15>    |    6.051(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri Oct 20 12:08:03 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 332 MB



