#===============================================================================
# physical_only_cell_creation_file.tcl
#
# Note: the name of this file is misleading. These cells are not just "physical
# only" cells!
#
# This script is responsible for creating any additional IO cells that we need
# that are not present in the netlist. This includes corner cells, supply
# cells, and any other cells that might be required for the IO pad ring.
#===============================================================================

puts "BSG-info: Running script [info script]\n"

create_cell {VSS_L_0 VSS_L_1 VSS_L_2 VSS_L_3 VSS_L_4 VSS_L_5 VSS_L_6 VSS_L_7 VSS_L_8 VSS_L_9 VSS_L_10 VSS_L_11 VSS_L_12 VSS_L_13 VSS_L_14 VSS_L_15 VSS_L_16} */IN12LP_GPIO18_13M9S30P_VSSC_H
create_cell {VSS_R_0 VSS_R_1 VSS_R_2 VSS_R_3 VSS_R_4 VSS_R_5 VSS_R_6 VSS_R_7 VSS_R_8 VSS_R_9 VSS_R_10 VSS_R_11 VSS_R_12 VSS_R_13 VSS_R_14 VSS_R_15 VSS_R_16} */IN12LP_GPIO18_13M9S30P_VSSC_H
create_cell {VSS_T_0 VSS_T_1 VSS_T_2 VSS_T_3 VSS_T_4 VSS_T_5 VSS_T_6 VSS_T_7 VSS_T_8 VSS_T_9 VSS_T_10 VSS_T_11} */IN12LP_GPIO18_13M9S30P_VSSC_V
create_cell {VSS_B_0 VSS_B_1 VSS_B_2 VSS_B_3 VSS_B_4 VSS_B_5 VSS_B_7 VSS_B_8 VSS_B_9 VSS_B_10 VSS_B_11 PLL_VSS_i} */IN12LP_GPIO18_13M9S30P_VSSC_V

create_cell {VDD_L_0 VDD_L_1 VDD_L_2 VDD_L_3 VDD_L_4 VDD_L_5 VDD_L_6 VDD_L_7 VDD_L_8 VDD_L_9 VDD_L_10 VDD_L_11 VDD_L_12 VDD_L_13 VDD_L_14 VDD_L_15} */IN12LP_GPIO18_13M9S30P_VDDC_H
create_cell {VDD_R_0 VDD_R_1 VDD_R_2 VDD_R_3 VDD_R_4 VDD_R_5 VDD_R_6 VDD_R_7 VDD_R_8 VDD_R_9 VDD_R_10 VDD_R_11 VDD_R_12 VDD_R_13 VDD_R_14 VDD_R_15} */IN12LP_GPIO18_13M9S30P_VDDC_H
create_cell {VDD_T_0 VDD_T_1 VDD_T_2 VDD_T_3 VDD_T_4 VDD_T_5 VDD_T_6 VDD_T_7 VDD_T_8 VDD_T_9 VDD_T_10 VDD_T_11 VDD_T_12} */IN12LP_GPIO18_13M9S30P_VDDC_V
create_cell {VDD_B_0 VDD_B_1 VDD_B_2 VDD_B_3 VDD_B_4 VDD_B_5 VDD_B_7 VDD_B_8 VDD_B_9 VDD_B_10 VDD_B_11 VDD_B_12 PLL_VDD_i} */IN12LP_GPIO18_13M9S30P_VDDC_V

create_cell {VZZ_L_0 VZZ_L_1 VZZ_L_2 VZZ_L_3 VZZ_L_4 VZZ_L_5 VZZ_L_6} */IN12LP_GPIO18_13M9S30P_VSSIO_H
create_cell {VZZ_R_0 VZZ_R_1 VZZ_R_2 VZZ_R_3 VZZ_R_4 VZZ_R_5 VZZ_R_6} */IN12LP_GPIO18_13M9S30P_VSSIO_H
create_cell {VZZ_T_0 VZZ_T_1 VZZ_T_2 VZZ_T_3 VZZ_T_4 VZZ_T_5 VZZ_T_6 VZZ_T_7 VZZ_T_8 VZZ_T_9 VZZ_T_10} */IN12LP_GPIO18_13M9S30P_VSSIO_V
create_cell {VZZ_B_0 VZZ_B_1 VZZ_B_2 VZZ_B_3 VZZ_B_4 VZZ_B_6 VZZ_B_7 VZZ_B_8 VZZ_B_9 VZZ_B_10 PLL_VZZ_i} */IN12LP_GPIO18_13M9S30P_VSSIO_V

create_cell {V33_L_0 V33_L_1 V33_L_2 V33_L_3 V33_L_4 V33_L_5 V33_L_6} */IN12LP_GPIO18_13M9S30P_VDDIO_H
create_cell {V33_R_0 V33_R_1 V33_R_2 V33_R_3 V33_R_4 V33_R_5 V33_R_6} */IN12LP_GPIO18_13M9S30P_VDDIO_H
create_cell {V33_T_0 V33_T_1 V33_T_2 V33_T_3 V33_T_4 V33_T_5 V33_T_6 V33_T_7 V33_T_8 V33_T_9 V33_T_10} */IN12LP_GPIO18_13M9S30P_VDDIO_V
create_cell {V33_B_0 V33_B_1 V33_B_2 V33_B_3 V33_B_4 V33_B_6 V33_B_7 V33_B_8 V33_B_9 V33_B_10 PLL_V33_i} */IN12LP_GPIO18_13M9S30P_VDDIO_V

create_cell {CORNER_UL CORNER_UR CORNER_LR CORNER_LL} */IN12LP_GPIO18_13M9S30P_CORNER

create_cell {PWRDET_L_0 PWRDET_L_1 PWRDET_L_2 PWRDET_L_3 PWRDET_L_4} */IN12LP_GPIO18_13M9S30P_PWRDET_H
create_cell {PWRDET_R_0 PWRDET_R_1 PWRDET_R_2 PWRDET_R_3 PWRDET_R_4} */IN12LP_GPIO18_13M9S30P_PWRDET_H
create_cell {PWRDET_T_0 PWRDET_T_1 PWRDET_T_2 PWRDET_T_3 PWRDET_T_4} */IN12LP_GPIO18_13M9S30P_PWRDET_V
create_cell {PWRDET_B_0 PWRDET_B_1 PWRDET_B_2 PWRDET_B_3 PLL_PWRDET_B_0} */IN12LP_GPIO18_13M9S30P_PWRDET_V

create_cell {BREAKER_B_0 BREAKER_B_1} */IN12LP_GPIO18_13M9S30P_BRK_V
create_cell {CTRL_BREAKER_L_0 CTRL_BREAKER_L_1 CTRL_BREAKER_L_2 CTRL_BREAKER_L_3 CTRL_BREAKER_L_4 CTRL_BREAKER_L_5} */IN12LP_GPIO18_13M9S30P_CTRL_BRK_H
create_cell {CTRL_BREAKER_R_0 CTRL_BREAKER_R_1 CTRL_BREAKER_R_2 CTRL_BREAKER_R_3 CTRL_BREAKER_R_4 CTRL_BREAKER_R_5} */IN12LP_GPIO18_13M9S30P_CTRL_BRK_H
create_cell {CTRL_BREAKER_T_0 CTRL_BREAKER_T_1 CTRL_BREAKER_T_2 CTRL_BREAKER_T_3 CTRL_BREAKER_T_4 CTRL_BREAKER_T_5} */IN12LP_GPIO18_13M9S30P_CTRL_BRK_V
create_cell {CTRL_BREAKER_B_0 CTRL_BREAKER_B_1 CTRL_BREAKER_B_2 CTRL_BREAKER_B_3} */IN12LP_GPIO18_13M9S30P_CTRL_BRK_V

#create_cell {VSS_B_6} */IN12LP_GPIO18_13M9S30P_VSSC_V
#create_cell {VDD_B_6} */IN12LP_GPIO18_13M9S30P_VDDC_V
#create_cell {VZZ_B_5} */IN12LP_GPIO18_13M9S30P_VSSIO_V
#create_cell {V33_B_5} */IN12LP_GPIO18_13M9S30P_VDDIO_V

