/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  reg [3:0] _04_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [19:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [19:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(in_data[173] & _00_);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[9] & celloutsig_1_3z);
  assign celloutsig_0_5z = ~(celloutsig_0_0z & celloutsig_0_3z);
  assign celloutsig_0_8z = ~(celloutsig_0_2z[1] & in_data[77]);
  assign celloutsig_0_19z = ~(celloutsig_0_2z[2] & celloutsig_0_2z[1]);
  assign celloutsig_0_24z = ~(celloutsig_0_9z & celloutsig_0_2z[2]);
  assign celloutsig_0_0z = ~(in_data[14] | in_data[25]);
  assign celloutsig_1_8z = ~(in_data[139] | _01_);
  assign celloutsig_0_16z = ~(celloutsig_0_7z[5] | celloutsig_0_7z[4]);
  assign celloutsig_0_28z = ~(celloutsig_0_4z[2] | celloutsig_0_24z);
  assign celloutsig_0_3z = ~((1'h0 | celloutsig_0_0z) & celloutsig_0_2z[0]);
  assign celloutsig_1_6z = ~((in_data[114] | celloutsig_1_5z) & celloutsig_1_2z);
  assign celloutsig_1_12z = ~((celloutsig_1_6z | celloutsig_1_8z) & in_data[133]);
  assign celloutsig_0_14z = ~((celloutsig_0_8z | celloutsig_0_3z) & celloutsig_0_7z[0]);
  assign celloutsig_0_21z = ~((celloutsig_0_0z | celloutsig_0_7z[3]) & celloutsig_0_14z);
  assign celloutsig_0_38z = celloutsig_0_4z[6] ^ celloutsig_0_3z;
  assign celloutsig_1_1z = in_data[101] ^ _02_;
  assign celloutsig_1_2z = celloutsig_1_1z ^ in_data[180];
  assign celloutsig_0_20z = celloutsig_0_19z ^ celloutsig_0_4z[4];
  assign celloutsig_0_22z = celloutsig_0_9z ^ celloutsig_0_21z;
  reg [11:0] _25_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 12'h000;
    else _25_ <= { celloutsig_0_31z[19:9], celloutsig_0_33z };
  assign out_data[43:32] = _25_;
  reg [5:0] _26_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _26_ <= 6'h00;
    else _26_ <= in_data[179:174];
  assign { _03_[5:3], _00_, _01_, _02_ } = _26_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 4'h0;
    else _04_ <= celloutsig_0_17z;
  assign celloutsig_1_18z = { celloutsig_1_7z[9:7], _03_[5:3], _00_, _01_, _02_ } / { 1'h1, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z } / { 1'h1, celloutsig_0_4z[5:0], celloutsig_0_2z, celloutsig_0_5z, 1'h0, celloutsig_0_4z[7:1], in_data[0] };
  assign celloutsig_0_7z = { in_data[41:37], celloutsig_0_0z } * { celloutsig_0_6z[4:0], celloutsig_0_3z };
  assign celloutsig_0_31z = { celloutsig_0_15z[7:4], celloutsig_0_12z[3:2], celloutsig_0_15z[1], celloutsig_0_12z[0], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_2z } * { _04_[3:1], 1'h0, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_8z, _04_, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_1_4z = { _03_[4:3], _00_, _01_, celloutsig_1_2z, _03_[5:3], _00_, _01_, _02_ } | { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, _03_[5:3], _00_, _01_, _02_, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_4z[5:1] | celloutsig_1_4z[10:6];
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_11z } | { celloutsig_1_18z[5:3], celloutsig_1_14z, _03_[5:3], _00_, _01_, _02_ };
  assign celloutsig_0_33z = & celloutsig_0_12z[4:0];
  assign celloutsig_1_11z = & { celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_13z = & { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_7z[8] };
  assign celloutsig_0_9z = & { celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_4z } << { celloutsig_1_4z[8:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_2z = { celloutsig_0_0z, 2'h0 } << { in_data[74], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z[0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } >>> { in_data[58:52], celloutsig_0_3z };
  assign celloutsig_1_14z = { celloutsig_1_7z[1:0], celloutsig_1_5z, celloutsig_1_11z } >>> { in_data[141:140], celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_0_12z = { in_data[31:26], celloutsig_0_0z } >>> in_data[7:1];
  assign celloutsig_0_17z = celloutsig_0_4z[6:3] >>> celloutsig_0_6z[18:15];
  assign { celloutsig_0_15z[6:4], celloutsig_0_15z[1], celloutsig_0_15z[7] } = { celloutsig_0_12z[6:4], celloutsig_0_12z[1], in_data[75] } | { celloutsig_0_6z[5:3], celloutsig_0_5z, celloutsig_0_6z[6] };
  assign _03_[2:0] = { _00_, _01_, _02_ };
  assign { celloutsig_0_15z[3:2], celloutsig_0_15z[0] } = { celloutsig_0_12z[3:2], celloutsig_0_12z[0] };
  assign { out_data[136:128], out_data[108:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z };
endmodule
