# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/ALU.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/CPU.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/CntrlUnit.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/DataMem.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/EXE_MEM.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/ID_EXE.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/IF_ID.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/IncrPC.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/MEM_WB.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/PCReg.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/REGFile.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/instructionMemory.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/new/signExt.v"
verilog xil_defaultlib  "../../../Final.srcs/sim_1/imports/new/TestBench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
