{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636033591151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636033591151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 22:46:31 2021 " "Processing started: Thu Nov 04 22:46:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636033591151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033591151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lenet_sign_mnist_Quartus -c lenet_sign_mnist_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off lenet_sign_mnist_Quartus -c lenet_sign_mnist_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033591152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636033591394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636033591394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc3_rom " "Found entity 1: wieght_fc3_rom" {  } { { "wieght_fc3_rom.sv" "" { Text "C:/lenet_sign_mnist/wieght_fc3_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc2_rom " "Found entity 1: wieght_fc2_rom" {  } { { "wieght_fc2_rom.sv" "" { Text "C:/lenet_sign_mnist/wieght_fc2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc1_rom " "Found entity 1: wieght_fc1_rom" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/lenet_sign_mnist/wieght_fc1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_conv2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_conv2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_conv2_rom " "Found entity 1: wieght_conv2_rom" {  } { { "wieght_conv2_rom.sv" "" { Text "C:/lenet_sign_mnist/wieght_conv2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_conv1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_conv1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_conv1_rom " "Found entity 1: wieght_conv1_rom" {  } { { "wieght_conv1_rom.sv" "" { Text "C:/lenet_sign_mnist/wieght_conv1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.sv 0 0 " "Found 0 design units, including 0 entities, in source file timescale.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file text_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_lcd " "Found entity 1: text_lcd" {  } { { "text_lcd.v" "" { Text "C:/lenet_sign_mnist/text_lcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_rom " "Found entity 1: src_rom" {  } { { "src_rom.v" "" { Text "C:/lenet_sign_mnist/src_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_mnist.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_mnist.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_mnist " "Found entity 1: sign_mnist" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.sv 1 1 " "Found 1 design units, including 1 entities, in source file relu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "relu.sv" "" { Text "C:/lenet_sign_mnist/relu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_pool.sv 1 1 " "Found 1 design units, including 1 entities, in source file max_pool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max_pool " "Found entity 1: max_pool" {  } { { "max_pool.sv" "" { Text "C:/lenet_sign_mnist/max_pool.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist/mac.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lenet.v 1 1 " "Found 1 design units, including 1 entities, in source file lenet.v" { { "Info" "ISGN_ENTITY_NAME" "1 lenet " "Found entity 1: lenet" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterator_pooling.sv 1 1 " "Found 1 design units, including 1 entities, in source file iterator_pooling.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iterator_pooling " "Found entity 1: iterator_pooling" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterator_conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file iterator_conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iterator_conv " "Found entity 1: iterator_conv" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global.sv 0 0 " "Found 0 design units, including 0 entities, in source file global.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "conv.sv" "" { Text "C:/lenet_sign_mnist/conv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.sv" "" { Text "C:/lenet_sign_mnist/buffer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc3_rom " "Found entity 1: bias_fc3_rom" {  } { { "bias_fc3_rom.sv" "" { Text "C:/lenet_sign_mnist/bias_fc3_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc2_rom " "Found entity 1: bias_fc2_rom" {  } { { "bias_fc2_rom.sv" "" { Text "C:/lenet_sign_mnist/bias_fc2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc1_rom " "Found entity 1: bias_fc1_rom" {  } { { "bias_fc1_rom.sv" "" { Text "C:/lenet_sign_mnist/bias_fc1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_conv2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_conv2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_conv2_rom " "Found entity 1: bias_conv2_rom" {  } { { "bias_conv2_rom.sv" "" { Text "C:/lenet_sign_mnist/bias_conv2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_conv1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_conv1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_conv1_rom " "Found entity 1: bias_conv1_rom" {  } { { "bias_conv1_rom.sv" "" { Text "C:/lenet_sign_mnist/bias_conv1_rom.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.sv 1 1 " "Found 1 design units, including 1 entities, in source file acc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lenet_sign_mnist_quartus_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lenet_sign_mnist_quartus_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lenet_sign_mnist_Quartus_block " "Found entity 1: lenet_sign_mnist_Quartus_block" {  } { { "lenet_sign_mnist_Quartus_block.bdf" "" { Schematic "C:/lenet_sign_mnist/lenet_sign_mnist_Quartus_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033599890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data lenet.v(54) " "Verilog HDL Implicit Net warning at lenet.v(54): created implicit net for \"first_data\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data lenet.v(55) " "Verilog HDL Implicit Net warning at lenet.v(55): created implicit net for \"last_data\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conv1_ready lenet.v(60) " "Verilog HDL Implicit Net warning at lenet.v(60): created implicit net for \"conv1_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_conv1_en lenet.v(102) " "Verilog HDL Implicit Net warning at lenet.v(102): created implicit net for \"q_conv1_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_pooling1 lenet.v(155) " "Verilog HDL Implicit Net warning at lenet.v(155): created implicit net for \"first_data_pooling1\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_pooling1 lenet.v(156) " "Verilog HDL Implicit Net warning at lenet.v(156): created implicit net for \"last_data_pooling1\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pooling1_ready lenet.v(157) " "Verilog HDL Implicit Net warning at lenet.v(157): created implicit net for \"pooling1_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_pooling1_en lenet.v(191) " "Verilog HDL Implicit Net warning at lenet.v(191): created implicit net for \"qa_pooling1_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu1_en lenet.v(205) " "Verilog HDL Implicit Net warning at lenet.v(205): created implicit net for \"qa_relu1_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_conv2 lenet.v(284) " "Verilog HDL Implicit Net warning at lenet.v(284): created implicit net for \"first_data_conv2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_conv2 lenet.v(285) " "Verilog HDL Implicit Net warning at lenet.v(285): created implicit net for \"last_data_conv2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conv2_ready lenet.v(290) " "Verilog HDL Implicit Net warning at lenet.v(290): created implicit net for \"conv2_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_conv2_en lenet.v(333) " "Verilog HDL Implicit Net warning at lenet.v(333): created implicit net for \"q_conv2_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_pooling2 lenet.v(386) " "Verilog HDL Implicit Net warning at lenet.v(386): created implicit net for \"first_data_pooling2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 386 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_pooling2 lenet.v(387) " "Verilog HDL Implicit Net warning at lenet.v(387): created implicit net for \"last_data_pooling2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pooling2_ready lenet.v(388) " "Verilog HDL Implicit Net warning at lenet.v(388): created implicit net for \"pooling2_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 388 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_pooling2_en lenet.v(422) " "Verilog HDL Implicit Net warning at lenet.v(422): created implicit net for \"qa_pooling2_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 422 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu2_en lenet.v(436) " "Verilog HDL Implicit Net warning at lenet.v(436): created implicit net for \"qa_relu2_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 436 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_FC1 lenet.v(518) " "Verilog HDL Implicit Net warning at lenet.v(518): created implicit net for \"first_data_FC1\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 518 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_FC1 lenet.v(519) " "Verilog HDL Implicit Net warning at lenet.v(519): created implicit net for \"last_data_FC1\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 519 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc1_ready lenet.v(524) " "Verilog HDL Implicit Net warning at lenet.v(524): created implicit net for \"fc1_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 524 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc1_en lenet.v(566) " "Verilog HDL Implicit Net warning at lenet.v(566): created implicit net for \"q_fc1_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 566 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu_fc1_en lenet.v(579) " "Verilog HDL Implicit Net warning at lenet.v(579): created implicit net for \"qa_relu_fc1_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 579 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_fc2 lenet.v(657) " "Verilog HDL Implicit Net warning at lenet.v(657): created implicit net for \"first_data_fc2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 657 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_fc2 lenet.v(658) " "Verilog HDL Implicit Net warning at lenet.v(658): created implicit net for \"last_data_fc2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 658 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc2_ready lenet.v(663) " "Verilog HDL Implicit Net warning at lenet.v(663): created implicit net for \"fc2_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 663 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc2_en lenet.v(705) " "Verilog HDL Implicit Net warning at lenet.v(705): created implicit net for \"q_fc2_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 705 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu_fc2_en lenet.v(718) " "Verilog HDL Implicit Net warning at lenet.v(718): created implicit net for \"qa_relu_fc2_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 718 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_fc3 lenet.v(796) " "Verilog HDL Implicit Net warning at lenet.v(796): created implicit net for \"first_data_fc3\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 796 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_fc3 lenet.v(797) " "Verilog HDL Implicit Net warning at lenet.v(797): created implicit net for \"last_data_fc3\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 797 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc3_ready lenet.v(802) " "Verilog HDL Implicit Net warning at lenet.v(802): created implicit net for \"fc3_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 802 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc3_en lenet.v(844) " "Verilog HDL Implicit Net warning at lenet.v(844): created implicit net for \"q_fc3_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 844 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_mac_en_b1 acc.sv(83) " "Verilog HDL Implicit Net warning at acc.sv(83): created implicit net for \"q_mac_en_b1\"" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033599891 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mac mac.sv(21) " "Verilog HDL Parameter Declaration warning at mac.sv(21): Parameter Declaration in module \"mac\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist/mac.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1636033599981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lenet_sign_mnist_Quartus_block " "Elaborating entity \"lenet_sign_mnist_Quartus_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636033600021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_lcd text_lcd:inst3 " "Elaborating entity \"text_lcd\" for hierarchy \"text_lcd:inst3\"" {  } { { "lenet_sign_mnist_Quartus_block.bdf" "inst3" { Schematic "C:/lenet_sign_mnist/lenet_sign_mnist_Quartus_block.bdf" { { 24 832 1024 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet lenet:inst2 " "Elaborating entity \"lenet\" for hierarchy \"lenet:inst2\"" {  } { { "lenet_sign_mnist_Quartus_block.bdf" "inst2" { Schematic "C:/lenet_sign_mnist/lenet_sign_mnist_Quartus_block.bdf" { { 56 608 808 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(67) " "Verilog HDL assignment warning at lenet.v(67): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(72) " "Verilog HDL assignment warning at lenet.v(72): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(78) " "Verilog HDL assignment warning at lenet.v(78): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(137) " "Verilog HDL assignment warning at lenet.v(137): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(164) " "Verilog HDL assignment warning at lenet.v(164): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(169) " "Verilog HDL assignment warning at lenet.v(169): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(174) " "Verilog HDL assignment warning at lenet.v(174): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(242) " "Verilog HDL assignment warning at lenet.v(242): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(297) " "Verilog HDL assignment warning at lenet.v(297): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(302) " "Verilog HDL assignment warning at lenet.v(302): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(307) " "Verilog HDL assignment warning at lenet.v(307): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(368) " "Verilog HDL assignment warning at lenet.v(368): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(395) " "Verilog HDL assignment warning at lenet.v(395): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(400) " "Verilog HDL assignment warning at lenet.v(400): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(405) " "Verilog HDL assignment warning at lenet.v(405): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(475) " "Verilog HDL assignment warning at lenet.v(475): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(531) " "Verilog HDL assignment warning at lenet.v(531): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600078 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(536) " "Verilog HDL assignment warning at lenet.v(536): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(542) " "Verilog HDL assignment warning at lenet.v(542): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(614) " "Verilog HDL assignment warning at lenet.v(614): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(670) " "Verilog HDL assignment warning at lenet.v(670): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(675) " "Verilog HDL assignment warning at lenet.v(675): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(681) " "Verilog HDL assignment warning at lenet.v(681): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(753) " "Verilog HDL assignment warning at lenet.v(753): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(809) " "Verilog HDL assignment warning at lenet.v(809): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(814) " "Verilog HDL assignment warning at lenet.v(814): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(820) " "Verilog HDL assignment warning at lenet.v(820): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lenet.v(851) " "Verilog HDL assignment warning at lenet.v(851): truncated value with size 32 to match size of target (6)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(874) " "Verilog HDL assignment warning at lenet.v(874): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist/lenet.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600079 "|lenet_sign_mnist_Quartus_block|lenet:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_conv1_rom lenet:inst2\|wieght_conv1_rom:wieght_conv1_rom " "Elaborating entity \"wieght_conv1_rom\" for hierarchy \"lenet:inst2\|wieght_conv1_rom:wieght_conv1_rom\"" {  } { { "lenet.v" "wieght_conv1_rom" { Text "C:/lenet_sign_mnist/lenet.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600080 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_conv1_rom lenet:inst2\|bias_conv1_rom:bias_conv1_rom " "Elaborating entity \"bias_conv1_rom\" for hierarchy \"lenet:inst2\|bias_conv1_rom:bias_conv1_rom\"" {  } { { "lenet.v" "bias_conv1_rom" { Text "C:/lenet_sign_mnist/lenet.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600085 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst2\|iterator_conv:iterator_conv1 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst2\|iterator_conv:iterator_conv1\"" {  } { { "lenet.v" "iterator_conv1" { Text "C:/lenet_sign_mnist/lenet.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(43) " "Verilog HDL assignment warning at iterator_conv.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600090 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(48) " "Verilog HDL assignment warning at iterator_conv.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600090 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(54) " "Verilog HDL assignment warning at iterator_conv.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600090 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(59) " "Verilog HDL assignment warning at iterator_conv.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600090 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600090 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(72) " "Verilog HDL assignment warning at iterator_conv.sv(72): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600090 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(75) " "Verilog HDL assignment warning at iterator_conv.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600090 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst2\|conv:conv1 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst2\|conv:conv1\"" {  } { { "lenet.v" "conv1" { Text "C:/lenet_sign_mnist/lenet.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600091 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst2\|conv:conv1\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst2\|conv:conv1\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/lenet_sign_mnist/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(33) " "Verilog HDL assignment warning at acc.sv(33): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600098 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(39) " "Verilog HDL assignment warning at acc.sv(39): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600098 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "704 660 acc.sv(45) " "Verilog HDL assignment warning at acc.sv(45): truncated value with size 704 to match size of target (660)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600098 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(52) " "Verilog HDL assignment warning at acc.sv(52): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600098 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv1|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst2\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst2\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/lenet_sign_mnist/acc.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(32) " "Verilog HDL assignment warning at mac.sv(32): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist/mac.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600100 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv1|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_conv1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_conv1\"" {  } { { "lenet.v" "buffer_conv1" { Text "C:/lenet_sign_mnist/lenet.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_pooling lenet:inst2\|iterator_pooling:iterator_pooling1 " "Elaborating entity \"iterator_pooling\" for hierarchy \"lenet:inst2\|iterator_pooling:iterator_pooling1\"" {  } { { "lenet.v" "iterator_pooling1" { Text "C:/lenet_sign_mnist/lenet.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(41) " "Verilog HDL assignment warning at iterator_pooling.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600114 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(46) " "Verilog HDL assignment warning at iterator_pooling.sv(46): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600114 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(52) " "Verilog HDL assignment warning at iterator_pooling.sv(52): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600114 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(57) " "Verilog HDL assignment warning at iterator_pooling.sv(57): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600115 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(62) " "Verilog HDL assignment warning at iterator_pooling.sv(62): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600115 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(70) " "Verilog HDL assignment warning at iterator_pooling.sv(70): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600115 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_pool lenet:inst2\|max_pool:max_pooling1 " "Elaborating entity \"max_pool\" for hierarchy \"lenet:inst2\|max_pool:max_pooling1\"" {  } { { "lenet.v" "max_pooling1" { Text "C:/lenet_sign_mnist/lenet.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst2\|relu:relu1 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst2\|relu:relu1\"" {  } { { "lenet.v" "relu1" { Text "C:/lenet_sign_mnist/lenet.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_relu1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_relu1\"" {  } { { "lenet.v" "buffer_relu1" { Text "C:/lenet_sign_mnist/lenet.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_conv2_rom lenet:inst2\|wieght_conv2_rom:wieght_conv2_rom " "Elaborating entity \"wieght_conv2_rom\" for hierarchy \"lenet:inst2\|wieght_conv2_rom:wieght_conv2_rom\"" {  } { { "lenet.v" "wieght_conv2_rom" { Text "C:/lenet_sign_mnist/lenet.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600134 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_conv2_rom.sv(12) " "Verilog HDL Declaration warning at wieght_conv2_rom.sv(12): vector has more than 2**16 bits" {  } { { "wieght_conv2_rom.sv" "" { Text "C:/lenet_sign_mnist/wieght_conv2_rom.sv" 12 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1636033600208 "|lenet_sign_mnist_Quartus_block|lenet:inst2|wieght_conv2_rom:wieght_conv2_rom"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_conv2_rom.sv(13) " "Verilog HDL Declaration warning at wieght_conv2_rom.sv(13): vector has more than 2**16 bits" {  } { { "wieght_conv2_rom.sv" "" { Text "C:/lenet_sign_mnist/wieght_conv2_rom.sv" 13 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1636033600208 "|lenet_sign_mnist_Quartus_block|lenet:inst2|wieght_conv2_rom:wieght_conv2_rom"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_conv2_rom lenet:inst2\|bias_conv2_rom:bias_conv2_rom " "Elaborating entity \"bias_conv2_rom\" for hierarchy \"lenet:inst2\|bias_conv2_rom:bias_conv2_rom\"" {  } { { "lenet.v" "bias_conv2_rom" { Text "C:/lenet_sign_mnist/lenet.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600210 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst2\|iterator_conv:iterator_conv2 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst2\|iterator_conv:iterator_conv2\"" {  } { { "lenet.v" "iterator_conv2" { Text "C:/lenet_sign_mnist/lenet.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(43) " "Verilog HDL assignment warning at iterator_conv.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600225 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(48) " "Verilog HDL assignment warning at iterator_conv.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600225 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(54) " "Verilog HDL assignment warning at iterator_conv.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600225 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(59) " "Verilog HDL assignment warning at iterator_conv.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600226 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600226 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(72) " "Verilog HDL assignment warning at iterator_conv.sv(72): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600226 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(75) " "Verilog HDL assignment warning at iterator_conv.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600226 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_conv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst2\|conv:conv2 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst2\|conv:conv2\"" {  } { { "lenet.v" "conv2" { Text "C:/lenet_sign_mnist/lenet.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600226 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/lenet_sign_mnist/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(33) " "Verilog HDL assignment warning at acc.sv(33): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600268 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(39) " "Verilog HDL assignment warning at acc.sv(39): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600268 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1056 990 acc.sv(45) " "Verilog HDL assignment warning at acc.sv(45): truncated value with size 1056 to match size of target (990)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600268 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(52) " "Verilog HDL assignment warning at acc.sv(52): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600268 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv2|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst2\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/lenet_sign_mnist/acc.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(32) " "Verilog HDL assignment warning at mac.sv(32): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist/mac.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600276 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv2|acc:out_num[0].acc|mac:mac"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_conv2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_conv2\"" {  } { { "lenet.v" "buffer_conv2" { Text "C:/lenet_sign_mnist/lenet.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_pooling lenet:inst2\|iterator_pooling:iterator_pooling2 " "Elaborating entity \"iterator_pooling\" for hierarchy \"lenet:inst2\|iterator_pooling:iterator_pooling2\"" {  } { { "lenet.v" "iterator_pooling2" { Text "C:/lenet_sign_mnist/lenet.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600358 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(41) " "Verilog HDL assignment warning at iterator_pooling.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600359 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(46) " "Verilog HDL assignment warning at iterator_pooling.sv(46): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600360 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(52) " "Verilog HDL assignment warning at iterator_pooling.sv(52): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600360 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(57) " "Verilog HDL assignment warning at iterator_pooling.sv(57): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600360 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(62) " "Verilog HDL assignment warning at iterator_pooling.sv(62): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600360 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(70) " "Verilog HDL assignment warning at iterator_pooling.sv(70): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist/iterator_pooling.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600360 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_pooling:iterator_pooling2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_pool lenet:inst2\|max_pool:max_pooling2 " "Elaborating entity \"max_pool\" for hierarchy \"lenet:inst2\|max_pool:max_pooling2\"" {  } { { "lenet.v" "max_pooling2" { Text "C:/lenet_sign_mnist/lenet.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst2\|relu:relu2 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst2\|relu:relu2\"" {  } { { "lenet.v" "relu2" { Text "C:/lenet_sign_mnist/lenet.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_relu2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_relu2\"" {  } { { "lenet.v" "buffer_relu2" { Text "C:/lenet_sign_mnist/lenet.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc1_rom lenet:inst2\|wieght_fc1_rom:wieght_fc1_rom " "Elaborating entity \"wieght_fc1_rom\" for hierarchy \"lenet:inst2\|wieght_fc1_rom:wieght_fc1_rom\"" {  } { { "lenet.v" "wieght_fc1_rom" { Text "C:/lenet_sign_mnist/lenet.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600392 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_fc1_rom.sv(11) " "Verilog HDL Declaration warning at wieght_fc1_rom.sv(11): vector has more than 2**16 bits" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/lenet_sign_mnist/wieght_fc1_rom.sv" 11 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1636033600550 "|lenet_sign_mnist_Quartus_block|lenet:inst2|wieght_fc1_rom:wieght_fc1_rom"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_fc1_rom.sv(12) " "Verilog HDL Declaration warning at wieght_fc1_rom.sv(12): vector has more than 2**16 bits" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/lenet_sign_mnist/wieght_fc1_rom.sv" 12 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1636033600550 "|lenet_sign_mnist_Quartus_block|lenet:inst2|wieght_fc1_rom:wieght_fc1_rom"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc1_rom lenet:inst2\|bias_fc1_rom:bias_fc1_rom " "Elaborating entity \"bias_fc1_rom\" for hierarchy \"lenet:inst2\|bias_fc1_rom:bias_fc1_rom\"" {  } { { "lenet.v" "bias_fc1_rom" { Text "C:/lenet_sign_mnist/lenet.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600552 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst2\|iterator_conv:iterator_FC1 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst2\|iterator_conv:iterator_FC1\"" {  } { { "lenet.v" "iterator_FC1" { Text "C:/lenet_sign_mnist/lenet.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(43) " "Verilog HDL assignment warning at iterator_conv.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600556 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(48) " "Verilog HDL assignment warning at iterator_conv.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600556 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(54) " "Verilog HDL assignment warning at iterator_conv.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600556 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(59) " "Verilog HDL assignment warning at iterator_conv.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600556 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600556 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(72) " "Verilog HDL assignment warning at iterator_conv.sv(72): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600556 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(75) " "Verilog HDL assignment warning at iterator_conv.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600556 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_FC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst2\|conv:conv_fc1 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst2\|conv:conv_fc1\"" {  } { { "lenet.v" "conv_fc1" { Text "C:/lenet_sign_mnist/lenet.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600557 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/lenet_sign_mnist/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(33) " "Verilog HDL assignment warning at acc.sv(33): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600575 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(39) " "Verilog HDL assignment warning at acc.sv(39): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600575 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1056 990 acc.sv(45) " "Verilog HDL assignment warning at acc.sv(45): truncated value with size 1056 to match size of target (990)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600575 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(52) " "Verilog HDL assignment warning at acc.sv(52): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600575 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc1|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst2\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/lenet_sign_mnist/acc.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(32) " "Verilog HDL assignment warning at mac.sv(32): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist/mac.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600591 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc1|acc:out_num[0].acc|mac:mac"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst2\|relu:relu_fc1 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst2\|relu:relu_fc1\"" {  } { { "lenet.v" "relu_fc1" { Text "C:/lenet_sign_mnist/lenet.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_relu_fc1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_relu_fc1\"" {  } { { "lenet.v" "buffer_relu_fc1" { Text "C:/lenet_sign_mnist/lenet.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc2_rom lenet:inst2\|wieght_fc2_rom:wieght_fc2_rom " "Elaborating entity \"wieght_fc2_rom\" for hierarchy \"lenet:inst2\|wieght_fc2_rom:wieght_fc2_rom\"" {  } { { "lenet.v" "wieght_fc2_rom" { Text "C:/lenet_sign_mnist/lenet.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600596 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_fc2_rom.sv(11) " "Verilog HDL Declaration warning at wieght_fc2_rom.sv(11): vector has more than 2**16 bits" {  } { { "wieght_fc2_rom.sv" "" { Text "C:/lenet_sign_mnist/wieght_fc2_rom.sv" 11 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1636033600618 "|lenet_sign_mnist_Quartus_block|lenet:inst2|wieght_fc2_rom:wieght_fc2_rom"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_fc2_rom.sv(12) " "Verilog HDL Declaration warning at wieght_fc2_rom.sv(12): vector has more than 2**16 bits" {  } { { "wieght_fc2_rom.sv" "" { Text "C:/lenet_sign_mnist/wieght_fc2_rom.sv" 12 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1636033600618 "|lenet_sign_mnist_Quartus_block|lenet:inst2|wieght_fc2_rom:wieght_fc2_rom"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc2_rom lenet:inst2\|bias_fc2_rom:bias_fc2_rom " "Elaborating entity \"bias_fc2_rom\" for hierarchy \"lenet:inst2\|bias_fc2_rom:bias_fc2_rom\"" {  } { { "lenet.v" "bias_fc2_rom" { Text "C:/lenet_sign_mnist/lenet.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600619 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst2\|iterator_conv:iterator_fc2 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst2\|iterator_conv:iterator_fc2\"" {  } { { "lenet.v" "iterator_fc2" { Text "C:/lenet_sign_mnist/lenet.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(43) " "Verilog HDL assignment warning at iterator_conv.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600623 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(48) " "Verilog HDL assignment warning at iterator_conv.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600623 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(54) " "Verilog HDL assignment warning at iterator_conv.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600623 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(59) " "Verilog HDL assignment warning at iterator_conv.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600623 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600623 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(72) " "Verilog HDL assignment warning at iterator_conv.sv(72): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600623 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(75) " "Verilog HDL assignment warning at iterator_conv.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600623 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst2\|conv:conv_fc2 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst2\|conv:conv_fc2\"" {  } { { "lenet.v" "conv_fc2" { Text "C:/lenet_sign_mnist/lenet.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600624 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/lenet_sign_mnist/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(33) " "Verilog HDL assignment warning at acc.sv(33): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600628 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(39) " "Verilog HDL assignment warning at acc.sv(39): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600628 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1056 990 acc.sv(45) " "Verilog HDL assignment warning at acc.sv(45): truncated value with size 1056 to match size of target (990)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600629 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(52) " "Verilog HDL assignment warning at acc.sv(52): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600629 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc2|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst2\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/lenet_sign_mnist/acc.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(32) " "Verilog HDL assignment warning at mac.sv(32): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist/mac.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600630 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc2|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst2\|relu:relu_fc2 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst2\|relu:relu_fc2\"" {  } { { "lenet.v" "relu_fc2" { Text "C:/lenet_sign_mnist/lenet.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst2\|buffer:buffer_relu_fc2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst2\|buffer:buffer_relu_fc2\"" {  } { { "lenet.v" "buffer_relu_fc2" { Text "C:/lenet_sign_mnist/lenet.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc3_rom lenet:inst2\|wieght_fc3_rom:wieght_fc3_rom " "Elaborating entity \"wieght_fc3_rom\" for hierarchy \"lenet:inst2\|wieght_fc3_rom:wieght_fc3_rom\"" {  } { { "lenet.v" "wieght_fc3_rom" { Text "C:/lenet_sign_mnist/lenet.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600633 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc3_rom lenet:inst2\|bias_fc3_rom:bias_fc3_rom " "Elaborating entity \"bias_fc3_rom\" for hierarchy \"lenet:inst2\|bias_fc3_rom:bias_fc3_rom\"" {  } { { "lenet.v" "bias_fc3_rom" { Text "C:/lenet_sign_mnist/lenet.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600646 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst2\|iterator_conv:iterator_fc3 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst2\|iterator_conv:iterator_fc3\"" {  } { { "lenet.v" "iterator_fc3" { Text "C:/lenet_sign_mnist/lenet.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(43) " "Verilog HDL assignment warning at iterator_conv.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600649 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(48) " "Verilog HDL assignment warning at iterator_conv.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600650 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(54) " "Verilog HDL assignment warning at iterator_conv.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600650 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(59) " "Verilog HDL assignment warning at iterator_conv.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600650 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600650 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(72) " "Verilog HDL assignment warning at iterator_conv.sv(72): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600650 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(75) " "Verilog HDL assignment warning at iterator_conv.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist/iterator_conv.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600650 "|lenet_sign_mnist_Quartus_block|lenet:inst2|iterator_conv:iterator_fc3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst2\|conv:conv_fc3 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst2\|conv:conv_fc3\"" {  } { { "lenet.v" "conv_fc3" { Text "C:/lenet_sign_mnist/lenet.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600650 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1636033600652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/lenet_sign_mnist/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(33) " "Verilog HDL assignment warning at acc.sv(33): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600655 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(39) " "Verilog HDL assignment warning at acc.sv(39): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600655 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1056 990 acc.sv(45) " "Verilog HDL assignment warning at acc.sv(45): truncated value with size 1056 to match size of target (990)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600655 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(52) " "Verilog HDL assignment warning at acc.sv(52): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist/acc.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600655 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc3|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst2\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/lenet_sign_mnist/acc.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(32) " "Verilog HDL assignment warning at mac.sv(32): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist/mac.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600657 "|lenet_sign_mnist_Quartus_block|lenet:inst2|conv:conv_fc3|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_rom src_rom:inst1 " "Elaborating entity \"src_rom\" for hierarchy \"src_rom:inst1\"" {  } { { "lenet_sign_mnist_Quartus_block.bdf" "inst1" { Schematic "C:/lenet_sign_mnist/lenet_sign_mnist_Quartus_block.bdf" { { 88 408 584 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 src_rom.v(29) " "Verilog HDL assignment warning at src_rom.v(29): truncated value with size 32 to match size of target (11)" {  } { { "src_rom.v" "" { Text "C:/lenet_sign_mnist/src_rom.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600659 "|lenet_sign_mnist_Quartus_block|src_rom:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_mnist sign_mnist:inst " "Elaborating entity \"sign_mnist\" for hierarchy \"sign_mnist:inst\"" {  } { { "lenet_sign_mnist_Quartus_block.bdf" "inst" { Schematic "C:/lenet_sign_mnist/lenet_sign_mnist_Quartus_block.bdf" { { 120 216 384 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033600661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sign_mnist.v(55) " "Verilog HDL assignment warning at sign_mnist.v(55): truncated value with size 32 to match size of target (2)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600671 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sign_mnist.v(71) " "Verilog HDL assignment warning at sign_mnist.v(71): truncated value with size 32 to match size of target (11)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636033600672 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "sign_mnist.v(78) " "Verilog HDL Conditional Statement error at sign_mnist.v(78): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 78 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636033600672 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sign_mnist.v(84) " "Verilog HDL Case Statement warning at sign_mnist.v(84): incomplete case statement has no default case item" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 84 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1636033600699 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sign_mnist.v(873) " "Verilog HDL Case Statement warning at sign_mnist.v(873): incomplete case statement has no default case item" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 873 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1636033600745 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sign_mnist.v(1661) " "Verilog HDL Case Statement warning at sign_mnist.v(1661): incomplete case statement has no default case item" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 1661 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1636033600786 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sign_mnist.v(2449) " "Verilog HDL Case Statement warning at sign_mnist.v(2449): incomplete case statement has no default case item" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 2449 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1636033600846 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dt sign_mnist.v(77) " "Verilog HDL Always Construct warning at sign_mnist.v(77): inferring latch(es) for variable \"dt\", which holds its previous value in one or more paths through the always construct" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636033600861 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt\[0\] sign_mnist.v(77) " "Inferred latch for \"dt\[0\]\" at sign_mnist.v(77)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033600894 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt\[1\] sign_mnist.v(77) " "Inferred latch for \"dt\[1\]\" at sign_mnist.v(77)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033600895 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt\[2\] sign_mnist.v(77) " "Inferred latch for \"dt\[2\]\" at sign_mnist.v(77)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033600895 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt\[3\] sign_mnist.v(77) " "Inferred latch for \"dt\[3\]\" at sign_mnist.v(77)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033600895 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt\[4\] sign_mnist.v(77) " "Inferred latch for \"dt\[4\]\" at sign_mnist.v(77)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033600895 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt\[5\] sign_mnist.v(77) " "Inferred latch for \"dt\[5\]\" at sign_mnist.v(77)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033600895 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt\[6\] sign_mnist.v(77) " "Inferred latch for \"dt\[6\]\" at sign_mnist.v(77)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033600895 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt\[7\] sign_mnist.v(77) " "Inferred latch for \"dt\[7\]\" at sign_mnist.v(77)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033600895 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dt\[8\] sign_mnist.v(77) " "Inferred latch for \"dt\[8\]\" at sign_mnist.v(77)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist/sign_mnist.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033600896 "|lenet_sign_mnist_Quartus_block|sign_mnist:inst"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "sign_mnist:inst " "Can't elaborate user hierarchy \"sign_mnist:inst\"" {  } { { "lenet_sign_mnist_Quartus_block.bdf" "inst" { Schematic "C:/lenet_sign_mnist/lenet_sign_mnist_Quartus_block.bdf" { { 120 216 384 232 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033601235 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 150 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636033601375 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 04 22:46:41 2021 " "Processing ended: Thu Nov 04 22:46:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636033601375 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636033601375 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636033601375 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033601375 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 150 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 150 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033601999 ""}
