Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec  6 11:57:37 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           13 |
| No           | No                    | Yes                    |              53 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              96 |           36 |
| Yes          | No                    | Yes                    |              54 |           10 |
| Yes          | Yes                   | No                     |              35 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |                      Enable Signal                     |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  uart_tx_inst/packet_send_f1__0    |                                                        |                                                        |                1 |              1 |         1.00 |
|  uart_tx_inst/clk_baudrate_reg_n_0 |                                                        | uart_reset_IBUF                                        |                1 |              3 |         3.00 |
|  uart_tx_inst/clk_baudrate_reg_n_0 |                                                        |                                                        |                1 |              3 |         3.00 |
|  uart_tx_inst/clk_baudrate_reg_n_0 | uart_tx_inst/FSM_onehot_present_state[3]_i_1_n_0       | uart_reset_IBUF                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/state_reg[1]_3[1]      |                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/E[1]                   |                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/state_reg[1]_2[1]      |                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/clk_toggles[4]_i_2_n_0 | accelerometer_inst/spi_master_0/clk_toggles[4]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/count_reg[1]_0[0]      | accelerometer_inst/spi_master_0/reset_n                |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/rx_data[7]_i_1_n_0     | accelerometer_inst/spi_master_0/reset_n                |                2 |              8 |         4.00 |
|  uart_tx_inst/selected_frame__0    |                                                        |                                                        |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/tx_buffer0             |                                                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/state_reg[1]_2[0]      |                                                        |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/rx_buffer0             |                                                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/E[0]                   |                                                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/state_reg[1]_3[0]      |                                                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     |                                                        | accelerometer_inst/spi_master_0/reset_n                |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG                     | accelerometer_inst/acceleration_x_led[11]_i_1_n_0      |                                                        |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                     |                                                        |                                                        |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/count0                 | accelerometer_inst/spi_master_0/assert_data0           |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                     | accelerometer_inst/spi_master_0/busy_reg_2[0]          |                                                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                     | accelerometer_inst/x_in[11]_i_1_n_0                    | accelerometer_inst/spi_master_0/reset_n                |                6 |             36 |         6.00 |
|  clk_IBUF_BUFG                     |                                                        | uart_reset_IBUF                                        |               12 |             40 |         3.33 |
+------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


