# 2110363-HW-SYN-LAB

-----

## üìö Tutorials & Examples

‡∏™‡πà‡∏ß‡∏ô‡∏ô‡∏µ‡πâ‡∏£‡∏ß‡∏ö‡∏£‡∏ß‡∏°‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á (Examples) ‡∏ó‡∏µ‡πà‡πÄ‡∏£‡∏µ‡∏¢‡∏ö‡πÄ‡∏£‡∏µ‡∏¢‡∏á‡∏à‡∏≤‡∏Å‡πÄ‡∏ô‡∏∑‡πâ‡∏≠‡∏´‡∏≤‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô‡πÑ‡∏õ‡∏à‡∏ô‡∏ñ‡∏∂‡∏á‡∏£‡∏∞‡∏î‡∏±‡∏ö‡∏Å‡∏•‡∏≤‡∏á ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÉ‡∏ä‡πâ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏Å‡∏≤‡∏£‡∏ó‡∏ö‡∏ó‡∏ß‡∏ô Verilog Syntax ‡πÅ‡∏•‡∏∞‡∏ù‡∏∂‡∏Å‡∏ù‡∏ô‡∏Å‡∏≤‡∏£‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ô Testbench ‡∏î‡πâ‡∏ß‡∏¢ Cocotb ‡πÄ‡∏ô‡∏∑‡πâ‡∏≠‡∏´‡∏≤‡∏≠‡πâ‡∏≤‡∏á‡∏≠‡∏¥‡∏á‡∏à‡∏≤‡∏Å‡πÄ‡∏≠‡∏Å‡∏™‡∏≤‡∏£ `HWSynBrief.pdf`

### üìÇ Directory Structure

‡πÅ‡∏ï‡πà‡∏•‡∏∞ Example ‡∏à‡∏∞‡∏ñ‡∏π‡∏Å‡∏à‡∏±‡∏î‡πÄ‡∏Å‡πá‡∏ö‡πÉ‡∏ô‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á‡∏î‡∏±‡∏á‡∏ô‡∏µ‡πâ:

  * **`src/`**: ‡πÄ‡∏Å‡πá‡∏ö Source code ‡∏†‡∏≤‡∏©‡∏≤ Verilog (`.v`)
  * **`sim/`**: ‡πÄ‡∏Å‡πá‡∏ö Verilog Testbench ‡πÅ‡∏ö‡∏ö‡∏î‡∏±‡πâ‡∏á‡πÄ‡∏î‡∏¥‡∏° ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏£‡∏±‡∏ô‡∏î‡πâ‡∏ß‡∏¢ Icarus Verilog
  * **`cocotb/`**: ‡πÄ‡∏Å‡πá‡∏ö Python Testbench ‡πÅ‡∏•‡∏∞ Makefile ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏£‡∏±‡∏ô Simulation ‡∏î‡πâ‡∏ß‡∏¢ Cocotb

-----

### üöÄ List of Examples

#### **1. Basic Gate & Structure (`example_1`)**

‡πÄ‡∏£‡∏µ‡∏¢‡∏ô‡∏£‡∏π‡πâ‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô‡∏Ç‡∏≠‡∏á Module, ‡∏Å‡∏≤‡∏£‡∏õ‡∏£‡∏∞‡∏Å‡∏≤‡∏® Input/Output ‡πÅ‡∏•‡∏∞‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ **Continuous Assignment** (`assign`) ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏ß‡∏á‡∏à‡∏£ Logic Gate ‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô

  * **Key Concept:** `assign out = a & b;`

#### **2. Arithmetic Operations (`example_2`)**

‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏≠‡∏±‡∏Å‡∏Ç‡∏£‡∏∞‡∏ó‡∏≤‡∏á‡∏Ñ‡∏ì‡∏¥‡∏ï‡∏®‡∏≤‡∏™‡∏ï‡∏£‡πå (Arithmetic Operators) ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏™‡∏£‡πâ‡∏≤‡∏á‡∏ß‡∏á‡∏à‡∏£ Full Adder ‡πÅ‡∏•‡∏∞‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ **Concatenation** (`{}`) ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏£‡∏ß‡∏°‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì

  * **Key Concept:** `assign {cout, sum} = a + b + cin;`

#### **3. Vectors & Ranges (`example_3`)**

‡∏Å‡∏≤‡∏£‡∏õ‡∏£‡∏∞‡∏Å‡∏≤‡∏®‡∏Ç‡∏ô‡∏≤‡∏î‡∏Ç‡∏≠‡∏á‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì (Bus Width) ‡πÄ‡∏ä‡πà‡∏ô `[3:0]` ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏Å‡∏≤‡∏£‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡πÅ‡∏ö‡∏ö‡∏Å‡∏•‡∏∏‡πà‡∏°‡∏ö‡∏¥‡∏ï ‡πÉ‡∏ô‡∏ß‡∏á‡∏à‡∏£ 4-bit Half Adder

  * **Key Concept:** `input [3:0] a;`

#### **4. Combinational Logic - Procedural (`example_4`)**

‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏ß‡∏á‡∏à‡∏£ Combinational ‡∏ó‡∏µ‡πà‡∏ã‡∏±‡∏ö‡∏ã‡πâ‡∏≠‡∏ô‡∏Ç‡∏∂‡πâ‡∏ô‡∏î‡πâ‡∏ß‡∏¢ **Procedural Assignment** ‡∏†‡∏≤‡∏¢‡πÉ‡∏ô `always @(*)` block ‡πÅ‡∏•‡∏∞‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ `case` statement ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏™‡∏£‡πâ‡∏≤‡∏á Multiplexer

  * **Key Concept:** `always @(*)`, `case (sel) ... endcase`

#### **5. Sequential Logic - D Flip-Flop (`example_5`)**

‡∏´‡∏±‡∏ß‡πÉ‡∏à‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç‡∏Ç‡∏≠‡∏á‡∏ß‡∏á‡∏à‡∏£ Digital ‡∏Ñ‡∏∑‡∏≠‡∏ß‡∏á‡∏à‡∏£‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥ (Sequential Logic) ‡∏ó‡∏µ‡πà‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏ï‡∏≤‡∏°‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì‡∏ô‡∏≤‡∏¨‡∏¥‡∏Å‡∏≤ (`clk`) ‡πÅ‡∏•‡∏∞‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ **Non-blocking Assignment** (`<=`)

  * **Key Concept:** `always @(posedge clk) q <= d;`

#### **6. Parameterized Modules (`example_6`)**

‡∏Å‡∏≤‡∏£‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ô Module ‡πÉ‡∏´‡πâ‡∏¢‡∏∑‡∏î‡∏´‡∏¢‡∏∏‡πà‡∏ô‡πÅ‡∏•‡∏∞‡∏ô‡∏≥‡∏Å‡∏•‡∏±‡∏ö‡∏°‡∏≤‡πÉ‡∏ä‡πâ‡∏ã‡πâ‡∏≥‡πÑ‡∏î‡πâ (Reusable) ‡πÇ‡∏î‡∏¢‡∏Å‡∏≤‡∏£‡∏Å‡∏≥‡∏´‡∏ô‡∏î **Parameter** (‡πÄ‡∏ä‡πà‡∏ô ‡∏Å‡∏≤‡∏£‡∏Å‡∏≥‡∏´‡∏ô‡∏î‡∏Ñ‡∏ß‡∏≤‡∏°‡∏Å‡∏ß‡πâ‡∏≤‡∏á‡∏ö‡∏¥‡∏ï `WIDTH`)

  * **Key Concept:** `module name #(parameter WIDTH = 1) ...`

-----

### üõ†Ô∏è How to Run Simulations

#### Option 1: Running Cocotb (Recommended)

Cocotb ‡∏ä‡πà‡∏ß‡∏¢‡πÉ‡∏´‡πâ‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ô Testbench ‡∏î‡πâ‡∏ß‡∏¢‡∏†‡∏≤‡∏©‡∏≤ Python ‡∏ã‡∏∂‡πà‡∏á‡∏¢‡∏∑‡∏î‡∏´‡∏¢‡∏∏‡πà‡∏ô‡πÅ‡∏•‡∏∞‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏ú‡∏•‡∏•‡∏±‡∏û‡∏ò‡πå‡πÑ‡∏î‡πâ‡∏á‡πà‡∏≤‡∏¢

1.  ‡πÄ‡∏Ç‡πâ‡∏≤‡πÑ‡∏õ‡∏ó‡∏µ‡πà‡πÇ‡∏ü‡∏•‡πÄ‡∏î‡∏≠‡∏£‡πå `cocotb` ‡∏Ç‡∏≠‡∏á example ‡∏ó‡∏µ‡πà‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£
    ```bash
    cd tutorials/examples/example_1/cocotb
    ```
2.  ‡∏£‡∏±‡∏ô‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á `make` (‡∏ï‡πâ‡∏≠‡∏á‡∏ï‡∏¥‡∏î‡∏ï‡∏±‡πâ‡∏á Icarus Verilog ‡πÅ‡∏•‡∏∞ Cocotb ‡∏Å‡πà‡∏≠‡∏ô)
    ```bash
    make
    ```
3.  ‡∏ú‡∏•‡∏•‡∏±‡∏û‡∏ò‡πå Pass/Fail ‡∏à‡∏∞‡πÅ‡∏™‡∏î‡∏á‡∏ö‡∏ô Terminal ‡∏ó‡∏±‡∏ô‡∏ó‡∏µ

#### Option 2: Running Standard Verilog Simulation

‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏Å‡∏≤‡∏£‡∏î‡∏π Waveform ‡πÄ‡∏ö‡∏∑‡πâ‡∏≠‡∏á‡∏ï‡πâ‡∏ô‡∏î‡πâ‡∏ß‡∏¢ Icarus Verilog ‡πÅ‡∏•‡∏∞ GTKWave

1.  ‡πÄ‡∏Ç‡πâ‡∏≤‡πÑ‡∏õ‡∏ó‡∏µ‡πà‡πÇ‡∏ü‡∏•‡πÄ‡∏î‡∏≠‡∏£‡πå `sim`
2.  Compile ‡πÅ‡∏•‡∏∞ Run (‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö Linux/Mac):
    ```bash
    iverilog -o result.vvp sim_module.v ../src/design_module.v
    vvp result.vvp
    ```
3.  ‡πÄ‡∏õ‡∏¥‡∏î‡∏î‡∏π Waveform:
    ```bash
    gtkwave wave.vcd
    ```