// Seed: 3496567772
module module_0 (
    output logic id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    input id_9,
    output logic id_10,
    output logic id_11,
    input id_12,
    output id_13,
    input logic id_14,
    input id_15,
    input id_16
);
  logic id_17 = 1;
  logic id_18;
  initial begin
    id_4 <= 1'd0;
  end
  assign id_17 = 1 ? 1'b0 : id_12 ? id_8 : 1;
endmodule
