Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 27 11:54:01 2025
| Host         : Siddesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (173)
5. checking no_input_delay (11)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (173)
--------------------------------------------------
 There are 173 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  190          inf        0.000                      0                  190           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           190 Endpoints
Min Delay           190 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 3.502ns (48.707%)  route 3.688ns (51.293%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  fifo_counter_reg[5]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  fifo_counter_reg[5]/Q
                         net (fo=4, routed)           1.279     1.735    fifo_counter_OBUF[5]
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.859 f  buf_empty_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.738     2.597    buf_empty_OBUF_inst_i_2_n_0
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.118     2.715 r  buf_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     4.386    buf_empty_OBUF
    T18                  OBUF (Prop_obuf_I_O)         2.804     7.189 r  buf_empty_OBUF_inst/O
                         net (fo=0)                   0.000     7.189    buf_empty
    T18                                                               r  buf_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 3.303ns (47.272%)  route 3.684ns (52.728%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  fifo_counter_reg[5]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  fifo_counter_reg[5]/Q
                         net (fo=4, routed)           1.279     1.735    fifo_counter_OBUF[5]
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.859 f  buf_empty_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.738     2.597    buf_empty_OBUF_inst_i_2_n_0
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.124     2.721 r  buf_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     4.388    buf_full_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.599     6.987 r  buf_full_OBUF_inst/O
                         net (fo=0)                   0.000     6.987    buf_full
    T17                                                               r  buf_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.203ns  (logic 3.117ns (59.906%)  route 2.086ns (40.094%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  buf_out_reg[0]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  buf_out_reg[0]/Q
                         net (fo=1, routed)           2.086     2.604    buf_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     5.203 r  buf_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.203    buf_out[0]
    U14                                                               r  buf_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.184ns  (logic 3.112ns (60.028%)  route 2.072ns (39.972%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  buf_out_reg[1]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  buf_out_reg[1]/Q
                         net (fo=1, routed)           2.072     2.590    buf_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     5.184 r  buf_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.184    buf_out[1]
    V14                                                               r  buf_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.181ns  (logic 3.115ns (60.121%)  route 2.066ns (39.879%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE                         0.000     0.000 r  buf_out_reg[2]/C
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  buf_out_reg[2]/Q
                         net (fo=1, routed)           2.066     2.584    buf_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     5.181 r  buf_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.181    buf_out[2]
    V13                                                               r  buf_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.177ns  (logic 3.116ns (60.180%)  route 2.062ns (39.820%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  buf_out_reg[3]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  buf_out_reg[3]/Q
                         net (fo=1, routed)           2.062     2.580    buf_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.598     5.177 r  buf_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.177    buf_out[3]
    U16                                                               r  buf_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.168ns  (logic 3.125ns (60.468%)  route 2.043ns (39.532%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE                         0.000     0.000 r  buf_out_reg[6]/C
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  buf_out_reg[6]/Q
                         net (fo=1, routed)           2.043     2.561    buf_out_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         2.607     5.168 r  buf_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.168    buf_out[6]
    W13                                                               r  buf_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.045ns  (logic 3.125ns (61.948%)  route 1.920ns (38.052%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  buf_out_reg[4]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  buf_out_reg[4]/Q
                         net (fo=1, routed)           1.920     2.438    buf_out_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     5.045 r  buf_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.045    buf_out[4]
    U15                                                               r  buf_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 3.116ns (61.950%)  route 1.914ns (38.050%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  buf_out_reg[5]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  buf_out_reg[5]/Q
                         net (fo=1, routed)           1.914     2.432    buf_out_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         2.598     5.029 r  buf_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.029    buf_out[5]
    W14                                                               r  buf_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.993ns  (logic 3.117ns (62.415%)  route 1.877ns (37.585%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE                         0.000     0.000 r  buf_out_reg[7]/C
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  buf_out_reg[7]/Q
                         net (fo=1, routed)           1.877     2.395    buf_out_OBUF[7]
    W15                  OBUF (Prop_obuf_I_O)         2.599     4.993 r  buf_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.993    buf_out[7]
    W15                                                               r  buf_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrt_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_memory_reg_0_63_6_7/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  wrt_ptr_reg[5]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrt_ptr_reg[5]/Q
                         net (fo=16, routed)          0.125     0.266    buf_memory_reg_0_63_6_7/ADDRD5
    SLICE_X2Y14          RAMD64E                                      r  buf_memory_reg_0_63_6_7/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrt_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_memory_reg_0_63_6_7/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  wrt_ptr_reg[5]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrt_ptr_reg[5]/Q
                         net (fo=16, routed)          0.125     0.266    buf_memory_reg_0_63_6_7/ADDRD5
    SLICE_X2Y14          RAMD64E                                      r  buf_memory_reg_0_63_6_7/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrt_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_memory_reg_0_63_6_7/RAMC/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  wrt_ptr_reg[5]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrt_ptr_reg[5]/Q
                         net (fo=16, routed)          0.125     0.266    buf_memory_reg_0_63_6_7/ADDRD5
    SLICE_X2Y14          RAMD64E                                      r  buf_memory_reg_0_63_6_7/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrt_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_memory_reg_0_63_6_7/RAMD/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  wrt_ptr_reg[5]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrt_ptr_reg[5]/Q
                         net (fo=16, routed)          0.125     0.266    buf_memory_reg_0_63_6_7/ADDRD5
    SLICE_X2Y14          RAMD64E                                      r  buf_memory_reg_0_63_6_7/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.398%)  route 0.150ns (44.602%))
  Logic Levels:           2  (FDCE=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE                         0.000     0.000 r  rd_ptr_reg[5]/C
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rd_ptr_reg[5]/Q
                         net (fo=10, routed)          0.150     0.291    buf_memory_reg_0_63_3_5/ADDRC5
    SLICE_X2Y15          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.045     0.336 r  buf_memory_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.000     0.336    buf_out0[5]
    SLICE_X2Y15          FDCE                                         r  buf_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.136%)  route 0.151ns (44.864%))
  Logic Levels:           2  (FDCE=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE                         0.000     0.000 r  rd_ptr_reg[5]/C
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rd_ptr_reg[5]/Q
                         net (fo=10, routed)          0.151     0.292    buf_memory_reg_0_63_3_5/ADDRB5
    SLICE_X2Y15          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.045     0.337 r  buf_memory_reg_0_63_3_5/RAMB/O
                         net (fo=1, routed)           0.000     0.337    buf_out0[4]
    SLICE_X2Y15          FDCE                                         r  buf_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.811%)  route 0.153ns (45.189%))
  Logic Levels:           2  (FDCE=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE                         0.000     0.000 r  rd_ptr_reg[5]/C
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rd_ptr_reg[5]/Q
                         net (fo=10, routed)          0.153     0.294    buf_memory_reg_0_63_3_5/ADDRA5
    SLICE_X2Y15          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.045     0.339 r  buf_memory_reg_0_63_3_5/RAMA/O
                         net (fo=1, routed)           0.000     0.339    buf_out0[3]
    SLICE_X2Y15          FDCE                                         r  buf_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrt_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wrt_ptr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  wrt_ptr_reg[1]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrt_ptr_reg[1]/Q
                         net (fo=20, routed)          0.182     0.323    wrt_ptr_reg[1]
    SLICE_X3Y13          LUT5 (Prop_lut5_I1_O)        0.043     0.366 r  wrt_ptr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.366    p_0_in[4]
    SLICE_X3Y13          FDCE                                         r  wrt_ptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrt_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wrt_ptr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  wrt_ptr_reg[1]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrt_ptr_reg[1]/Q
                         net (fo=20, routed)          0.182     0.323    wrt_ptr_reg[1]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.045     0.368 r  wrt_ptr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    p_0_in[3]
    SLICE_X3Y13          FDCE                                         r  wrt_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrt_ptr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buf_memory_reg_0_63_0_2/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.141ns (38.135%)  route 0.229ns (61.865%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  wrt_ptr_reg[5]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrt_ptr_reg[5]/Q
                         net (fo=16, routed)          0.229     0.370    buf_memory_reg_0_63_0_2/ADDRD5
    SLICE_X2Y13          RAMD64E                                      r  buf_memory_reg_0_63_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------





