name: asicworld_code_verilog_tutorial_parallel_if
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module parallel_if;
	reg [3:0] counter;
	wire clk;
	wire reset;
	wire enable;
	wire up_en;
	wire down_en;
	always @(posedge clk) if ((reset == 1'b0)) begin
		counter <= 4'b0000;
	end
	else begin
		if (((enable == 1'b1) && (up_en == 1'b1))) begin
			counter <= (counter + 1'b1);
		end
		if (((enable == 1'b1) && (down_en == 1'b1))) begin
			counter <= (counter - 1'b1);
		end
	end
endmodule
