synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec  4 20:47:37 2024


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f fruitSalad_impl_1_lattice.synproj -gui -msgset Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = vga_controller.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = fruitSalad_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is fruitSalad_impl_1_cpe.ldc.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/Es4/fruit-salad-game/ES4-fruit-salad-game (searchpath added)
-path Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/impl_1 (searchpath added)
-path Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/mypll (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/mypll/rtl/mypll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/vga.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/vga_controller.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/fruit_rom.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/nesclk_top.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/shift8.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/top.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/update_color.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/blueberryROM.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/grapefruitROM.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/cherryROM.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/orangeROM.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/watermelonROM.vhd
VHDL library = work
VHDL design file = Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/source/impl_1/startscreenROM.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file z:/es4/fruit-salad-game/es4-fruit-salad-game/mypll/rtl/mypll.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/vga.vhd

INFO <35921012> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO <35921010> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/vga.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/vga_controller.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/vga_controller.vhd

INFO <35921012> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/vga_controller.vhd(6): analyzing entity vga_controller. VHDL-1012
INFO <35921010> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/vga_controller.vhd(23): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd

INFO <35921012> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd(5): analyzing entity fruitrom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/fruit_rom.vhd(15): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/nesclk_top.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/nesclk_top.vhd

Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/pattern_gen.vhd

INFO <35921012> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/pattern_gen.vhd(6): analyzing entity pattern_gen. VHDL-1012
INFO <35921010> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/pattern_gen.vhd(19): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/shift8.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/shift8.vhd

Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/top.vhd

Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/update_color.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/update_color.vhd

Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/blueberryrom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/blueberryrom.vhd

INFO <35921012> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/blueberryrom.vhd(5): analyzing entity blueberryrom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/blueberryrom.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/grapefruitrom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/grapefruitrom.vhd

INFO <35921012> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/grapefruitrom.vhd(5): analyzing entity grapefruitrom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/grapefruitrom.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/cherryrom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/cherryrom.vhd

INFO <35921012> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/cherryrom.vhd(5): analyzing entity cherryrom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/cherryrom.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/orangerom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/orangerom.vhd

INFO <35921012> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/orangerom.vhd(5): analyzing entity orangerom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/orangerom.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/watermelonrom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/watermelonrom.vhd

INFO <35921012> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/watermelonrom.vhd(5): analyzing entity watermelonrom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/watermelonrom.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/startscreenrom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/startscreenrom.vhd

INFO <35921012> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/startscreenrom.vhd(5): analyzing entity startscreenrom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/startscreenrom.vhd(15): analyzing architecture synth. VHDL-1010
INFO <35921504> - synthesis: The default VHDL library search path is now "Z:/Es4/fruit-salad-game/ES4-fruit-salad-game/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING <35935049> - synthesis: input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port sdi_i remains unconnected for this instance. VDB-5049
WARNING <35928037> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/source/impl_1/startscreenrom.vhd(21): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING <35935050> - synthesis: input port fruit_color[5] is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port fruit_color[4] is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port fruit_color[3] is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port fruit_color[2] is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port fruit_color[1] is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port fruit_color[0] is not connected on this instance. VDB-5050
Top module name (VHDL, mixed language): vga_controller
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - synthesis: Initial value found on net get_row_active[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_active[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_active[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_active[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_active[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_active[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_active[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_active[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_active[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_active[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_2[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_2[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_2[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_2[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_2[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_2[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_2[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_2[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_2[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_2[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_3[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_3[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_3[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_3[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_row_3[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_3[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_3[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_3[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_3[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net get_col_3[0] will be ignored due to unrecognized driver type
CRITICAL <35001747> - synthesis: Bit 2 of Register fruit_1_type is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register fruit_1_type is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 0 of Register fruit_1_type is stuck at One
CRITICAL <35001747> - synthesis: Bit 2 of Register fruit_2_type is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register fruit_2_type is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register fruit_2_type is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 9 of Register fruit_3_tl_row is stuck at One
CRITICAL <35001747> - synthesis: Bit 8 of Register fruit_3_tl_row is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 7 of Register fruit_3_tl_row is stuck at One
CRITICAL <35001747> - synthesis: Bit 6 of Register fruit_3_tl_row is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 5 of Register fruit_3_tl_row is stuck at One
CRITICAL <35001748> - synthesis: Bit 4 of Register fruit_3_tl_row is stuck at One
CRITICAL <35001748> - synthesis: Bit 3 of Register fruit_3_tl_row is stuck at One
CRITICAL <35001748> - synthesis: Bit 2 of Register fruit_3_tl_row is stuck at One
CRITICAL <35001747> - synthesis: Bit 1 of Register fruit_3_tl_row is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register fruit_3_tl_row is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 9 of Register fruit_3_tl_col is stuck at One
CRITICAL <35001747> - synthesis: Bit 8 of Register fruit_3_tl_col is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 7 of Register fruit_3_tl_col is stuck at One
CRITICAL <35001747> - synthesis: Bit 6 of Register fruit_3_tl_col is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 5 of Register fruit_3_tl_col is stuck at One
CRITICAL <35001748> - synthesis: Bit 4 of Register fruit_3_tl_col is stuck at One
CRITICAL <35001748> - synthesis: Bit 3 of Register fruit_3_tl_col is stuck at One
CRITICAL <35001748> - synthesis: Bit 2 of Register fruit_3_tl_col is stuck at One
CRITICAL <35001747> - synthesis: Bit 1 of Register fruit_3_tl_col is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register fruit_3_tl_col is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 2 of Register fruit_3_type is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register fruit_3_type is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register fruit_3_type is stuck at Zero
WARNING <35935049> - synthesis: input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port sdi_i remains unconnected for this instance. VDB-5049
WARNING <35935050> - synthesis: input port fruit_color[5] is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port fruit_color[4] is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port fruit_color[3] is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port fruit_color[2] is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port fruit_color[1] is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port fruit_color[0] is not connected on this instance. VDB-5050
WARNING <35931002> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/mypll/rtl/mypll.v(139): net \firstblock/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING <35931002> - synthesis: z:/es4/fruit-salad-game/es4-fruit-salad-game/mypll/rtl/mypll.v(140): net \firstblock/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \firstblock/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \firstblock/lscc_pll_inst/sdi_i. Patching with GND.
Removed duplicate sequential element \thirdblock/fruit_1/blueberry/color(6 bit), because it is equivalent to \thirdblock/active_fruit/blueberry/color

Removed duplicate sequential element \thirdblock/fruit_1/cherry/color(6 bit), because it is equivalent to \thirdblock/active_fruit/cherry/color

Removed duplicate sequential element \thirdblock/fruit_1/grapefruit/color(6 bit), because it is equivalent to \thirdblock/active_fruit/grapefruit/color

Removed duplicate sequential element \thirdblock/fruit_1/orange/color(6 bit), because it is equivalent to \thirdblock/active_fruit/orange/color




CRITICAL <35001748> - synthesis: Bit 9 of Register \thirdblock/fruit_1_tl_row is stuck at One
CRITICAL <35001747> - synthesis: Bit 8 of Register \thirdblock/fruit_1_tl_row is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 7 of Register \thirdblock/fruit_1_tl_row is stuck at One
CRITICAL <35001747> - synthesis: Bit 6 of Register \thirdblock/fruit_1_tl_row is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 5 of Register \thirdblock/fruit_1_tl_row is stuck at One
CRITICAL <35001748> - synthesis: Bit 4 of Register \thirdblock/fruit_1_tl_row is stuck at One
CRITICAL <35001748> - synthesis: Bit 3 of Register \thirdblock/fruit_1_tl_row is stuck at One
CRITICAL <35001748> - synthesis: Bit 2 of Register \thirdblock/fruit_1_tl_row is stuck at One
CRITICAL <35001747> - synthesis: Bit 1 of Register \thirdblock/fruit_1_tl_row is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register \thirdblock/fruit_1_tl_row is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 9 of Register \thirdblock/fruit_1_tl_col is stuck at One
CRITICAL <35001747> - synthesis: Bit 8 of Register \thirdblock/fruit_1_tl_col is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 7 of Register \thirdblock/fruit_1_tl_col is stuck at One
CRITICAL <35001747> - synthesis: Bit 6 of Register \thirdblock/fruit_1_tl_col is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 5 of Register \thirdblock/fruit_1_tl_col is stuck at One
CRITICAL <35001748> - synthesis: Bit 4 of Register \thirdblock/fruit_1_tl_col is stuck at One
CRITICAL <35001748> - synthesis: Bit 3 of Register \thirdblock/fruit_1_tl_col is stuck at One
CRITICAL <35001748> - synthesis: Bit 2 of Register \thirdblock/fruit_1_tl_col is stuck at One
CRITICAL <35001747> - synthesis: Bit 1 of Register \thirdblock/fruit_1_tl_col is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register \thirdblock/fruit_1_tl_col is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 9 of Register \thirdblock/fruit_2_tl_row is stuck at One
CRITICAL <35001747> - synthesis: Bit 8 of Register \thirdblock/fruit_2_tl_row is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 7 of Register \thirdblock/fruit_2_tl_row is stuck at One
CRITICAL <35001747> - synthesis: Bit 6 of Register \thirdblock/fruit_2_tl_row is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 5 of Register \thirdblock/fruit_2_tl_row is stuck at One
CRITICAL <35001748> - synthesis: Bit 4 of Register \thirdblock/fruit_2_tl_row is stuck at One
CRITICAL <35001748> - synthesis: Bit 3 of Register \thirdblock/fruit_2_tl_row is stuck at One
CRITICAL <35001748> - synthesis: Bit 2 of Register \thirdblock/fruit_2_tl_row is stuck at One
CRITICAL <35001747> - synthesis: Bit 1 of Register \thirdblock/fruit_2_tl_row is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register \thirdblock/fruit_2_tl_row is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 9 of Register \thirdblock/fruit_2_tl_col is stuck at One
CRITICAL <35001747> - synthesis: Bit 8 of Register \thirdblock/fruit_2_tl_col is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 7 of Register \thirdblock/fruit_2_tl_col is stuck at One
CRITICAL <35001747> - synthesis: Bit 6 of Register \thirdblock/fruit_2_tl_col is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 5 of Register \thirdblock/fruit_2_tl_col is stuck at One
CRITICAL <35001748> - synthesis: Bit 4 of Register \thirdblock/fruit_2_tl_col is stuck at One
CRITICAL <35001748> - synthesis: Bit 3 of Register \thirdblock/fruit_2_tl_col is stuck at One
CRITICAL <35001748> - synthesis: Bit 2 of Register \thirdblock/fruit_2_tl_col is stuck at One
CRITICAL <35001747> - synthesis: Bit 1 of Register \thirdblock/fruit_2_tl_col is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register \thirdblock/fruit_2_tl_col is stuck at Zero
WARNING <35001779> - synthesis: Initial value found on instance \thirdblock/active_fruit_tl_row_i1 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \thirdblock/active_fruit_tl_row_i2 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \thirdblock/active_fruit_tl_row_i3 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \thirdblock/active_fruit_tl_row_i4 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \thirdblock/active_fruit_tl_row_i5 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \thirdblock/active_fruit_tl_row_i6 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \thirdblock/active_fruit_tl_row_i7 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \thirdblock/active_fruit_tl_row_i8 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \thirdblock/active_fruit_tl_row_i9 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \thirdblock/active_fruit_tl_row_i0 will be ignored.

################### Begin Area Report (vga_controller)######################
Number of register bits => 91 of 5280 (1 % )
EBR_B => 12
CCU2 => 37
FD1P3XZ => 91
IB => 2
LUT4 => 1318
OB => 21
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 5

################### Begin BlackBox Report ######################
nesclk_top => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : firstblock/lscc_pll_inst/clk, loads : 0
  Net : external_osc_c, loads : 1
  Net : firstblock/lscc_pll_inst/ext_osc_test_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : secondblock/col[2], loads : 283
  Net : secondblock/col[3], loads : 272
  Net : secondblock/row[3], loads : 257
  Net : secondblock/row[2], loads : 244
  Net : secondblock/col[4], loads : 244
  Net : secondblock/row[5], loads : 231
  Net : secondblock/row[4], loads : 223
  Net : secondblock/col[5], loads : 204
  Net : secondblock/row[7], loads : 185
  Net : secondblock/col[6], loads : 183
################### End Clock Report ##################

Peak Memory Usage: 411 MB

--------------------------------------------------------------
Total CPU Time: 12 secs 
Total REAL Time: 26 secs 
--------------------------------------------------------------
