[12:40:06.843] <TB2>     INFO: *** Welcome to pxar ***
[12:40:06.843] <TB2>     INFO: *** Today: 2016/09/23
[12:40:06.851] <TB2>     INFO: *** Version: 47bc-dirty
[12:40:06.851] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C15.dat
[12:40:06.851] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:40:06.851] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//defaultMaskFile.dat
[12:40:06.851] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters_C15.dat
[12:40:06.927] <TB2>     INFO:         clk: 4
[12:40:06.927] <TB2>     INFO:         ctr: 4
[12:40:06.928] <TB2>     INFO:         sda: 19
[12:40:06.928] <TB2>     INFO:         tin: 9
[12:40:06.928] <TB2>     INFO:         level: 15
[12:40:06.928] <TB2>     INFO:         triggerdelay: 0
[12:40:06.928] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:40:06.928] <TB2>     INFO: Log level: DEBUG
[12:40:06.936] <TB2>     INFO: Found DTB DTB_WWXLHF
[12:40:06.943] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[12:40:06.946] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[12:40:06.949] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[12:40:08.511] <TB2>     INFO: DUT info: 
[12:40:08.511] <TB2>     INFO: The DUT currently contains the following objects:
[12:40:08.511] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:40:08.511] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[12:40:08.511] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[12:40:08.511] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:40:08.511] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:08.511] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:40:08.511] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:40:08.511] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:40:08.511] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:40:08.512] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:40:08.513] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:40:08.514] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:40:08.526] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30875648
[12:40:08.526] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x116f0a0
[12:40:08.526] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x10e2770
[12:40:08.526] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8a51d94010
[12:40:08.526] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f8a57fff510
[12:40:08.526] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30941184 fPxarMemory = 0x7f8a51d94010
[12:40:08.527] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[12:40:08.528] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[12:40:08.528] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.7 C
[12:40:08.528] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:40:08.929] <TB2>     INFO: enter 'restricted' command line mode
[12:40:08.929] <TB2>     INFO: enter test to run
[12:40:08.929] <TB2>     INFO:   test: FPIXTest no parameter change
[12:40:08.929] <TB2>     INFO:   running: fpixtest
[12:40:08.929] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:40:08.932] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:40:08.932] <TB2>     INFO: ######################################################################
[12:40:08.932] <TB2>     INFO: PixTestFPIXTest::doTest()
[12:40:08.932] <TB2>     INFO: ######################################################################
[12:40:08.935] <TB2>     INFO: ######################################################################
[12:40:08.935] <TB2>     INFO: PixTestPretest::doTest()
[12:40:08.935] <TB2>     INFO: ######################################################################
[12:40:08.938] <TB2>     INFO:    ----------------------------------------------------------------------
[12:40:08.938] <TB2>     INFO:    PixTestPretest::programROC() 
[12:40:08.938] <TB2>     INFO:    ----------------------------------------------------------------------
[12:40:26.954] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:40:26.954] <TB2>     INFO: IA differences per ROC:  18.5 16.9 18.5 17.7 18.5 16.1 18.5 18.5 18.5 19.3 19.3 19.3 17.7 18.5 19.3 17.7
[12:40:27.025] <TB2>     INFO:    ----------------------------------------------------------------------
[12:40:27.025] <TB2>     INFO:    PixTestPretest::checkIdig() 
[12:40:27.025] <TB2>     INFO:    ----------------------------------------------------------------------
[12:40:28.278] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[12:40:28.780] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 3.2 mA
[12:40:29.281] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[12:40:29.783] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[12:40:30.285] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[12:40:30.786] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 0.8 mA
[12:40:31.288] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[12:40:31.790] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[12:40:32.291] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[12:40:32.793] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[12:40:33.295] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[12:40:33.797] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[12:40:34.298] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 3.2 mA
[12:40:34.800] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[12:40:35.302] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[12:40:35.803] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[12:40:36.057] <TB2>     INFO: Idig [mA/ROC]: 1.6 3.2 2.4 2.4 1.6 0.8 2.4 2.4 2.4 2.4 2.4 1.6 3.2 2.4 2.4 2.4 
[12:40:36.057] <TB2>     INFO: Test took 9035 ms.
[12:40:36.057] <TB2>     INFO: PixTestPretest::checkIdig() done.
[12:40:36.086] <TB2>     INFO:    ----------------------------------------------------------------------
[12:40:36.086] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:40:36.086] <TB2>     INFO:    ----------------------------------------------------------------------
[12:40:36.189] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[12:40:36.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[12:40:36.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 25.4688 mA
[12:40:36.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  76 Ia 23.0687 mA
[12:40:36.592] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 24.6688 mA
[12:40:36.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  79 Ia 23.8687 mA
[12:40:36.795] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2688 mA
[12:40:36.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 23.8687 mA
[12:40:36.997] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[12:40:37.098] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 25.4688 mA
[12:40:37.199] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  76 Ia 23.0687 mA
[12:40:37.299] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 24.6688 mA
[12:40:37.400] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  79 Ia 23.8687 mA
[12:40:37.501] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.2688 mA
[12:40:37.602] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 23.8687 mA
[12:40:37.704] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[12:40:37.805] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.6688 mA
[12:40:37.905] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  81 Ia 24.6688 mA
[12:40:38.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 23.0687 mA
[12:40:38.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  84 Ia 24.6688 mA
[12:40:38.208] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  81 Ia 23.8687 mA
[12:40:38.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 20.6688 mA
[12:40:38.410] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  98 Ia 24.6688 mA
[12:40:38.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  95 Ia 24.6688 mA
[12:40:38.612] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  92 Ia 23.8687 mA
[12:40:38.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[12:40:38.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[12:40:38.915] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 24.6688 mA
[12:40:39.016] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  78 Ia 23.0687 mA
[12:40:39.116] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  84 Ia 24.6688 mA
[12:40:39.216] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  81 Ia 23.8687 mA
[12:40:39.318] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[12:40:39.419] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 25.4688 mA
[12:40:39.519] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  76 Ia 23.0687 mA
[12:40:39.620] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 24.6688 mA
[12:40:39.721] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 23.8687 mA
[12:40:39.823] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[12:40:39.924] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[12:40:40.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 23.8687 mA
[12:40:40.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[12:40:40.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.8687 mA
[12:40:40.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0687 mA
[12:40:40.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 25.4688 mA
[12:40:40.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  76 Ia 23.0687 mA
[12:40:40.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  82 Ia 25.4688 mA
[12:40:40.733] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  74 Ia 23.0687 mA
[12:40:40.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  80 Ia 24.6688 mA
[12:40:40.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  77 Ia 23.0687 mA
[12:40:41.035] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  83 Ia 25.4688 mA
[12:40:41.136] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  75 Ia 23.0687 mA
[12:40:41.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  81 Ia 24.6688 mA
[12:40:41.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  78 Ia 23.8687 mA
[12:40:41.438] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.2688 mA
[12:40:41.539] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 24.6688 mA
[12:40:41.640] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  85 Ia 23.8687 mA
[12:40:41.741] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[12:40:41.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 23.8687 mA
[12:40:41.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8687 mA
[12:40:42.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.2688 mA
[12:40:42.145] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  88 Ia 24.6688 mA
[12:40:42.246] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  85 Ia 24.6688 mA
[12:40:42.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 23.0687 mA
[12:40:42.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  88 Ia 23.8687 mA
[12:40:42.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  79
[12:40:42.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  88
[12:40:42.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  79
[12:40:42.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  88
[12:40:42.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  81
[12:40:42.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  92
[12:40:42.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[12:40:42.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  79
[12:40:42.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[12:40:42.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[12:40:42.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[12:40:42.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[12:40:42.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  85
[12:40:42.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  84
[12:40:42.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[12:40:42.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  88
[12:40:44.308] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[12:40:44.308] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  19.3
[12:40:44.344] <TB2>     INFO:    ----------------------------------------------------------------------
[12:40:44.344] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[12:40:44.344] <TB2>     INFO:    ----------------------------------------------------------------------
[12:40:44.480] <TB2>     INFO: Expecting 231680 events.
[12:40:52.551] <TB2>     INFO: 231680 events read in total (7354ms).
[12:40:52.707] <TB2>     INFO: Test took 8360ms.
[12:40:52.907] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 112 and Delta(CalDel) = 63
[12:40:52.911] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 107 and Delta(CalDel) = 62
[12:40:52.914] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 60
[12:40:52.918] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 62
[12:40:52.921] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 97 and Delta(CalDel) = 59
[12:40:52.925] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 91 and Delta(CalDel) = 57
[12:40:52.928] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 79 and Delta(CalDel) = 64
[12:40:52.932] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 77 and Delta(CalDel) = 63
[12:40:52.935] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 62
[12:40:52.939] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 100 and Delta(CalDel) = 61
[12:40:52.942] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 104 and Delta(CalDel) = 61
[12:40:52.946] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 97 and Delta(CalDel) = 60
[12:40:52.949] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 106 and Delta(CalDel) = 60
[12:40:52.953] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 110 and Delta(CalDel) = 61
[12:40:52.957] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 60
[12:40:52.961] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 59
[12:40:52.002] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:40:53.036] <TB2>     INFO:    ----------------------------------------------------------------------
[12:40:53.036] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:40:53.036] <TB2>     INFO:    ----------------------------------------------------------------------
[12:40:53.172] <TB2>     INFO: Expecting 231680 events.
[12:41:01.253] <TB2>     INFO: 231680 events read in total (7366ms).
[12:41:01.257] <TB2>     INFO: Test took 8218ms.
[12:41:01.279] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 31
[12:41:01.596] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[12:41:01.599] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 29.5
[12:41:01.603] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31.5
[12:41:01.606] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[12:41:01.610] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[12:41:01.614] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 33
[12:41:01.618] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[12:41:01.622] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[12:41:01.626] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 30
[12:41:01.630] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[12:41:01.634] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[12:41:01.637] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[12:41:01.641] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31
[12:41:01.644] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[12:41:01.648] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[12:41:01.683] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:41:01.683] <TB2>     INFO: CalDel:      131   131   117   130   123   115   151   142   134   114   119   124   128   126   125   124
[12:41:01.683] <TB2>     INFO: VthrComp:     51    51    52    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:41:01.687] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C0.dat
[12:41:01.687] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C1.dat
[12:41:01.687] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C2.dat
[12:41:01.688] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C3.dat
[12:41:01.688] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C4.dat
[12:41:01.688] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C5.dat
[12:41:01.688] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C6.dat
[12:41:01.688] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C7.dat
[12:41:01.688] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C8.dat
[12:41:01.688] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C9.dat
[12:41:01.688] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C10.dat
[12:41:01.689] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C11.dat
[12:41:01.689] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C12.dat
[12:41:01.689] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C13.dat
[12:41:01.689] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C14.dat
[12:41:01.689] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C15.dat
[12:41:01.689] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:41:01.689] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:41:01.689] <TB2>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[12:41:01.689] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:41:01.773] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:41:01.773] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:41:01.773] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:41:01.773] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:41:01.776] <TB2>     INFO: ######################################################################
[12:41:01.776] <TB2>     INFO: PixTestTiming::doTest()
[12:41:01.776] <TB2>     INFO: ######################################################################
[12:41:01.776] <TB2>     INFO:    ----------------------------------------------------------------------
[12:41:01.776] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[12:41:01.776] <TB2>     INFO:    ----------------------------------------------------------------------
[12:41:01.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:41:03.858] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:41:06.131] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:41:08.404] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:41:10.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:41:12.950] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:41:15.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:41:17.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:41:19.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:41:22.043] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:41:24.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:41:26.590] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:41:28.863] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:41:31.137] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:41:33.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:41:35.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:41:37.956] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:41:39.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:41:40.995] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:41:42.514] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:41:44.035] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:41:45.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:41:47.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:41:48.592] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:41:50.111] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:41:53.036] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:42:05.335] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:42:17.028] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:42:28.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:42:40.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:42:53.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:43:05.623] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:43:17.949] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:43:20.222] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:43:21.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:43:23.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:43:24.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:43:26.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:43:27.823] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:43:29.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:43:30.864] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:43:36.229] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:43:38.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:43:40.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:43:43.050] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:43:45.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:43:47.597] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:43:49.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:43:52.144] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:43:54.228] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:43:56.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:43:58.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:44:01.050] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:44:03.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:44:05.597] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:44:07.869] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:44:10.142] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:44:11.662] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:44:13.935] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:44:16.208] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:44:18.481] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:44:20.755] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:44:23.028] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:44:25.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:44:27.574] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:44:29.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:44:31.555] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:44:33.828] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:44:36.101] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:44:38.374] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:44:40.648] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:44:42.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:44:45.195] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:44:47.467] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:44:49.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:44:52.013] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:44:54.287] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:44:56.560] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:44:58.833] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:45:01.106] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:45:03.380] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:45:04.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:45:06.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:45:07.939] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:45:09.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:45:10.979] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:45:12.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:45:14.019] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:45:15.542] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:45:17.063] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:45:18.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:45:31.006] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:45:32.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:45:34.047] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:45:35.567] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:45:37.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:45:38.608] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:45:40.316] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:45:41.836] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:45:43.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:45:44.877] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:45:46.398] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:45:47.918] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:45:49.439] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:45:50.959] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:45:53.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:45:55.506] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:45:57.779] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:46:00.052] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:46:02.326] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:46:04.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:46:06.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:46:09.146] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:46:10.853] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:46:13.126] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:46:15.399] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:46:17.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:46:19.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:46:22.235] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:46:24.508] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:46:26.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:46:29.054] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:46:31.327] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:46:33.600] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:46:35.873] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:46:38.147] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:46:40.420] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:46:42.693] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:46:45.351] <TB2>     INFO: TBM Phase Settings: 240
[12:46:45.351] <TB2>     INFO: 400MHz Phase: 4
[12:46:45.351] <TB2>     INFO: 160MHz Phase: 7
[12:46:45.351] <TB2>     INFO: Functional Phase Area: 5
[12:46:45.354] <TB2>     INFO: Test took 343578 ms.
[12:46:45.354] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:46:45.354] <TB2>     INFO:    ----------------------------------------------------------------------
[12:46:45.354] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[12:46:45.354] <TB2>     INFO:    ----------------------------------------------------------------------
[12:46:45.354] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:46:47.811] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:46:49.894] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:46:52.354] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:46:54.438] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:46:56.334] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:46:58.605] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:47:00.689] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:47:03.714] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:47:05.234] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:47:06.755] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:47:08.276] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:47:09.797] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:47:11.317] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:47:12.837] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:47:14.357] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:47:15.878] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:47:17.398] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:47:18.918] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:47:21.192] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:47:23.465] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:47:25.738] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:47:28.012] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:47:30.286] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:47:31.805] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:47:33.325] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:47:34.847] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:47:37.120] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:47:39.393] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:47:41.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:47:43.939] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:47:46.213] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:47:47.733] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:47:49.254] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:47:50.773] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:47:53.047] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:47:55.321] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:47:57.594] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:47:59.868] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:48:02.141] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:48:03.661] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:48:05.180] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:48:06.699] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:48:08.973] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:48:11.245] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:48:13.519] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:48:15.793] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:48:18.067] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:48:19.585] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:48:21.105] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:48:23.379] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:48:25.652] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:48:27.926] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:48:30.199] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:48:32.473] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:48:34.746] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:48:36.267] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:48:37.786] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:48:39.307] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:48:40.827] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:48:42.347] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:48:43.867] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:48:45.388] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:48:46.908] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:48:48.812] <TB2>     INFO: ROC Delay Settings: 228
[12:48:48.812] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[12:48:48.812] <TB2>     INFO: ROC Port 0 Delay: 4
[12:48:48.812] <TB2>     INFO: ROC Port 1 Delay: 4
[12:48:48.812] <TB2>     INFO: Functional ROC Area: 5
[12:48:48.815] <TB2>     INFO: Test took 123461 ms.
[12:48:48.815] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[12:48:48.815] <TB2>     INFO:    ----------------------------------------------------------------------
[12:48:48.815] <TB2>     INFO:    PixTestTiming::TimingTest()
[12:48:48.815] <TB2>     INFO:    ----------------------------------------------------------------------
[12:48:49.954] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4308 4308 4308 4308 4308 4308 4308 4308 e062 c000 a101 80c0 4308 4309 4308 4308 4308 4308 4309 4309 e062 c000 
[12:48:49.954] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a102 8000 4308 4308 4309 4309 4308 4309 4309 4309 e022 c000 
[12:48:49.954] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4308 4308 4308 4308 4309 4308 4308 4308 e022 c000 a103 8040 4308 4308 4308 4309 4308 4308 4308 4309 e022 c000 
[12:48:49.954] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:49:04.261] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:49:04.261] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:49:18.546] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:49:18.546] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:49:32.635] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:49:32.635] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:49:46.757] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:49:46.757] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:50:00.858] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:00.858] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:50:14.886] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:14.886] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:50:28.914] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:28.914] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:50:42.970] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:42.970] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:50:56.998] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:56.998] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:51:11.034] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:11.417] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:11.429] <TB2>     INFO: Decoding statistics:
[12:51:11.430] <TB2>     INFO:   General information:
[12:51:11.430] <TB2>     INFO: 	 16bit words read:         240000000
[12:51:11.430] <TB2>     INFO: 	 valid events total:       20000000
[12:51:11.430] <TB2>     INFO: 	 empty events:             20000000
[12:51:11.430] <TB2>     INFO: 	 valid events with pixels: 0
[12:51:11.430] <TB2>     INFO: 	 valid pixel hits:         0
[12:51:11.430] <TB2>     INFO:   Event errors: 	           0
[12:51:11.430] <TB2>     INFO: 	 start marker:             0
[12:51:11.430] <TB2>     INFO: 	 stop marker:              0
[12:51:11.430] <TB2>     INFO: 	 overflow:                 0
[12:51:11.430] <TB2>     INFO: 	 invalid 5bit words:       0
[12:51:11.430] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[12:51:11.430] <TB2>     INFO:   TBM errors: 		           0
[12:51:11.430] <TB2>     INFO: 	 flawed TBM headers:       0
[12:51:11.430] <TB2>     INFO: 	 flawed TBM trailers:      0
[12:51:11.430] <TB2>     INFO: 	 event ID mismatches:      0
[12:51:11.430] <TB2>     INFO:   ROC errors: 		           0
[12:51:11.430] <TB2>     INFO: 	 missing ROC header(s):    0
[12:51:11.430] <TB2>     INFO: 	 misplaced readback start: 0
[12:51:11.430] <TB2>     INFO:   Pixel decoding errors:	   0
[12:51:11.430] <TB2>     INFO: 	 pixel data incomplete:    0
[12:51:11.430] <TB2>     INFO: 	 pixel address:            0
[12:51:11.430] <TB2>     INFO: 	 pulse height fill bit:    0
[12:51:11.430] <TB2>     INFO: 	 buffer corruption:        0
[12:51:11.430] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:11.430] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:51:11.430] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:11.430] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:11.430] <TB2>     INFO:    Read back bit status: 1
[12:51:11.430] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:11.430] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:11.430] <TB2>     INFO:    Timings are good!
[12:51:11.430] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:11.430] <TB2>     INFO: Test took 142615 ms.
[12:51:11.430] <TB2>     INFO: PixTestTiming::TimingTest() done.
[12:51:11.430] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:51:11.430] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:51:11.431] <TB2>     INFO: PixTestTiming::doTest took 609658 ms.
[12:51:11.431] <TB2>     INFO: PixTestTiming::doTest() done
[12:51:11.431] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:51:11.431] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[12:51:11.431] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[12:51:11.431] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[12:51:11.431] <TB2>     INFO: Write out ROCDelayScan3_V0
[12:51:11.431] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[12:51:11.432] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:51:11.783] <TB2>     INFO: ######################################################################
[12:51:11.783] <TB2>     INFO: PixTestAlive::doTest()
[12:51:11.783] <TB2>     INFO: ######################################################################
[12:51:11.786] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:11.786] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:51:11.786] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:11.788] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:51:12.135] <TB2>     INFO: Expecting 41600 events.
[12:51:16.190] <TB2>     INFO: 41600 events read in total (3340ms).
[12:51:16.190] <TB2>     INFO: Test took 4402ms.
[12:51:16.198] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:16.198] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:51:16.198] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:51:16.575] <TB2>     INFO: PixTestAlive::aliveTest() done
[12:51:16.575] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:51:16.575] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:51:16.578] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:16.578] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:51:16.578] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:16.579] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:51:16.927] <TB2>     INFO: Expecting 41600 events.
[12:51:19.888] <TB2>     INFO: 41600 events read in total (2246ms).
[12:51:19.888] <TB2>     INFO: Test took 3309ms.
[12:51:19.888] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:19.888] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:51:19.888] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:51:19.889] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:51:20.295] <TB2>     INFO: PixTestAlive::maskTest() done
[12:51:20.295] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:51:20.298] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:20.298] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:51:20.298] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:20.300] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:51:20.645] <TB2>     INFO: Expecting 41600 events.
[12:51:24.712] <TB2>     INFO: 41600 events read in total (3352ms).
[12:51:24.713] <TB2>     INFO: Test took 4413ms.
[12:51:24.720] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:24.720] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:51:24.720] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:51:25.094] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[12:51:25.094] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:51:25.094] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:51:25.094] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[12:51:25.102] <TB2>     INFO: ######################################################################
[12:51:25.102] <TB2>     INFO: PixTestTrim::doTest()
[12:51:25.102] <TB2>     INFO: ######################################################################
[12:51:25.104] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:25.104] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:51:25.104] <TB2>     INFO:    ----------------------------------------------------------------------
[12:51:25.181] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:51:25.181] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:51:25.194] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:51:25.194] <TB2>     INFO:     run 1 of 1
[12:51:25.194] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:51:25.537] <TB2>     INFO: Expecting 5025280 events.
[12:52:10.914] <TB2>     INFO: 1419160 events read in total (44663ms).
[12:52:55.409] <TB2>     INFO: 2824608 events read in total (89159ms).
[12:53:40.228] <TB2>     INFO: 4242272 events read in total (133978ms).
[12:54:04.794] <TB2>     INFO: 5025280 events read in total (158543ms).
[12:54:04.834] <TB2>     INFO: Test took 159640ms.
[12:54:04.889] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:04.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:54:06.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:54:07.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:54:09.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:54:10.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:54:11.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:54:13.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:54:14.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:54:15.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:54:17.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:54:18.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:54:19.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:54:21.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:54:22.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:54:23.948] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:54:25.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:54:26.646] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 186396672
[12:54:26.650] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0402 minThrLimit = 99.0307 minThrNLimit = 120.397 -> result = 99.0402 -> 99
[12:54:26.650] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4585 minThrLimit = 96.4547 minThrNLimit = 114.728 -> result = 96.4585 -> 96
[12:54:26.650] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.311 minThrLimit = 101.295 minThrNLimit = 120.674 -> result = 101.311 -> 101
[12:54:26.651] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.329 minThrLimit = 103.312 minThrNLimit = 124.455 -> result = 103.329 -> 103
[12:54:26.651] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6098 minThrLimit = 95.5972 minThrNLimit = 117.651 -> result = 95.6098 -> 95
[12:54:26.651] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2627 minThrLimit = 94.2595 minThrNLimit = 112.103 -> result = 94.2627 -> 94
[12:54:26.652] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0005 minThrLimit = 93.9953 minThrNLimit = 119.648 -> result = 94.0005 -> 94
[12:54:26.652] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4032 minThrLimit = 92.3972 minThrNLimit = 110.998 -> result = 92.4032 -> 92
[12:54:26.653] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9833 minThrLimit = 88.9038 minThrNLimit = 107.897 -> result = 88.9833 -> 88
[12:54:26.653] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.782 minThrLimit = 102.755 minThrNLimit = 128.383 -> result = 102.782 -> 102
[12:54:26.653] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2259 minThrLimit = 95.2182 minThrNLimit = 117.504 -> result = 95.2259 -> 95
[12:54:26.654] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9484 minThrLimit = 93.9074 minThrNLimit = 116.33 -> result = 93.9484 -> 93
[12:54:26.654] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5698 minThrLimit = 94.549 minThrNLimit = 116.999 -> result = 94.5698 -> 94
[12:54:26.655] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.117 minThrLimit = 105.078 minThrNLimit = 127.915 -> result = 105.117 -> 105
[12:54:26.655] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.124 minThrLimit = 97.1017 minThrNLimit = 117.646 -> result = 97.124 -> 97
[12:54:26.655] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1288 minThrLimit = 99.1249 minThrNLimit = 121.261 -> result = 99.1288 -> 99
[12:54:26.655] <TB2>     INFO: ROC 0 VthrComp = 99
[12:54:26.655] <TB2>     INFO: ROC 1 VthrComp = 96
[12:54:26.656] <TB2>     INFO: ROC 2 VthrComp = 101
[12:54:26.656] <TB2>     INFO: ROC 3 VthrComp = 103
[12:54:26.656] <TB2>     INFO: ROC 4 VthrComp = 95
[12:54:26.656] <TB2>     INFO: ROC 5 VthrComp = 94
[12:54:26.656] <TB2>     INFO: ROC 6 VthrComp = 94
[12:54:26.656] <TB2>     INFO: ROC 7 VthrComp = 92
[12:54:26.656] <TB2>     INFO: ROC 8 VthrComp = 88
[12:54:26.657] <TB2>     INFO: ROC 9 VthrComp = 102
[12:54:26.657] <TB2>     INFO: ROC 10 VthrComp = 95
[12:54:26.657] <TB2>     INFO: ROC 11 VthrComp = 93
[12:54:26.657] <TB2>     INFO: ROC 12 VthrComp = 94
[12:54:26.657] <TB2>     INFO: ROC 13 VthrComp = 105
[12:54:26.657] <TB2>     INFO: ROC 14 VthrComp = 97
[12:54:26.657] <TB2>     INFO: ROC 15 VthrComp = 99
[12:54:26.657] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:54:26.657] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:54:26.670] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:54:26.670] <TB2>     INFO:     run 1 of 1
[12:54:26.670] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:54:27.016] <TB2>     INFO: Expecting 5025280 events.
[12:55:02.739] <TB2>     INFO: 890216 events read in total (35008ms).
[12:55:36.224] <TB2>     INFO: 1777528 events read in total (68493ms).
[12:56:11.198] <TB2>     INFO: 2663344 events read in total (103467ms).
[12:56:45.953] <TB2>     INFO: 3539632 events read in total (138222ms).
[12:57:20.789] <TB2>     INFO: 4411304 events read in total (173058ms).
[12:57:45.534] <TB2>     INFO: 5025280 events read in total (197803ms).
[12:57:45.602] <TB2>     INFO: Test took 198933ms.
[12:57:45.778] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:57:46.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:57:47.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:57:49.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:57:50.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:57:52.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:57:54.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:57:55.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:57:57.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:57:59.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:58:00.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:58:02.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:58:03.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:58:05.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:58:07.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:58:08.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:58:10.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:58:12.063] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287625216
[12:58:12.066] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.4521 for pixel 13/10 mean/min/max = 45.0292/31.4621/58.5962
[12:58:12.066] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 65.2145 for pixel 6/24 mean/min/max = 48.3826/31.2935/65.4718
[12:58:12.067] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.6468 for pixel 4/8 mean/min/max = 45.6959/31.7147/59.6771
[12:58:12.067] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.8626 for pixel 26/75 mean/min/max = 45.2847/32.6402/57.9292
[12:58:12.068] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.6708 for pixel 0/50 mean/min/max = 46.8442/31.9425/61.746
[12:58:12.068] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.7919 for pixel 2/6 mean/min/max = 44.7927/32.6943/56.8911
[12:58:12.068] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.2363 for pixel 8/79 mean/min/max = 44.0046/32.6428/55.3664
[12:58:12.069] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.5272 for pixel 14/11 mean/min/max = 46.5629/33.549/59.5767
[12:58:12.069] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.0794 for pixel 8/18 mean/min/max = 47.2215/34.2591/60.1838
[12:58:12.069] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 61.5336 for pixel 0/77 mean/min/max = 46.8978/32.0796/61.7161
[12:58:12.070] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.852 for pixel 0/22 mean/min/max = 44.158/32.245/56.0711
[12:58:12.070] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.5143 for pixel 0/18 mean/min/max = 46.5808/32.5196/60.642
[12:58:12.070] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.2407 for pixel 32/6 mean/min/max = 45.8564/32.2868/59.4261
[12:58:12.071] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.9528 for pixel 0/36 mean/min/max = 45.9813/33.87/58.0926
[12:58:12.071] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.8509 for pixel 6/3 mean/min/max = 44.8462/31.8293/57.8631
[12:58:12.071] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.1701 for pixel 17/5 mean/min/max = 43.286/31.2649/55.3071
[12:58:12.071] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:58:12.203] <TB2>     INFO: Expecting 411648 events.
[12:58:19.666] <TB2>     INFO: 411648 events read in total (6748ms).
[12:58:19.673] <TB2>     INFO: Expecting 411648 events.
[12:58:27.048] <TB2>     INFO: 411648 events read in total (6713ms).
[12:58:27.057] <TB2>     INFO: Expecting 411648 events.
[12:58:34.425] <TB2>     INFO: 411648 events read in total (6704ms).
[12:58:34.435] <TB2>     INFO: Expecting 411648 events.
[12:58:42.124] <TB2>     INFO: 411648 events read in total (7020ms).
[12:58:42.137] <TB2>     INFO: Expecting 411648 events.
[12:58:49.749] <TB2>     INFO: 411648 events read in total (6952ms).
[12:58:49.765] <TB2>     INFO: Expecting 411648 events.
[12:58:57.319] <TB2>     INFO: 411648 events read in total (6900ms).
[12:58:57.339] <TB2>     INFO: Expecting 411648 events.
[12:59:04.698] <TB2>     INFO: 411648 events read in total (6704ms).
[12:59:04.718] <TB2>     INFO: Expecting 411648 events.
[12:59:12.077] <TB2>     INFO: 411648 events read in total (6703ms).
[12:59:12.100] <TB2>     INFO: Expecting 411648 events.
[12:59:19.477] <TB2>     INFO: 411648 events read in total (6724ms).
[12:59:19.503] <TB2>     INFO: Expecting 411648 events.
[12:59:27.134] <TB2>     INFO: 411648 events read in total (6984ms).
[12:59:27.160] <TB2>     INFO: Expecting 411648 events.
[12:59:34.824] <TB2>     INFO: 411648 events read in total (7013ms).
[12:59:34.854] <TB2>     INFO: Expecting 411648 events.
[12:59:42.560] <TB2>     INFO: 411648 events read in total (7062ms).
[12:59:42.594] <TB2>     INFO: Expecting 411648 events.
[12:59:50.295] <TB2>     INFO: 411648 events read in total (7065ms).
[12:59:50.330] <TB2>     INFO: Expecting 411648 events.
[12:59:57.957] <TB2>     INFO: 411648 events read in total (6998ms).
[12:59:57.996] <TB2>     INFO: Expecting 411648 events.
[13:00:05.692] <TB2>     INFO: 411648 events read in total (7059ms).
[13:00:05.731] <TB2>     INFO: Expecting 411648 events.
[13:00:13.418] <TB2>     INFO: 411648 events read in total (7059ms).
[13:00:13.460] <TB2>     INFO: Test took 121389ms.
[13:00:13.958] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1272 < 35 for itrim+1 = 118; old thr = 34.7648 ... break
[13:00:13.988] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1435 < 35 for itrim = 128; old thr = 33.5 ... break
[13:00:14.016] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5854 < 35 for itrim = 100; old thr = 33.8472 ... break
[13:00:14.047] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1115 < 35 for itrim = 101; old thr = 34.3801 ... break
[13:00:14.080] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2657 < 35 for itrim+1 = 118; old thr = 34.924 ... break
[13:00:14.111] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2755 < 35 for itrim = 106; old thr = 34.1843 ... break
[13:00:14.144] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1298 < 35 for itrim = 93; old thr = 32.6197 ... break
[13:00:14.177] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9914 < 35 for itrim+1 = 102; old thr = 34.3983 ... break
[13:00:14.207] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4812 < 35 for itrim+1 = 109; old thr = 34.557 ... break
[13:00:14.234] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.518 < 35 for itrim = 103; old thr = 33.5443 ... break
[13:00:14.267] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0078 < 35 for itrim = 97; old thr = 34.7394 ... break
[13:00:14.301] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2454 < 35 for itrim = 112; old thr = 33.8646 ... break
[13:00:14.339] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5005 < 35 for itrim+1 = 108; old thr = 34.5368 ... break
[13:00:14.367] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0634 < 35 for itrim = 94; old thr = 34.5151 ... break
[13:00:14.404] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3445 < 35 for itrim = 114; old thr = 33.9608 ... break
[13:00:14.446] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6799 < 35 for itrim+1 = 107; old thr = 34.7187 ... break
[13:00:14.522] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:00:14.532] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:00:14.532] <TB2>     INFO:     run 1 of 1
[13:00:14.533] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:00:14.881] <TB2>     INFO: Expecting 5025280 events.
[13:00:50.556] <TB2>     INFO: 870760 events read in total (34960ms).
[13:01:25.507] <TB2>     INFO: 1739504 events read in total (69911ms).
[13:02:00.287] <TB2>     INFO: 2608184 events read in total (104691ms).
[13:02:34.840] <TB2>     INFO: 3465384 events read in total (139244ms).
[13:03:09.479] <TB2>     INFO: 4318480 events read in total (173883ms).
[13:03:38.084] <TB2>     INFO: 5025280 events read in total (202488ms).
[13:03:38.158] <TB2>     INFO: Test took 203625ms.
[13:03:38.345] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:38.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:03:40.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:03:41.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:03:43.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:03:44.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:03:46.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:03:48.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:03:49.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:03:51.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:03:52.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:03:54.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:03:55.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:03:57.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:03:58.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:04:00.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:04:02.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:04:03.591] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261718016
[13:04:03.592] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 3.388388 .. 255.000000
[13:04:03.668] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:04:03.679] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:04:03.679] <TB2>     INFO:     run 1 of 1
[13:04:03.679] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:04:04.027] <TB2>     INFO: Expecting 8419840 events.
[13:04:37.239] <TB2>     INFO: 821960 events read in total (32497ms).
[13:05:09.540] <TB2>     INFO: 1643944 events read in total (64798ms).
[13:05:43.235] <TB2>     INFO: 2465992 events read in total (98493ms).
[13:06:16.954] <TB2>     INFO: 3288360 events read in total (132212ms).
[13:06:50.480] <TB2>     INFO: 4110720 events read in total (165738ms).
[13:07:24.366] <TB2>     INFO: 4932536 events read in total (199624ms).
[13:07:57.623] <TB2>     INFO: 5752912 events read in total (232881ms).
[13:08:31.253] <TB2>     INFO: 6572640 events read in total (266511ms).
[13:09:04.757] <TB2>     INFO: 7391120 events read in total (300015ms).
[13:09:38.539] <TB2>     INFO: 8209832 events read in total (333797ms).
[13:09:47.300] <TB2>     INFO: 8419840 events read in total (342558ms).
[13:09:47.394] <TB2>     INFO: Test took 343716ms.
[13:09:47.746] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:09:48.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:09:50.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:09:52.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:09:54.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:09:55.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:09:57.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:09:59.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:10:01.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:10:03.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:10:05.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:10:07.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:10:08.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:10:10.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:10:12.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:10:14.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:10:16.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:10:18.427] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404107264
[13:10:18.508] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.313816 .. 45.241873
[13:10:18.584] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:10:18.594] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:10:18.594] <TB2>     INFO:     run 1 of 1
[13:10:18.594] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:10:18.942] <TB2>     INFO: Expecting 1664000 events.
[13:10:58.038] <TB2>     INFO: 1159408 events read in total (38375ms).
[13:11:15.873] <TB2>     INFO: 1664000 events read in total (56210ms).
[13:11:15.889] <TB2>     INFO: Test took 57295ms.
[13:11:15.924] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:15.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:11:16.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:11:17.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:11:18.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:11:19.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:11:20.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:11:21.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:11:22.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:11:23.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:11:24.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:11:25.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:11:26.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:11:27.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:11:28.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:11:29.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:11:30.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:11:31.477] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296435712
[13:11:31.558] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.892768 .. 41.025327
[13:11:31.634] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:11:31.644] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:11:31.644] <TB2>     INFO:     run 1 of 1
[13:11:31.644] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:11:31.991] <TB2>     INFO: Expecting 1397760 events.
[13:12:13.705] <TB2>     INFO: 1176392 events read in total (40999ms).
[13:12:21.749] <TB2>     INFO: 1397760 events read in total (49043ms).
[13:12:21.766] <TB2>     INFO: Test took 50123ms.
[13:12:21.798] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:21.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:12:22.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:12:23.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:12:24.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:12:25.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:12:26.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:12:27.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:12:28.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:12:29.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:12:30.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:12:31.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:12:32.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:12:32.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:12:33.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:12:34.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:12:35.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:12:36.704] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313061376
[13:12:36.784] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.551025 .. 40.762501
[13:12:36.860] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:12:36.870] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:12:36.870] <TB2>     INFO:     run 1 of 1
[13:12:36.870] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:12:37.215] <TB2>     INFO: Expecting 1297920 events.
[13:13:18.978] <TB2>     INFO: 1177456 events read in total (41048ms).
[13:13:23.510] <TB2>     INFO: 1297920 events read in total (45580ms).
[13:13:23.521] <TB2>     INFO: Test took 46651ms.
[13:13:23.549] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:23.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:13:24.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:13:25.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:13:26.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:13:27.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:13:28.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:13:29.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:13:30.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:13:31.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:13:32.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:13:32.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:13:33.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:13:34.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:13:35.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:13:36.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:13:37.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:13:38.661] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315949056
[13:13:38.745] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:13:38.746] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:13:38.756] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:13:38.756] <TB2>     INFO:     run 1 of 1
[13:13:38.756] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:13:39.105] <TB2>     INFO: Expecting 1364480 events.
[13:14:17.190] <TB2>     INFO: 1075760 events read in total (37370ms).
[13:14:27.972] <TB2>     INFO: 1364480 events read in total (48152ms).
[13:14:27.984] <TB2>     INFO: Test took 49228ms.
[13:14:28.016] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:28.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:14:29.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:14:30.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:14:30.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:14:31.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:14:32.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:14:33.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:14:34.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:14:35.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:14:36.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:14:37.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:14:38.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:14:39.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:14:40.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:14:41.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:14:42.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:14:43.481] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 286662656
[13:14:43.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C0.dat
[13:14:43.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C1.dat
[13:14:43.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C2.dat
[13:14:43.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C3.dat
[13:14:43.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C4.dat
[13:14:43.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C5.dat
[13:14:43.520] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C6.dat
[13:14:43.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C7.dat
[13:14:43.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C8.dat
[13:14:43.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C9.dat
[13:14:43.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C10.dat
[13:14:43.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C11.dat
[13:14:43.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C12.dat
[13:14:43.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C13.dat
[13:14:43.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C14.dat
[13:14:43.521] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C15.dat
[13:14:43.522] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C0.dat
[13:14:43.529] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C1.dat
[13:14:43.536] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C2.dat
[13:14:43.543] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C3.dat
[13:14:43.550] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C4.dat
[13:14:43.557] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C5.dat
[13:14:43.564] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C6.dat
[13:14:43.571] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C7.dat
[13:14:43.578] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C8.dat
[13:14:43.585] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C9.dat
[13:14:43.592] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C10.dat
[13:14:43.599] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C11.dat
[13:14:43.606] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C12.dat
[13:14:43.613] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C13.dat
[13:14:43.620] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C14.dat
[13:14:43.627] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C15.dat
[13:14:43.634] <TB2>     INFO: PixTestTrim::trimTest() done
[13:14:43.634] <TB2>     INFO: vtrim:     118 128 100 101 118 106  93 102 109 103  97 112 108  94 114 107 
[13:14:43.634] <TB2>     INFO: vthrcomp:   99  96 101 103  95  94  94  92  88 102  95  93  94 105  97  99 
[13:14:43.634] <TB2>     INFO: vcal mean:  34.91  34.96  34.94  34.95  34.98  34.99  34.98  34.99  35.01  35.00  34.97  34.97  34.93  34.96  34.94  35.00 
[13:14:43.634] <TB2>     INFO: vcal RMS:    0.89   0.98   0.88   0.89   0.90   0.86   0.80   0.86   0.86   0.87   0.85   0.83   0.84   0.84   0.87   0.85 
[13:14:43.634] <TB2>     INFO: bits mean:   9.86   9.46   9.70   9.68   9.10  10.01   9.88   8.99   9.26   8.99   9.79   8.93   9.37   9.09  10.08  10.56 
[13:14:43.634] <TB2>     INFO: bits RMS:    2.67   2.60   2.64   2.61   2.82   2.45   2.56   2.71   2.41   2.84   2.64   2.83   2.72   2.57   2.49   2.46 
[13:14:43.644] <TB2>     INFO:    ----------------------------------------------------------------------
[13:14:43.644] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:14:43.644] <TB2>     INFO:    ----------------------------------------------------------------------
[13:14:43.648] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:14:43.648] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:14:43.660] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:14:43.660] <TB2>     INFO:     run 1 of 1
[13:14:43.660] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:14:44.007] <TB2>     INFO: Expecting 4160000 events.
[13:15:32.028] <TB2>     INFO: 1182710 events read in total (47306ms).
[13:16:19.106] <TB2>     INFO: 2350755 events read in total (94385ms).
[13:17:03.286] <TB2>     INFO: 3503510 events read in total (138564ms).
[13:17:29.971] <TB2>     INFO: 4160000 events read in total (165249ms).
[13:17:30.037] <TB2>     INFO: Test took 166377ms.
[13:17:30.156] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:30.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:17:32.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:17:34.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:17:36.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:17:38.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:17:40.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:17:42.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:17:44.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:17:46.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:17:48.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:17:50.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:17:52.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:17:54.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:17:56.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:17:58.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:18:00.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:18:02.059] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299229184
[13:18:02.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:18:02.134] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:18:02.134] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[13:18:02.144] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:18:02.145] <TB2>     INFO:     run 1 of 1
[13:18:02.145] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:18:02.490] <TB2>     INFO: Expecting 3764800 events.
[13:18:50.699] <TB2>     INFO: 1196225 events read in total (47494ms).
[13:19:35.240] <TB2>     INFO: 2373650 events read in total (92035ms).
[13:20:22.020] <TB2>     INFO: 3540140 events read in total (138815ms).
[13:20:31.243] <TB2>     INFO: 3764800 events read in total (148038ms).
[13:20:31.294] <TB2>     INFO: Test took 149149ms.
[13:20:31.401] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:31.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:20:33.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:20:35.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:20:37.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:20:39.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:20:40.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:20:42.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:20:44.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:20:46.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:20:48.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:20:50.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:20:52.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:20:54.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:20:55.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:20:57.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:20:59.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:21:01.471] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284495872
[13:21:01.472] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:21:01.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:21:01.550] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[13:21:01.560] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:21:01.561] <TB2>     INFO:     run 1 of 1
[13:21:01.561] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:21:01.903] <TB2>     INFO: Expecting 3494400 events.
[13:21:50.794] <TB2>     INFO: 1249875 events read in total (48176ms).
[13:22:38.943] <TB2>     INFO: 2476135 events read in total (96325ms).
[13:23:18.120] <TB2>     INFO: 3494400 events read in total (135503ms).
[13:23:18.175] <TB2>     INFO: Test took 136615ms.
[13:23:18.268] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:18.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:23:20.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:23:22.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:23:23.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:23:25.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:23:27.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:23:29.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:23:31.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:23:32.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:23:34.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:23:36.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:23:38.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:23:40.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:23:42.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:23:43.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:23:45.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:23:47.489] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283918336
[13:23:47.490] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:23:47.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:23:47.564] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[13:23:47.574] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:23:47.574] <TB2>     INFO:     run 1 of 1
[13:23:47.574] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:47.917] <TB2>     INFO: Expecting 3494400 events.
[13:24:35.597] <TB2>     INFO: 1249125 events read in total (46965ms).
[13:25:23.615] <TB2>     INFO: 2475295 events read in total (94983ms).
[13:26:02.291] <TB2>     INFO: 3494400 events read in total (133659ms).
[13:26:02.336] <TB2>     INFO: Test took 134762ms.
[13:26:02.424] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:02.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:04.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:06.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:07.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:09.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:11.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:13.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:14.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:16.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:18.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:20.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:22.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:23.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:25.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:27.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:29.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:30.929] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252248064
[13:26:30.930] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:26:30.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:26:30.004] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[13:26:31.015] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:26:31.015] <TB2>     INFO:     run 1 of 1
[13:26:31.015] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:31.362] <TB2>     INFO: Expecting 3473600 events.
[13:27:20.851] <TB2>     INFO: 1254045 events read in total (48774ms).
[13:28:08.868] <TB2>     INFO: 2483890 events read in total (96791ms).
[13:28:46.713] <TB2>     INFO: 3473600 events read in total (134637ms).
[13:28:46.761] <TB2>     INFO: Test took 135747ms.
[13:28:46.851] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:47.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:48.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:50.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:52.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:54.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:55.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:57.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:59.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:01.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:02.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:04.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:06.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:08.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:09.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:11.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:13.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:15.256] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311476224
[13:29:15.257] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.60884, thr difference RMS: 1.67222
[13:29:15.257] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.0422, thr difference RMS: 1.38926
[13:29:15.257] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.7398, thr difference RMS: 1.23624
[13:29:15.258] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.2308, thr difference RMS: 1.24685
[13:29:15.258] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.25842, thr difference RMS: 1.76757
[13:29:15.258] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.63443, thr difference RMS: 1.66273
[13:29:15.258] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.60176, thr difference RMS: 1.60067
[13:29:15.258] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.49589, thr difference RMS: 1.78504
[13:29:15.259] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.84923, thr difference RMS: 1.64848
[13:29:15.259] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.6691, thr difference RMS: 1.29795
[13:29:15.259] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.64135, thr difference RMS: 1.57107
[13:29:15.259] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.15858, thr difference RMS: 1.46862
[13:29:15.259] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.71484, thr difference RMS: 1.76106
[13:29:15.260] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.8115, thr difference RMS: 1.22645
[13:29:15.260] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.49963, thr difference RMS: 1.3896
[13:29:15.260] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.36354, thr difference RMS: 1.67727
[13:29:15.260] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.5086, thr difference RMS: 1.69004
[13:29:15.261] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.97953, thr difference RMS: 1.37402
[13:29:15.261] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.847, thr difference RMS: 1.23901
[13:29:15.261] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.3113, thr difference RMS: 1.26583
[13:29:15.261] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.13792, thr difference RMS: 1.80718
[13:29:15.261] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.53849, thr difference RMS: 1.70627
[13:29:15.262] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.60872, thr difference RMS: 1.5837
[13:29:15.262] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.48828, thr difference RMS: 1.78952
[13:29:15.262] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.85306, thr difference RMS: 1.63259
[13:29:15.262] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.7294, thr difference RMS: 1.31852
[13:29:15.262] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.62805, thr difference RMS: 1.59532
[13:29:15.263] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.1286, thr difference RMS: 1.48336
[13:29:15.263] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.6991, thr difference RMS: 1.81419
[13:29:15.263] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 12.005, thr difference RMS: 1.21409
[13:29:15.263] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.42099, thr difference RMS: 1.40934
[13:29:15.263] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.35674, thr difference RMS: 1.67899
[13:29:15.264] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.43786, thr difference RMS: 1.70566
[13:29:15.264] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.90602, thr difference RMS: 1.36772
[13:29:15.264] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.8819, thr difference RMS: 1.23063
[13:29:15.264] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.3862, thr difference RMS: 1.24331
[13:29:15.264] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.09135, thr difference RMS: 1.8085
[13:29:15.265] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.55483, thr difference RMS: 1.69076
[13:29:15.265] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.65359, thr difference RMS: 1.57327
[13:29:15.265] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.54952, thr difference RMS: 1.80231
[13:29:15.265] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.93272, thr difference RMS: 1.64284
[13:29:15.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.92, thr difference RMS: 1.30295
[13:29:15.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.75197, thr difference RMS: 1.59918
[13:29:15.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.19294, thr difference RMS: 1.48899
[13:29:15.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.72757, thr difference RMS: 1.8158
[13:29:15.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 12.2427, thr difference RMS: 1.20787
[13:29:15.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.44165, thr difference RMS: 1.42999
[13:29:15.267] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.40887, thr difference RMS: 1.68106
[13:29:15.267] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.42668, thr difference RMS: 1.70621
[13:29:15.267] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.89287, thr difference RMS: 1.38462
[13:29:15.267] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.9722, thr difference RMS: 1.22965
[13:29:15.267] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.3845, thr difference RMS: 1.26384
[13:29:15.268] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.06578, thr difference RMS: 1.78253
[13:29:15.268] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.62342, thr difference RMS: 1.67102
[13:29:15.268] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.67718, thr difference RMS: 1.58978
[13:29:15.268] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.63083, thr difference RMS: 1.7885
[13:29:15.268] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.00789, thr difference RMS: 1.66138
[13:29:15.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.0452, thr difference RMS: 1.30034
[13:29:15.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.80888, thr difference RMS: 1.59745
[13:29:15.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.25957, thr difference RMS: 1.49309
[13:29:15.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.76337, thr difference RMS: 1.7803
[13:29:15.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 12.4502, thr difference RMS: 1.17597
[13:29:15.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.44154, thr difference RMS: 1.38412
[13:29:15.270] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.40186, thr difference RMS: 1.66085
[13:29:15.370] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[13:29:15.372] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2270 seconds
[13:29:15.373] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:29:16.076] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:29:16.076] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:29:16.079] <TB2>     INFO: ######################################################################
[13:29:16.079] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[13:29:16.079] <TB2>     INFO: ######################################################################
[13:29:16.079] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:16.079] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:29:16.079] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:16.080] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:29:16.090] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:29:16.090] <TB2>     INFO:     run 1 of 1
[13:29:16.090] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:16.434] <TB2>     INFO: Expecting 59072000 events.
[13:29:45.264] <TB2>     INFO: 1073400 events read in total (28115ms).
[13:30:13.260] <TB2>     INFO: 2142800 events read in total (56111ms).
[13:30:41.273] <TB2>     INFO: 3214000 events read in total (84124ms).
[13:31:09.303] <TB2>     INFO: 4283400 events read in total (112154ms).
[13:31:37.341] <TB2>     INFO: 5351400 events read in total (140192ms).
[13:32:05.403] <TB2>     INFO: 6422800 events read in total (168254ms).
[13:32:33.533] <TB2>     INFO: 7493800 events read in total (196384ms).
[13:33:01.564] <TB2>     INFO: 8562600 events read in total (224415ms).
[13:33:29.685] <TB2>     INFO: 9634600 events read in total (252536ms).
[13:33:57.689] <TB2>     INFO: 10703400 events read in total (280540ms).
[13:34:25.760] <TB2>     INFO: 11773200 events read in total (308611ms).
[13:34:53.763] <TB2>     INFO: 12845600 events read in total (336614ms).
[13:35:21.758] <TB2>     INFO: 13914000 events read in total (364609ms).
[13:35:49.731] <TB2>     INFO: 14983800 events read in total (392582ms).
[13:36:17.802] <TB2>     INFO: 16054600 events read in total (420653ms).
[13:36:45.857] <TB2>     INFO: 17123600 events read in total (448708ms).
[13:37:13.930] <TB2>     INFO: 18195600 events read in total (476781ms).
[13:37:41.957] <TB2>     INFO: 19265400 events read in total (504808ms).
[13:38:09.942] <TB2>     INFO: 20333600 events read in total (532793ms).
[13:38:38.017] <TB2>     INFO: 21403600 events read in total (560868ms).
[13:39:05.965] <TB2>     INFO: 22474000 events read in total (588816ms).
[13:39:34.035] <TB2>     INFO: 23542800 events read in total (616886ms).
[13:40:02.020] <TB2>     INFO: 24614200 events read in total (644871ms).
[13:40:30.117] <TB2>     INFO: 25683000 events read in total (672968ms).
[13:40:58.111] <TB2>     INFO: 26751000 events read in total (700962ms).
[13:41:26.102] <TB2>     INFO: 27821000 events read in total (728953ms).
[13:41:54.153] <TB2>     INFO: 28892400 events read in total (757004ms).
[13:42:22.200] <TB2>     INFO: 29961200 events read in total (785051ms).
[13:42:50.314] <TB2>     INFO: 31032400 events read in total (813165ms).
[13:43:18.404] <TB2>     INFO: 32101400 events read in total (841255ms).
[13:43:46.441] <TB2>     INFO: 33169800 events read in total (869292ms).
[13:44:14.566] <TB2>     INFO: 34240400 events read in total (897417ms).
[13:44:42.622] <TB2>     INFO: 35310800 events read in total (925473ms).
[13:45:10.684] <TB2>     INFO: 36379400 events read in total (953535ms).
[13:45:38.742] <TB2>     INFO: 37449600 events read in total (981593ms).
[13:46:06.862] <TB2>     INFO: 38519000 events read in total (1009713ms).
[13:46:34.877] <TB2>     INFO: 39587800 events read in total (1037728ms).
[13:47:02.886] <TB2>     INFO: 40658800 events read in total (1065737ms).
[13:47:31.039] <TB2>     INFO: 41728600 events read in total (1093890ms).
[13:47:59.038] <TB2>     INFO: 42796600 events read in total (1121889ms).
[13:48:27.076] <TB2>     INFO: 43864600 events read in total (1149927ms).
[13:48:55.093] <TB2>     INFO: 44936800 events read in total (1177944ms).
[13:49:23.225] <TB2>     INFO: 46005200 events read in total (1206076ms).
[13:49:51.240] <TB2>     INFO: 47074000 events read in total (1234091ms).
[13:50:19.370] <TB2>     INFO: 48145200 events read in total (1262221ms).
[13:50:46.239] <TB2>     INFO: 49213000 events read in total (1289090ms).
[13:51:14.448] <TB2>     INFO: 50281400 events read in total (1317299ms).
[13:51:42.555] <TB2>     INFO: 51352400 events read in total (1345406ms).
[13:52:10.675] <TB2>     INFO: 52421800 events read in total (1373526ms).
[13:52:38.872] <TB2>     INFO: 53489200 events read in total (1401723ms).
[13:53:06.895] <TB2>     INFO: 54556400 events read in total (1429746ms).
[13:53:35.204] <TB2>     INFO: 55629000 events read in total (1458055ms).
[13:54:03.281] <TB2>     INFO: 56697200 events read in total (1486132ms).
[13:54:30.796] <TB2>     INFO: 57765600 events read in total (1513647ms).
[13:54:58.128] <TB2>     INFO: 58836800 events read in total (1540979ms).
[13:55:04.841] <TB2>     INFO: 59072000 events read in total (1547692ms).
[13:55:04.865] <TB2>     INFO: Test took 1548775ms.
[13:55:04.923] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:05.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:05.055] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:06.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:06.287] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:07.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:07.491] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:08.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:08.694] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:09.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:09.894] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:11.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:11.050] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:12.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:12.220] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:13.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:13.377] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:14.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:14.548] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:15.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:15.704] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:16.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:16.870] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:18.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:18.028] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:19.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:19.207] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:20.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:20.415] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:21.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:21.632] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:22.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:22.814] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:55:24.012] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 455557120
[13:55:24.040] <TB2>     INFO: PixTestScurves::scurves() done 
[13:55:24.040] <TB2>     INFO: Vcal mean:  35.04  35.15  35.08  35.07  35.07  35.09  35.09  35.14  35.12  35.17  35.07  35.08  35.05  35.10  35.06  35.10 
[13:55:24.040] <TB2>     INFO: Vcal RMS:    0.77   0.88   0.76   0.77   0.78   0.74   0.66   0.74   0.73   0.75   0.71   0.70   0.72   0.72   0.74   0.72 
[13:55:24.040] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:55:24.112] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:55:24.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:55:24.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:55:24.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:55:24.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:55:24.113] <TB2>     INFO: ######################################################################
[13:55:24.113] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:55:24.113] <TB2>     INFO: ######################################################################
[13:55:24.116] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:55:24.458] <TB2>     INFO: Expecting 41600 events.
[13:55:28.545] <TB2>     INFO: 41600 events read in total (3371ms).
[13:55:28.546] <TB2>     INFO: Test took 4430ms.
[13:55:28.554] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:28.554] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:55:28.554] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:55:28.559] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 47, 77] has eff 0/10
[13:55:28.559] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 47, 77]
[13:55:28.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[13:55:28.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:55:28.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:55:28.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:55:28.899] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:55:29.246] <TB2>     INFO: Expecting 41600 events.
[13:55:33.382] <TB2>     INFO: 41600 events read in total (3421ms).
[13:55:33.383] <TB2>     INFO: Test took 4484ms.
[13:55:33.391] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:33.391] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[13:55:33.391] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.246
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 166
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.089
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.973
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.284
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 183
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.075
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 177
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.671
[13:55:33.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.39
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.168
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.352
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.556
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.541
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.225
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[13:55:33.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.419
[13:55:33.398] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 175
[13:55:33.398] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 201.583
[13:55:33.398] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 202
[13:55:33.398] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.29
[13:55:33.398] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 181
[13:55:33.398] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.156
[13:55:33.398] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 182
[13:55:33.398] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:55:33.398] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:55:33.398] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:55:33.485] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:55:33.828] <TB2>     INFO: Expecting 41600 events.
[13:55:38.019] <TB2>     INFO: 41600 events read in total (3476ms).
[13:55:38.019] <TB2>     INFO: Test took 4534ms.
[13:55:38.027] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:38.027] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[13:55:38.027] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:55:38.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:55:38.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 0
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.9473
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 57
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8674
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 82
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6393
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [36 ,9] phvalue 82
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7548
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 71
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5884
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,62] phvalue 63
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8487
[13:55:38.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 85
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8389
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 73
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9249
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,8] phvalue 66
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8665
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 77
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.0219
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 85
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4822
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 77
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9486
[13:55:38.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 81
[13:55:38.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.4448
[13:55:38.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,20] phvalue 66
[13:55:38.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.0691
[13:55:38.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 92
[13:55:38.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3219
[13:55:38.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 69
[13:55:38.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.6991
[13:55:38.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[13:55:38.036] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[13:55:38.437] <TB2>     INFO: Expecting 2560 events.
[13:55:39.396] <TB2>     INFO: 2560 events read in total (244ms).
[13:55:39.396] <TB2>     INFO: Test took 1360ms.
[13:55:39.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:39.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 1 1
[13:55:39.903] <TB2>     INFO: Expecting 2560 events.
[13:55:40.862] <TB2>     INFO: 2560 events read in total (244ms).
[13:55:40.862] <TB2>     INFO: Test took 1465ms.
[13:55:40.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:40.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 36, 9, 2 2
[13:55:41.370] <TB2>     INFO: Expecting 2560 events.
[13:55:42.329] <TB2>     INFO: 2560 events read in total (244ms).
[13:55:42.330] <TB2>     INFO: Test took 1467ms.
[13:55:42.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:42.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 3 3
[13:55:42.837] <TB2>     INFO: Expecting 2560 events.
[13:55:43.795] <TB2>     INFO: 2560 events read in total (243ms).
[13:55:43.795] <TB2>     INFO: Test took 1465ms.
[13:55:43.796] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:43.796] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 62, 4 4
[13:55:44.303] <TB2>     INFO: Expecting 2560 events.
[13:55:45.262] <TB2>     INFO: 2560 events read in total (244ms).
[13:55:45.263] <TB2>     INFO: Test took 1467ms.
[13:55:45.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:45.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 5 5
[13:55:45.771] <TB2>     INFO: Expecting 2560 events.
[13:55:46.730] <TB2>     INFO: 2560 events read in total (244ms).
[13:55:46.730] <TB2>     INFO: Test took 1467ms.
[13:55:46.730] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:46.730] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 6 6
[13:55:47.240] <TB2>     INFO: Expecting 2560 events.
[13:55:48.200] <TB2>     INFO: 2560 events read in total (245ms).
[13:55:48.201] <TB2>     INFO: Test took 1471ms.
[13:55:48.201] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:48.201] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 8, 7 7
[13:55:48.709] <TB2>     INFO: Expecting 2560 events.
[13:55:49.666] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:49.667] <TB2>     INFO: Test took 1466ms.
[13:55:49.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:49.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 8 8
[13:55:50.175] <TB2>     INFO: Expecting 2560 events.
[13:55:51.134] <TB2>     INFO: 2560 events read in total (244ms).
[13:55:51.134] <TB2>     INFO: Test took 1467ms.
[13:55:51.134] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:51.135] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[13:55:51.642] <TB2>     INFO: Expecting 2560 events.
[13:55:52.600] <TB2>     INFO: 2560 events read in total (243ms).
[13:55:52.600] <TB2>     INFO: Test took 1465ms.
[13:55:52.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:52.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 10 10
[13:55:53.108] <TB2>     INFO: Expecting 2560 events.
[13:55:54.065] <TB2>     INFO: 2560 events read in total (242ms).
[13:55:54.066] <TB2>     INFO: Test took 1465ms.
[13:55:54.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:54.066] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 11 11
[13:55:54.573] <TB2>     INFO: Expecting 2560 events.
[13:55:55.531] <TB2>     INFO: 2560 events read in total (243ms).
[13:55:55.532] <TB2>     INFO: Test took 1466ms.
[13:55:55.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:55.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 20, 12 12
[13:55:56.039] <TB2>     INFO: Expecting 2560 events.
[13:55:56.997] <TB2>     INFO: 2560 events read in total (243ms).
[13:55:56.998] <TB2>     INFO: Test took 1466ms.
[13:55:56.998] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:56.998] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 13 13
[13:55:57.506] <TB2>     INFO: Expecting 2560 events.
[13:55:58.465] <TB2>     INFO: 2560 events read in total (245ms).
[13:55:58.465] <TB2>     INFO: Test took 1467ms.
[13:55:58.466] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:58.466] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[13:55:58.973] <TB2>     INFO: Expecting 2560 events.
[13:55:59.933] <TB2>     INFO: 2560 events read in total (245ms).
[13:55:59.933] <TB2>     INFO: Test took 1467ms.
[13:55:59.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:55:59.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[13:56:00.441] <TB2>     INFO: Expecting 2560 events.
[13:56:01.401] <TB2>     INFO: 2560 events read in total (245ms).
[13:56:01.401] <TB2>     INFO: Test took 1467ms.
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[13:56:01.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[13:56:01.404] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:56:01.911] <TB2>     INFO: Expecting 655360 events.
[13:56:13.718] <TB2>     INFO: 655360 events read in total (11092ms).
[13:56:13.729] <TB2>     INFO: Expecting 655360 events.
[13:56:25.369] <TB2>     INFO: 655360 events read in total (11083ms).
[13:56:25.383] <TB2>     INFO: Expecting 655360 events.
[13:56:37.039] <TB2>     INFO: 655360 events read in total (11096ms).
[13:56:37.059] <TB2>     INFO: Expecting 655360 events.
[13:56:48.662] <TB2>     INFO: 655360 events read in total (11047ms).
[13:56:48.685] <TB2>     INFO: Expecting 655360 events.
[13:57:00.310] <TB2>     INFO: 655360 events read in total (11073ms).
[13:57:00.338] <TB2>     INFO: Expecting 655360 events.
[13:57:11.001] <TB2>     INFO: 655360 events read in total (11119ms).
[13:57:12.032] <TB2>     INFO: Expecting 655360 events.
[13:57:23.664] <TB2>     INFO: 655360 events read in total (11092ms).
[13:57:23.699] <TB2>     INFO: Expecting 655360 events.
[13:57:35.360] <TB2>     INFO: 655360 events read in total (11125ms).
[13:57:35.402] <TB2>     INFO: Expecting 655360 events.
[13:57:47.031] <TB2>     INFO: 655360 events read in total (11100ms).
[13:57:47.076] <TB2>     INFO: Expecting 655360 events.
[13:57:58.787] <TB2>     INFO: 655360 events read in total (11182ms).
[13:57:58.835] <TB2>     INFO: Expecting 655360 events.
[13:58:10.541] <TB2>     INFO: 655360 events read in total (11179ms).
[13:58:10.599] <TB2>     INFO: Expecting 655360 events.
[13:58:22.254] <TB2>     INFO: 655360 events read in total (11128ms).
[13:58:22.319] <TB2>     INFO: Expecting 655360 events.
[13:58:33.000] <TB2>     INFO: 655360 events read in total (11155ms).
[13:58:34.061] <TB2>     INFO: Expecting 655360 events.
[13:58:45.673] <TB2>     INFO: 655360 events read in total (11085ms).
[13:58:45.743] <TB2>     INFO: Expecting 655360 events.
[13:58:57.419] <TB2>     INFO: 655360 events read in total (11149ms).
[13:58:57.497] <TB2>     INFO: Expecting 655360 events.
[13:59:09.177] <TB2>     INFO: 655360 events read in total (11153ms).
[13:59:09.250] <TB2>     INFO: Test took 187846ms.
[13:59:09.344] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:59:09.650] <TB2>     INFO: Expecting 655360 events.
[13:59:21.434] <TB2>     INFO: 655360 events read in total (11069ms).
[13:59:21.445] <TB2>     INFO: Expecting 655360 events.
[13:59:33.107] <TB2>     INFO: 655360 events read in total (11101ms).
[13:59:33.122] <TB2>     INFO: Expecting 655360 events.
[13:59:44.688] <TB2>     INFO: 655360 events read in total (11008ms).
[13:59:44.707] <TB2>     INFO: Expecting 655360 events.
[13:59:56.368] <TB2>     INFO: 655360 events read in total (11106ms).
[13:59:56.391] <TB2>     INFO: Expecting 655360 events.
[14:00:07.991] <TB2>     INFO: 655360 events read in total (11048ms).
[14:00:08.019] <TB2>     INFO: Expecting 655360 events.
[14:00:19.614] <TB2>     INFO: 655360 events read in total (11046ms).
[14:00:19.647] <TB2>     INFO: Expecting 655360 events.
[14:00:31.230] <TB2>     INFO: 655360 events read in total (11040ms).
[14:00:31.265] <TB2>     INFO: Expecting 655360 events.
[14:00:42.874] <TB2>     INFO: 655360 events read in total (11072ms).
[14:00:42.915] <TB2>     INFO: Expecting 655360 events.
[14:00:54.549] <TB2>     INFO: 655360 events read in total (11098ms).
[14:00:54.594] <TB2>     INFO: Expecting 655360 events.
[14:01:06.010] <TB2>     INFO: 655360 events read in total (10885ms).
[14:01:06.058] <TB2>     INFO: Expecting 655360 events.
[14:01:17.351] <TB2>     INFO: 655360 events read in total (10763ms).
[14:01:17.404] <TB2>     INFO: Expecting 655360 events.
[14:01:28.748] <TB2>     INFO: 655360 events read in total (10818ms).
[14:01:28.806] <TB2>     INFO: Expecting 655360 events.
[14:01:40.226] <TB2>     INFO: 655360 events read in total (10893ms).
[14:01:40.293] <TB2>     INFO: Expecting 655360 events.
[14:01:51.977] <TB2>     INFO: 655360 events read in total (11157ms).
[14:01:52.052] <TB2>     INFO: Expecting 655360 events.
[14:02:03.850] <TB2>     INFO: 655360 events read in total (11272ms).
[14:02:03.920] <TB2>     INFO: Expecting 655360 events.
[14:02:15.591] <TB2>     INFO: 655360 events read in total (11144ms).
[14:02:15.671] <TB2>     INFO: Test took 186327ms.
[14:02:15.848] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.848] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:02:15.848] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.849] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:02:15.849] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.849] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:02:15.849] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.849] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:02:15.849] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:02:15.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:02:15.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:02:15.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:02:15.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:02:15.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.852] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:02:15.852] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.852] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:02:15.852] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.852] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:02:15.852] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:02:15.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:02:15.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:02:15.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:02:15.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:02:15.854] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.861] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.868] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.874] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:02:15.881] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:02:15.888] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:02:15.895] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:02:15.902] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.908] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.915] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.922] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.928] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:02:15.935] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:02:15.942] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:02:15.949] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:02:15.955] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:02:15.962] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:02:15.969] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.975] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.982] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.989] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.995] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:15.002] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:16.009] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:16.018] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:16.025] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:02:16.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:02:16.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C0.dat
[14:02:16.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C1.dat
[14:02:16.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C2.dat
[14:02:16.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C3.dat
[14:02:16.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C4.dat
[14:02:16.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C5.dat
[14:02:16.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C6.dat
[14:02:16.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C7.dat
[14:02:16.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C8.dat
[14:02:16.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C9.dat
[14:02:16.069] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C10.dat
[14:02:16.069] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C11.dat
[14:02:16.069] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C12.dat
[14:02:16.069] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C13.dat
[14:02:16.069] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C14.dat
[14:02:16.069] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C15.dat
[14:02:16.422] <TB2>     INFO: Expecting 41600 events.
[14:02:20.258] <TB2>     INFO: 41600 events read in total (3121ms).
[14:02:20.258] <TB2>     INFO: Test took 4183ms.
[14:02:20.903] <TB2>     INFO: Expecting 41600 events.
[14:02:24.723] <TB2>     INFO: 41600 events read in total (3105ms).
[14:02:24.724] <TB2>     INFO: Test took 4164ms.
[14:02:25.373] <TB2>     INFO: Expecting 41600 events.
[14:02:29.210] <TB2>     INFO: 41600 events read in total (3122ms).
[14:02:29.210] <TB2>     INFO: Test took 4181ms.
[14:02:29.513] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:29.645] <TB2>     INFO: Expecting 2560 events.
[14:02:30.602] <TB2>     INFO: 2560 events read in total (242ms).
[14:02:30.603] <TB2>     INFO: Test took 1090ms.
[14:02:30.605] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:31.111] <TB2>     INFO: Expecting 2560 events.
[14:02:32.070] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:32.070] <TB2>     INFO: Test took 1465ms.
[14:02:32.072] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:32.579] <TB2>     INFO: Expecting 2560 events.
[14:02:33.535] <TB2>     INFO: 2560 events read in total (242ms).
[14:02:33.535] <TB2>     INFO: Test took 1463ms.
[14:02:33.537] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:34.044] <TB2>     INFO: Expecting 2560 events.
[14:02:34.004] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:34.004] <TB2>     INFO: Test took 1467ms.
[14:02:35.007] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:35.513] <TB2>     INFO: Expecting 2560 events.
[14:02:36.473] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:36.474] <TB2>     INFO: Test took 1467ms.
[14:02:36.476] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:36.982] <TB2>     INFO: Expecting 2560 events.
[14:02:37.942] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:37.942] <TB2>     INFO: Test took 1466ms.
[14:02:37.944] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:38.451] <TB2>     INFO: Expecting 2560 events.
[14:02:39.407] <TB2>     INFO: 2560 events read in total (241ms).
[14:02:39.408] <TB2>     INFO: Test took 1464ms.
[14:02:39.410] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:39.918] <TB2>     INFO: Expecting 2560 events.
[14:02:40.878] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:40.878] <TB2>     INFO: Test took 1469ms.
[14:02:40.880] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:41.387] <TB2>     INFO: Expecting 2560 events.
[14:02:42.347] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:42.347] <TB2>     INFO: Test took 1467ms.
[14:02:42.349] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:42.856] <TB2>     INFO: Expecting 2560 events.
[14:02:43.812] <TB2>     INFO: 2560 events read in total (241ms).
[14:02:43.812] <TB2>     INFO: Test took 1463ms.
[14:02:43.814] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:44.321] <TB2>     INFO: Expecting 2560 events.
[14:02:45.281] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:45.282] <TB2>     INFO: Test took 1468ms.
[14:02:45.284] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:45.790] <TB2>     INFO: Expecting 2560 events.
[14:02:46.749] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:46.750] <TB2>     INFO: Test took 1466ms.
[14:02:46.752] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:47.259] <TB2>     INFO: Expecting 2560 events.
[14:02:48.217] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:48.218] <TB2>     INFO: Test took 1466ms.
[14:02:48.220] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:48.726] <TB2>     INFO: Expecting 2560 events.
[14:02:49.685] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:49.685] <TB2>     INFO: Test took 1465ms.
[14:02:49.687] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:50.194] <TB2>     INFO: Expecting 2560 events.
[14:02:51.154] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:51.154] <TB2>     INFO: Test took 1467ms.
[14:02:51.157] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:51.662] <TB2>     INFO: Expecting 2560 events.
[14:02:52.622] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:52.623] <TB2>     INFO: Test took 1466ms.
[14:02:52.626] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:53.131] <TB2>     INFO: Expecting 2560 events.
[14:02:54.091] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:54.091] <TB2>     INFO: Test took 1465ms.
[14:02:54.094] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:54.600] <TB2>     INFO: Expecting 2560 events.
[14:02:55.559] <TB2>     INFO: 2560 events read in total (244ms).
[14:02:55.560] <TB2>     INFO: Test took 1467ms.
[14:02:55.561] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:56.068] <TB2>     INFO: Expecting 2560 events.
[14:02:57.025] <TB2>     INFO: 2560 events read in total (242ms).
[14:02:57.026] <TB2>     INFO: Test took 1465ms.
[14:02:57.028] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:57.536] <TB2>     INFO: Expecting 2560 events.
[14:02:58.496] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:58.497] <TB2>     INFO: Test took 1469ms.
[14:02:58.499] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:02:58.005] <TB2>     INFO: Expecting 2560 events.
[14:02:59.965] <TB2>     INFO: 2560 events read in total (245ms).
[14:02:59.966] <TB2>     INFO: Test took 1468ms.
[14:02:59.969] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:00.474] <TB2>     INFO: Expecting 2560 events.
[14:03:01.431] <TB2>     INFO: 2560 events read in total (242ms).
[14:03:01.431] <TB2>     INFO: Test took 1463ms.
[14:03:01.434] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:01.939] <TB2>     INFO: Expecting 2560 events.
[14:03:02.898] <TB2>     INFO: 2560 events read in total (244ms).
[14:03:02.898] <TB2>     INFO: Test took 1465ms.
[14:03:02.900] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:03.407] <TB2>     INFO: Expecting 2560 events.
[14:03:04.364] <TB2>     INFO: 2560 events read in total (242ms).
[14:03:04.365] <TB2>     INFO: Test took 1465ms.
[14:03:04.367] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:04.873] <TB2>     INFO: Expecting 2560 events.
[14:03:05.831] <TB2>     INFO: 2560 events read in total (243ms).
[14:03:05.831] <TB2>     INFO: Test took 1464ms.
[14:03:05.833] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:06.340] <TB2>     INFO: Expecting 2560 events.
[14:03:07.300] <TB2>     INFO: 2560 events read in total (245ms).
[14:03:07.300] <TB2>     INFO: Test took 1467ms.
[14:03:07.302] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:07.809] <TB2>     INFO: Expecting 2560 events.
[14:03:08.767] <TB2>     INFO: 2560 events read in total (243ms).
[14:03:08.768] <TB2>     INFO: Test took 1466ms.
[14:03:08.770] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:09.276] <TB2>     INFO: Expecting 2560 events.
[14:03:10.233] <TB2>     INFO: 2560 events read in total (242ms).
[14:03:10.233] <TB2>     INFO: Test took 1463ms.
[14:03:10.236] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:10.742] <TB2>     INFO: Expecting 2560 events.
[14:03:11.702] <TB2>     INFO: 2560 events read in total (245ms).
[14:03:11.702] <TB2>     INFO: Test took 1466ms.
[14:03:11.704] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:12.210] <TB2>     INFO: Expecting 2560 events.
[14:03:13.169] <TB2>     INFO: 2560 events read in total (244ms).
[14:03:13.170] <TB2>     INFO: Test took 1466ms.
[14:03:13.171] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:13.678] <TB2>     INFO: Expecting 2560 events.
[14:03:14.636] <TB2>     INFO: 2560 events read in total (243ms).
[14:03:14.636] <TB2>     INFO: Test took 1465ms.
[14:03:14.638] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:15.145] <TB2>     INFO: Expecting 2560 events.
[14:03:16.103] <TB2>     INFO: 2560 events read in total (244ms).
[14:03:16.104] <TB2>     INFO: Test took 1466ms.
[14:03:17.114] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:03:17.115] <TB2>     INFO: PH scale (per ROC):    76  67  62  77  79  65  78  73  68  75  75  78  75  80  79  76
[14:03:17.115] <TB2>     INFO: PH offset (per ROC):  190 174 176 176 181 171 176 181 176 170 174 171 181 158 176 174
[14:03:17.292] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:03:17.294] <TB2>     INFO: ######################################################################
[14:03:17.294] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:03:17.294] <TB2>     INFO: ######################################################################
[14:03:17.295] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:03:17.305] <TB2>     INFO: scanning low vcal = 10
[14:03:17.648] <TB2>     INFO: Expecting 41600 events.
[14:03:21.374] <TB2>     INFO: 41600 events read in total (3011ms).
[14:03:21.374] <TB2>     INFO: Test took 4069ms.
[14:03:21.377] <TB2>     INFO: scanning low vcal = 20
[14:03:21.883] <TB2>     INFO: Expecting 41600 events.
[14:03:25.605] <TB2>     INFO: 41600 events read in total (3008ms).
[14:03:25.606] <TB2>     INFO: Test took 4229ms.
[14:03:25.608] <TB2>     INFO: scanning low vcal = 30
[14:03:26.114] <TB2>     INFO: Expecting 41600 events.
[14:03:29.839] <TB2>     INFO: 41600 events read in total (3010ms).
[14:03:29.839] <TB2>     INFO: Test took 4231ms.
[14:03:29.841] <TB2>     INFO: scanning low vcal = 40
[14:03:30.344] <TB2>     INFO: Expecting 41600 events.
[14:03:34.580] <TB2>     INFO: 41600 events read in total (3521ms).
[14:03:34.580] <TB2>     INFO: Test took 4739ms.
[14:03:34.583] <TB2>     INFO: scanning low vcal = 50
[14:03:34.999] <TB2>     INFO: Expecting 41600 events.
[14:03:39.243] <TB2>     INFO: 41600 events read in total (3529ms).
[14:03:39.243] <TB2>     INFO: Test took 4660ms.
[14:03:39.246] <TB2>     INFO: scanning low vcal = 60
[14:03:39.664] <TB2>     INFO: Expecting 41600 events.
[14:03:43.894] <TB2>     INFO: 41600 events read in total (3515ms).
[14:03:43.895] <TB2>     INFO: Test took 4649ms.
[14:03:43.898] <TB2>     INFO: scanning low vcal = 70
[14:03:44.314] <TB2>     INFO: Expecting 41600 events.
[14:03:48.554] <TB2>     INFO: 41600 events read in total (3525ms).
[14:03:48.555] <TB2>     INFO: Test took 4657ms.
[14:03:48.557] <TB2>     INFO: scanning low vcal = 80
[14:03:48.977] <TB2>     INFO: Expecting 41600 events.
[14:03:53.220] <TB2>     INFO: 41600 events read in total (3528ms).
[14:03:53.221] <TB2>     INFO: Test took 4664ms.
[14:03:53.224] <TB2>     INFO: scanning low vcal = 90
[14:03:53.643] <TB2>     INFO: Expecting 41600 events.
[14:03:57.885] <TB2>     INFO: 41600 events read in total (3527ms).
[14:03:57.885] <TB2>     INFO: Test took 4661ms.
[14:03:57.889] <TB2>     INFO: scanning low vcal = 100
[14:03:58.307] <TB2>     INFO: Expecting 41600 events.
[14:04:02.686] <TB2>     INFO: 41600 events read in total (3664ms).
[14:04:02.687] <TB2>     INFO: Test took 4798ms.
[14:04:02.690] <TB2>     INFO: scanning low vcal = 110
[14:04:03.108] <TB2>     INFO: Expecting 41600 events.
[14:04:07.332] <TB2>     INFO: 41600 events read in total (3509ms).
[14:04:07.333] <TB2>     INFO: Test took 4643ms.
[14:04:07.336] <TB2>     INFO: scanning low vcal = 120
[14:04:07.756] <TB2>     INFO: Expecting 41600 events.
[14:04:12.008] <TB2>     INFO: 41600 events read in total (3537ms).
[14:04:12.008] <TB2>     INFO: Test took 4672ms.
[14:04:12.011] <TB2>     INFO: scanning low vcal = 130
[14:04:12.429] <TB2>     INFO: Expecting 41600 events.
[14:04:16.694] <TB2>     INFO: 41600 events read in total (3550ms).
[14:04:16.695] <TB2>     INFO: Test took 4684ms.
[14:04:16.698] <TB2>     INFO: scanning low vcal = 140
[14:04:17.114] <TB2>     INFO: Expecting 41600 events.
[14:04:21.373] <TB2>     INFO: 41600 events read in total (3544ms).
[14:04:21.373] <TB2>     INFO: Test took 4675ms.
[14:04:21.376] <TB2>     INFO: scanning low vcal = 150
[14:04:21.796] <TB2>     INFO: Expecting 41600 events.
[14:04:26.048] <TB2>     INFO: 41600 events read in total (3537ms).
[14:04:26.048] <TB2>     INFO: Test took 4672ms.
[14:04:26.051] <TB2>     INFO: scanning low vcal = 160
[14:04:26.469] <TB2>     INFO: Expecting 41600 events.
[14:04:30.718] <TB2>     INFO: 41600 events read in total (3534ms).
[14:04:30.718] <TB2>     INFO: Test took 4667ms.
[14:04:30.721] <TB2>     INFO: scanning low vcal = 170
[14:04:31.140] <TB2>     INFO: Expecting 41600 events.
[14:04:35.407] <TB2>     INFO: 41600 events read in total (3552ms).
[14:04:35.407] <TB2>     INFO: Test took 4686ms.
[14:04:35.412] <TB2>     INFO: scanning low vcal = 180
[14:04:35.826] <TB2>     INFO: Expecting 41600 events.
[14:04:40.068] <TB2>     INFO: 41600 events read in total (3527ms).
[14:04:40.069] <TB2>     INFO: Test took 4657ms.
[14:04:40.072] <TB2>     INFO: scanning low vcal = 190
[14:04:40.489] <TB2>     INFO: Expecting 41600 events.
[14:04:44.745] <TB2>     INFO: 41600 events read in total (3541ms).
[14:04:44.746] <TB2>     INFO: Test took 4674ms.
[14:04:44.748] <TB2>     INFO: scanning low vcal = 200
[14:04:45.167] <TB2>     INFO: Expecting 41600 events.
[14:04:49.425] <TB2>     INFO: 41600 events read in total (3543ms).
[14:04:49.426] <TB2>     INFO: Test took 4678ms.
[14:04:49.429] <TB2>     INFO: scanning low vcal = 210
[14:04:49.848] <TB2>     INFO: Expecting 41600 events.
[14:04:54.102] <TB2>     INFO: 41600 events read in total (3539ms).
[14:04:54.103] <TB2>     INFO: Test took 4674ms.
[14:04:54.106] <TB2>     INFO: scanning low vcal = 220
[14:04:54.522] <TB2>     INFO: Expecting 41600 events.
[14:04:58.766] <TB2>     INFO: 41600 events read in total (3529ms).
[14:04:58.767] <TB2>     INFO: Test took 4661ms.
[14:04:58.770] <TB2>     INFO: scanning low vcal = 230
[14:04:59.188] <TB2>     INFO: Expecting 41600 events.
[14:05:03.407] <TB2>     INFO: 41600 events read in total (3504ms).
[14:05:03.408] <TB2>     INFO: Test took 4638ms.
[14:05:03.411] <TB2>     INFO: scanning low vcal = 240
[14:05:03.831] <TB2>     INFO: Expecting 41600 events.
[14:05:08.051] <TB2>     INFO: 41600 events read in total (3505ms).
[14:05:08.051] <TB2>     INFO: Test took 4640ms.
[14:05:08.055] <TB2>     INFO: scanning low vcal = 250
[14:05:08.475] <TB2>     INFO: Expecting 41600 events.
[14:05:12.692] <TB2>     INFO: 41600 events read in total (3502ms).
[14:05:12.692] <TB2>     INFO: Test took 4637ms.
[14:05:12.696] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:05:13.116] <TB2>     INFO: Expecting 41600 events.
[14:05:17.335] <TB2>     INFO: 41600 events read in total (3504ms).
[14:05:17.336] <TB2>     INFO: Test took 4639ms.
[14:05:17.339] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:05:17.758] <TB2>     INFO: Expecting 41600 events.
[14:05:21.981] <TB2>     INFO: 41600 events read in total (3508ms).
[14:05:21.982] <TB2>     INFO: Test took 4643ms.
[14:05:21.985] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:05:22.403] <TB2>     INFO: Expecting 41600 events.
[14:05:26.628] <TB2>     INFO: 41600 events read in total (3509ms).
[14:05:26.628] <TB2>     INFO: Test took 4642ms.
[14:05:26.631] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:05:27.048] <TB2>     INFO: Expecting 41600 events.
[14:05:31.272] <TB2>     INFO: 41600 events read in total (3509ms).
[14:05:31.273] <TB2>     INFO: Test took 4642ms.
[14:05:31.276] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:05:31.695] <TB2>     INFO: Expecting 41600 events.
[14:05:35.916] <TB2>     INFO: 41600 events read in total (3506ms).
[14:05:35.916] <TB2>     INFO: Test took 4640ms.
[14:05:36.454] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:05:36.457] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:05:36.457] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:05:36.458] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:05:36.458] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:05:36.458] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:05:36.458] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:05:36.458] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:05:36.458] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:05:36.459] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:05:36.459] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:05:36.459] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:05:36.459] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:05:36.459] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:05:36.459] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:05:36.460] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:05:36.460] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:06:14.780] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:06:14.780] <TB2>     INFO: non-linearity mean:  0.964 0.959 0.966 0.962 0.958 0.959 0.964 0.962 0.960 0.960 0.957 0.958 0.954 0.959 0.961 0.953
[14:06:14.780] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.006 0.005 0.007 0.004 0.006 0.005 0.006 0.006 0.006 0.007 0.006 0.006 0.006
[14:06:14.780] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:06:14.802] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:06:14.825] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:06:14.847] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:06:14.870] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:06:14.892] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:06:14.915] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:06:14.937] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:06:14.959] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:06:14.982] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:06:14.004] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:06:15.026] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:06:15.049] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:06:15.071] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:06:15.093] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:06:15.116] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-14_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:06:15.138] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:06:15.138] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:06:15.145] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:06:15.145] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:06:15.148] <TB2>     INFO: ######################################################################
[14:06:15.148] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:06:15.148] <TB2>     INFO: ######################################################################
[14:06:15.151] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:06:15.161] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:06:15.161] <TB2>     INFO:     run 1 of 1
[14:06:15.161] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:15.503] <TB2>     INFO: Expecting 3120000 events.
[14:07:06.382] <TB2>     INFO: 1295100 events read in total (50164ms).
[14:07:54.612] <TB2>     INFO: 2591705 events read in total (98395ms).
[14:08:14.339] <TB2>     INFO: 3120000 events read in total (118122ms).
[14:08:14.379] <TB2>     INFO: Test took 119219ms.
[14:08:14.450] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:14.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:16.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:17.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:18.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:20.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:21.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:23.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:24.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:26.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:27.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:28.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:30.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:31.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:33.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:34.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:36.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:37.731] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393670656
[14:08:37.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:08:37.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.493, RMS = 1.47993
[14:08:37.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:08:37.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:08:37.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.048, RMS = 1.68225
[14:08:37.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:08:37.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:08:37.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6883, RMS = 1.24002
[14:08:37.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:08:37.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:08:37.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4849, RMS = 1.35439
[14:08:37.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:08:37.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:08:37.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3112, RMS = 1.66174
[14:08:37.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:08:37.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:08:37.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1338, RMS = 1.47574
[14:08:37.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:08:37.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:08:37.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.9844, RMS = 1.92431
[14:08:37.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:08:37.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:08:37.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.4593, RMS = 1.95919
[14:08:37.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:08:37.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:08:37.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5074, RMS = 1.05876
[14:08:37.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:08:37.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:08:37.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6504, RMS = 1.18502
[14:08:37.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:08:37.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:08:37.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3142, RMS = 0.976714
[14:08:37.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:08:37.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:08:37.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1872, RMS = 1.15842
[14:08:37.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:08:37.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:08:37.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1655, RMS = 1.16637
[14:08:37.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:08:37.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:08:37.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1434, RMS = 0.981582
[14:08:37.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:08:37.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:08:37.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0537, RMS = 1.00679
[14:08:37.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:08:37.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:08:37.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4294, RMS = 1.48256
[14:08:37.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:08:37.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:08:37.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2091, RMS = 1.27629
[14:08:37.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:08:37.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:08:37.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3604, RMS = 1.94762
[14:08:37.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:08:37.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:08:37.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.5255, RMS = 2.02004
[14:08:37.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:08:37.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:08:37.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.963, RMS = 1.50567
[14:08:37.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:08:37.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:08:37.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7341, RMS = 1.30954
[14:08:37.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:08:37.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:08:37.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6317, RMS = 1.09485
[14:08:37.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:08:37.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:08:37.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6505, RMS = 1.20297
[14:08:37.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:08:37.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:08:37.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1635, RMS = 1.534
[14:08:37.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:08:37.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:08:37.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7633, RMS = 1.17523
[14:08:37.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:08:37.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:08:37.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7849, RMS = 1.1631
[14:08:37.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:08:37.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:08:37.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.2576, RMS = 1.90158
[14:08:37.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:08:37.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:08:37.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.8945, RMS = 2.40017
[14:08:37.778] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:08:37.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:08:37.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8762, RMS = 1.67738
[14:08:37.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:08:37.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:08:37.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3324, RMS = 1.51622
[14:08:37.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:08:37.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:08:37.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.0203, RMS = 1.78409
[14:08:37.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:08:37.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:08:37.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8341, RMS = 1.76336
[14:08:37.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:08:37.783] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[14:08:37.783] <TB2>     INFO: number of dead bumps (per ROC):     0    0    1    0    1    1    1    2    0    1    0    0    0    0    1    0
[14:08:37.783] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:08:37.877] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:08:37.877] <TB2>     INFO: enter test to run
[14:08:37.877] <TB2>     INFO:   test:  no parameter change
[14:08:37.878] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[14:08:37.879] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[14:08:37.879] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.7 C
[14:08:37.879] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:08:38.431] <TB2>    QUIET: Connection to board 141 closed.
[14:08:38.431] <TB2>     INFO: pXar: this is the end, my friend
[14:08:38.431] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
