#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Mar 17 20:45:01 2018
# Process ID: 8900
# Current directory: C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11292 C:\Users\jfa49\Documents\180315_INTEGRATEwithoutVGAupdated\180315_INTEGRATEwithoutVGAupdated.xpr
# Log file: C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/vivado.log
# Journal file: C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/jfa49/Documents/Downloads/Audio003'; using path 'C:/Users/jfa49/Downloads/Audio003' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jfa49/Downloads/Audio003'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dma_design_1_xbar_0' generated file not found 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xbar_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 918.652 ; gain = 199.051
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd}
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding cell -- xilinx.com:module_ref:LSFR:1.0 - LSFR_0
Adding cell -- xilinx.com:module_ref:Debounce:1.0 - Debounce_0
Adding cell -- sfu.ca:user:audio_testbench:1.1 - audio_testbench_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:module_ref:try_vga:1.0 - try_vga_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /audio_testbench_0/clk_100(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /try_vga_0/clk25(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <dma_design_1> from BD file <C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 979.746 ; gain = 56.023
reset_run synth_1
reset_run dma_design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-967] AXI interface pin /try_vga_0/interface_axis is not associated to any clock pin. It may not work correctly.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd> 
VHDL Output written to : C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd
VHDL Output written to : C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/sim/dma_design_1.vhd
VHDL Output written to : C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hdl/dma_design_1_wrapper.vhd
Exporting to file c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/hw_handoff/dma_design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/hw_handoff/dma_design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/synth/dma_design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LSFR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_testbench_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block try_vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_auto_pc_0/dma_design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hw_handoff/dma_design_1.hwh
Generated Block Design Tcl file C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hw_handoff/dma_design_1_bd.tcl
Generated Hardware Definition File C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dma_design_1_auto_pc_0, cache-ID = 6ad8981a62bd9ad5; cache size = 10.750 MB.
[Sat Mar 17 20:47:45 2018] Launched dma_design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
dma_design_1_xbar_0_synth_1: C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_xbar_0_synth_1/runme.log
synth_1: C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/synth_1/runme.log
[Sat Mar 17 20:47:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1192.148 ; gain = 157.449
file copy -force C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/dma_design_1_wrapper.sysdef C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk -hwspec C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk -hwspec C:/Users/jfa49/Documents/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
