// Seed: 28086280
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  wand  id_4
);
  wire id_6;
  assign id_0 = (1);
  wire id_7;
  assign id_0 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5,
    input uwire id_6,
    inout wor id_7,
    output wor id_8
    , id_15,
    input uwire id_9,
    output tri1 id_10,
    output tri id_11,
    input wor id_12,
    output tri1 id_13
);
  tri0 id_16;
  assign id_16 = 1'b0;
  module_0(
      id_5, id_9, id_2, id_3, id_1
  );
endmodule
