

================================================================
== Vitis HLS Report for 'float_layernorm_Pipeline_ln_2'
================================================================
* Date:           Fri Oct  3 15:43:19 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      778|      778|  7.780 us|  7.780 us|  778|  778|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ln_2    |      776|      776|        10|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %y_bf16_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_31, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_30, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_29, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_28, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_27, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_26, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_25, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_24, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_23, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_22, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_21, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_20, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_19, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_18, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_17, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_9, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_8, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%inv_std_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %inv_std"   --->   Operation 78 'read' 'inv_std_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 79 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 81 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%i_3 = load i10 %i" [activation_accelerator.cpp:392]   --->   Operation 82 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.91ns)   --->   "%icmp_ln390 = icmp_eq  i10 %i_3, i10 768" [activation_accelerator.cpp:390]   --->   Operation 83 'icmp' 'icmp_ln390' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.78ns)   --->   "%add_ln390 = add i10 %i_3, i10 1" [activation_accelerator.cpp:390]   --->   Operation 85 'add' 'add_ln390' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln390 = br i1 %icmp_ln390, void %for.inc85.split, void %for.end87.exitStub" [activation_accelerator.cpp:390]   --->   Operation 86 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i_3, i32 5, i32 9" [activation_accelerator.cpp:392]   --->   Operation 87 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln392 = zext i5 %lshr_ln3" [activation_accelerator.cpp:392]   --->   Operation 88 'zext' 'zext_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 89 'getelementptr' 'x_0_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 90 'getelementptr' 'x_1_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 91 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 92 'getelementptr' 'x_3_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 93 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 94 'getelementptr' 'x_5_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 95 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 96 'getelementptr' 'x_7_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 97 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 98 'getelementptr' 'x_9_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 99 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 100 'getelementptr' 'x_11_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 101 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 102 'getelementptr' 'x_13_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 103 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 104 'getelementptr' 'x_15_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 105 'getelementptr' 'x_16_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%x_17_addr = getelementptr i32 %x_17, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 106 'getelementptr' 'x_17_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 107 'getelementptr' 'x_18_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%x_19_addr = getelementptr i32 %x_19, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 108 'getelementptr' 'x_19_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 109 'getelementptr' 'x_20_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%x_21_addr = getelementptr i32 %x_21, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 110 'getelementptr' 'x_21_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 111 'getelementptr' 'x_22_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%x_23_addr = getelementptr i32 %x_23, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 112 'getelementptr' 'x_23_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 113 'getelementptr' 'x_24_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%x_25_addr = getelementptr i32 %x_25, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 114 'getelementptr' 'x_25_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 115 'getelementptr' 'x_26_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%x_27_addr = getelementptr i32 %x_27, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 116 'getelementptr' 'x_27_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 117 'getelementptr' 'x_28_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%x_29_addr = getelementptr i32 %x_29, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 118 'getelementptr' 'x_29_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 119 'getelementptr' 'x_30_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%x_31_addr = getelementptr i32 %x_31, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 120 'getelementptr' 'x_31_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln392 = trunc i10 %i_3" [activation_accelerator.cpp:392]   --->   Operation 121 'trunc' 'trunc_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (1.23ns)   --->   "%x_0_load = load i5 %x_0_addr" [activation_accelerator.cpp:392]   --->   Operation 122 'load' 'x_0_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%x_1_load = load i5 %x_1_addr" [activation_accelerator.cpp:392]   --->   Operation 123 'load' 'x_1_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%x_2_load = load i5 %x_2_addr" [activation_accelerator.cpp:392]   --->   Operation 124 'load' 'x_2_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%x_3_load = load i5 %x_3_addr" [activation_accelerator.cpp:392]   --->   Operation 125 'load' 'x_3_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 126 [2/2] (1.23ns)   --->   "%x_4_load = load i5 %x_4_addr" [activation_accelerator.cpp:392]   --->   Operation 126 'load' 'x_4_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 127 [2/2] (1.23ns)   --->   "%x_5_load = load i5 %x_5_addr" [activation_accelerator.cpp:392]   --->   Operation 127 'load' 'x_5_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 128 [2/2] (1.23ns)   --->   "%x_6_load = load i5 %x_6_addr" [activation_accelerator.cpp:392]   --->   Operation 128 'load' 'x_6_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 129 [2/2] (1.23ns)   --->   "%x_7_load = load i5 %x_7_addr" [activation_accelerator.cpp:392]   --->   Operation 129 'load' 'x_7_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 130 [2/2] (1.23ns)   --->   "%x_8_load = load i5 %x_8_addr" [activation_accelerator.cpp:392]   --->   Operation 130 'load' 'x_8_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 131 [2/2] (1.23ns)   --->   "%x_9_load = load i5 %x_9_addr" [activation_accelerator.cpp:392]   --->   Operation 131 'load' 'x_9_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 132 [2/2] (1.23ns)   --->   "%x_10_load = load i5 %x_10_addr" [activation_accelerator.cpp:392]   --->   Operation 132 'load' 'x_10_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 133 [2/2] (1.23ns)   --->   "%x_11_load = load i5 %x_11_addr" [activation_accelerator.cpp:392]   --->   Operation 133 'load' 'x_11_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 134 [2/2] (1.23ns)   --->   "%x_12_load = load i5 %x_12_addr" [activation_accelerator.cpp:392]   --->   Operation 134 'load' 'x_12_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 135 [2/2] (1.23ns)   --->   "%x_13_load = load i5 %x_13_addr" [activation_accelerator.cpp:392]   --->   Operation 135 'load' 'x_13_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 136 [2/2] (1.23ns)   --->   "%x_14_load = load i5 %x_14_addr" [activation_accelerator.cpp:392]   --->   Operation 136 'load' 'x_14_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 137 [2/2] (1.23ns)   --->   "%x_15_load = load i5 %x_15_addr" [activation_accelerator.cpp:392]   --->   Operation 137 'load' 'x_15_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 138 [2/2] (1.23ns)   --->   "%x_16_load = load i5 %x_16_addr" [activation_accelerator.cpp:392]   --->   Operation 138 'load' 'x_16_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 139 [2/2] (1.23ns)   --->   "%x_17_load = load i5 %x_17_addr" [activation_accelerator.cpp:392]   --->   Operation 139 'load' 'x_17_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 140 [2/2] (1.23ns)   --->   "%x_18_load = load i5 %x_18_addr" [activation_accelerator.cpp:392]   --->   Operation 140 'load' 'x_18_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 141 [2/2] (1.23ns)   --->   "%x_19_load = load i5 %x_19_addr" [activation_accelerator.cpp:392]   --->   Operation 141 'load' 'x_19_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 142 [2/2] (1.23ns)   --->   "%x_20_load = load i5 %x_20_addr" [activation_accelerator.cpp:392]   --->   Operation 142 'load' 'x_20_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 143 [2/2] (1.23ns)   --->   "%x_21_load = load i5 %x_21_addr" [activation_accelerator.cpp:392]   --->   Operation 143 'load' 'x_21_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 144 [2/2] (1.23ns)   --->   "%x_22_load = load i5 %x_22_addr" [activation_accelerator.cpp:392]   --->   Operation 144 'load' 'x_22_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 145 [2/2] (1.23ns)   --->   "%x_23_load = load i5 %x_23_addr" [activation_accelerator.cpp:392]   --->   Operation 145 'load' 'x_23_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 146 [2/2] (1.23ns)   --->   "%x_24_load = load i5 %x_24_addr" [activation_accelerator.cpp:392]   --->   Operation 146 'load' 'x_24_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 147 [2/2] (1.23ns)   --->   "%x_25_load = load i5 %x_25_addr" [activation_accelerator.cpp:392]   --->   Operation 147 'load' 'x_25_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 148 [2/2] (1.23ns)   --->   "%x_26_load = load i5 %x_26_addr" [activation_accelerator.cpp:392]   --->   Operation 148 'load' 'x_26_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 149 [2/2] (1.23ns)   --->   "%x_27_load = load i5 %x_27_addr" [activation_accelerator.cpp:392]   --->   Operation 149 'load' 'x_27_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 150 [2/2] (1.23ns)   --->   "%x_28_load = load i5 %x_28_addr" [activation_accelerator.cpp:392]   --->   Operation 150 'load' 'x_28_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 151 [2/2] (1.23ns)   --->   "%x_29_load = load i5 %x_29_addr" [activation_accelerator.cpp:392]   --->   Operation 151 'load' 'x_29_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 152 [2/2] (1.23ns)   --->   "%x_30_load = load i5 %x_30_addr" [activation_accelerator.cpp:392]   --->   Operation 152 'load' 'x_30_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 153 [2/2] (1.23ns)   --->   "%x_31_load = load i5 %x_31_addr" [activation_accelerator.cpp:392]   --->   Operation 153 'load' 'x_31_load' <Predicate = (!icmp_ln390)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 154 [1/1] (0.44ns)   --->   "%switch_ln392 = switch i5 %trunc_ln392, void %arrayidx8418.case.31, i5 0, void %arrayidx8418.case.0, i5 1, void %arrayidx8418.case.1, i5 2, void %arrayidx8418.case.2, i5 3, void %arrayidx8418.case.3, i5 4, void %arrayidx8418.case.4, i5 5, void %arrayidx8418.case.5, i5 6, void %arrayidx8418.case.6, i5 7, void %arrayidx8418.case.7, i5 8, void %arrayidx8418.case.8, i5 9, void %arrayidx8418.case.9, i5 10, void %arrayidx8418.case.10, i5 11, void %arrayidx8418.case.11, i5 12, void %arrayidx8418.case.12, i5 13, void %arrayidx8418.case.13, i5 14, void %arrayidx8418.case.14, i5 15, void %arrayidx8418.case.15, i5 16, void %arrayidx8418.case.16, i5 17, void %arrayidx8418.case.17, i5 18, void %arrayidx8418.case.18, i5 19, void %arrayidx8418.case.19, i5 20, void %arrayidx8418.case.20, i5 21, void %arrayidx8418.case.21, i5 22, void %arrayidx8418.case.22, i5 23, void %arrayidx8418.case.23, i5 24, void %arrayidx8418.case.24, i5 25, void %arrayidx8418.case.25, i5 26, void %arrayidx8418.case.26, i5 27, void %arrayidx8418.case.27, i5 28, void %arrayidx8418.case.28, i5 29, void %arrayidx8418.case.29, i5 30, void %arrayidx8418.case.30" [activation_accelerator.cpp:392]   --->   Operation 154 'switch' 'switch_ln392' <Predicate = (!icmp_ln390)> <Delay = 0.44>
ST_1 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln390 = store i10 %add_ln390, i10 %i" [activation_accelerator.cpp:390]   --->   Operation 155 'store' 'store_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.42>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln390 = br void %for.inc85" [activation_accelerator.cpp:390]   --->   Operation 156 'br' 'br_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%x_0_load = load i5 %x_0_addr" [activation_accelerator.cpp:392]   --->   Operation 157 'load' 'x_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 158 [1/2] (1.23ns)   --->   "%x_1_load = load i5 %x_1_addr" [activation_accelerator.cpp:392]   --->   Operation 158 'load' 'x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 159 [1/2] (1.23ns)   --->   "%x_2_load = load i5 %x_2_addr" [activation_accelerator.cpp:392]   --->   Operation 159 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 160 [1/2] (1.23ns)   --->   "%x_3_load = load i5 %x_3_addr" [activation_accelerator.cpp:392]   --->   Operation 160 'load' 'x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 161 [1/2] (1.23ns)   --->   "%x_4_load = load i5 %x_4_addr" [activation_accelerator.cpp:392]   --->   Operation 161 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 162 [1/2] (1.23ns)   --->   "%x_5_load = load i5 %x_5_addr" [activation_accelerator.cpp:392]   --->   Operation 162 'load' 'x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 163 [1/2] (1.23ns)   --->   "%x_6_load = load i5 %x_6_addr" [activation_accelerator.cpp:392]   --->   Operation 163 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 164 [1/2] (1.23ns)   --->   "%x_7_load = load i5 %x_7_addr" [activation_accelerator.cpp:392]   --->   Operation 164 'load' 'x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 165 [1/2] (1.23ns)   --->   "%x_8_load = load i5 %x_8_addr" [activation_accelerator.cpp:392]   --->   Operation 165 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 166 [1/2] (1.23ns)   --->   "%x_9_load = load i5 %x_9_addr" [activation_accelerator.cpp:392]   --->   Operation 166 'load' 'x_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 167 [1/2] (1.23ns)   --->   "%x_10_load = load i5 %x_10_addr" [activation_accelerator.cpp:392]   --->   Operation 167 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 168 [1/2] (1.23ns)   --->   "%x_11_load = load i5 %x_11_addr" [activation_accelerator.cpp:392]   --->   Operation 168 'load' 'x_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 169 [1/2] (1.23ns)   --->   "%x_12_load = load i5 %x_12_addr" [activation_accelerator.cpp:392]   --->   Operation 169 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 170 [1/2] (1.23ns)   --->   "%x_13_load = load i5 %x_13_addr" [activation_accelerator.cpp:392]   --->   Operation 170 'load' 'x_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 171 [1/2] (1.23ns)   --->   "%x_14_load = load i5 %x_14_addr" [activation_accelerator.cpp:392]   --->   Operation 171 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 172 [1/2] (1.23ns)   --->   "%x_15_load = load i5 %x_15_addr" [activation_accelerator.cpp:392]   --->   Operation 172 'load' 'x_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 173 [1/2] (1.23ns)   --->   "%x_16_load = load i5 %x_16_addr" [activation_accelerator.cpp:392]   --->   Operation 173 'load' 'x_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 174 [1/2] (1.23ns)   --->   "%x_17_load = load i5 %x_17_addr" [activation_accelerator.cpp:392]   --->   Operation 174 'load' 'x_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 175 [1/2] (1.23ns)   --->   "%x_18_load = load i5 %x_18_addr" [activation_accelerator.cpp:392]   --->   Operation 175 'load' 'x_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 176 [1/2] (1.23ns)   --->   "%x_19_load = load i5 %x_19_addr" [activation_accelerator.cpp:392]   --->   Operation 176 'load' 'x_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 177 [1/2] (1.23ns)   --->   "%x_20_load = load i5 %x_20_addr" [activation_accelerator.cpp:392]   --->   Operation 177 'load' 'x_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 178 [1/2] (1.23ns)   --->   "%x_21_load = load i5 %x_21_addr" [activation_accelerator.cpp:392]   --->   Operation 178 'load' 'x_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 179 [1/2] (1.23ns)   --->   "%x_22_load = load i5 %x_22_addr" [activation_accelerator.cpp:392]   --->   Operation 179 'load' 'x_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 180 [1/2] (1.23ns)   --->   "%x_23_load = load i5 %x_23_addr" [activation_accelerator.cpp:392]   --->   Operation 180 'load' 'x_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 181 [1/2] (1.23ns)   --->   "%x_24_load = load i5 %x_24_addr" [activation_accelerator.cpp:392]   --->   Operation 181 'load' 'x_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 182 [1/2] (1.23ns)   --->   "%x_25_load = load i5 %x_25_addr" [activation_accelerator.cpp:392]   --->   Operation 182 'load' 'x_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 183 [1/2] (1.23ns)   --->   "%x_26_load = load i5 %x_26_addr" [activation_accelerator.cpp:392]   --->   Operation 183 'load' 'x_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 184 [1/2] (1.23ns)   --->   "%x_27_load = load i5 %x_27_addr" [activation_accelerator.cpp:392]   --->   Operation 184 'load' 'x_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 185 [1/2] (1.23ns)   --->   "%x_28_load = load i5 %x_28_addr" [activation_accelerator.cpp:392]   --->   Operation 185 'load' 'x_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 186 [1/2] (1.23ns)   --->   "%x_29_load = load i5 %x_29_addr" [activation_accelerator.cpp:392]   --->   Operation 186 'load' 'x_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 187 [1/2] (1.23ns)   --->   "%x_30_load = load i5 %x_30_addr" [activation_accelerator.cpp:392]   --->   Operation 187 'load' 'x_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 188 [1/2] (1.23ns)   --->   "%x_31_load = load i5 %x_31_addr" [activation_accelerator.cpp:392]   --->   Operation 188 'load' 'x_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 189 [1/1] (0.78ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %x_0_load, i32 %x_1_load, i32 %x_2_load, i32 %x_3_load, i32 %x_4_load, i32 %x_5_load, i32 %x_6_load, i32 %x_7_load, i32 %x_8_load, i32 %x_9_load, i32 %x_10_load, i32 %x_11_load, i32 %x_12_load, i32 %x_13_load, i32 %x_14_load, i32 %x_15_load, i32 %x_16_load, i32 %x_17_load, i32 %x_18_load, i32 %x_19_load, i32 %x_20_load, i32 %x_21_load, i32 %x_22_load, i32 %x_23_load, i32 %x_24_load, i32 %x_25_load, i32 %x_26_load, i32 %x_27_load, i32 %x_28_load, i32 %x_29_load, i32 %x_30_load, i32 %x_31_load, i5 %trunc_ln392" [activation_accelerator.cpp:392]   --->   Operation 189 'mux' 'tmp_s' <Predicate = true> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 190 [4/4] (6.43ns)   --->   "%sub = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:392]   --->   Operation 190 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 191 [3/4] (6.43ns)   --->   "%sub = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:392]   --->   Operation 191 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 192 [2/4] (6.43ns)   --->   "%sub = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:392]   --->   Operation 192 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 193 [1/4] (6.43ns)   --->   "%sub = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:392]   --->   Operation 193 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 194 [3/3] (7.01ns)   --->   "%mul2 = fmul i32 %sub, i32 %inv_std_read" [activation_accelerator.cpp:392]   --->   Operation 194 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 195 [2/3] (7.01ns)   --->   "%mul2 = fmul i32 %sub, i32 %inv_std_read" [activation_accelerator.cpp:392]   --->   Operation 195 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 196 [1/3] (7.01ns)   --->   "%mul2 = fmul i32 %sub, i32 %inv_std_read" [activation_accelerator.cpp:392]   --->   Operation 196 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%w_V = bitcast i32 %mul2" [activation_accelerator.cpp:202]   --->   Operation 197 'bitcast' 'w_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w_V, i32 16, i32 31" [activation_accelerator.cpp:203]   --->   Operation 198 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 297 'ret' 'ret_ln0' <Predicate = (icmp_ln390)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%specpipeline_ln391 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:391]   --->   Operation 199 'specpipeline' 'specpipeline_ln391' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln390 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [activation_accelerator.cpp:390]   --->   Operation 200 'specloopname' 'specloopname_ln390' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%y_bf16_0_addr = getelementptr i16 %y_bf16_0, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 201 'getelementptr' 'y_bf16_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%y_bf16_1_addr = getelementptr i16 %y_bf16_1, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 202 'getelementptr' 'y_bf16_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%y_bf16_2_addr = getelementptr i16 %y_bf16_2, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 203 'getelementptr' 'y_bf16_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%y_bf16_3_addr = getelementptr i16 %y_bf16_3, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 204 'getelementptr' 'y_bf16_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%y_bf16_4_addr = getelementptr i16 %y_bf16_4, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 205 'getelementptr' 'y_bf16_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%y_bf16_5_addr = getelementptr i16 %y_bf16_5, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 206 'getelementptr' 'y_bf16_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%y_bf16_6_addr = getelementptr i16 %y_bf16_6, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 207 'getelementptr' 'y_bf16_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%y_bf16_7_addr = getelementptr i16 %y_bf16_7, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 208 'getelementptr' 'y_bf16_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%y_bf16_8_addr = getelementptr i16 %y_bf16_8, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 209 'getelementptr' 'y_bf16_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%y_bf16_9_addr = getelementptr i16 %y_bf16_9, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 210 'getelementptr' 'y_bf16_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%y_bf16_10_addr = getelementptr i16 %y_bf16_10, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 211 'getelementptr' 'y_bf16_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%y_bf16_11_addr = getelementptr i16 %y_bf16_11, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 212 'getelementptr' 'y_bf16_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%y_bf16_12_addr = getelementptr i16 %y_bf16_12, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 213 'getelementptr' 'y_bf16_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%y_bf16_13_addr = getelementptr i16 %y_bf16_13, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 214 'getelementptr' 'y_bf16_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%y_bf16_14_addr = getelementptr i16 %y_bf16_14, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 215 'getelementptr' 'y_bf16_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%y_bf16_15_addr = getelementptr i16 %y_bf16_15, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 216 'getelementptr' 'y_bf16_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%y_bf16_16_addr = getelementptr i16 %y_bf16_16, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 217 'getelementptr' 'y_bf16_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%y_bf16_17_addr = getelementptr i16 %y_bf16_17, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 218 'getelementptr' 'y_bf16_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%y_bf16_18_addr = getelementptr i16 %y_bf16_18, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 219 'getelementptr' 'y_bf16_18_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%y_bf16_19_addr = getelementptr i16 %y_bf16_19, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 220 'getelementptr' 'y_bf16_19_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%y_bf16_20_addr = getelementptr i16 %y_bf16_20, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 221 'getelementptr' 'y_bf16_20_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%y_bf16_21_addr = getelementptr i16 %y_bf16_21, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 222 'getelementptr' 'y_bf16_21_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%y_bf16_22_addr = getelementptr i16 %y_bf16_22, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 223 'getelementptr' 'y_bf16_22_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%y_bf16_23_addr = getelementptr i16 %y_bf16_23, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 224 'getelementptr' 'y_bf16_23_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%y_bf16_24_addr = getelementptr i16 %y_bf16_24, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 225 'getelementptr' 'y_bf16_24_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%y_bf16_25_addr = getelementptr i16 %y_bf16_25, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 226 'getelementptr' 'y_bf16_25_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%y_bf16_26_addr = getelementptr i16 %y_bf16_26, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 227 'getelementptr' 'y_bf16_26_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%y_bf16_27_addr = getelementptr i16 %y_bf16_27, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 228 'getelementptr' 'y_bf16_27_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%y_bf16_28_addr = getelementptr i16 %y_bf16_28, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 229 'getelementptr' 'y_bf16_28_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%y_bf16_29_addr = getelementptr i16 %y_bf16_29, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 230 'getelementptr' 'y_bf16_29_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%y_bf16_30_addr = getelementptr i16 %y_bf16_30, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 231 'getelementptr' 'y_bf16_30_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%y_bf16_31_addr = getelementptr i16 %y_bf16_31, i64 0, i64 %zext_ln392" [activation_accelerator.cpp:392]   --->   Operation 232 'getelementptr' 'y_bf16_31_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_30_addr" [activation_accelerator.cpp:392]   --->   Operation 233 'store' 'store_ln392' <Predicate = (trunc_ln392 == 30)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 234 'br' 'br_ln392' <Predicate = (trunc_ln392 == 30)> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_29_addr" [activation_accelerator.cpp:392]   --->   Operation 235 'store' 'store_ln392' <Predicate = (trunc_ln392 == 29)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 236 'br' 'br_ln392' <Predicate = (trunc_ln392 == 29)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_28_addr" [activation_accelerator.cpp:392]   --->   Operation 237 'store' 'store_ln392' <Predicate = (trunc_ln392 == 28)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 238 'br' 'br_ln392' <Predicate = (trunc_ln392 == 28)> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_27_addr" [activation_accelerator.cpp:392]   --->   Operation 239 'store' 'store_ln392' <Predicate = (trunc_ln392 == 27)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 240 'br' 'br_ln392' <Predicate = (trunc_ln392 == 27)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_26_addr" [activation_accelerator.cpp:392]   --->   Operation 241 'store' 'store_ln392' <Predicate = (trunc_ln392 == 26)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 242 'br' 'br_ln392' <Predicate = (trunc_ln392 == 26)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_25_addr" [activation_accelerator.cpp:392]   --->   Operation 243 'store' 'store_ln392' <Predicate = (trunc_ln392 == 25)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 244 'br' 'br_ln392' <Predicate = (trunc_ln392 == 25)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_24_addr" [activation_accelerator.cpp:392]   --->   Operation 245 'store' 'store_ln392' <Predicate = (trunc_ln392 == 24)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 246 'br' 'br_ln392' <Predicate = (trunc_ln392 == 24)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_23_addr" [activation_accelerator.cpp:392]   --->   Operation 247 'store' 'store_ln392' <Predicate = (trunc_ln392 == 23)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 248 'br' 'br_ln392' <Predicate = (trunc_ln392 == 23)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_22_addr" [activation_accelerator.cpp:392]   --->   Operation 249 'store' 'store_ln392' <Predicate = (trunc_ln392 == 22)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 250 'br' 'br_ln392' <Predicate = (trunc_ln392 == 22)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_21_addr" [activation_accelerator.cpp:392]   --->   Operation 251 'store' 'store_ln392' <Predicate = (trunc_ln392 == 21)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 252 'br' 'br_ln392' <Predicate = (trunc_ln392 == 21)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_20_addr" [activation_accelerator.cpp:392]   --->   Operation 253 'store' 'store_ln392' <Predicate = (trunc_ln392 == 20)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 254 'br' 'br_ln392' <Predicate = (trunc_ln392 == 20)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_19_addr" [activation_accelerator.cpp:392]   --->   Operation 255 'store' 'store_ln392' <Predicate = (trunc_ln392 == 19)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 256 'br' 'br_ln392' <Predicate = (trunc_ln392 == 19)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_18_addr" [activation_accelerator.cpp:392]   --->   Operation 257 'store' 'store_ln392' <Predicate = (trunc_ln392 == 18)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 258 'br' 'br_ln392' <Predicate = (trunc_ln392 == 18)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_17_addr" [activation_accelerator.cpp:392]   --->   Operation 259 'store' 'store_ln392' <Predicate = (trunc_ln392 == 17)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 260 'br' 'br_ln392' <Predicate = (trunc_ln392 == 17)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_16_addr" [activation_accelerator.cpp:392]   --->   Operation 261 'store' 'store_ln392' <Predicate = (trunc_ln392 == 16)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 262 'br' 'br_ln392' <Predicate = (trunc_ln392 == 16)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_15_addr" [activation_accelerator.cpp:392]   --->   Operation 263 'store' 'store_ln392' <Predicate = (trunc_ln392 == 15)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 264 'br' 'br_ln392' <Predicate = (trunc_ln392 == 15)> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_14_addr" [activation_accelerator.cpp:392]   --->   Operation 265 'store' 'store_ln392' <Predicate = (trunc_ln392 == 14)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 266 'br' 'br_ln392' <Predicate = (trunc_ln392 == 14)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_13_addr" [activation_accelerator.cpp:392]   --->   Operation 267 'store' 'store_ln392' <Predicate = (trunc_ln392 == 13)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 268 'br' 'br_ln392' <Predicate = (trunc_ln392 == 13)> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_12_addr" [activation_accelerator.cpp:392]   --->   Operation 269 'store' 'store_ln392' <Predicate = (trunc_ln392 == 12)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 270 'br' 'br_ln392' <Predicate = (trunc_ln392 == 12)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_11_addr" [activation_accelerator.cpp:392]   --->   Operation 271 'store' 'store_ln392' <Predicate = (trunc_ln392 == 11)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 272 'br' 'br_ln392' <Predicate = (trunc_ln392 == 11)> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_10_addr" [activation_accelerator.cpp:392]   --->   Operation 273 'store' 'store_ln392' <Predicate = (trunc_ln392 == 10)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 274 'br' 'br_ln392' <Predicate = (trunc_ln392 == 10)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_9_addr" [activation_accelerator.cpp:392]   --->   Operation 275 'store' 'store_ln392' <Predicate = (trunc_ln392 == 9)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 276 'br' 'br_ln392' <Predicate = (trunc_ln392 == 9)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_8_addr" [activation_accelerator.cpp:392]   --->   Operation 277 'store' 'store_ln392' <Predicate = (trunc_ln392 == 8)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 278 'br' 'br_ln392' <Predicate = (trunc_ln392 == 8)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_7_addr" [activation_accelerator.cpp:392]   --->   Operation 279 'store' 'store_ln392' <Predicate = (trunc_ln392 == 7)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 280 'br' 'br_ln392' <Predicate = (trunc_ln392 == 7)> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_6_addr" [activation_accelerator.cpp:392]   --->   Operation 281 'store' 'store_ln392' <Predicate = (trunc_ln392 == 6)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 282 'br' 'br_ln392' <Predicate = (trunc_ln392 == 6)> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_5_addr" [activation_accelerator.cpp:392]   --->   Operation 283 'store' 'store_ln392' <Predicate = (trunc_ln392 == 5)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 284 'br' 'br_ln392' <Predicate = (trunc_ln392 == 5)> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_4_addr" [activation_accelerator.cpp:392]   --->   Operation 285 'store' 'store_ln392' <Predicate = (trunc_ln392 == 4)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 286 'br' 'br_ln392' <Predicate = (trunc_ln392 == 4)> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_3_addr" [activation_accelerator.cpp:392]   --->   Operation 287 'store' 'store_ln392' <Predicate = (trunc_ln392 == 3)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 288 'br' 'br_ln392' <Predicate = (trunc_ln392 == 3)> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_2_addr" [activation_accelerator.cpp:392]   --->   Operation 289 'store' 'store_ln392' <Predicate = (trunc_ln392 == 2)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 290 'br' 'br_ln392' <Predicate = (trunc_ln392 == 2)> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_1_addr" [activation_accelerator.cpp:392]   --->   Operation 291 'store' 'store_ln392' <Predicate = (trunc_ln392 == 1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 292 'br' 'br_ln392' <Predicate = (trunc_ln392 == 1)> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_0_addr" [activation_accelerator.cpp:392]   --->   Operation 293 'store' 'store_ln392' <Predicate = (trunc_ln392 == 0)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 294 'br' 'br_ln392' <Predicate = (trunc_ln392 == 0)> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (1.23ns)   --->   "%store_ln392 = store i16 %trunc_ln6, i5 %y_bf16_31_addr" [activation_accelerator.cpp:392]   --->   Operation 295 'store' 'store_ln392' <Predicate = (trunc_ln392 == 31)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln392 = br void %arrayidx8418.exit" [activation_accelerator.cpp:392]   --->   Operation 296 'br' 'br_ln392' <Predicate = (trunc_ln392 == 31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('i') [67]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:392) on local variable 'i' [137]  (0 ns)
	'getelementptr' operation ('x_0_addr', activation_accelerator.cpp:392) [147]  (0 ns)
	'load' operation ('x_0_load', activation_accelerator.cpp:392) on array 'x_0' [180]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 2.03ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:392) on array 'x_0' [180]  (1.24 ns)
	'mux' operation ('tmp_s', activation_accelerator.cpp:392) [212]  (0.789 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub', activation_accelerator.cpp:392) [213]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub', activation_accelerator.cpp:392) [213]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub', activation_accelerator.cpp:392) [213]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub', activation_accelerator.cpp:392) [213]  (6.44 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul2', activation_accelerator.cpp:392) [214]  (7.02 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul2', activation_accelerator.cpp:392) [214]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul2', activation_accelerator.cpp:392) [214]  (7.02 ns)

 <State 10>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('y_bf16_29_addr', activation_accelerator.cpp:392) [246]  (0 ns)
	'store' operation ('store_ln392', activation_accelerator.cpp:392) of variable 'trunc_ln6', activation_accelerator.cpp:203 on array 'y_bf16_29' [254]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
