{
    "code": "module shift_register (\n    input logic clk,\n    input logic rst_n,\n    input logic load,\n    input logic [7:0] data_in,\n    output logic [7:0] data_out\n);\n\n    logic [7:0] shift_reg;\n\n    always @(*) begin\n        if (!rst_n) begin\n            shift_reg = 8'b00000000;\n        end else if (load) begin\n            shift_reg = data_in;\n        end else begin\n            shift_reg = {shift_reg[6:0], 1'b0}; // Shift left and fill with 0\n        end\n    end\n\n    assign data_out = shift_reg;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}