DECL|DR_1MBPS|enumerator|DR_1MBPS = 0, /* Must match bit assignment in BITRATE field */
DECL|DR_250KBPS|enumerator|DR_250KBPS = 2, /* Must match bit assignment in BITRATE field */
DECL|DR_2MBPS|enumerator|DR_2MBPS = 3, /* Must match bit assignment in BITRATE field */
DECL|DR_500KBPS|enumerator|DR_500KBPS = 1, /* Must match bit assignment in BITRATE field */
DECL|DR_UNASSIGNED|enumerator|DR_UNASSIGNED = 4, /* Must match bit assignment in BITRATE field */
DECL|Radio_1_IRQn|macro|Radio_1_IRQn
DECL|XCVR_Init|function|xcvrStatus_t XCVR_Init(radio_mode_t radio_mode, data_rate_t data_rate)
DECL|XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_MASK|macro|XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_MASK
DECL|XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_SHIFT|macro|XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_SHIFT
DECL|XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_MASK|macro|XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_MASK
DECL|XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_SHIFT|macro|XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_SHIFT
DECL|XCVR_TSM|macro|XCVR_TSM
DECL|ZIGBEE_MODE|macro|ZIGBEE_MODE
DECL|ZLL_RX_FRAME_FILTER_FRM_VER_FILTER_MASK|macro|ZLL_RX_FRAME_FILTER_FRM_VER_FILTER_MASK
DECL|ZLL_RX_FRAME_FILTER_FRM_VER_FILTER|macro|ZLL_RX_FRAME_FILTER_FRM_VER_FILTER
DECL|_FSL_XCVR_H_|macro|_FSL_XCVR_H_
DECL|_data_rate|enum|typedef enum _data_rate
DECL|data_rate_t|typedef|} data_rate_t;
