#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x593f6de687b0 .scope module, "top_tb" "top_tb" 2 3;
 .timescale 0 0;
v0x593f6dea9770_0 .net *"_s13", 0 0, L_0x593f6deaa390;  1 drivers
L_0x7f5d580b80f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x593f6dea9850_0 .net/2u *"_s14", 0 0, L_0x7f5d580b80f0;  1 drivers
o0x7f5d581026c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x593f6dea9930_0 name=_s16
v0x593f6dea9a20_0 .net *"_s5", 0 0, L_0x593f6deaa150;  1 drivers
L_0x7f5d580b80a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x593f6dea9ae0_0 .net/2u *"_s6", 0 0, L_0x7f5d580b80a8;  1 drivers
o0x7f5d58102758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x593f6dea9bc0_0 name=_s8
v0x593f6dea9ca0_0 .var "clk_100mhz", 0 0;
v0x593f6dea9d40_0 .var "hostSdaReq", 0 0;
L_0x7f5d580b8060 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d58102428 .resolv tri, L_0x7f5d580b8060, L_0x593f6deaa490, L_0x593f6deaa9d0;
v0x593f6dea9de0_0 .net8 "io_power_sda", 0 0, RS_0x7f5d58102428;  3 drivers, strength-aware
v0x593f6dea9f40_0 .var "io_scl", 0 0;
L_0x7f5d580b8018 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7f5d58102458 .resolv tri, L_0x7f5d580b8018, L_0x593f6deaa250, L_0x593f6deaa800;
v0x593f6dea9fe0_0 .net8 "io_sda", 0 0, RS_0x7f5d58102458;  3 drivers, strength-aware
v0x593f6deaa0b0_0 .var "powerSdaReq", 0 0;
L_0x593f6deaa150 .reduce/nor v0x593f6dea9d40_0;
L_0x593f6deaa250 .functor MUXZ 1, o0x7f5d58102758, L_0x7f5d580b80a8, L_0x593f6deaa150, C4<>;
L_0x593f6deaa390 .reduce/nor v0x593f6deaa0b0_0;
L_0x593f6deaa490 .functor MUXZ 1, o0x7f5d581026c8, L_0x7f5d580b80f0, L_0x593f6deaa390, C4<>;
S_0x593f6de81bb0 .scope module, "INST" "top" 2 15, 3 7 0, S_0x593f6de687b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_100mhz"
    .port_info 1 /OUTPUT 1 "led1"
    .port_info 2 /INPUT 1 "io_scl"
    .port_info 3 /INOUT 1 "io_sda"
    .port_info 4 /OUTPUT 1 "io_power_scl"
    .port_info 5 /INOUT 1 "io_power_sda"
    .port_info 6 /OUTPUT 1 "gpio_21"
L_0x593f6deaa600 .functor BUFZ 1, v0x593f6dea9ca0_0, C4<0>, C4<0>, C4<0>;
L_0x593f6deaa960 .functor BUFZ 1, RS_0x7f5d58102458, C4<0>, C4<0>, C4<0>;
L_0x593f6deaab50 .functor BUFZ 1, RS_0x7f5d58102428, C4<0>, C4<0>, C4<0>;
L_0x593f6deab0d0 .functor AND 1, v0x593f6dea8f80_0, L_0x593f6deaa710, C4<1>, C4<1>;
L_0x7f5d580b81c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x593f6dea7df0_0 .net/2u *"_s12", 0 0, L_0x7f5d580b81c8;  1 drivers
o0x7f5d581022a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x593f6dea7ef0_0 name=_s14
v0x593f6dea7fd0_0 .net *"_s20", 3 0, L_0x593f6deaae00;  1 drivers
L_0x7f5d580b8210 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x593f6dea8090_0 .net/2u *"_s26", 6 0, L_0x7f5d580b8210;  1 drivers
L_0x7f5d580b8180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x593f6dea8170_0 .net/2u *"_s4", 0 0, L_0x7f5d580b8180;  1 drivers
o0x7f5d58102368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x593f6dea82a0_0 name=_s6
v0x593f6dea8380_0 .net "clk_100mhz", 0 0, v0x593f6dea9ca0_0;  1 drivers
v0x593f6dea8440_0 .net "clk_16mhz", 0 0, L_0x593f6deaa600;  1 drivers
v0x593f6dea8530_0 .var "clk_2hz", 0 0;
v0x593f6dea8680_0 .net "clk_4hz", 0 0, L_0x593f6deaa710;  1 drivers
v0x593f6dea8720_0 .net "clk_uart_115200", 0 0, v0x593f6dea5820_0;  1 drivers
v0x593f6dea87c0_0 .net "gpio_21", 0 0, v0x593f6dea6a40_0;  1 drivers
v0x593f6dea8860_0 .net "hostSdaIn", 0 0, L_0x593f6deaa960;  1 drivers
v0x593f6dea8990_0 .net "hostSdaOutEn", 0 0, L_0x593f6deaaf90;  1 drivers
v0x593f6dea8a30_0 .net "io_power_scl", 0 0, L_0x593f6deaac10;  1 drivers
v0x593f6dea8ad0_0 .net8 "io_power_sda", 0 0, RS_0x7f5d58102428;  alias, 3 drivers, strength-aware
v0x593f6dea8b90_0 .net "io_scl", 0 0, v0x593f6dea9f40_0;  1 drivers
v0x593f6dea8d40_0 .net8 "io_sda", 0 0, RS_0x7f5d58102458;  alias, 3 drivers, strength-aware
v0x593f6dea8e00_0 .net "led1", 0 0, L_0x593f6deab0d0;  1 drivers
v0x593f6dea8ec0_0 .net "ledOut", 7 0, v0x593f6dea1a30_0;  1 drivers
v0x593f6dea8f80_0 .var "ledState", 0 0;
v0x593f6dea9020_0 .var "mem", 7 0;
v0x593f6dea90e0_0 .net "newMem", 7 0, v0x593f6dea3ec0_0;  1 drivers
L_0x7f5d580b8138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x593f6dea91b0_0 .net "pll_locked", 0 0, L_0x7f5d580b8138;  1 drivers
v0x593f6dea9250_0 .net "powerSdaIn", 0 0, L_0x593f6deaab50;  1 drivers
v0x593f6dea9320_0 .net "powerSdaOutEn", 0 0, v0x593f6dea4f40_0;  1 drivers
v0x593f6dea93c0_0 .net "proxySdaLow", 0 0, v0x593f6dea5210_0;  1 drivers
v0x593f6dea9460_0 .net "sdaLow1", 0 0, v0x593f6dea2260_0;  1 drivers
v0x593f6dea9530_0 .net "sdaLow2", 0 0, v0x593f6dea34b0_0;  1 drivers
v0x593f6dea9600_0 .net "sdaLow3", 0 0, v0x593f6dea4700_0;  1 drivers
E_0x593f6de45ef0 .event edge, v0x593f6dea3ec0_0;
E_0x593f6ddfc5d0 .event edge, v0x593f6dea1a30_0;
E_0x593f6ddfd200 .event posedge, v0x593f6dea0e30_0;
L_0x593f6deaa800 .functor MUXZ 1, o0x7f5d58102368, L_0x7f5d580b8180, L_0x593f6deaaf90, C4<>;
L_0x593f6deaa9d0 .functor MUXZ 1, o0x7f5d581022a8, L_0x7f5d580b81c8, v0x593f6dea4f40_0, C4<>;
L_0x593f6deaae00 .concat [ 1 1 1 1], v0x593f6dea4700_0, v0x593f6dea34b0_0, v0x593f6dea2260_0, v0x593f6dea5210_0;
L_0x593f6deaaf90 .reduce/or L_0x593f6deaae00;
L_0x593f6deab140 .concat [ 1 7 0 0], v0x593f6dea8f80_0, L_0x7f5d580b8210;
S_0x593f6de7e910 .scope module, "ps1" "prescaler" 3 47, 4 2 0, S_0x593f6de81bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0x593f6de34bd0 .param/l "bits" 0 4 5, +C4<00000000000000000000000000010111>;
v0x593f6de74140_0 .net "clk_in", 0 0, L_0x593f6deaa600;  alias, 1 drivers
v0x593f6dea0e30_0 .net "clk_out", 0 0, L_0x593f6deaa710;  alias, 1 drivers
v0x593f6dea0ef0_0 .var "counter", 22 0;
E_0x593f6de520d0 .event posedge, v0x593f6de74140_0;
L_0x593f6deaa710 .part v0x593f6dea0ef0_0, 22, 1;
S_0x593f6dea1040 .scope module, "twi1" "twi_slave" 3 101, 5 2 0, S_0x593f6de81bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "scl"
    .port_info 1 /INPUT 1 "sdaIn"
    .port_info 2 /OUTPUT 1 "sdaOutEn"
    .port_info 3 /INPUT 8 "dataOut"
    .port_info 4 /OUTPUT 8 "dataIn"
P_0x593f6dea1210 .param/l "ADDR" 0 5 12, C4<0110011>;
P_0x593f6dea1250 .param/l "STATE_READING_ACK" 1 5 22, C4<011>;
P_0x593f6dea1290 .param/l "STATE_READING_ADDR" 1 5 20, C4<001>;
P_0x593f6dea12d0 .param/l "STATE_READ_DATA" 1 5 23, C4<100>;
P_0x593f6dea1310 .param/l "STATE_WAITING_FOR_START_BIT" 1 5 19, C4<000>;
P_0x593f6dea1350 .param/l "STATE_WRITE_DATA" 1 5 24, C4<101>;
P_0x593f6dea1390 .param/l "STATE_WRITING_ACK" 1 5 21, C4<010>;
v0x593f6dea1930_0 .var "bitCounter", 2 0;
v0x593f6dea1a30_0 .var "dataIn", 7 0;
v0x593f6dea1b10_0 .net "dataOut", 7 0, L_0x593f6deab140;  1 drivers
v0x593f6dea1c00_0 .var "dataRead", 7 0;
v0x593f6dea1ce0_0 .var "dataToWrite", 7 0;
v0x593f6dea1e10_0 .var "hasValidStartBit", 0 0;
v0x593f6dea1ed0_0 .var "hasValidStopBit", 0 0;
v0x593f6dea1f90_0 .var "masterRead", 0 0;
v0x593f6dea2050_0 .net "scl", 0 0, v0x593f6dea9f40_0;  alias, 1 drivers
v0x593f6dea21a0_0 .net "sdaIn", 0 0, L_0x593f6deaa960;  alias, 1 drivers
v0x593f6dea2260_0 .var "sdaOutEn", 0 0;
v0x593f6dea2320_0 .var "state", 2 0;
E_0x593f6dea17a0 .event negedge, v0x593f6dea2050_0;
E_0x593f6dea1800 .event posedge, v0x593f6dea2050_0;
E_0x593f6dea1860 .event posedge, v0x593f6dea21a0_0;
E_0x593f6dea18c0 .event negedge, v0x593f6dea21a0_0;
S_0x593f6dea24a0 .scope module, "twi2" "twi_slave" 3 107, 5 2 0, S_0x593f6de81bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "scl"
    .port_info 1 /INPUT 1 "sdaIn"
    .port_info 2 /OUTPUT 1 "sdaOutEn"
    .port_info 3 /INPUT 8 "dataOut"
    .port_info 4 /OUTPUT 8 "dataIn"
P_0x593f6dea2620 .param/l "ADDR" 0 5 12, C4<1000100>;
P_0x593f6dea2660 .param/l "STATE_READING_ACK" 1 5 22, C4<011>;
P_0x593f6dea26a0 .param/l "STATE_READING_ADDR" 1 5 20, C4<001>;
P_0x593f6dea26e0 .param/l "STATE_READ_DATA" 1 5 23, C4<100>;
P_0x593f6dea2720 .param/l "STATE_WAITING_FOR_START_BIT" 1 5 19, C4<000>;
P_0x593f6dea2760 .param/l "STATE_WRITE_DATA" 1 5 24, C4<101>;
P_0x593f6dea27a0 .param/l "STATE_WRITING_ACK" 1 5 21, C4<010>;
v0x593f6dea2bb0_0 .var "bitCounter", 2 0;
v0x593f6dea2c90_0 .var "dataIn", 7 0;
L_0x7f5d580b8258 .functor BUFT 1, C4<10001000>, C4<0>, C4<0>, C4<0>;
v0x593f6dea2d70_0 .net "dataOut", 7 0, L_0x7f5d580b8258;  1 drivers
v0x593f6dea2e60_0 .var "dataRead", 7 0;
v0x593f6dea2f40_0 .var "dataToWrite", 7 0;
v0x593f6dea3070_0 .var "hasValidStartBit", 0 0;
v0x593f6dea3130_0 .var "hasValidStopBit", 0 0;
v0x593f6dea31f0_0 .var "masterRead", 0 0;
v0x593f6dea32b0_0 .net "scl", 0 0, v0x593f6dea9f40_0;  alias, 1 drivers
v0x593f6dea33e0_0 .net "sdaIn", 0 0, L_0x593f6deaa960;  alias, 1 drivers
v0x593f6dea34b0_0 .var "sdaOutEn", 0 0;
v0x593f6dea3550_0 .var "state", 2 0;
S_0x593f6dea36e0 .scope module, "twi3" "twi_slave" 3 117, 5 2 0, S_0x593f6de81bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "scl"
    .port_info 1 /INPUT 1 "sdaIn"
    .port_info 2 /OUTPUT 1 "sdaOutEn"
    .port_info 3 /INPUT 8 "dataOut"
    .port_info 4 /OUTPUT 8 "dataIn"
P_0x593f6dea3860 .param/l "ADDR" 0 5 12, C4<1010101>;
P_0x593f6dea38a0 .param/l "STATE_READING_ACK" 1 5 22, C4<011>;
P_0x593f6dea38e0 .param/l "STATE_READING_ADDR" 1 5 20, C4<001>;
P_0x593f6dea3920 .param/l "STATE_READ_DATA" 1 5 23, C4<100>;
P_0x593f6dea3960 .param/l "STATE_WAITING_FOR_START_BIT" 1 5 19, C4<000>;
P_0x593f6dea39a0 .param/l "STATE_WRITE_DATA" 1 5 24, C4<101>;
P_0x593f6dea39e0 .param/l "STATE_WRITING_ACK" 1 5 21, C4<010>;
v0x593f6dea3de0_0 .var "bitCounter", 2 0;
v0x593f6dea3ec0_0 .var "dataIn", 7 0;
v0x593f6dea3fa0_0 .net "dataOut", 7 0, v0x593f6dea9020_0;  1 drivers
v0x593f6dea4090_0 .var "dataRead", 7 0;
v0x593f6dea4170_0 .var "dataToWrite", 7 0;
v0x593f6dea42a0_0 .var "hasValidStartBit", 0 0;
v0x593f6dea4360_0 .var "hasValidStopBit", 0 0;
v0x593f6dea4420_0 .var "masterRead", 0 0;
v0x593f6dea44e0_0 .net "scl", 0 0, v0x593f6dea9f40_0;  alias, 1 drivers
v0x593f6dea4610_0 .net "sdaIn", 0 0, L_0x593f6deaa960;  alias, 1 drivers
v0x593f6dea4700_0 .var "sdaOutEn", 0 0;
v0x593f6dea47c0_0 .var "state", 2 0;
S_0x593f6dea4940 .scope module, "twiProxy" "twi_proxy" 3 83, 6 3 0, S_0x593f6de81bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "hostScl"
    .port_info 1 /INPUT 1 "hostSdaIn"
    .port_info 2 /OUTPUT 1 "hostSdaLow"
    .port_info 3 /OUTPUT 1 "mirrorScl"
    .port_info 4 /INPUT 1 "mirrorSdaIn"
    .port_info 5 /OUTPUT 1 "mirrorSdaLow"
L_0x593f6deaac10 .functor BUFZ 1, v0x593f6dea9f40_0, C4<0>, C4<0>, C4<0>;
v0x593f6dea4d20_0 .net "hostScl", 0 0, v0x593f6dea9f40_0;  alias, 1 drivers
v0x593f6dea4de0_0 .net "hostSdaIn", 0 0, L_0x593f6deaa960;  alias, 1 drivers
v0x593f6dea4ea0_0 .net "hostSdaLow", 0 0, v0x593f6dea5210_0;  alias, 1 drivers
v0x593f6dea4f40_0 .var "hostToMirror", 0 0;
v0x593f6dea4fe0_0 .net "mirrorScl", 0 0, L_0x593f6deaac10;  alias, 1 drivers
v0x593f6dea50d0_0 .net "mirrorSdaIn", 0 0, L_0x593f6deaab50;  alias, 1 drivers
v0x593f6dea5170_0 .net "mirrorSdaLow", 0 0, v0x593f6dea4f40_0;  alias, 1 drivers
v0x593f6dea5210_0 .var "mirrorToHost", 0 0;
E_0x593f6dea4c40 .event edge, v0x593f6dea50d0_0, v0x593f6dea4f40_0;
E_0x593f6dea4cc0 .event edge, v0x593f6dea21a0_0, v0x593f6dea5210_0;
S_0x593f6dea53d0 .scope module, "uart_clk_div" "clkdiv" 3 125, 7 1 0, S_0x593f6de81bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkIn"
    .port_info 1 /OUTPUT 1 "clkOut"
P_0x593f6dea55a0 .param/l "DIV" 0 7 6, +C4<00000000000000000000000010001010>;
P_0x593f6dea55e0 .param/l "RDIV" 1 7 7, +C4<00000000000000000000000001000101>;
v0x593f6dea5730_0 .net "clkIn", 0 0, L_0x593f6deaa600;  alias, 1 drivers
v0x593f6dea5820_0 .var "clkOut", 0 0;
v0x593f6dea58c0_0 .var "counter", 7 1;
S_0x593f6dea5a10 .scope module, "uart_tx1" "uart_tx_stream" 3 129, 8 1 0, S_0x593f6de81bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "tx"
    .port_info 2 /OUTPUT 1 "eol"
    .port_info 3 /INPUT 104 "dataStream"
P_0x593f6dea5be0 .param/l "N" 0 8 7, +C4<00000000000000000000000000001101>;
P_0x593f6dea5c20 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000100>;
v0x593f6dea6c60_0 .net *"_s0", 31 0, L_0x593f6deab430;  1 drivers
L_0x7f5d580b83c0 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x593f6dea6d60_0 .net/2u *"_s10", 31 0, L_0x7f5d580b83c0;  1 drivers
v0x593f6dea6e40_0 .net *"_s12", 31 0, L_0x593f6debb7b0;  1 drivers
L_0x7f5d580b8408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x593f6dea6f00_0 .net *"_s15", 27 0, L_0x7f5d580b8408;  1 drivers
v0x593f6dea6fe0_0 .net *"_s16", 31 0, L_0x593f6debb8f0;  1 drivers
L_0x7f5d580b8450 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x593f6dea7110_0 .net/2u *"_s18", 31 0, L_0x7f5d580b8450;  1 drivers
v0x593f6dea71f0_0 .net *"_s21", 31 0, L_0x593f6debbaa0;  1 drivers
v0x593f6dea72d0_0 .net *"_s22", 103 0, L_0x593f6debbc10;  1 drivers
v0x593f6dea73b0_0 .net *"_s24", 103 0, L_0x593f6debbd40;  1 drivers
L_0x7f5d580b82e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x593f6dea7520_0 .net *"_s3", 27 0, L_0x7f5d580b82e8;  1 drivers
L_0x7f5d580b8330 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x593f6dea7600_0 .net/2u *"_s4", 31 0, L_0x7f5d580b8330;  1 drivers
L_0x7f5d580b8378 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x593f6dea76e0_0 .net/2u *"_s8", 103 0, L_0x7f5d580b8378;  1 drivers
v0x593f6dea77c0_0 .net "clk", 0 0, v0x593f6dea5820_0;  alias, 1 drivers
v0x593f6dea7860_0 .var "counter", 4 1;
L_0x7f5d580b8498 .functor BUFT 1, C4<01001000011001010110110001101100011011110010000001010111011011110111001001101100011001000010000100001010>, C4<0>, C4<0>, C4<0>;
v0x593f6dea7940_0 .net "dataStream", 103 0, L_0x7f5d580b8498;  1 drivers
v0x593f6dea7a20_0 .net "eol", 0 0, L_0x593f6debb5c0;  1 drivers
v0x593f6dea7ae0_0 .net "nextWord", 0 0, L_0x593f6deab340;  1 drivers
v0x593f6dea7c90_0 .net "tx", 0 0, v0x593f6dea6a40_0;  alias, 1 drivers
v0x593f6dea7d30_0 .net "word", 7 0, L_0x593f6debbed0;  1 drivers
E_0x593f6dea5e20 .event negedge, v0x593f6dea5820_0;
L_0x593f6deab430 .concat [ 4 28 0 0], v0x593f6dea7860_0, L_0x7f5d580b82e8;
L_0x593f6debb5c0 .cmp/ge 32, L_0x593f6deab430, L_0x7f5d580b8330;
L_0x593f6debb7b0 .concat [ 4 28 0 0], v0x593f6dea7860_0, L_0x7f5d580b8408;
L_0x593f6debb8f0 .arith/sub 32, L_0x7f5d580b83c0, L_0x593f6debb7b0;
L_0x593f6debbaa0 .arith/mult 32, L_0x593f6debb8f0, L_0x7f5d580b8450;
L_0x593f6debbc10 .shift/r 104, L_0x7f5d580b8498, L_0x593f6debbaa0;
L_0x593f6debbd40 .functor MUXZ 104, L_0x593f6debbc10, L_0x7f5d580b8378, L_0x593f6debb5c0, C4<>;
L_0x593f6debbed0 .part L_0x593f6debbd40, 0, 8;
S_0x593f6dea5e80 .scope module, "UART_INST" "uart_tx" 8 13, 8 20 0, S_0x593f6dea5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "tx"
    .port_info 2 /OUTPUT 1 "nextWord"
    .port_info 3 /INPUT 8 "wordIn"
P_0x593f6dea6070 .param/l "STATE_DATA" 1 8 30, C4<10>;
P_0x593f6dea60b0 .param/l "STATE_START_BIT" 1 8 29, C4<01>;
P_0x593f6dea60f0 .param/l "STATE_STOP_BIT" 1 8 28, C4<00>;
P_0x593f6dea6130 .param/l "STOP_BITS" 0 8 26, +C4<00000000000000000000000000000001>;
L_0x7f5d580b82a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x593f6dea64d0_0 .net/2u *"_s0", 1 0, L_0x7f5d580b82a0;  1 drivers
v0x593f6dea65d0_0 .var "bufferedPacket", 7 0;
v0x593f6dea66b0_0 .net "clk", 0 0, v0x593f6dea5820_0;  alias, 1 drivers
v0x593f6dea67b0_0 .var "dataCounter", 2 0;
v0x593f6dea6850_0 .net "nextWord", 0 0, L_0x593f6deab340;  alias, 1 drivers
v0x593f6dea6960_0 .var "state", 1 0;
v0x593f6dea6a40_0 .var "tx", 0 0;
v0x593f6dea6b00_0 .net "wordIn", 7 0, L_0x593f6debbed0;  alias, 1 drivers
E_0x593f6dea6370 .event posedge, v0x593f6dea5820_0;
E_0x593f6dea6470 .event edge, v0x593f6dea6960_0, v0x593f6dea67b0_0, v0x593f6dea65d0_0;
L_0x593f6deab340 .cmp/eq 2, v0x593f6dea6960_0, L_0x7f5d580b82a0;
    .scope S_0x593f6de7e910;
T_0 ;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x593f6dea0ef0_0, 0, 23;
    %end;
    .thread T_0;
    .scope S_0x593f6de7e910;
T_1 ;
    %wait E_0x593f6de520d0;
    %load/vec4 v0x593f6dea0ef0_0;
    %addi 1, 0, 23;
    %assign/vec4 v0x593f6dea0ef0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x593f6dea4940;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea4f40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x593f6dea4940;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea5210_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x593f6dea4940;
T_4 ;
    %wait E_0x593f6dea4cc0;
    %load/vec4 v0x593f6dea4de0_0;
    %nor/r;
    %load/vec4 v0x593f6dea5210_0;
    %nor/r;
    %and;
    %assign/vec4 v0x593f6dea4f40_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x593f6dea4940;
T_5 ;
    %wait E_0x593f6dea4c40;
    %load/vec4 v0x593f6dea50d0_0;
    %nor/r;
    %load/vec4 v0x593f6dea4f40_0;
    %nor/r;
    %and;
    %assign/vec4 v0x593f6dea5210_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x593f6dea1040;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea2260_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x593f6dea1040;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x593f6dea1a30_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x593f6dea1040;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea1e10_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x593f6dea1040;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea1ed0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x593f6dea1040;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x593f6dea2320_0, 0, 3;
    %end;
    .thread T_10;
    .scope S_0x593f6dea1040;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x593f6dea1930_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x593f6dea1040;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea1f90_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x593f6dea1040;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x593f6dea1ce0_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x593f6dea1040;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x593f6dea1c00_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_0x593f6dea1040;
T_15 ;
    %wait E_0x593f6dea18c0;
    %load/vec4 v0x593f6dea2050_0;
    %assign/vec4 v0x593f6dea1e10_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x593f6dea1040;
T_16 ;
    %wait E_0x593f6dea1860;
    %load/vec4 v0x593f6dea2050_0;
    %assign/vec4 v0x593f6dea1ed0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x593f6dea1040;
T_17 ;
    %wait E_0x593f6dea1800;
    %load/vec4 v0x593f6dea1ed0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x593f6dea2320_0;
    %cmpi/e 0, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x593f6dea1e10_0;
    %load/vec4 v0x593f6dea21a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 9, 0, 6;
    %split/vec4 3;
    %assign/vec4 v0x593f6dea1930_0, 0;
    %assign/vec4 v0x593f6dea2320_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea2320_0, 0;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x593f6dea2320_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x593f6dea1930_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_17.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x593f6dea2320_0, 0;
    %load/vec4 v0x593f6dea21a0_0;
    %assign/vec4 v0x593f6dea1f90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea1930_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x593f6dea21a0_0;
    %pushi/vec4 51, 0, 7;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x593f6dea1930_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %cmp/ne;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea2320_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x593f6dea1930_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x593f6dea1930_0, 0;
T_17.9 ;
T_17.7 ;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x593f6dea2320_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_17.10, 4;
    %load/vec4 v0x593f6dea1f90_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %concati/vec4 0, 0, 3;
    %split/vec4 3;
    %assign/vec4 v0x593f6dea1930_0, 0;
    %assign/vec4 v0x593f6dea2320_0, 0;
    %load/vec4 v0x593f6dea1b10_0;
    %assign/vec4 v0x593f6dea1ce0_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0x593f6dea2320_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_17.14, 4;
    %load/vec4 v0x593f6dea21a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.16, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_17.17, 8;
T_17.16 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_17.17, 8;
 ; End of false expr.
    %blend;
T_17.17;
    %concati/vec4 0, 0, 3;
    %split/vec4 3;
    %assign/vec4 v0x593f6dea1930_0, 0;
    %assign/vec4 v0x593f6dea2320_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %load/vec4 v0x593f6dea2320_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_17.18, 4;
    %load/vec4 v0x593f6dea21a0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x593f6dea1930_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x593f6dea1c00_0, 4, 5;
    %load/vec4 v0x593f6dea1930_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_17.20, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x593f6dea2320_0, 0;
    %load/vec4 v0x593f6dea1c00_0;
    %parti/s 7, 1, 2;
    %load/vec4 v0x593f6dea21a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x593f6dea1a30_0, 0;
    %jmp T_17.21;
T_17.20 ;
    %load/vec4 v0x593f6dea1930_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x593f6dea1930_0, 0;
T_17.21 ;
    %jmp T_17.19;
T_17.18 ;
    %load/vec4 v0x593f6dea2320_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_17.22, 4;
    %load/vec4 v0x593f6dea1930_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_17.24, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x593f6dea2320_0, 0;
    %jmp T_17.25;
T_17.24 ;
    %load/vec4 v0x593f6dea1930_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x593f6dea1930_0, 0;
T_17.25 ;
    %jmp T_17.23;
T_17.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea2320_0, 0;
T_17.23 ;
T_17.19 ;
T_17.15 ;
T_17.11 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x593f6dea1040;
T_18 ;
    %wait E_0x593f6dea17a0;
    %load/vec4 v0x593f6dea2320_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x593f6dea2260_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x593f6dea2320_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x593f6dea1ce0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x593f6dea1930_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %inv;
    %assign/vec4 v0x593f6dea2260_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x593f6dea2260_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x593f6dea24a0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea34b0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x593f6dea24a0;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x593f6dea2c90_0, 0, 8;
    %end;
    .thread T_20;
    .scope S_0x593f6dea24a0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea3070_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x593f6dea24a0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea3130_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x593f6dea24a0;
T_23 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x593f6dea3550_0, 0, 3;
    %end;
    .thread T_23;
    .scope S_0x593f6dea24a0;
T_24 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x593f6dea2bb0_0, 0, 3;
    %end;
    .thread T_24;
    .scope S_0x593f6dea24a0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea31f0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x593f6dea24a0;
T_26 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x593f6dea2f40_0, 0, 8;
    %end;
    .thread T_26;
    .scope S_0x593f6dea24a0;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x593f6dea2e60_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0x593f6dea24a0;
T_28 ;
    %wait E_0x593f6dea18c0;
    %load/vec4 v0x593f6dea32b0_0;
    %assign/vec4 v0x593f6dea3070_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x593f6dea24a0;
T_29 ;
    %wait E_0x593f6dea1860;
    %load/vec4 v0x593f6dea32b0_0;
    %assign/vec4 v0x593f6dea3130_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x593f6dea24a0;
T_30 ;
    %wait E_0x593f6dea1800;
    %load/vec4 v0x593f6dea3130_0;
    %flag_set/vec4 8;
    %load/vec4 v0x593f6dea3550_0;
    %cmpi/e 0, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x593f6dea3070_0;
    %load/vec4 v0x593f6dea33e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 9, 0, 6;
    %split/vec4 3;
    %assign/vec4 v0x593f6dea2bb0_0, 0;
    %assign/vec4 v0x593f6dea3550_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea3550_0, 0;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x593f6dea3550_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x593f6dea2bb0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_30.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x593f6dea3550_0, 0;
    %load/vec4 v0x593f6dea33e0_0;
    %assign/vec4 v0x593f6dea31f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea2bb0_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x593f6dea33e0_0;
    %pushi/vec4 68, 0, 7;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x593f6dea2bb0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %cmp/ne;
    %jmp/0xz  T_30.8, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea3550_0, 0;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v0x593f6dea2bb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x593f6dea2bb0_0, 0;
T_30.9 ;
T_30.7 ;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x593f6dea3550_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_30.10, 4;
    %load/vec4 v0x593f6dea31f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.12, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_30.13, 8;
T_30.12 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_30.13, 8;
 ; End of false expr.
    %blend;
T_30.13;
    %concati/vec4 0, 0, 3;
    %split/vec4 3;
    %assign/vec4 v0x593f6dea2bb0_0, 0;
    %assign/vec4 v0x593f6dea3550_0, 0;
    %load/vec4 v0x593f6dea2d70_0;
    %assign/vec4 v0x593f6dea2f40_0, 0;
    %jmp T_30.11;
T_30.10 ;
    %load/vec4 v0x593f6dea3550_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_30.14, 4;
    %load/vec4 v0x593f6dea33e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.16, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_30.17, 8;
T_30.16 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_30.17, 8;
 ; End of false expr.
    %blend;
T_30.17;
    %concati/vec4 0, 0, 3;
    %split/vec4 3;
    %assign/vec4 v0x593f6dea2bb0_0, 0;
    %assign/vec4 v0x593f6dea3550_0, 0;
    %jmp T_30.15;
T_30.14 ;
    %load/vec4 v0x593f6dea3550_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_30.18, 4;
    %load/vec4 v0x593f6dea33e0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x593f6dea2bb0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x593f6dea2e60_0, 4, 5;
    %load/vec4 v0x593f6dea2bb0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_30.20, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x593f6dea3550_0, 0;
    %load/vec4 v0x593f6dea2e60_0;
    %parti/s 7, 1, 2;
    %load/vec4 v0x593f6dea33e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x593f6dea2c90_0, 0;
    %jmp T_30.21;
T_30.20 ;
    %load/vec4 v0x593f6dea2bb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x593f6dea2bb0_0, 0;
T_30.21 ;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x593f6dea3550_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_30.22, 4;
    %load/vec4 v0x593f6dea2bb0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_30.24, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x593f6dea3550_0, 0;
    %jmp T_30.25;
T_30.24 ;
    %load/vec4 v0x593f6dea2bb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x593f6dea2bb0_0, 0;
T_30.25 ;
    %jmp T_30.23;
T_30.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea3550_0, 0;
T_30.23 ;
T_30.19 ;
T_30.15 ;
T_30.11 ;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x593f6dea24a0;
T_31 ;
    %wait E_0x593f6dea17a0;
    %load/vec4 v0x593f6dea3550_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x593f6dea34b0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x593f6dea3550_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_31.2, 4;
    %load/vec4 v0x593f6dea2f40_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x593f6dea2bb0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %inv;
    %assign/vec4 v0x593f6dea34b0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x593f6dea34b0_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x593f6dea36e0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea4700_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x593f6dea36e0;
T_33 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x593f6dea3ec0_0, 0, 8;
    %end;
    .thread T_33;
    .scope S_0x593f6dea36e0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea42a0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x593f6dea36e0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea4360_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x593f6dea36e0;
T_36 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x593f6dea47c0_0, 0, 3;
    %end;
    .thread T_36;
    .scope S_0x593f6dea36e0;
T_37 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x593f6dea3de0_0, 0, 3;
    %end;
    .thread T_37;
    .scope S_0x593f6dea36e0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea4420_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x593f6dea36e0;
T_39 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x593f6dea4170_0, 0, 8;
    %end;
    .thread T_39;
    .scope S_0x593f6dea36e0;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x593f6dea4090_0, 0, 8;
    %end;
    .thread T_40;
    .scope S_0x593f6dea36e0;
T_41 ;
    %wait E_0x593f6dea18c0;
    %load/vec4 v0x593f6dea44e0_0;
    %assign/vec4 v0x593f6dea42a0_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x593f6dea36e0;
T_42 ;
    %wait E_0x593f6dea1860;
    %load/vec4 v0x593f6dea44e0_0;
    %assign/vec4 v0x593f6dea4360_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x593f6dea36e0;
T_43 ;
    %wait E_0x593f6dea1800;
    %load/vec4 v0x593f6dea4360_0;
    %flag_set/vec4 8;
    %load/vec4 v0x593f6dea47c0_0;
    %cmpi/e 0, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0x593f6dea42a0_0;
    %load/vec4 v0x593f6dea4610_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 9, 0, 6;
    %split/vec4 3;
    %assign/vec4 v0x593f6dea3de0_0, 0;
    %assign/vec4 v0x593f6dea47c0_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea47c0_0, 0;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x593f6dea47c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_43.4, 4;
    %load/vec4 v0x593f6dea3de0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_43.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x593f6dea47c0_0, 0;
    %load/vec4 v0x593f6dea4610_0;
    %assign/vec4 v0x593f6dea4420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea3de0_0, 0;
    %jmp T_43.7;
T_43.6 ;
    %load/vec4 v0x593f6dea4610_0;
    %pushi/vec4 85, 0, 7;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x593f6dea3de0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %cmp/ne;
    %jmp/0xz  T_43.8, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea47c0_0, 0;
    %jmp T_43.9;
T_43.8 ;
    %load/vec4 v0x593f6dea3de0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x593f6dea3de0_0, 0;
T_43.9 ;
T_43.7 ;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x593f6dea47c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_43.10, 4;
    %load/vec4 v0x593f6dea4420_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %concati/vec4 0, 0, 3;
    %split/vec4 3;
    %assign/vec4 v0x593f6dea3de0_0, 0;
    %assign/vec4 v0x593f6dea47c0_0, 0;
    %load/vec4 v0x593f6dea3fa0_0;
    %assign/vec4 v0x593f6dea4170_0, 0;
    %jmp T_43.11;
T_43.10 ;
    %load/vec4 v0x593f6dea47c0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_43.14, 4;
    %load/vec4 v0x593f6dea4610_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.16, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_43.17, 8;
T_43.16 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_43.17, 8;
 ; End of false expr.
    %blend;
T_43.17;
    %concati/vec4 0, 0, 3;
    %split/vec4 3;
    %assign/vec4 v0x593f6dea3de0_0, 0;
    %assign/vec4 v0x593f6dea47c0_0, 0;
    %jmp T_43.15;
T_43.14 ;
    %load/vec4 v0x593f6dea47c0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_43.18, 4;
    %load/vec4 v0x593f6dea4610_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x593f6dea3de0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x593f6dea4090_0, 4, 5;
    %load/vec4 v0x593f6dea3de0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_43.20, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x593f6dea47c0_0, 0;
    %load/vec4 v0x593f6dea4090_0;
    %parti/s 7, 1, 2;
    %load/vec4 v0x593f6dea4610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x593f6dea3ec0_0, 0;
    %jmp T_43.21;
T_43.20 ;
    %load/vec4 v0x593f6dea3de0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x593f6dea3de0_0, 0;
T_43.21 ;
    %jmp T_43.19;
T_43.18 ;
    %load/vec4 v0x593f6dea47c0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_43.22, 4;
    %load/vec4 v0x593f6dea3de0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_43.24, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x593f6dea47c0_0, 0;
    %jmp T_43.25;
T_43.24 ;
    %load/vec4 v0x593f6dea3de0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x593f6dea3de0_0, 0;
T_43.25 ;
    %jmp T_43.23;
T_43.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x593f6dea47c0_0, 0;
T_43.23 ;
T_43.19 ;
T_43.15 ;
T_43.11 ;
T_43.5 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x593f6dea36e0;
T_44 ;
    %wait E_0x593f6dea17a0;
    %load/vec4 v0x593f6dea47c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_44.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x593f6dea4700_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x593f6dea47c0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0x593f6dea4170_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x593f6dea3de0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %inv;
    %assign/vec4 v0x593f6dea4700_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x593f6dea4700_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x593f6dea53d0;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea5820_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x593f6dea53d0;
T_46 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x593f6dea58c0_0, 0, 7;
    %end;
    .thread T_46;
    .scope S_0x593f6dea53d0;
T_47 ;
    %wait E_0x593f6de520d0;
    %pushi/vec4 68, 0, 32;
    %load/vec4 v0x593f6dea58c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_47.0, 5;
    %load/vec4 v0x593f6dea5820_0;
    %inv;
    %assign/vec4 v0x593f6dea5820_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x593f6dea58c0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x593f6dea58c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x593f6dea58c0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x593f6dea5e80;
T_48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x593f6dea6a40_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x593f6dea5e80;
T_49 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x593f6dea6960_0, 0, 2;
    %end;
    .thread T_49;
    .scope S_0x593f6dea5e80;
T_50 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x593f6dea67b0_0, 0, 3;
    %end;
    .thread T_50;
    .scope S_0x593f6dea5e80;
T_51 ;
    %wait E_0x593f6dea6470;
    %load/vec4 v0x593f6dea6960_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x593f6dea6a40_0, 0;
    %jmp T_51.4;
T_51.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x593f6dea6a40_0, 0;
    %jmp T_51.4;
T_51.2 ;
    %load/vec4 v0x593f6dea65d0_0;
    %load/vec4 v0x593f6dea67b0_0;
    %part/u 1;
    %assign/vec4 v0x593f6dea6a40_0, 0;
    %jmp T_51.4;
T_51.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x593f6dea6a40_0, 0;
    %jmp T_51.4;
T_51.4 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x593f6dea5e80;
T_52 ;
    %wait E_0x593f6dea6370;
    %load/vec4 v0x593f6dea6960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/z;
    %jmp/1 T_52.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/z;
    %jmp/1 T_52.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/z;
    %jmp/1 T_52.2, 4;
    %jmp T_52.3;
T_52.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x593f6dea67b0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_52.4, 5;
    %load/vec4 v0x593f6dea67b0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x593f6dea67b0_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x593f6dea6b00_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_52.6, 4;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x593f6dea6b00_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %assign/vec4 v0x593f6dea65d0_0, 0;
    %assign/vec4 v0x593f6dea6960_0, 0;
T_52.6 ;
T_52.5 ;
    %jmp T_52.3;
T_52.1 ;
    %pushi/vec4 16, 0, 5;
    %split/vec4 3;
    %assign/vec4 v0x593f6dea67b0_0, 0;
    %assign/vec4 v0x593f6dea6960_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x593f6dea67b0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_52.8, 4;
    %pushi/vec4 0, 0, 5;
    %split/vec4 3;
    %assign/vec4 v0x593f6dea67b0_0, 0;
    %assign/vec4 v0x593f6dea6960_0, 0;
    %jmp T_52.9;
T_52.8 ;
    %load/vec4 v0x593f6dea67b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x593f6dea67b0_0, 0;
T_52.9 ;
    %jmp T_52.3;
T_52.3 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52;
    .scope S_0x593f6dea5a10;
T_53 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x593f6dea7860_0, 0, 4;
    %end;
    .thread T_53;
    .scope S_0x593f6dea5a10;
T_54 ;
    %wait E_0x593f6dea5e20;
    %load/vec4 v0x593f6dea7ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x593f6dea7860_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x593f6dea7860_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x593f6de81bb0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea8530_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x593f6de81bb0;
T_56 ;
    %wait E_0x593f6ddfd200;
    %load/vec4 v0x593f6dea8530_0;
    %inv;
    %assign/vec4 v0x593f6dea8530_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x593f6de81bb0;
T_57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x593f6dea8f80_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x593f6de81bb0;
T_58 ;
    %wait E_0x593f6ddfc5d0;
    %load/vec4 v0x593f6dea8ec0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x593f6dea8f80_0, 0;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x593f6de81bb0;
T_59 ;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x593f6dea9020_0, 0, 8;
    %end;
    .thread T_59;
    .scope S_0x593f6de81bb0;
T_60 ;
    %wait E_0x593f6de45ef0;
    %load/vec4 v0x593f6dea90e0_0;
    %assign/vec4 v0x593f6dea9020_0, 0;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x593f6de687b0;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea9ca0_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x593f6de687b0;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x593f6dea9f40_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x593f6de687b0;
T_63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x593f6dea9d40_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x593f6de687b0;
T_64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x593f6deaa0b0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x593f6de687b0;
T_65 ;
    %delay 1, 0;
    %load/vec4 v0x593f6dea9ca0_0;
    %inv;
    %assign/vec4 v0x593f6dea9ca0_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x593f6de687b0;
T_66 ;
    %delay 5, 0;
    %load/vec4 v0x593f6dea9f40_0;
    %inv;
    %assign/vec4 v0x593f6dea9f40_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0x593f6de687b0;
T_67 ;
    %vpi_call 2 26 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars" {0 0 0};
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x593f6dea9d40_0, 0;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x593f6dea9d40_0, 0;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x593f6deaa0b0_0, 0;
    %delay 90, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x593f6deaa0b0_0, 0;
    %delay 3000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_67;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "top.v";
    "./prescaler.v";
    "./twi_slave.v";
    "./twi_proxy.v";
    "./clkdiv.v";
    "./uart_tx.v";
