OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer met1 -top_routing_layer met5 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     445
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   soc_core
Die area:                 ( 0 0 ) ( 2920000 3520000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     585196
Number of terminals:      145
Number of snets:          2
Number of nets:           3390

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
[INFO DRT-0164] Number of unique instances = 184.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1376336.
[INFO DRT-0033] mcon shape region query size = 7003465.
[INFO DRT-0033] met1 shape region query size = 1241483.
[INFO DRT-0033] via shape region query size = 299995.
[INFO DRT-0033] met2 shape region query size = 181239.
[INFO DRT-0033] via2 shape region query size = 239996.
[INFO DRT-0033] met3 shape region query size = 180596.
[INFO DRT-0033] via3 shape region query size = 239996.
[INFO DRT-0033] met4 shape region query size = 76888.
[INFO DRT-0033] via4 shape region query size = 16217.
[INFO DRT-0033] met5 shape region query size = 16472.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1328 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 168 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0084]   Complete 2508 groups.
#scanned instances     = 585196
#unique  instances     = 184
#stdCellGenAp          = 6782
#stdCellValidPlanarAp  = 166
#stdCellValidViaAp     = 3813
#stdCellPinNoAp        = 8
#stdCellPinCnt         = 9860
#instTermValidViaApCnt = 0
#macroGenAp            = 3909
#macroValidPlanarAp    = 3837
#macroValidViaAp       = 3407
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:12, elapsed time = 00:00:05, memory = 1421.14 (MB), peak = 1600.02 (MB)

Number of guides:     33684

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 423 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 510 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8515.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 9196.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 6144.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 742.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 135.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 8.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 14794 vertical wires in 9 frboxes and 9946 horizontal wires in 11 frboxes.
[INFO DRT-0186] Done with 1467 vertical wires in 9 frboxes and 2449 horizontal wires in 11 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:06, memory = 1627.68 (MB), peak = 2185.07 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.68 (MB), peak = 2185.07 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1895.94 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 2975.30 (MB).
    Completing 30% with 658 violations.
    elapsed time = 00:00:07, memory = 3226.45 (MB).
    Completing 40% with 658 violations.
    elapsed time = 00:00:08, memory = 3228.00 (MB).
    Completing 50% with 1186 violations.
    elapsed time = 00:00:13, memory = 3584.97 (MB).
    Completing 60% with 1200 violations.
    elapsed time = 00:00:13, memory = 3584.97 (MB).
    Completing 70% with 1200 violations.
    elapsed time = 00:00:16, memory = 3629.83 (MB).
    Completing 80% with 1684 violations.
    elapsed time = 00:00:20, memory = 3726.00 (MB).
    Completing 90% with 1684 violations.
    elapsed time = 00:00:21, memory = 3726.25 (MB).
    Completing 100% with 2081 violations.
    elapsed time = 00:00:25, memory = 3866.07 (MB).
[INFO DRT-0199]   Number of violations = 2820.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     15      0      0      0      0      0      0      0      0
Metal Spacing       50      0    295      0    179     41      0     10      0      0
Min Hole             0      0     18      0      1      0      0      0      0      0
Min Width            0      0      0      0      0      0      0      0      0     12
NS Metal             1      0      0      0      0      0      0      0      0      0
Recheck              0      0    427      0    209     32      0     47      0     24
Short                0      0   1149      6    198     60      2      6     14     24
[INFO DRT-0267] cpu time = 00:04:25, elapsed time = 00:00:25, memory = 4035.96 (MB), peak = 4035.96 (MB)
Total wire length = 752937 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 345873 um.
Total wire length on LAYER met2 = 308464 um.
Total wire length on LAYER met3 = 58484 um.
Total wire length on LAYER met4 = 39171 um.
Total wire length on LAYER met5 = 943 um.
Total number of vias = 24674.
Up-via summary (total 24674):.

------------------------
 FR_MASTERSLICE        0
            li1     9585
           met1    13813
           met2      996
           met3      268
           met4       12
------------------------
                   24674


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2820 violations.
    elapsed time = 00:00:00, memory = 4035.96 (MB).
    Completing 20% with 2820 violations.
    elapsed time = 00:00:02, memory = 4046.02 (MB).
    Completing 30% with 2404 violations.
    elapsed time = 00:00:05, memory = 4072.06 (MB).
    Completing 40% with 2404 violations.
    elapsed time = 00:00:06, memory = 4072.32 (MB).
    Completing 50% with 2045 violations.
    elapsed time = 00:00:10, memory = 4072.57 (MB).
    Completing 60% with 1959 violations.
    elapsed time = 00:00:12, memory = 4072.57 (MB).
    Completing 70% with 1959 violations.
    elapsed time = 00:00:14, memory = 4072.57 (MB).
    Completing 80% with 1583 violations.
    elapsed time = 00:00:18, memory = 4112.28 (MB).
    Completing 90% with 1583 violations.
    elapsed time = 00:00:19, memory = 4112.28 (MB).
    Completing 100% with 1086 violations.
    elapsed time = 00:00:25, memory = 4112.28 (MB).
[INFO DRT-0199]   Number of violations = 1136.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          4      0      0      0
Metal Spacing        0    169     39      9
Min Hole             0      8      0      0
Recheck              0     23      6     21
Short                0    794     60      3
[INFO DRT-0267] cpu time = 00:04:05, elapsed time = 00:00:25, memory = 4115.37 (MB), peak = 4115.37 (MB)
Total wire length = 752305 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 344613 um.
Total wire length on LAYER met2 = 308401 um.
Total wire length on LAYER met3 = 59264 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 935 um.
Total number of vias = 24807.
Up-via summary (total 24807):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    13910
           met2     1062
           met3      239
           met4       12
------------------------
                   24807


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1136 violations.
    elapsed time = 00:00:00, memory = 4115.37 (MB).
    Completing 20% with 1136 violations.
    elapsed time = 00:00:00, memory = 4115.37 (MB).
    Completing 30% with 1092 violations.
    elapsed time = 00:00:01, memory = 4115.37 (MB).
    Completing 40% with 1092 violations.
    elapsed time = 00:00:01, memory = 4115.37 (MB).
    Completing 50% with 1080 violations.
    elapsed time = 00:00:04, memory = 4115.37 (MB).
    Completing 60% with 1050 violations.
    elapsed time = 00:00:04, memory = 4115.37 (MB).
    Completing 70% with 1050 violations.
    elapsed time = 00:00:05, memory = 4115.37 (MB).
    Completing 80% with 1014 violations.
    elapsed time = 00:00:08, memory = 4115.37 (MB).
    Completing 90% with 1014 violations.
    elapsed time = 00:00:08, memory = 4115.37 (MB).
    Completing 100% with 874 violations.
    elapsed time = 00:00:13, memory = 4115.37 (MB).
[INFO DRT-0199]   Number of violations = 911.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          2      0      0      0      0
Metal Spacing        0    139     25      3      0
Min Hole             0      6      0      0      0
Recheck              0     16      4      0     17
Short                0    668     30      1      0
[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:00:13, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752022 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 344688 um.
Total wire length on LAYER met2 = 308156 um.
Total wire length on LAYER met3 = 59196 um.
Total wire length on LAYER met4 = 39049 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 24714.
Up-via summary (total 24714):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    13838
           met2     1043
           met3      237
           met4       12
------------------------
                   24714


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 911 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 911 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 672 violations.
    elapsed time = 00:00:05, memory = 4118.46 (MB).
    Completing 40% with 672 violations.
    elapsed time = 00:00:05, memory = 4118.46 (MB).
    Completing 50% with 450 violations.
    elapsed time = 00:00:08, memory = 4118.46 (MB).
    Completing 60% with 446 violations.
    elapsed time = 00:00:08, memory = 4118.46 (MB).
    Completing 70% with 446 violations.
    elapsed time = 00:00:08, memory = 4118.46 (MB).
    Completing 80% with 310 violations.
    elapsed time = 00:00:15, memory = 4118.46 (MB).
    Completing 90% with 310 violations.
    elapsed time = 00:00:15, memory = 4118.46 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:16, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 123.
Viol/Layer        met1   met2
Metal Spacing       48      2
Recheck              1      0
Short               70      2
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:16, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752226 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343677 um.
Total wire length on LAYER met2 = 308511 um.
Total wire length on LAYER met3 = 60020 um.
Total wire length on LAYER met4 = 39085 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25247.
Up-via summary (total 25247):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14211
           met2     1193
           met3      247
           met4       12
------------------------
                   25247


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 123 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 123 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 114 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 114 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 77 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 77 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 77 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:02, memory = 4118.46 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:02, memory = 4118.46 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:02, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        4
Short                3
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752226 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343675 um.
Total wire length on LAYER met2 = 308535 um.
Total wire length on LAYER met3 = 59992 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25268.
Up-via summary (total 25268):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14224
           met2     1201
           met3      247
           met4       12
------------------------
                   25268


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343686 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343685 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343685 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752219 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343688 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752220 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343688 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752220 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343688 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752220 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343688 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752219 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343688 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752216 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343684 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752216 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343684 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752218 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343686 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752220 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343688 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343686 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343686 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343686 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343686 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343686 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752220 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343688 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343686 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343686 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343686 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752220 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343688 um.
Total wire length on LAYER met2 = 308530 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25261.
Up-via summary (total 25261):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14223
           met2     1195
           met3      247
           met4       12
------------------------
                   25261


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 4118.46 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.46 (MB), peak = 4118.46 (MB)
Total wire length = 752222 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343689 um.
Total wire length on LAYER met2 = 308531 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25263.
Up-via summary (total 25263):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14225
           met2     1195
           met3      247
           met4       12
------------------------
                   25263


[INFO DRT-0198] Complete detail routing.
Total wire length = 752222 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 343689 um.
Total wire length on LAYER met2 = 308531 um.
Total wire length on LAYER met3 = 59979 um.
Total wire length on LAYER met4 = 39090 um.
Total wire length on LAYER met5 = 931 um.
Total number of vias = 25263.
Up-via summary (total 25263):.

------------------------
 FR_MASTERSLICE        0
            li1     9584
           met1    14225
           met2     1195
           met3      247
           met4       12
------------------------
                   25263


[INFO DRT-0267] cpu time = 00:11:27, elapsed time = 00:01:28, memory = 4118.46 (MB), peak = 4118.46 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 1:44.40[h:]min:sec. CPU time: user 789.63 sys 2.82 (759%). Peak memory: 4217492KB.
