
---------- Begin Simulation Statistics ----------
final_tick                               346904632152000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               18232478                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                 33680506                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.43                       # Real time elapsed on the host
host_tick_rate                            18029117209                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7788196                       # Number of instructions simulated
sim_ops                                      14389816                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007703                       # Number of seconds simulated
sim_ticks                                  7703125000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   1773492236500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                58000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              149000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              199000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               29000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   83                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  83                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  33                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 33                       # Transaction distribution
system.iobus.trans_dist::MessageReq                29                       # Transaction distribution
system.iobus.trans_dist::MessageResp               29                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55462.96                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29455.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        86.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples       140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    103508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     18983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10705.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1011.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         7.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.94                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107497152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107497152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker        94507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker       157858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107497152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     18535205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126284722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker        94507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker       157858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107497152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30661582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138411099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     12126377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12126377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        15160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    518.142480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   321.005810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   401.333563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3449     22.75%     22.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2317     15.28%     38.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1262      8.32%     46.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          971      6.41%     52.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          763      5.03%     57.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          710      4.68%     62.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          551      3.63%     66.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          550      3.63%     69.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4587     30.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15160                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                7794176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  972787                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  238656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   59776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                93411                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       828064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        828064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       828064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       142779                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             972787                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data        93411                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           93411                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           91                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker          152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       103508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        21762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     45815.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     50712.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28657.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27990.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker         1120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       828064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       118664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 89314.401622718055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 145395.537525354972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107497152.129817441106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15404657.200811360031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      4169250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker      7708250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   2966228250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    609125750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        13375                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15937915.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         6062                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 786953.346855983837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 213169620750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 12442                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           58                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              258801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                883                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           58                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker          152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       103508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        21762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              125513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        13375                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13375                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             11341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               10                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.006710623250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           58                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2100.758621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1064.623977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5769.343270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           49     84.48%     84.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            5      8.62%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      1.72%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            2      3.45%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            1      1.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            58                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  121782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    125513                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1029                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   194                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  5737                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                118553                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      125513                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 87.74                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   106853                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   3729                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  608920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    7703139000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3587231500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1303781500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           58                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.103448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.095095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.552178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               56     96.55%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            58                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    13375                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  339                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  188                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 2522                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                10326                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      13375                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                75.88                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     708                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            940558140                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 56555940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2029808760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            594.805765                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     34776000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     246220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    301512500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    823529000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1851354250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4445832750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             27221280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 30041220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       316236960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               467462940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         582064080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        128863080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4581863160                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5570844000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2724840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            861642780                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 51765000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2302153620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            590.006801                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     10232500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     255060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     60514250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    660375000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1668781000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5048192750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             16856640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 27513750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       253547040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               402567480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         602961840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         23477640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4544896140                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5768990000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                2187180                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       207016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       207016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side         2600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        70274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        73126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port          304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total          304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 280686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       828064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       828064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        10400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       236190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       246746                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1076870                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              149000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2300000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               58000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           152263500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              29000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          235409750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           66147250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             373750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             224750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            140343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  140343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              140343                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              125872                       # Transaction distribution
system.membus.trans_dist::ReadResp             125872                       # Transaction distribution
system.membus.trans_dist::WriteReq              14418                       # Transaction distribution
system.membus.trans_dist::WriteResp             14418                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                24                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               24                       # Transaction distribution
system.membus.trans_dist::MessageReq               29                       # Transaction distribution
system.membus.trans_dist::MessageResp              29                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     17602                       # Number of branches fetched
system.switch_cpus.committedInsts               79215                       # Number of instructions committed
system.switch_cpus.committedOps                157287                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               22083                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    20                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               14388                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 346904632152000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              103546                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    38                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 15406922                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           15406922                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        75361                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        48223                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        10830                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           5509                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  5509                       # number of float instructions
system.switch_cpus.num_fp_register_reads         7246                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         4057                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                5280                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        154209                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               154209                       # number of integer instructions
system.switch_cpus.num_int_register_reads       303704                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       120947                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               22149                       # Number of load instructions
system.switch_cpus.num_mem_refs                 36567                       # number of memory refs
system.switch_cpus.num_store_insts              14418                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           544      0.35%      0.35% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            117496     74.70%     75.04% # Class of executed instruction
system.switch_cpus.op_class::IntMult               73      0.05%     75.09% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                21      0.01%     75.10% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     75.11% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     75.11% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     75.11% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     75.11% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     75.11% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     75.11% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     75.11% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     75.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     75.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     75.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              408      0.26%     75.37% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     75.37% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     75.38% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             742      0.47%     75.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     75.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     75.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     75.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     75.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     75.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd          198      0.13%     75.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     75.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     75.98% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          611      0.39%     76.36% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          313      0.20%     76.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult          298      0.19%     76.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     76.75% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     76.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     76.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     76.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     76.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     76.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     76.75% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     76.75% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     76.75% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     76.75% # Class of executed instruction
system.switch_cpus.op_class::MemRead            20775     13.21%     89.96% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           13293      8.45%     98.41% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         1374      0.87%     99.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         1125      0.72%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             157293                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 686270728000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               346912922052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               17323539                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                 32020146                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.45                       # Real time elapsed on the host
host_tick_rate                            18236022398                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7873817                       # Number of instructions simulated
sim_ops                                      14555519                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008290                       # Number of seconds simulated
sim_ticks                                  8289900000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF     8289900000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                58000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              149000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              199000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               29000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   83                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  83                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  33                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 33                       # Transaction distribution
system.iobus.trans_dist::MessageReq                29                       # Transaction distribution
system.iobus.trans_dist::MessageResp               29                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55471.24                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29078.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    112518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     20390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10328.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1021.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         4.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    108583216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        108583216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker        49217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    108583216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     18642324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127274756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker        49217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    108583216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     29127131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137759563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10484807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10484807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        15482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    549.502132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   357.486539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.997892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2918     18.85%     18.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2107     13.61%     32.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1557     10.06%     42.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1349      8.71%     51.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          712      4.60%     55.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          610      3.94%     59.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          530      3.42%     63.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          420      2.71%     65.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5279     34.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15482                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                8469952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1055095                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  272000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   39104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                86918                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       900144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        900144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       900144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       154543                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1055095                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data        86918                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           86918                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       112518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        24024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     50416.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28340.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27345.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       900144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       127325                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 44391.367809020616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 108583215.720334395766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15359051.375770516694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      2571250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   3188762250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    656940000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        12852                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15650740.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         3823                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 461163.584602950606                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 201143320000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 12241                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           38                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              279520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                574                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           38                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       112518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        24024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              136593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        12852                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12852                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             18510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               11                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008065184750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           38                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3482.710526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1445.592579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8778.214117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           29     76.32%     76.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4     10.53%     86.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            3      7.89%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      2.63%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            1      2.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            38                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  132340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    136593                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   831                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   171                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  7701                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                127890                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      136593                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.42                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   117016                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   4250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  661715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    8289900000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3848273500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1366842250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           38                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.078947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.072522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.486664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               37     97.37%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            38                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    12852                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  270                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  166                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 3253                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 9163                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      12852                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                73.65                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     450                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            953755350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 52607520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1996005480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            574.663288                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     37050000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     252200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    715102250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1027683000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1880250000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4377614750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             30084480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 27957765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       394628640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               483735000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         596200800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        226848600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4763901195                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           6120369750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2077560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            956107170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 57976800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2571883890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            596.255048                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      8706000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     275340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     34636000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    472838500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1858293000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5640086500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             17509920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 30796425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       181565760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               461194020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         650903760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         13838700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4942894725                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           6147005750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1111860                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       225036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       225036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side         3400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        73752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        77404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 302600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       900144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       900144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        13600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       241461                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       255217                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1155885                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              149000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3100000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               58000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           162297500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              29000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          255712750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           71439000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer6.occupancy             129750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            151300                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  151300    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              151300                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              136970                       # Transaction distribution
system.membus.trans_dist::ReadResp             136970                       # Transaction distribution
system.membus.trans_dist::WriteReq              14295                       # Transaction distribution
system.membus.trans_dist::WriteResp             14295                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                 6                       # Transaction distribution
system.membus.trans_dist::SoftPFResp                6                       # Transaction distribution
system.membus.trans_dist::MessageReq               29                       # Transaction distribution
system.membus.trans_dist::MessageResp              29                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     18294                       # Number of branches fetched
system.switch_cpus.committedInsts               85621                       # Number of instructions committed
system.switch_cpus.committedOps                165703                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               24338                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    13                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               14262                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8289900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              112518                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 16579800                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           16579800                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        78391                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        47010                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        11086                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          11811                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 11811                       # number of float instructions
system.switch_cpus.num_fp_register_reads        19224                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        10044                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                5820                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        158143                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               158143                       # number of integer instructions
system.switch_cpus.num_int_register_reads       311169                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       122280                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               24412                       # Number of load instructions
system.switch_cpus.num_mem_refs                 38707                       # number of memory refs
system.switch_cpus.num_store_insts              14295                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           683      0.41%      0.41% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            120436     72.68%     73.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult               66      0.04%     73.13% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.01%     73.14% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     73.14% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              226      0.14%     73.28% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     73.28% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     73.29% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             968      0.58%     73.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     73.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     73.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     73.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     73.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     73.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1729      1.04%     74.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     74.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     74.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          907      0.55%     75.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          526      0.32%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     75.78% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1426      0.86%     76.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     76.64% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     76.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     76.64% # Class of executed instruction
system.switch_cpus.op_class::MemRead            21498     12.97%     89.61% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           12978      7.83%     97.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         2914      1.76%     99.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         1317      0.79%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             165710                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON   8289900000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               346923417442000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               13465168                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                 24903058                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.59                       # Real time elapsed on the host
host_tick_rate                            17702025094                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7982399                       # Number of instructions simulated
sim_ops                                      14764457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010495                       # Number of seconds simulated
sim_ticks                                 10495390000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    10495390000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                58000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              149000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              199000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               29000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   83                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  83                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  33                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 33                       # Transaction distribution
system.iobus.trans_dist::MessageReq                29                       # Transaction distribution
system.iobus.trans_dist::MessageResp               29                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54712.50                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28970.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    141894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     25475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10220.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1017.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    108157200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        108157200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    108157200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19613373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127770574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    108157200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30467091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138624291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10853718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10853718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        18817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    569.211245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   381.314985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.819866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3060     16.26%     16.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2829     15.03%     31.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1577      8.38%     39.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1663      8.84%     48.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1178      6.26%     54.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          628      3.34%     58.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          638      3.39%     61.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          477      2.53%     64.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6767     35.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18817                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               10677696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1341002                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  499648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   33792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               113914                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1135152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1135152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1135152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       205850                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1341002                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       113914                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          113914                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       141894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        32752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28241.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25224.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1135152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       163710                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 108157200.447053417563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15598276.957788133994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   4007232250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    826147500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        17182                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14679445.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         3290                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 313470.962012845615                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 252222230000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 16652                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           33                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              353397                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                495                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           33                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       141894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        32752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              174646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        17182                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17182                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             18928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                8                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.016540358750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           33                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5054.606061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1490.082505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13913.645739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           27     81.82%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      6.06%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      3.03%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      3.03%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      3.03%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            33                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  166836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    174646                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   774                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   167                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 12436                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                161269                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      174646                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.80                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   148152                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   7807                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  834195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   10495390000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              4833379750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1705148500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           33                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               33    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            33                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    17182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  252                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  163                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 5200                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                11567                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      17182                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                75.28                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     399                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1226390910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 62132280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2682390360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            577.021631                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     38466000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     320060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    877799750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    959196750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2417643500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5882224000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             33113760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 33024090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       368340960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               625528260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         756621840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        266507340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6056067060                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           7719190250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                1910520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1180198110                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 72213960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3278553930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            594.711039                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     10920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     349700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     20898750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    641375000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2282039500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7190456750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             21124320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 38386425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       246309600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               565702200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         826690800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         11662680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             6241724295                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           7852155250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 845640                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       283788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       283788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side         5000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        99868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       105122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 388968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      1135152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1135152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        20000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       319764                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       339924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1475192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              149000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4700000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               22000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               58000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           209010500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              29000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          322273750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           96567500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            194484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  194484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              194484                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              175029                       # Transaction distribution
system.membus.trans_dist::ReadResp             175029                       # Transaction distribution
system.membus.trans_dist::WriteReq              19426                       # Transaction distribution
system.membus.trans_dist::WriteResp             19426                       # Transaction distribution
system.membus.trans_dist::MessageReq               29                       # Transaction distribution
system.membus.trans_dist::MessageResp              29                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     23510                       # Number of branches fetched
system.switch_cpus.committedInsts              108582                       # Number of instructions committed
system.switch_cpus.committedOps                208938                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               33053                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               19393                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  10495390000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              141894                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 20990780                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           20990780                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       101034                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        59744                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        13735                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          12962                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 12962                       # number of float instructions
system.switch_cpus.num_fp_register_reads        20035                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        10823                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                8092                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        201748                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               201748                       # number of integer instructions
system.switch_cpus.num_int_register_reads       397996                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       154784                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               33133                       # Number of load instructions
system.switch_cpus.num_mem_refs                 52559                       # number of memory refs
system.switch_cpus.num_store_insts              19426                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           230      0.11%      0.11% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            149602     71.60%     71.71% # Class of executed instruction
system.switch_cpus.op_class::IntMult               73      0.03%     71.75% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.01%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              226      0.11%     71.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     71.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1344      0.64%     72.51% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.51% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.51% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.51% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.51% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1546      0.74%     73.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         1308      0.63%     73.88% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          902      0.43%     74.31% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.31% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1112      0.53%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.84% # Class of executed instruction
system.switch_cpus.op_class::MemRead            29922     14.32%     89.17% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           17709      8.48%     97.64% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         3211      1.54%     99.18% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         1717      0.82%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             208938                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  10495390000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               346938211856000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9710561                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                 17978701                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.84                       # Real time elapsed on the host
host_tick_rate                            17654272861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8136722                       # Number of instructions simulated
sim_ops                                      15066016                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014794                       # Number of seconds simulated
sim_ticks                                 14794414000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    14794414000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                58000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              149000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              199000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               29000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   83                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  83                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  33                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 33                       # Transaction distribution
system.iobus.trans_dist::MessageReq                29                       # Transaction distribution
system.iobus.trans_dist::MessageResp               29                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54644.16                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28813.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    200422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     36578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10063.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1022.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.74                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    108377121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        108377121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    108377121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19421993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127799114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    108377121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     29879656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138256777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10457663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10457663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        25871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    586.315798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   403.149094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.168187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3763     14.55%     14.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3799     14.68%     29.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2197      8.49%     37.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2347      9.07%     46.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1515      5.86%     52.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1038      4.01%     56.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          935      3.61%     60.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          689      2.66%     62.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9588     37.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25871                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               15130368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1890713                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  674944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   36864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               154715                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1603376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1603376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1603376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       287337                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1890713                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       154715                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          154715                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       200422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        46536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28107.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25323.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1603376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       227318                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 108377121.256712153554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15365123.620306961238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   5633293500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1178463750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        23783                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  17157296.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         3578                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 241848.038050036994                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 408051977750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 23195                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           36                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              500162                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                541                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           36                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       200422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        46536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              246958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        23783                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              23783                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             21897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             74465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                8                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.012046301250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    6545.416667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1426.953723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15935.225129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           29     80.56%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      5.56%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      2.78%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      2.78%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      2.78%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      2.78%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  236409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    246958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   773                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   167                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 19634                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                226384                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      246958                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.11                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   210678                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  10546                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1182060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   14794414000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              6811757250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2379032250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               36    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    23783                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  253                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  163                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 8200                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                15167                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      23783                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                75.51                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     444                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1740893430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 83459460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3784852440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            571.484780                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     40728000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     441740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1542819750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1030775000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3437990000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   8300361250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             39535680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 44371140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       395817600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               894085080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1044273360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        425500200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             8454782430                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          10873925750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                1994040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1648327140                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                101223780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4690504920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            594.895066                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     12738000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     493480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     16820500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    804487750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3180733750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10286154000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             27595680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 53809305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       308880480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               793896600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1166586720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          9104460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             8801123895                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          11106901000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1012680                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       400844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       400844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side         7400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       140638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       148292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 549194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      1603376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1603376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        29600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       442052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       471812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2075304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              149000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7100000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               22000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               58000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           294524500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              29000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          455032500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          136789250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            274597                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  274597    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              274597                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              247341                       # Transaction distribution
system.membus.trans_dist::ReadResp             247341                       # Transaction distribution
system.membus.trans_dist::WriteReq              27227                       # Transaction distribution
system.membus.trans_dist::WriteResp             27227                       # Transaction distribution
system.membus.trans_dist::MessageReq               29                       # Transaction distribution
system.membus.trans_dist::MessageResp              29                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     35493                       # Number of branches fetched
system.switch_cpus.committedInsts              154323                       # Number of instructions committed
system.switch_cpus.committedOps                301559                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               46837                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               27194                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  14794414000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              200422                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29588828                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           29588828                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       157986                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        90041                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        21523                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          15949                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 15949                       # number of float instructions
system.switch_cpus.num_fp_register_reads        24218                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        13209                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               11692                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        292775                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               292775                       # number of integer instructions
system.switch_cpus.num_int_register_reads       568725                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       224829                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               46917                       # Number of load instructions
system.switch_cpus.num_mem_refs                 74144                       # number of memory refs
system.switch_cpus.num_store_insts              27227                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           628      0.21%      0.21% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            218452     72.44%     72.65% # Class of executed instruction
system.switch_cpus.op_class::IntMult               68      0.02%     72.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     72.68% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     72.68% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     72.68% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     72.68% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     72.68% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     72.68% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     72.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     72.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     72.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     72.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              226      0.07%     72.75% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     72.75% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     72.76% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1943      0.64%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1556      0.52%     73.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     73.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     73.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         1910      0.63%     74.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         1501      0.50%     75.05% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1095      0.36%     75.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     75.41% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     75.41% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     75.41% # Class of executed instruction
system.switch_cpus.op_class::MemRead            43114     14.30%     89.71% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           24910      8.26%     97.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         3803      1.26%     99.23% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         2317      0.77%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             301559                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  14794414000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               346959100623000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7208709                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                 13368231                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.16                       # Real time elapsed on the host
host_tick_rate                            18023632679                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8354096                       # Number of instructions simulated
sim_ops                                      15493119                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020889                       # Number of seconds simulated
sim_ticks                                 20888767000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    20888767000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54243.86                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28744.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    282995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     51284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9994.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1021.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.71                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    108381696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        108381696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    108381696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19914435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128296132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    108381696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30507210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138888906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10592775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10592775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        36820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    581.039001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   396.385519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.424460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5418     14.71%     14.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5746     15.61%     30.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3063      8.32%     38.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3302      8.97%     47.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2022      5.49%     53.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1464      3.98%     57.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1229      3.34%     60.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          980      2.66%     63.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13596     36.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36820                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               21336128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2679948                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 1117120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   57728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               221270                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      2263960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2263960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      2263960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       415988                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2679948                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       221270                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          221270                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       282995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        67837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28043.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24276.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      2263960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       325067                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 108381696.248514816165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15561808.889916768298                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   7936041000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1646823750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        34258                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16803516.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         5824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 278810.137525110971                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 575654861750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 33356                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           56                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              706003                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                848                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           56                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       282995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        67837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              350832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        34258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34258                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             26651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            68858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                9                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008359711500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           56                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5952.535714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1204.690583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15852.475906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           48     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      3.57%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      1.79%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      1.79%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            1      1.79%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      1.79%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            2      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            56                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  333374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    350832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   924                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   215                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 29737                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                319956                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      350832                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.02                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   296784                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  17455                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1666885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   20888767000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              9582864750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   3332046000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           56                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.107143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.098502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.561769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     96.43%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            56                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    34258                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  314                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  206                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                12340                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                21398                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      34258                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.94                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     676                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           2533050360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                120523200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5342220690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            571.862254                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     44832000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     619840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2294962500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1195640250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5018215750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11715276500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             48986880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 64059600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       459138720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1301793360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1465301760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        607174680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11945497380                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          15205849000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                3147660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2259243450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                142364460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6661893240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            592.399777                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     17730000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     696020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     42722250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1182845250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4339922250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  14609527250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             37947360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 75672300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       454298880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1078518420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1645391280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         17494320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            12374500920                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          15834533500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1560780                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       565990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       565990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        10600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       204190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       215058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 781108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      2263960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      2263960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        42400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       637258                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       679834                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2943914                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10300000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               28000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           419348500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          642353000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          198263250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            390554                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  390554    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              390554                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              351218                       # Transaction distribution
system.membus.trans_dist::ReadResp             351218                       # Transaction distribution
system.membus.trans_dist::WriteReq              39306                       # Transaction distribution
system.membus.trans_dist::WriteResp             39306                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     50481                       # Number of branches fetched
system.switch_cpus.committedInsts              217374                       # Number of instructions committed
system.switch_cpus.committedOps                427103                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               68138                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               39272                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  20888767000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              282995                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 41777534                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           41777534                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       226244                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       128471                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        30206                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          19876                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 19876                       # number of float instructions
system.switch_cpus.num_fp_register_reads        29648                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        16338                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               17050                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        415869                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               415869                       # number of integer instructions
system.switch_cpus.num_int_register_reads       809272                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       319393                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               68221                       # Number of load instructions
system.switch_cpus.num_mem_refs                107526                       # number of memory refs
system.switch_cpus.num_store_insts              39305                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1125      0.26%      0.26% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            307715     72.05%     72.31% # Class of executed instruction
system.switch_cpus.op_class::IntMult              121      0.03%     72.34% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     72.34% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     72.34% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     72.34% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     72.34% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     72.34% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     72.34% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     72.34% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     72.34% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     72.34% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     72.34% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     72.34% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              226      0.05%     72.40% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     72.40% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     72.40% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            2742      0.64%     73.04% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     73.04% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     73.04% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     73.04% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     73.04% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     73.04% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1529      0.36%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         2709      0.63%     74.03% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         2300      0.54%     74.57% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1074      0.25%     74.82% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.82% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus.op_class::MemRead            63630     14.90%     89.72% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           36188      8.47%     98.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         4591      1.07%     99.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         3117      0.73%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             427103                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  20888767000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               346987395634000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5511521                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                 10243026                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.57                       # Real time elapsed on the host
host_tick_rate                            18030514369                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8648711                       # Number of instructions simulated
sim_ops                                      16074066                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028295                       # Number of seconds simulated
sim_ticks                                 28295011000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    28295011000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53897.31                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28608.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    382821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     69690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9858.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1021.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.25                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    108237032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        108237032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    108237032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20371153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128608185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    108237032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31016634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139253666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10645481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10645481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        49666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    583.100230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   400.441600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.080276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6887     13.87%     13.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7914     15.93%     29.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4295      8.65%     38.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4797      9.66%     48.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2529      5.09%     53.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1761      3.55%     56.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1613      3.25%     59.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1271      2.56%     62.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18599     37.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49666                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               28905216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3638970                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 1671872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   55488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               301214                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      3062568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3062568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      3062568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       576402                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3638970                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       301214                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          301214                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       382821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        94946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27867.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23727.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      3062568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       435006                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 108237031.609565377235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15373947.018433745950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  10668131250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2252784750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        47213                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16356538.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         5630                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 198975.006583316048                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 772241238250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 46346                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           54                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              957320                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                813                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           54                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       382821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        94946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              477767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        47213                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47213                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             32368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            178435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            95105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               14                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.020900140500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           54                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8362.833333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1559.591836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19150.096989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           43     79.63%     79.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      5.56%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      1.85%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            1      1.85%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      1.85%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      1.85%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            4      7.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            54                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  451641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    477767                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   836                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   200                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 44028                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                432703                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      477767                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.05                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   402169                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  26123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 2258220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   28295011000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             12920916000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   4452591000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           54                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.051000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.408248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               53     98.15%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            54                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    47213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  294                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  196                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                18314                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                28409                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      47213                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                77.51                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     672                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           3550983150                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                163020480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      7303470990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            576.274938                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     49038000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     847080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2897896500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1436647250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    7047342000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  16017007250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             60211200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 86643645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       551686080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1832945100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2002497120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        751272540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            16305705705                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          20351520750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2975400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2941539720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                191623320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      9032621850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            589.215592                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     23286500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     942760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     55064000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1849808750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5614723750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  19809368000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             50257920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                101838825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       710283840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1391793060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2228684640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         21557400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            16671861645                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          21713679500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1550340                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       765642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       765642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        15400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       284318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       299988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1065690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      3062568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      3062568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        61600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       877616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       939396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4002084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15100000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               30000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           572193500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          868764750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          276709250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            532845                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  532845    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              532845                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              478153                       # Transaction distribution
system.membus.trans_dist::ReadResp             478153                       # Transaction distribution
system.membus.trans_dist::WriteReq              54662                       # Transaction distribution
system.membus.trans_dist::WriteResp             54662                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     69644                       # Number of branches fetched
system.switch_cpus.committedInsts              294615                       # Number of instructions committed
system.switch_cpus.committedOps                580947                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               95247                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               54628                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  28295011000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              382821                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 56590022                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           56590022                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       313011                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       175776                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        41040                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          25771                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 25771                       # number of float instructions
system.switch_cpus.num_fp_register_reads        37805                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        21036                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               24208                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        567809                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               567809                       # number of integer instructions
system.switch_cpus.num_int_register_reads      1105173                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       434434                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               95330                       # Number of load instructions
system.switch_cpus.num_mem_refs                149992                       # number of memory refs
system.switch_cpus.num_store_insts              54662                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           726      0.12%      0.12% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            415944     71.60%     71.72% # Class of executed instruction
system.switch_cpus.op_class::IntMult              131      0.02%     71.75% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              226      0.04%     71.79% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.79% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.79% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            3942      0.68%     72.47% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.47% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.47% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.47% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.47% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.47% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1483      0.26%     72.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         3906      0.67%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         3500      0.60%     74.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1061      0.18%     74.18% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.18% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.18% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus.op_class::MemRead            89552     15.41%     89.60% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           50345      8.67%     98.26% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         5778      0.99%     99.26% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         4317      0.74%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             580947                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  28295011000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347028140688000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4158753                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                  7751678                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.18                       # Real time elapsed on the host
host_tick_rate                            18680992959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9070345                       # Number of instructions simulated
sim_ops                                      16907046                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040745                       # Number of seconds simulated
sim_ticks                                 40745054000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    40745054000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54039.03                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28522.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    547632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    106872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9772.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1026.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.10                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107523627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107523627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker          785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107523627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20478657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128003070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker          785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107523627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31067182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138591594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10588524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10588524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        71245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    587.951997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   411.390056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   386.358359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9127     12.81%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10118     14.20%     27.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6951      9.76%     36.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8426     11.83%     48.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3549      4.98%     53.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2508      3.52%     57.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2468      3.46%     60.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1255      1.76%     62.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26843     37.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        71245                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               41812352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 5215492                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 2085504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   76288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               431430                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      4381056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4381056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      4381056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       834404                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5215492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       431430                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          431430                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       547632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       138268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     38500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27744.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24880.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      4381056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       647361                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 785.371397470721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107523627.284921497107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15888087.913688860834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       154000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  15193760500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3440231500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        68089                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16196772.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         7810                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 191679.706695197878                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 1102822068000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 66899                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           74                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1384557                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1120                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           74                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       547632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       138268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              685904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        68089                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68089                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             41931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            272098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             40347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             55711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           135326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               22                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.023563877750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           74                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8830.527027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1711.838250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19293.794203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           55     74.32%     74.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      4.05%     78.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      5.41%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            2      2.70%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            1      1.35%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            1      1.35%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            2      2.70%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            2      2.70%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            4      5.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            74                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  653315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    685904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   892                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   221                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 66042                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                618749                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      685904                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.14                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   582366                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  32586                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3266590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   40745054000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             18634146000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   6384433500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           74                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.108108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.096242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.673725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               72     97.30%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.35%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            74                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    68089                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  328                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  217                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                27421                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                40123                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      68089                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                75.55                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     899                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           5182357920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                234927420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     10608422190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            577.663363                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     56034000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1223560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4075167000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1835991500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10290710250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  23263591250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             78703680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                124866885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       705031680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2672923260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2892495840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1033265400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            23536924935                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          29174719500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                3930660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4215071910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                273761880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     13137250560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            589.337880                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     30150000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1359020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     43074750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2465924500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    8035608750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  28811276000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             69771360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                145507890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       947073600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1991767260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3212723280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         17110380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            24012603750                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          31319714000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                2291580                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      1095264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      1095264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        22600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       412714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       435590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1530922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      4381056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      4381056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        90400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      1265834                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      1356426                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5737634                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            22300000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               36000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           822082500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1242669500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          403657500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              10000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            765461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  765461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              765461                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              686290                       # Transaction distribution
system.membus.trans_dist::ReadResp             686290                       # Transaction distribution
system.membus.trans_dist::WriteReq              79141                       # Transaction distribution
system.membus.trans_dist::WriteResp             79141                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    100646                       # Number of branches fetched
system.switch_cpus.committedInsts              421634                       # Number of instructions committed
system.switch_cpus.committedOps                832980                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              138570                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               79107                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  40745054000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              547632                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 81490108                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           81490108                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       454084                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       252299                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        58997                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          34794                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 34794                       # number of float instructions
system.switch_cpus.num_fp_register_reads        50473                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        28257                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               35370                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        815746                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               815746                       # number of integer instructions
system.switch_cpus.num_int_register_reads      1589110                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       623392                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              138652                       # Number of load instructions
system.switch_cpus.num_mem_refs                217793                       # number of memory refs
system.switch_cpus.num_store_insts              79141                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1198      0.14%      0.14% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            594231     71.34%     71.48% # Class of executed instruction
system.switch_cpus.op_class::IntMult              182      0.02%     71.50% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     71.51% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     71.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.51% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     71.51% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.51% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.51% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.51% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     71.51% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.51% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.51% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              226      0.03%     71.53% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.53% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.54% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            5742      0.69%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1504      0.18%     72.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         5708      0.69%     73.09% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         5300      0.64%     73.73% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.73% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1060      0.13%     73.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.85% # Class of executed instruction
system.switch_cpus.op_class::MemRead           131075     15.74%     89.59% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           73024      8.77%     98.36% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         7577      0.91%     99.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         6117      0.73%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             832980                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  40745054000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347087343227000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3062237                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                  5730078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.16                       # Real time elapsed on the host
host_tick_rate                            18724671200                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9681770                       # Number of instructions simulated
sim_ops                                      18116930                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059203                       # Number of seconds simulated
sim_ticks                                 59202539000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    59202539000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53812.27                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28554.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    794258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    153980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9804.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1023.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.96                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107327559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107327559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107327559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20859088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128186648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107327559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31568612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138896171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10709524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10709524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       103037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    588.989819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   412.511141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   387.164844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13073     12.69%     12.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16076     15.60%     28.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9311      9.04%     37.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10419     10.11%     47.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6386      6.20%     53.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3284      3.19%     56.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3571      3.47%     60.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1839      1.78%     62.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        39078     37.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       103037                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               60572160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 7588975                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 3403776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  115200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               634031                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      6354064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6354064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      6354064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1234911                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7588975                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       634031                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          634031                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       794258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       205366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27755.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24248.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      6354064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       945471                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107327559.042695790529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15970108.984683917835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  22045360000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4979747500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       100544                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16424387.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        12180                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 205734.419599808054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 1651373636750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 98746                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          112                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             2007807                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1690                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          112                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       794258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       205366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              999624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       100544                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             100544                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             56995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            417542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             57720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           198016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            72402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               44                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015977485750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8450.589286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2081.467317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  16650.641607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           71     63.39%     63.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      3.57%     66.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            7      6.25%     73.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           16     14.29%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            2      1.79%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            2      1.79%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.89%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            1      0.89%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            4      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.89%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            3      2.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  946437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    999624                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   939                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   255                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 99978                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                898452                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      999624                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.15                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   843760                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  53184                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 4732200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   59202539000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             27025107500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   9279357500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.071429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.066062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.439375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              109     97.32%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.89%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   100544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  382                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  251                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                41535                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                58376                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     100544                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                80.42                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    1446                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           7716527190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                345033360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     15849488970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            583.302890                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     67044000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1802060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5210927750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2031213750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   15334989500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  34756304000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            107722080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                183393375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       779989920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              3979600380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4260069840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1305846900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            34533012075                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          41998415250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                5340060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5913258090                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                390629400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     19424090640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            587.512270                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     44966750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1974180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     77462000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3298687500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11212261250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  42594981500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            100508640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                207632040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1266671520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2777981220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4666961520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         30272040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            34782218100                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          45970569750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                4055940                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      1588516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      1588516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        33800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       611820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       645906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2234482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      6354064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      6354064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side       135200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      1868942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      2004354                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8358538                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            33500000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               46000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          1200712500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1802007000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          597642500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1117241                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1117241    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1117241                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             1000010                       # Transaction distribution
system.membus.trans_dist::ReadResp            1000010                       # Transaction distribution
system.membus.trans_dist::WriteReq             117201                       # Transaction distribution
system.membus.trans_dist::WriteResp            117201                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    146229                       # Number of branches fetched
system.switch_cpus.committedInsts              611425                       # Number of instructions committed
system.switch_cpus.committedOps               1209884                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              205667                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              117167                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  59202539000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              794258                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                118405078                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          118405078                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       657855                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       366872                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        84250                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          48838                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 48838                       # number of float instructions
system.switch_cpus.num_fp_register_reads        70172                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        39500                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               52762                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       1187292                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              1187292                       # number of integer instructions
system.switch_cpus.num_int_register_reads      2317141                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       905861                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              205750                       # Number of load instructions
system.switch_cpus.num_mem_refs                322950                       # number of memory refs
system.switch_cpus.num_store_insts             117200                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           918      0.08%      0.08% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            857749     70.90%     70.97% # Class of executed instruction
system.switch_cpus.op_class::IntMult              267      0.02%     70.99% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     70.99% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     70.99% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     70.99% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     70.99% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     70.99% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     70.99% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     70.99% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     70.99% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.99% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.99% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.99% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              226      0.02%     71.01% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.01% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.01% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            8542      0.71%     71.72% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     71.72% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     71.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     71.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     71.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     71.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1521      0.13%     71.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     71.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     71.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         8509      0.70%     72.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         8100      0.67%     73.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1066      0.09%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::MemRead           195367     16.15%     89.45% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          108283      8.95%     98.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        10383      0.86%     99.26% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         8917      0.74%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            1209884                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  59202539000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347174764257000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2254563                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                  4241057                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.70                       # Real time elapsed on the host
host_tick_rate                            18612015571                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10589566                       # Number of instructions simulated
sim_ops                                      19920271                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087421                       # Number of seconds simulated
sim_ticks                                 87421030000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    87421030000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53570.45                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28526.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1176736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    221985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9776.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1021.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.21                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107684478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107684478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107684478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20989869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128674348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107684478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31710150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139394629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10720281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10720281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       152314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    587.716428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   408.816134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.128155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19696     12.93%     12.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24495     16.08%     29.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12885      8.46%     37.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15464     10.15%     47.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8805      5.78%     53.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5339      3.51%     56.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5025      3.30%     60.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2462      1.62%     61.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58143     38.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       152314                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               89294912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                11248844                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 5601216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  223040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               937178                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      9413888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9413888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      9413888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1834956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11248844                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       937178                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          937178                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1176736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       306016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27759.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23317.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      9413888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1362189                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107684478.208504289389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15581937.206642383710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  32665279000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7135522500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       149137                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15944857.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        24188                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 276683.996974183479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 2377968149750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                145649                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          217                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             2960784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3272                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          217                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst      1176736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       306016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1482752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       149137                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             149137                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             79346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            635837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           291920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           106599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              124                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015972570750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    6429.253456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2672.773074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9504.260567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          102     47.00%     47.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            6      2.76%     49.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           16      7.37%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           32     14.75%     71.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239           42     19.35%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            3      1.38%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            1      0.46%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            1      0.46%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            1      0.46%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            1      0.46%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.46%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      0.46%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            3      1.38%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            2      0.92%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.46%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            2      0.92%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 1395230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   1482752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1030                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   304                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                151034                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               1330384                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     1482752                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.13                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  1243532                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  87519                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 6976165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   87421030000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             39800801500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  13640182750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.059908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.055273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.409501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              212     97.70%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      1.38%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.46%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   149137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  458                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  300                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                62728                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                85651                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     149137                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                82.31                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    2871                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          11502353190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                508639320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     23414239980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            583.509881                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     84708000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2656160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7846615000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2607993000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   22879848250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  51345705750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            151623840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                270344415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1001500800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              5935739040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6279162240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1939518480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            51011034825                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          61800283500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                7913520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8638968450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                578889780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     28599809850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            586.418773                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     64169500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2915900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     91895000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5281548250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   16348354000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  62719163250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            147265440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                307687215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2028010560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              4026224580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6893187600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         34844220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            51265333185                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          68092045250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               10278180                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      2353472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      2353472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        50600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       910306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       961206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3314738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      9413888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      9413888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side       202400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      2772134                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      2974774                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12388782                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            50300000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          1781026500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2669652000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          887811500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1657369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1657369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1657369                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             1483138                       # Transaction distribution
system.membus.trans_dist::ReadResp            1483138                       # Transaction distribution
system.membus.trans_dist::WriteReq             174201                       # Transaction distribution
system.membus.trans_dist::WriteResp            174201                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    219707                       # Number of branches fetched
system.switch_cpus.committedInsts              907796                       # Number of instructions committed
system.switch_cpus.committedOps               1803341                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              306317                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              174167                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  87421030000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             1176736                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                174842060                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          174842060                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       994084                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       551405                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       127293                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          69824                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 69824                       # number of float instructions
system.switch_cpus.num_fp_register_reads        99533                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        56287                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               78802                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       1772995                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              1772995                       # number of integer instructions
system.switch_cpus.num_int_register_reads      3451771                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      1352923                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              306400                       # Number of load instructions
system.switch_cpus.num_mem_refs                480601                       # number of memory refs
system.switch_cpus.num_store_insts             174201                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           686      0.04%      0.04% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           1281080     71.04%     71.08% # Class of executed instruction
system.switch_cpus.op_class::IntMult              386      0.02%     71.10% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     71.10% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     71.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     71.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.10% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.10% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     71.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              226      0.01%     71.11% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.11% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           12742      0.71%     71.82% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     71.82% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     71.82% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     71.82% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     71.82% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1510      0.08%     71.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     71.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     71.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        12708      0.70%     72.61% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        12300      0.68%     73.29% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1066      0.06%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.35% # Class of executed instruction
system.switch_cpus.op_class::MemRead           291817     16.18%     89.53% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          161084      8.93%     98.46% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        14583      0.81%     99.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        13117      0.73%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            1803341                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  87421030000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347303814978000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1740982                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                  3295462                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.85                       # Real time elapsed on the host
host_tick_rate                            18838028863                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11926539                       # Number of instructions simulated
sim_ops                                      22575652                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129051                       # Number of seconds simulated
sim_ticks                                129050721000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   129050721000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                60000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   86                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  86                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.trans_dist::MessageReq                30                       # Transaction distribution
system.iobus.trans_dist::MessageResp               30                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53546.48                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28549.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1733819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    330735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9799.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1020.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.77                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         8.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107481399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107481399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker          744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107481399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     21090320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128572463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker          744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107481399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31858040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139340182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10767720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10767720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       224054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    589.733832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   411.595288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.480454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27881     12.44%     12.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37757     16.85%     29.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19014      8.49%     37.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21172      9.45%     47.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13498      6.02%     53.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7130      3.18%     56.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7136      3.18%     59.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4818      2.15%     61.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        85648     38.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       224054                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              131730496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                16592369                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 8338048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  401664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1389582                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     13870552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13870552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           96                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     13870552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      2721721                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16592369                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      1389582                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1389582                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1733819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       454740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     41020.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27781.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23298.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           88                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     13870552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2038148                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 681.902428115841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107481398.728489086032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15793387.159766430035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       492250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  48168144000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10594550250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       221498                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15541012.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        43833                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 339657.149222746259                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 3442303106000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                215222                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          391                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             4369322                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5887                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          391                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      1733819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       454740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2188571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       221498                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             221498                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    89.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            112278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            958240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            122394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            160951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           430505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           153659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              252                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015846899750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5264.289003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2990.517669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4429.788873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          157     40.15%     40.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           11      2.81%     42.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           11      2.81%     45.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191          105     26.85%     72.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239           97     24.81%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            7      1.79%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            1      0.26%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            2      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 2058286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   2188571                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1177                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   379                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                226421                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               1960594                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     2188571                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 89.16                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  1835189                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 130282                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                10291445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  129050721000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             58763186500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  20170267750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.051151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.047478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.361539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              383     97.95%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      1.02%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   221498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  576                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  376                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                94028                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               126518                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     221498                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.77                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    5320                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          17134172070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                753812640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     34748626710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            584.970245                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    109440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3933280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  11232486250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3479716000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   34093740750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  76202058000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            215262240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                400660920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1336162080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              8838791640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9298273920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2752677420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            75490831920                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          90914230000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               12392280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          12593633580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                845947200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     42428152350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            585.645166                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     94782000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4302220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    197489250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7624830500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   23788116750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  93043282500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            217223520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                449624010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2928112800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              5857391820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         10170448080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         66831600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            75577930920                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         100865041000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               20368440                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      3467638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      3467638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        75400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      1352476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      1428196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4895918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     13870552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     13870552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side       301600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      4111303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      4413183                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18283951                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            75100000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               80000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               60000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          2631567500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              30000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         3932846000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1319189750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              30750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2447959                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2447959    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2447959                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             2188956                       # Transaction distribution
system.membus.trans_dist::ReadResp            2188956                       # Transaction distribution
system.membus.trans_dist::WriteReq             258972                       # Transaction distribution
system.membus.trans_dist::WriteResp            258972                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                 1                       # Transaction distribution
system.membus.trans_dist::SoftPFResp                1                       # Transaction distribution
system.membus.trans_dist::MessageReq               30                       # Transaction distribution
system.membus.trans_dist::MessageResp              30                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    323651                       # Number of branches fetched
system.switch_cpus.committedInsts             1336973                       # Number of instructions committed
system.switch_cpus.committedOps               2655381                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              455042                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              258940                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 129050721000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             1733819                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                258101442                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          258101442                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      1463159                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       811010                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       186265                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         100833                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                100833                       # number of float instructions
system.switch_cpus.num_fp_register_reads       142962                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        81095                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              117276                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       2612365                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              2612365                       # number of integer instructions
system.switch_cpus.num_int_register_reads      5092795                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      1991542                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              455124                       # Number of load instructions
system.switch_cpus.num_mem_refs                714096                       # number of memory refs
system.switch_cpus.num_store_insts             258972                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           946      0.04%      0.04% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           1880577     70.82%     70.86% # Class of executed instruction
system.switch_cpus.op_class::IntMult              565      0.02%     70.88% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.88% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              226      0.01%     70.89% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.89% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     70.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           18942      0.71%     71.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     71.60% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     71.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     71.60% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1520      0.06%     71.66% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        18909      0.71%     72.37% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        18500      0.70%     73.07% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.07% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1065      0.04%     73.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.11% # Class of executed instruction
system.switch_cpus.op_class::MemRead           434342     16.36%     89.46% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          239655      9.03%     98.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        20782      0.78%     99.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        19317      0.73%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            2655382                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 129050721000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347483547974000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1400507                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                  2716709                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.82                       # Real time elapsed on the host
host_tick_rate                            18306910722                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13749753                       # Number of instructions simulated
sim_ops                                      26671979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.179733                       # Number of seconds simulated
sim_ticks                                179732996000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   179732996000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           62                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           62                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                62000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              159000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              213000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               31000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   89                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  89                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  35                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 35                       # Transaction distribution
system.iobus.trans_dist::MessageReq                31                       # Transaction distribution
system.iobus.trans_dist::MessageResp               31                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53273.78                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28658.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   2366454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    490187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9908.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1014.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.45                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    105331978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105331978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    105331978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     22562607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127894585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    105331978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     34002326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139334305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11439719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11439719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       317056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    576.629189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   399.238652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.867104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41234     13.01%     13.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        55612     17.54%     30.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27220      8.59%     39.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29971      9.45%     48.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19477      6.14%     54.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10771      3.40%     58.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10328      3.26%     61.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6236      1.97%     63.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       116207     36.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       317056                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              182265856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                22986877                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                12619904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  559104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2056095                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     18931632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18931632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     18931632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4055245                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22986877                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      2056095                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2056095                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      2366454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       678636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27796.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23339.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     18931632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      3027842                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 105331978.108237847686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16846333.546901982278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  65778234500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15839299000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       328671                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14442580.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        61295                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 341033.651940014388                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 4746857271750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                319934                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          545                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             6069897                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8201                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          545                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst      2366454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       678636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3045090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       328671                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             328671                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            162090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1446672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            180622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            238526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            57427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           640053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              372                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015970993750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5225.423853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3193.566222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3630.208761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            46      8.44%      8.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          104     19.08%     27.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           37      6.79%     34.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            7      1.28%     35.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            4      0.73%     36.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           11      2.02%     38.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.37%     38.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            4      0.73%     39.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            7      1.28%     40.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            5      0.92%     41.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            7      1.28%     42.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143           23      4.22%     47.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           13      2.39%     49.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167           18      3.30%     52.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           87     15.96%     68.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           20      3.67%     72.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           32      5.87%     78.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           31      5.69%     84.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           70     12.84%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           11      2.02%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            5      0.92%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 2847901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   3045090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1347                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   468                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                340401                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               2702874                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     3045090                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.91                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2532145                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 197186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                14239520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  179732996000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             81617533500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  28219333500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.029358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.027119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.282876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              539     98.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.37%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   328671                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  719                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  464                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               141364                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               186124                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     328671                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                85.13                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    7438                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          25566833580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1115696400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     52619479890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            614.182179                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    177702000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5973240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    794081500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   6625936750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   50763168250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 115398867500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            326028960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                593002905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2544449280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             13180661340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14120739360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        304940340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           110388803175                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         122818855500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               15858360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          15784956420                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1148090580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     60865315920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            579.874771                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    141090000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5992740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    255668500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  10576519250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   29289561750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 133477416500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            309740640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                610224615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4061132640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              7153373220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14166837360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         92247900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           104222629935                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         144309043000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               29743560                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      4732908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      4732908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side       113000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      2014614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      2127968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6860938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     18931632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     18931632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side       452000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      6111340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      6563676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25495432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              159000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           112700000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              106000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               62000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          3702432500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              31000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5368211500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1965824000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3430469                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3430469    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3430469                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             3045479                       # Transaction distribution
system.membus.trans_dist::ReadResp            3045479                       # Transaction distribution
system.membus.trans_dist::WriteReq             384959                       # Transaction distribution
system.membus.trans_dist::WriteResp            384959                       # Transaction distribution
system.membus.trans_dist::MessageReq               31                       # Transaction distribution
system.membus.trans_dist::MessageResp              31                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    525247                       # Number of branches fetched
system.switch_cpus.committedInsts             1823214                       # Number of instructions committed
system.switch_cpus.committedOps               4096327                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              678937                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              384924                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 179732996000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             2366454                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                359465992                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          359465992                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      2393997                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1240255                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       320197                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         147989                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                147989                       # number of float instructions
system.switch_cpus.num_fp_register_reads       209118                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       118847                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              175192                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       3977277                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              3977277                       # number of integer instructions
system.switch_cpus.num_int_register_reads      7708980                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      3066470                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              679023                       # Number of load instructions
system.switch_cpus.num_mem_refs               1063982                       # number of memory refs
system.switch_cpus.num_store_insts             384959                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         57636      1.41%      1.41% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           2886445     70.46%     71.87% # Class of executed instruction
system.switch_cpus.op_class::IntMult              778      0.02%     71.89% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     71.89% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     71.89% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.89% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.89% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     71.89% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.89% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.89% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.89% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     71.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              226      0.01%     71.90% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.90% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.90% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           28342      0.69%     72.59% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.59% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.59% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.59% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.59% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1584      0.04%     72.63% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.63% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.63% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        28313      0.69%     73.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        27900      0.68%     74.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1085      0.03%     74.03% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.03% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.03% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.03% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.03% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.03% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.03% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.03% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.03% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.03% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.03% # Class of executed instruction
system.switch_cpus.op_class::MemRead           648821     15.84%     89.87% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          356242      8.70%     98.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        30202      0.74%     99.30% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        28717      0.70%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            4096327                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 179732996000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347751062522000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1138468                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                                  2266720                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.46                       # Real time elapsed on the host
host_tick_rate                            18499857360                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16462570                       # Number of instructions simulated
sim_ops                                      32777549                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.267515                       # Number of seconds simulated
sim_ticks                                267514548000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   267514548000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           62                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           62                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                62000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              159000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              213000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               31000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   89                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  89                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  35                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 35                       # Transaction distribution
system.iobus.trans_dist::MessageReq                31                       # Transaction distribution
system.iobus.trans_dist::MessageResp               31                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53256.09                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28661.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   3519621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    731279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9911.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1013.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.42                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    105253969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105253969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    105253969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     22614920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127868889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    105253969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     34065766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139319735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11450846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11450846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       473465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    574.611361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   396.059454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.684814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        63558     13.42%     13.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81054     17.12%     30.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41603      8.79%     39.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        46808      9.89%     49.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        26505      5.60%     54.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16492      3.48%     58.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15265      3.22%     61.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8068      1.70%     63.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       174112     36.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       473465                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              271240192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                34206788                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                18870272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  817408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              3063268                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     28156968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28156968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     28156968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6049820                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34206788                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      3063268                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3063268                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      3519621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1013355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27805.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23295.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     28156968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4504459                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 105253969.215909704566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16838183.320033866912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  97863080000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  23606201250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       490197                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14384215.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        90127                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 336905.041889534914                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 7051099141000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                477425                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          797                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             9033941                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11985                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          797                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst      3519621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1013355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4532976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       490197                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             490197                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            236159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2174314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            267116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            356985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           952797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              552                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015977632500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5317.606023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3282.515634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3632.966199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            57      7.15%      7.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          165     20.70%     27.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           48      6.02%     33.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           10      1.25%     35.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            8      1.00%     36.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.38%     36.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            9      1.13%     37.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            7      0.88%     38.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           11      1.38%     39.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            8      1.00%     40.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            8      1.00%     41.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143           19      2.38%     44.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           23      2.89%     47.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167           51      6.40%     53.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           84     10.54%     64.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           54      6.78%     70.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           43      5.40%     76.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           65      8.16%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727          107     13.43%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            8      1.00%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            8      1.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 4238125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   4532976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1634                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   622                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                510462                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               4020258                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     4532976                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.87                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  3766488                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 294848                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                21190640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  267514548000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            121469281250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  42004381250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.025094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.023081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.268763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              790     99.12%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.13%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   490197                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  960                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  618                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               211970                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               276649                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     490197                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                85.72                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   10948                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          38110199430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1662356220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     78438956280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            614.040454                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    285717750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8862360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2005033250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   8641248500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   75709864250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 172010324250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            490537440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                883567080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      3318448320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             19686186660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         20950619040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        701558160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           164264754570                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         182656575750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               22325940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          23410123440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1718176740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     89805151290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            579.156170                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    216624000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8920080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    357668000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  17659504250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   43421027500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 196939644250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            466825920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                913232595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      6781087680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             10574047260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         21087069120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        131290140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           154932700935                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         214956255250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               44343900                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      7039242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      7039242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side       169000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio          150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      3007104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      3176502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10215806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     28156968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     28156968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side       676000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          300                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      9113088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      9789512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37946604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              159000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           168700000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              150000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               62000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          5513370500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              31000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         7984524000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         2935187750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5107903                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5107903    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5107903                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             4533365                       # Transaction distribution
system.membus.trans_dist::ReadResp            4533365                       # Transaction distribution
system.membus.trans_dist::WriteReq             574507                       # Transaction distribution
system.membus.trans_dist::WriteResp            574507                       # Transaction distribution
system.membus.trans_dist::MessageReq               31                       # Transaction distribution
system.membus.trans_dist::MessageResp              31                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    784375                       # Number of branches fetched
system.switch_cpus.committedInsts             2712817                       # Number of instructions committed
system.switch_cpus.committedOps               6105570                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses             1013656                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              574472                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 267514548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             3519621                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                535029096                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          535029096                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      3572480                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1849991                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       478073                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         217878                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                217878                       # number of float instructions
system.switch_cpus.num_fp_register_reads       306852                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       174740                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              261832                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       5930090                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              5930090                       # number of integer instructions
system.switch_cpus.num_int_register_reads     11491886                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      4571367                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             1013742                       # Number of load instructions
system.switch_cpus.num_mem_refs               1588249                       # number of memory refs
system.switch_cpus.num_store_insts             574507                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         86166      1.41%      1.41% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           4300587     70.44%     71.85% # Class of executed instruction
system.switch_cpus.op_class::IntMult             1152      0.02%     71.87% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              226      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           42342      0.69%     72.57% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.57% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.57% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.57% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.57% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.57% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd         1529      0.03%     72.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        42309      0.69%     73.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        41900      0.69%     73.97% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult         1074      0.02%     73.99% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.99% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.99% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.99% # Class of executed instruction
system.switch_cpus.op_class::MemRead           969551     15.88%     89.87% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          531790      8.71%     98.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        44191      0.72%     99.30% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        42717      0.70%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            6105570                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 267514548000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347751065123000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                            28407285340                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963540                       # Number of bytes of host memory used
host_op_rate                              51553943743                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.00                       # Real time elapsed on the host
host_tick_rate                             3993367417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16462590                       # Number of instructions simulated
sim_ops                                      32777585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000003                       # Number of seconds simulated
sim_ticks                                     2601000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF        2601000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      64675.00                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                40445.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     21695.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       910.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       393.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.75                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        10.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     79969243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         79969243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker     12302960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     79969243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19992311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112264514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker     12302960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     79969243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     24605921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            116878124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data      4613610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4613610                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples           16                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.115957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.717448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127            6     37.50%     37.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            3     18.75%     56.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            1      6.25%     62.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            1      6.25%     68.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            1      6.25%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            1      6.25%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            1      6.25%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            1      6.25%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-959            1      6.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           16                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   2368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                     292                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                   12                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data           52                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              12                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     41937.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30442.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     67156.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data           44                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 12302960.399846212938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 79969242.599000379443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16916570.549788542092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       167750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       791500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data       537250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data            2                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data 888190000.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data           98                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 37677816.224529027939                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data   1776380000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState                  75                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000502291750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    845.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                        38                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    35                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                          38                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 67.57                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                       25                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                     185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                       2587000                       # Total gap between requests
system.mem_ctrls.totMemAccLat                 1496500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                       802750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate               450.00                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       9                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy               424080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                    57120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy          762090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            528.996540                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT        928500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      1672500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                    22770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                   78540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                1375920                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime              1572750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                  31320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy               490200                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                    78540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy          683430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            827.820069                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT        846500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN      1494500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy                10560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                    37950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                  185640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                2153160                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime              1464000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                  52200                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy               42500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy              59500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy              21750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy              10250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                40                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      40    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  40                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq                  38                       # Transaction distribution
system.membus.trans_dist::ReadResp                 38                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                         4                       # Number of branches fetched
system.switch_cpus.committedInsts                  20                       # Number of instructions committed
system.switch_cpus.committedOps                    36                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses                  10                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses                   2                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      2601000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses                  26                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                     4622                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles               4622                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads            7                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes            6                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              8                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     8                       # number of float instructions
system.switch_cpus.num_fp_register_reads           11                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            7                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   2                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses            32                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                   32                       # number of integer instructions
system.switch_cpus.num_int_register_reads           63                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes           23                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   8                       # Number of load instructions
system.switch_cpus.num_mem_refs                    10                       # number of memory refs
system.switch_cpus.num_store_insts                  2                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu                21     58.33%     58.33% # Class of executed instruction
system.switch_cpus.op_class::IntMult                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               1      2.78%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      2.78%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            2      5.56%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      2.78%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::MemRead                5     13.89%     86.11% # Class of executed instruction
system.switch_cpus.op_class::MemWrite               2      5.56%     91.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            3      8.33%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total                 36                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON      2601000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
