// Seed: 1501791758
module module_0 ();
  wire id_1;
  ;
  assign module_3._id_10 = 0;
  assign module_1.id_3   = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    output supply1 id_3,
    input wand id_4,
    output wand id_5,
    input supply0 id_6,
    output tri1 id_7
);
  wire id_9;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input  wire  id_1,
    input  wire  id_2
);
  always @(posedge id_2) id_0 <= id_2;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_10 = 32'd61
) (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    inout tri id_8,
    input wire id_9,
    input tri1 _id_10
);
  logic [id_10 : 1] id_12[1 : -1];
  ;
  module_0 modCall_1 ();
  wire id_13;
  assign id_3 = (-1'h0) * id_8;
endmodule
