# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Mar 12 2019 01:42:25

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Pc2Drone|clk_system
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Pc2Drone|clk_system:R vs. Pc2Drone|clk_system:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: uart_input
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: debug_sinkdatavalid_output
			6.2.2::Path details for port: debug_state_output[0]
			6.2.3::Path details for port: debug_state_output[1]
			6.2.4::Path details for port: debug_state_output[2]
			6.2.5::Path details for port: frame_decoder_dv
			6.2.6::Path details for port: uart_data_rdy
		6.3::PI to PO Path Details
			6.3.1::Path details for port: uart_input_debug
		6.4::Hold Times Path Details
			6.4.1::Path details for port: uart_input
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: debug_sinkdatavalid_output
			6.5.2::Path details for port: debug_state_output[0]
			6.5.3::Path details for port: debug_state_output[1]
			6.5.4::Path details for port: debug_state_output[2]
			6.5.5::Path details for port: frame_decoder_dv
			6.5.6::Path details for port: uart_data_rdy
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: uart_input_debug
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: Pc2Drone|clk_system  | Frequency: 65.83 MHz  | Target: 111.86 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Pc2Drone|clk_system  Pc2Drone|clk_system  8940             -6251       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
uart_input  clk_system  2543         Pc2Drone|clk_system:R  


                       3.2::Clock to Out
                       -----------------

Data Port                   Clock Port  Clock to Out  Clock Reference:Phase  
--------------------------  ----------  ------------  ---------------------  
debug_sinkdatavalid_output  clk_system  13247         Pc2Drone|clk_system:R  
debug_state_output[0]       clk_system  16107         Pc2Drone|clk_system:R  
debug_state_output[1]       clk_system  17127         Pc2Drone|clk_system:R  
debug_state_output[2]       clk_system  17021         Pc2Drone|clk_system:R  
frame_decoder_dv            clk_system  14200         Pc2Drone|clk_system:R  
uart_data_rdy               clk_system  13869         Pc2Drone|clk_system:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
uart_input         uart_input_debug    6836        


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
uart_input  clk_system  2567        Pc2Drone|clk_system:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port                   Clock Port  Minimum Clock to Out  Clock Reference:Phase  
--------------------------  ----------  --------------------  ---------------------  
debug_sinkdatavalid_output  clk_system  12741                 Pc2Drone|clk_system:R  
debug_state_output[0]       clk_system  13496                 Pc2Drone|clk_system:R  
debug_state_output[1]       clk_system  15298                 Pc2Drone|clk_system:R  
debug_state_output[2]       clk_system  15722                 Pc2Drone|clk_system:R  
frame_decoder_dv            clk_system  13735                 Pc2Drone|clk_system:R  
uart_data_rdy               clk_system  13483                 Pc2Drone|clk_system:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
uart_input         uart_input_debug    6281                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Pc2Drone|clk_system
*************************************************
Clock: Pc2Drone|clk_system
Frequency: 65.83 MHz | Target: 111.86 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.data_Aux_esr_5_LC_8_6_0/ce
Capture Clock    : uart.data_Aux_esr_5_LC_8_6_0/clk
Setup Constraint : 8940p
Path slack       : -6251p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     13801
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21211
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__547/I                                    LocalMux                       0              7410  -6251  RISE       1
I__547/O                                    LocalMux                    1099              8510  -6251  RISE       1
I__549/I                                    InMux                          0              8510  -6251  RISE       1
I__549/O                                    InMux                        662              9172  -6251  RISE       1
I__552/I                                    CascadeMux                     0              9172  -6251  RISE       1
I__552/O                                    CascadeMux                     0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/in2    LogicCell40_SEQ_MODE_0000      0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -6251  RISE       1
I__556/I                                    Odrv4                          0             10351  -6251  RISE       1
I__556/O                                    Odrv4                        596             10947  -6251  RISE       1
I__557/I                                    LocalMux                       0             10947  -6251  RISE       1
I__557/O                                    LocalMux                    1099             12046  -6251  RISE       1
I__558/I                                    InMux                          0             12046  -6251  RISE       1
I__558/O                                    InMux                        662             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    861             13569  -6251  RISE       7
I__301/I                                    LocalMux                       0             13569  -6251  RISE       1
I__301/O                                    LocalMux                    1099             14668  -6251  RISE       1
I__304/I                                    InMux                          0             14668  -6251  RISE       1
I__304/O                                    InMux                        662             15331  -6251  RISE       1
uart.data_Aux_esr_RNO_0_5_LC_8_4_7/in3      LogicCell40_SEQ_MODE_0000      0             15331  -6251  RISE       1
uart.data_Aux_esr_RNO_0_5_LC_8_4_7/lcout    LogicCell40_SEQ_MODE_0000    861             16192  -6251  RISE       1
I__295/I                                    LocalMux                       0             16192  -6251  RISE       1
I__295/O                                    LocalMux                    1099             17291  -6251  RISE       1
I__296/I                                    InMux                          0             17291  -6251  RISE       1
I__296/O                                    InMux                        662             17953  -6251  RISE       1
uart.data_Aux_esr_RNO_5_LC_8_5_7/in3        LogicCell40_SEQ_MODE_0000      0             17953  -6251  RISE       1
uart.data_Aux_esr_RNO_5_LC_8_5_7/lcout      LogicCell40_SEQ_MODE_0000    861             18814  -6251  RISE       1
I__289/I                                    Odrv4                          0             18814  -6251  RISE       1
I__289/O                                    Odrv4                        596             19410  -6251  RISE       1
I__290/I                                    LocalMux                       0             19410  -6251  RISE       1
I__290/O                                    LocalMux                    1099             20509  -6251  RISE       1
I__291/I                                    CEMux                          0             20509  -6251  RISE       1
I__291/O                                    CEMux                        702             21211  -6251  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/ce             LogicCell40_SEQ_MODE_1000      0             21211  -6251  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1071/I                                                ClkMux                         0              5132  RISE       1
I__1071/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Pc2Drone|clk_system:R vs. Pc2Drone|clk_system:R)
*******************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.data_Aux_esr_5_LC_8_6_0/ce
Capture Clock    : uart.data_Aux_esr_5_LC_8_6_0/clk
Setup Constraint : 8940p
Path slack       : -6251p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     13801
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21211
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__547/I                                    LocalMux                       0              7410  -6251  RISE       1
I__547/O                                    LocalMux                    1099              8510  -6251  RISE       1
I__549/I                                    InMux                          0              8510  -6251  RISE       1
I__549/O                                    InMux                        662              9172  -6251  RISE       1
I__552/I                                    CascadeMux                     0              9172  -6251  RISE       1
I__552/O                                    CascadeMux                     0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/in2    LogicCell40_SEQ_MODE_0000      0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -6251  RISE       1
I__556/I                                    Odrv4                          0             10351  -6251  RISE       1
I__556/O                                    Odrv4                        596             10947  -6251  RISE       1
I__557/I                                    LocalMux                       0             10947  -6251  RISE       1
I__557/O                                    LocalMux                    1099             12046  -6251  RISE       1
I__558/I                                    InMux                          0             12046  -6251  RISE       1
I__558/O                                    InMux                        662             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    861             13569  -6251  RISE       7
I__301/I                                    LocalMux                       0             13569  -6251  RISE       1
I__301/O                                    LocalMux                    1099             14668  -6251  RISE       1
I__304/I                                    InMux                          0             14668  -6251  RISE       1
I__304/O                                    InMux                        662             15331  -6251  RISE       1
uart.data_Aux_esr_RNO_0_5_LC_8_4_7/in3      LogicCell40_SEQ_MODE_0000      0             15331  -6251  RISE       1
uart.data_Aux_esr_RNO_0_5_LC_8_4_7/lcout    LogicCell40_SEQ_MODE_0000    861             16192  -6251  RISE       1
I__295/I                                    LocalMux                       0             16192  -6251  RISE       1
I__295/O                                    LocalMux                    1099             17291  -6251  RISE       1
I__296/I                                    InMux                          0             17291  -6251  RISE       1
I__296/O                                    InMux                        662             17953  -6251  RISE       1
uart.data_Aux_esr_RNO_5_LC_8_5_7/in3        LogicCell40_SEQ_MODE_0000      0             17953  -6251  RISE       1
uart.data_Aux_esr_RNO_5_LC_8_5_7/lcout      LogicCell40_SEQ_MODE_0000    861             18814  -6251  RISE       1
I__289/I                                    Odrv4                          0             18814  -6251  RISE       1
I__289/O                                    Odrv4                        596             19410  -6251  RISE       1
I__290/I                                    LocalMux                       0             19410  -6251  RISE       1
I__290/O                                    LocalMux                    1099             20509  -6251  RISE       1
I__291/I                                    CEMux                          0             20509  -6251  RISE       1
I__291/O                                    CEMux                        702             21211  -6251  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/ce             LogicCell40_SEQ_MODE_1000      0             21211  -6251  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1071/I                                                ClkMux                         0              5132  RISE       1
I__1071/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: uart_input
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : uart_input
Clock Port        : clk_system
Clock Reference   : Pc2Drone|clk_system:R
Setup Time        : 2543


Data Path Delay                7583
+ Setup Time                    980
- Capture Clock Path Delay    -6020
---------------------------- ------
Setup to Clock                 2543

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_input                           Pc2Drone                   0      0                  RISE  1       
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
uart_input_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1000               RISE  1       
I__1176/I                            Odrv4                      0      1000               RISE  1       
I__1176/O                            Odrv4                      596    1596               RISE  1       
I__1181/I                            IoSpan4Mux                 0      1596               RISE  1       
I__1181/O                            IoSpan4Mux                 622    2219               RISE  1       
I__1188/I                            Span4Mux_v                 0      2219               RISE  1       
I__1188/O                            Span4Mux_v                 596    2815               RISE  1       
I__1192/I                            LocalMux                   0      2815               RISE  1       
I__1192/O                            LocalMux                   1099   3914               RISE  1       
I__1200/I                            InMux                      0      3914               RISE  1       
I__1200/O                            InMux                      662    4576               RISE  1       
uart.data_rdy_RNO_0_LC_12_4_5/in0    LogicCell40_SEQ_MODE_0000  0      4576               RISE  1       
uart.data_rdy_RNO_0_LC_12_4_5/lcout  LogicCell40_SEQ_MODE_0000  1245   5821               RISE  1       
I__1148/I                            LocalMux                   0      5821               RISE  1       
I__1148/O                            LocalMux                   1099   6920               RISE  1       
I__1149/I                            InMux                      0      6920               RISE  1       
I__1149/O                            InMux                      662    7583               RISE  1       
I__1150/I                            CascadeMux                 0      7583               RISE  1       
I__1150/O                            CascadeMux                 0      7583               RISE  1       
uart.data_rdy_LC_11_4_0/in2          LogicCell40_SEQ_MODE_1000  0      7583               RISE  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1066/I                                                ClkMux                     0      5132               RISE  1       
I__1066/O                                                ClkMux                     887    6020               RISE  1       
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: debug_sinkdatavalid_output
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_sinkdatavalid_output
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 13247


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              5837
---------------------------- ------
Clock To Out Delay            13247

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1066/I                                                ClkMux                     0      5132               RISE  1       
I__1066/O                                                ClkMux                     887    6020               RISE  1       
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_rdy_LC_11_4_0/lcout                         LogicCell40_SEQ_MODE_1000  1391   7410               RISE  11      
I__1103/I                                             Odrv4                      0      7410               RISE  1       
I__1103/O                                             Odrv4                      596    8006               RISE  1       
I__1109/I                                             IoSpan4Mux                 0      8006               RISE  1       
I__1109/O                                             IoSpan4Mux                 622    8629               RISE  1       
I__1115/I                                             LocalMux                   0      8629               RISE  1       
I__1115/O                                             LocalMux                   1099   9728               RISE  1       
I__1125/I                                             IoInMux                    0      9728               RISE  1       
I__1125/O                                             IoInMux                    662    10390              RISE  1       
debug_sinkdatavalid_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10390              RISE  1       
debug_sinkdatavalid_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    11159              FALL  1       
debug_sinkdatavalid_output_obuf_iopad/DIN             IO_PAD                     0      11159              FALL  1       
debug_sinkdatavalid_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13247              FALL  1       
debug_sinkdatavalid_output                            Pc2Drone                   0      13247              FALL  1       

6.2.2::Path details for port: debug_state_output[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[0]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 16107


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8697
---------------------------- ------
Clock To Out Delay            16107

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1079/I                                                ClkMux                     0      5132               RISE  1       
I__1079/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_esr_3_LC_11_1_0/lcout         LogicCell40_SEQ_MODE_1000  1391   7410               RISE  4       
I__746/I                                                 Odrv12                     0      7410               RISE  1       
I__746/O                                                 Odrv12                     1073   8483               RISE  1       
I__749/I                                                 LocalMux                   0      8483               RISE  1       
I__749/O                                                 LocalMux                   1099   9583               RISE  1       
I__753/I                                                 InMux                      0      9583               RISE  1       
I__753/O                                                 InMux                      662    10245              RISE  1       
uart_frame_decoder.state_1_esr_RNI19FE_3_LC_8_1_4/in0    LogicCell40_SEQ_MODE_0000  0      10245              RISE  1       
uart_frame_decoder.state_1_esr_RNI19FE_3_LC_8_1_4/lcout  LogicCell40_SEQ_MODE_0000  1245   11490              RISE  1       
I__233/I                                                 LocalMux                   0      11490              RISE  1       
I__233/O                                                 LocalMux                   1099   12589              RISE  1       
I__234/I                                                 IoInMux                    0      12589              RISE  1       
I__234/O                                                 IoInMux                    662    13251              RISE  1       
debug_state_output_obuf_0_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      13251              RISE  1       
debug_state_output_obuf_0_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     768    14019              FALL  1       
debug_state_output_obuf_0_iopad/DIN                      IO_PAD                     0      14019              FALL  1       
debug_state_output_obuf_0_iopad/PACKAGEPIN:out           IO_PAD                     2088   16107              FALL  1       
debug_state_output[0]                                    Pc2Drone                   0      16107              FALL  1       

6.2.3::Path details for port: debug_state_output[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[1]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 17127


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              9717
---------------------------- ------
Clock To Out Delay            17127

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1078/I                                                ClkMux                     0      5132               RISE  1       
I__1078/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_6_LC_10_2_0/clk               LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_6_LC_10_2_0/lcout              LogicCell40_SEQ_MODE_1000  1391   7410               RISE  5       
I__735/I                                                  Odrv4                      0      7410               RISE  1       
I__735/O                                                  Odrv4                      596    8006               RISE  1       
I__738/I                                                  Span4Mux_s1_v              0      8006               RISE  1       
I__738/O                                                  Span4Mux_s1_v              344    8351               RISE  1       
I__741/I                                                  LocalMux                   0      8351               RISE  1       
I__741/O                                                  LocalMux                   1099   9450               RISE  1       
I__745/I                                                  InMux                      0      9450               RISE  1       
I__745/O                                                  InMux                      662    10112              RISE  1       
uart_frame_decoder.state_1_esr_RNIQ0UJ_3_LC_12_1_5/in1    LogicCell40_SEQ_MODE_0000  0      10112              RISE  1       
uart_frame_decoder.state_1_esr_RNIQ0UJ_3_LC_12_1_5/lcout  LogicCell40_SEQ_MODE_0000  1179   11291              RISE  1       
I__723/I                                                  Odrv4                      0      11291              RISE  1       
I__723/O                                                  Odrv4                      596    11887              RISE  1       
I__724/I                                                  IoSpan4Mux                 0      11887              RISE  1       
I__724/O                                                  IoSpan4Mux                 622    12510              RISE  1       
I__725/I                                                  LocalMux                   0      12510              RISE  1       
I__725/O                                                  LocalMux                   1099   13609              RISE  1       
I__726/I                                                  IoInMux                    0      13609              RISE  1       
I__726/O                                                  IoInMux                    662    14271              RISE  1       
debug_state_output_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      14271              RISE  1       
debug_state_output_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     768    15039              FALL  1       
debug_state_output_obuf_1_iopad/DIN                       IO_PAD                     0      15039              FALL  1       
debug_state_output_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                     2088   17127              FALL  1       
debug_state_output[1]                                     Pc2Drone                   0      17127              FALL  1       

6.2.4::Path details for port: debug_state_output[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[2]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 17021


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              9611
---------------------------- ------
Clock To Out Delay            17021

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1079/I                                                ClkMux                     0      5132               RISE  1       
I__1079/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_esr_4_LC_11_1_1/lcout         LogicCell40_SEQ_MODE_1000  1391   7410               RISE  3       
I__580/I                                                 Odrv4                      0      7410               RISE  1       
I__580/O                                                 Odrv4                      596    8006               RISE  1       
I__581/I                                                 Span4Mux_h                 0      8006               RISE  1       
I__581/O                                                 Span4Mux_h                 517    8523               RISE  1       
I__584/I                                                 LocalMux                   0      8523               RISE  1       
I__584/O                                                 LocalMux                   1099   9622               RISE  1       
I__587/I                                                 InMux                      0      9622               RISE  1       
I__587/O                                                 InMux                      662    10284              RISE  1       
uart_frame_decoder.state_1_esr_RNI7FFE_4_LC_7_1_4/in1    LogicCell40_SEQ_MODE_0000  0      10284              RISE  1       
uart_frame_decoder.state_1_esr_RNI7FFE_4_LC_7_1_4/lcout  LogicCell40_SEQ_MODE_0000  1179   11463              RISE  1       
I__182/I                                                 Odrv4                      0      11463              RISE  1       
I__182/O                                                 Odrv4                      596    12059              RISE  1       
I__183/I                                                 Span4Mux_s0_v              0      12059              RISE  1       
I__183/O                                                 Span4Mux_s0_v              344    12404              RISE  1       
I__184/I                                                 LocalMux                   0      12404              RISE  1       
I__184/O                                                 LocalMux                   1099   13503              RISE  1       
I__185/I                                                 IoInMux                    0      13503              RISE  1       
I__185/O                                                 IoInMux                    662    14165              RISE  1       
debug_state_output_obuf_2_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      14165              RISE  1       
debug_state_output_obuf_2_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     768    14933              FALL  1       
debug_state_output_obuf_2_iopad/DIN                      IO_PAD                     0      14933              FALL  1       
debug_state_output_obuf_2_iopad/PACKAGEPIN:out           IO_PAD                     2088   17021              FALL  1       
debug_state_output[2]                                    Pc2Drone                   0      17021              FALL  1       

6.2.5::Path details for port: frame_decoder_dv
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : frame_decoder_dv
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 14200


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              6790
---------------------------- ------
Clock To Out Delay            14200

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1070/I                                                ClkMux                     0      5132               RISE  1       
I__1070/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.source_data_valid_LC_13_3_3/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               RISE  2       
I__1093/I                                             Odrv4                      0      7410               RISE  1       
I__1093/O                                             Odrv4                      596    8006               RISE  1       
I__1095/I                                             Span4Mux_h                 0      8006               RISE  1       
I__1095/O                                             Span4Mux_h                 517    8523               RISE  1       
I__1096/I                                             Span4Mux_s2_v              0      8523               RISE  1       
I__1096/O                                             Span4Mux_s2_v              437    8960               RISE  1       
I__1097/I                                             IoSpan4Mux                 0      8960               RISE  1       
I__1097/O                                             IoSpan4Mux                 622    9583               RISE  1       
I__1098/I                                             LocalMux                   0      9583               RISE  1       
I__1098/O                                             LocalMux                   1099   10682              RISE  1       
I__1099/I                                             IoInMux                    0      10682              RISE  1       
I__1099/O                                             IoInMux                    662    11344              RISE  1       
frame_decoder_dv_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      11344              RISE  1       
frame_decoder_dv_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     768    12112              FALL  1       
frame_decoder_dv_obuf_iopad/DIN                       IO_PAD                     0      12112              FALL  1       
frame_decoder_dv_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2088   14200              FALL  1       
frame_decoder_dv                                      Pc2Drone                   0      14200              FALL  1       

6.2.6::Path details for port: uart_data_rdy
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : uart_data_rdy
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 13869


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              6459
---------------------------- ------
Clock To Out Delay            13869

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1066/I                                                ClkMux                     0      5132               RISE  1       
I__1066/O                                                ClkMux                     887    6020               RISE  1       
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_rdy_LC_11_4_0/lcout            LogicCell40_SEQ_MODE_1000  1391   7410               RISE  11      
I__1103/I                                Odrv4                      0      7410               RISE  1       
I__1103/O                                Odrv4                      596    8006               RISE  1       
I__1109/I                                IoSpan4Mux                 0      8006               RISE  1       
I__1109/O                                IoSpan4Mux                 622    8629               RISE  1       
I__1116/I                                IoSpan4Mux                 0      8629               RISE  1       
I__1116/O                                IoSpan4Mux                 622    9251               RISE  1       
I__1126/I                                LocalMux                   0      9251               RISE  1       
I__1126/O                                LocalMux                   1099   10351              RISE  1       
I__1127/I                                IoInMux                    0      10351              RISE  1       
I__1127/O                                IoInMux                    662    11013              RISE  1       
uart_data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11013              RISE  1       
uart_data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    11781              FALL  1       
uart_data_rdy_obuf_iopad/DIN             IO_PAD                     0      11781              FALL  1       
uart_data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13869              FALL  1       
uart_data_rdy                            Pc2Drone                   0      13869              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: uart_input_debug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : uart_input_debug
Input Port       : uart_input
Pad to Pad Delay : 6836

Pad to Pad Path
pin name                                    model name              delay  cummulative delay  edge  Fanout  
------------------------------------------  ----------------------  -----  -----------------  ----  ------  
uart_input                                  Pc2Drone                0      0                  RISE  1       
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  RISE  1       
uart_input_ibuf_iopad/DOUT                  IO_PAD                  510    510                RISE  1       
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001  490    1000               RISE  1       
I__1176/I                                   Odrv4                   0      1000               RISE  1       
I__1176/O                                   Odrv4                   596    1596               RISE  1       
I__1181/I                                   IoSpan4Mux              0      1596               RISE  1       
I__1181/O                                   IoSpan4Mux              622    2219               RISE  1       
I__1187/I                                   LocalMux                0      2219               RISE  1       
I__1187/O                                   LocalMux                1099   3318               RISE  1       
I__1191/I                                   IoInMux                 0      3318               RISE  1       
I__1191/O                                   IoInMux                 662    3980               RISE  1       
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3980               RISE  1       
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  768    4748               FALL  1       
uart_input_debug_obuf_iopad/DIN             IO_PAD                  0      4748               FALL  1       
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2088   6836               FALL  1       
uart_input_debug                            Pc2Drone                0      6836               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: uart_input
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : uart_input
Clock Port        : clk_system
Clock Reference   : Pc2Drone|clk_system:R
Hold Time         : 2567


Capture Clock Path Delay       6020
+ Hold  Time                      0
- Data Path Delay             -3453
---------------------------- ------
Hold Time                      2567

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_input                           Pc2Drone                   0      0                  FALL  1       
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
uart_input_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    950                FALL  1       
I__1175/I                            Odrv12                     0      950                FALL  1       
I__1175/O                            Odrv12                     1232   2182               FALL  1       
I__1179/I                            LocalMux                   0      2182               FALL  1       
I__1179/O                            LocalMux                   768    2950               FALL  1       
I__1185/I                            InMux                      0      2950               FALL  1       
I__1185/O                            InMux                      503    3453               FALL  1       
uart.data_Aux_esr_3_LC_9_4_0/in0     LogicCell40_SEQ_MODE_1000  0      3453               FALL  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1077/I                                                ClkMux                     0      5132               RISE  1       
I__1077/O                                                ClkMux                     887    6020               RISE  1       
uart.data_Aux_esr_3_LC_9_4_0/clk                         LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: debug_sinkdatavalid_output
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_sinkdatavalid_output
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 12741


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              5331
---------------------------- ------
Clock To Out Delay            12741

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1066/I                                                ClkMux                     0      5132               RISE  1       
I__1066/O                                                ClkMux                     887    6020               RISE  1       
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_rdy_LC_11_4_0/lcout                         LogicCell40_SEQ_MODE_1000  1391   7410               FALL  11      
I__1103/I                                             Odrv4                      0      7410               FALL  1       
I__1103/O                                             Odrv4                      649    8059               FALL  1       
I__1109/I                                             IoSpan4Mux                 0      8059               FALL  1       
I__1109/O                                             IoSpan4Mux                 742    8801               FALL  1       
I__1115/I                                             LocalMux                   0      8801               FALL  1       
I__1115/O                                             LocalMux                   768    9569               FALL  1       
I__1125/I                                             IoInMux                    0      9569               FALL  1       
I__1125/O                                             IoInMux                    503    10073              FALL  1       
debug_sinkdatavalid_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10073              FALL  1       
debug_sinkdatavalid_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    10827              RISE  1       
debug_sinkdatavalid_output_obuf_iopad/DIN             IO_PAD                     0      10827              RISE  1       
debug_sinkdatavalid_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   12741              RISE  1       
debug_sinkdatavalid_output                            Pc2Drone                   0      12741              RISE  1       

6.5.2::Path details for port: debug_state_output[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[0]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 13496


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              6086
---------------------------- ------
Clock To Out Delay            13496

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1091/I                                                ClkMux                     0      5132               RISE  1       
I__1091/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_1_LC_7_1_3/lcout              LogicCell40_SEQ_MODE_1000  1391   7410               FALL  5       
I__236/I                                                 LocalMux                   0      7410               FALL  1       
I__236/O                                                 LocalMux                   768    8179               FALL  1       
I__241/I                                                 InMux                      0      8179               FALL  1       
I__241/O                                                 InMux                      503    8682               FALL  1       
uart_frame_decoder.state_1_esr_RNI19FE_3_LC_8_1_4/in3    LogicCell40_SEQ_MODE_0000  0      8682               FALL  1       
uart_frame_decoder.state_1_esr_RNI19FE_3_LC_8_1_4/lcout  LogicCell40_SEQ_MODE_0000  874    9556               FALL  1       
I__233/I                                                 LocalMux                   0      9556               FALL  1       
I__233/O                                                 LocalMux                   768    10324              FALL  1       
I__234/I                                                 IoInMux                    0      10324              FALL  1       
I__234/O                                                 IoInMux                    503    10827              FALL  1       
debug_state_output_obuf_0_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      10827              FALL  1       
debug_state_output_obuf_0_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     755    11582              RISE  1       
debug_state_output_obuf_0_iopad/DIN                      IO_PAD                     0      11582              RISE  1       
debug_state_output_obuf_0_iopad/PACKAGEPIN:out           IO_PAD                     1914   13496              RISE  1       
debug_state_output[0]                                    Pc2Drone                   0      13496              RISE  1       

6.5.3::Path details for port: debug_state_output[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[1]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15298


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              7888
---------------------------- ------
Clock To Out Delay            15298

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1079/I                                                ClkMux                     0      5132               RISE  1       
I__1079/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_esr_3_LC_11_1_0/lcout          LogicCell40_SEQ_MODE_1000  1391   7410               FALL  4       
I__748/I                                                  LocalMux                   0      7410               FALL  1       
I__748/O                                                  LocalMux                   768    8179               FALL  1       
I__751/I                                                  InMux                      0      8179               FALL  1       
I__751/O                                                  InMux                      503    8682               FALL  1       
uart_frame_decoder.state_1_esr_RNIQ0UJ_3_LC_12_1_5/in0    LogicCell40_SEQ_MODE_0000  0      8682               FALL  1       
uart_frame_decoder.state_1_esr_RNIQ0UJ_3_LC_12_1_5/lcout  LogicCell40_SEQ_MODE_0000  1285   9967               FALL  1       
I__723/I                                                  Odrv4                      0      9967               FALL  1       
I__723/O                                                  Odrv4                      649    10616              FALL  1       
I__724/I                                                  IoSpan4Mux                 0      10616              FALL  1       
I__724/O                                                  IoSpan4Mux                 742    11357              FALL  1       
I__725/I                                                  LocalMux                   0      11357              FALL  1       
I__725/O                                                  LocalMux                   768    12125              FALL  1       
I__726/I                                                  IoInMux                    0      12125              FALL  1       
I__726/O                                                  IoInMux                    503    12629              FALL  1       
debug_state_output_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      12629              FALL  1       
debug_state_output_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     755    13384              RISE  1       
debug_state_output_obuf_1_iopad/DIN                       IO_PAD                     0      13384              RISE  1       
debug_state_output_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                     1914   15298              RISE  1       
debug_state_output[1]                                     Pc2Drone                   0      15298              RISE  1       

6.5.4::Path details for port: debug_state_output[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debug_state_output[2]
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 15722


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              8312
---------------------------- ------
Clock To Out Delay            15722

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1079/I                                                ClkMux                     0      5132               RISE  1       
I__1079/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout         LogicCell40_SEQ_MODE_1000  1391   7410               FALL  4       
I__571/I                                                 Odrv12                     0      7410               FALL  1       
I__571/O                                                 Odrv12                     1232   8642               FALL  1       
I__574/I                                                 LocalMux                   0      8642               FALL  1       
I__574/O                                                 LocalMux                   768    9410               FALL  1       
I__578/I                                                 InMux                      0      9410               FALL  1       
I__578/O                                                 InMux                      503    9914               FALL  1       
uart_frame_decoder.state_1_esr_RNI7FFE_4_LC_7_1_4/in3    LogicCell40_SEQ_MODE_0000  0      9914               FALL  1       
uart_frame_decoder.state_1_esr_RNI7FFE_4_LC_7_1_4/lcout  LogicCell40_SEQ_MODE_0000  874    10788              FALL  1       
I__182/I                                                 Odrv4                      0      10788              FALL  1       
I__182/O                                                 Odrv4                      649    11437              FALL  1       
I__183/I                                                 Span4Mux_s0_v              0      11437              FALL  1       
I__183/O                                                 Span4Mux_s0_v              344    11781              FALL  1       
I__184/I                                                 LocalMux                   0      11781              FALL  1       
I__184/O                                                 LocalMux                   768    12549              FALL  1       
I__185/I                                                 IoInMux                    0      12549              FALL  1       
I__185/O                                                 IoInMux                    503    13053              FALL  1       
debug_state_output_obuf_2_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      13053              FALL  1       
debug_state_output_obuf_2_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     755    13808              RISE  1       
debug_state_output_obuf_2_iopad/DIN                      IO_PAD                     0      13808              RISE  1       
debug_state_output_obuf_2_iopad/PACKAGEPIN:out           IO_PAD                     1914   15722              RISE  1       
debug_state_output[2]                                    Pc2Drone                   0      15722              RISE  1       

6.5.5::Path details for port: frame_decoder_dv
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : frame_decoder_dv
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 13735


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              6325
---------------------------- ------
Clock To Out Delay            13735

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1070/I                                                ClkMux                     0      5132               RISE  1       
I__1070/O                                                ClkMux                     887    6020               RISE  1       
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_frame_decoder.source_data_valid_LC_13_3_3/lcout  LogicCell40_SEQ_MODE_1000  1391   7410               FALL  2       
I__1093/I                                             Odrv4                      0      7410               FALL  1       
I__1093/O                                             Odrv4                      649    8059               FALL  1       
I__1095/I                                             Span4Mux_h                 0      8059               FALL  1       
I__1095/O                                             Span4Mux_h                 543    8602               FALL  1       
I__1096/I                                             Span4Mux_s2_v              0      8602               FALL  1       
I__1096/O                                             Span4Mux_s2_v              450    9053               FALL  1       
I__1097/I                                             IoSpan4Mux                 0      9053               FALL  1       
I__1097/O                                             IoSpan4Mux                 742    9794               FALL  1       
I__1098/I                                             LocalMux                   0      9794               FALL  1       
I__1098/O                                             LocalMux                   768    10563              FALL  1       
I__1099/I                                             IoInMux                    0      10563              FALL  1       
I__1099/O                                             IoInMux                    503    11066              FALL  1       
frame_decoder_dv_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      11066              FALL  1       
frame_decoder_dv_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     755    11821              RISE  1       
frame_decoder_dv_obuf_iopad/DIN                       IO_PAD                     0      11821              RISE  1       
frame_decoder_dv_obuf_iopad/PACKAGEPIN:out            IO_PAD                     1914   13735              RISE  1       
frame_decoder_dv                                      Pc2Drone                   0      13735              RISE  1       

6.5.6::Path details for port: uart_data_rdy
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : uart_data_rdy
Clock Port         : clk_system
Clock Reference    : Pc2Drone|clk_system:R
Clock to Out Delay : 13483


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              6073
---------------------------- ------
Clock To Out Delay            13483

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_system                                               Pc2Drone                   0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__1062/I                                                gio2CtrlBuf                0      4881               RISE  1       
I__1062/O                                                gio2CtrlBuf                0      4881               RISE  1       
I__1063/I                                                GlobalMux                  0      4881               RISE  1       
I__1063/O                                                GlobalMux                  252    5132               RISE  1       
I__1066/I                                                ClkMux                     0      5132               RISE  1       
I__1066/O                                                ClkMux                     887    6020               RISE  1       
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
uart.data_rdy_LC_11_4_0/lcout            LogicCell40_SEQ_MODE_1000  1391   7410               FALL  11      
I__1103/I                                Odrv4                      0      7410               FALL  1       
I__1103/O                                Odrv4                      649    8059               FALL  1       
I__1109/I                                IoSpan4Mux                 0      8059               FALL  1       
I__1109/O                                IoSpan4Mux                 742    8801               FALL  1       
I__1116/I                                IoSpan4Mux                 0      8801               FALL  1       
I__1116/O                                IoSpan4Mux                 742    9543               FALL  1       
I__1126/I                                LocalMux                   0      9543               FALL  1       
I__1126/O                                LocalMux                   768    10311              FALL  1       
I__1127/I                                IoInMux                    0      10311              FALL  1       
I__1127/O                                IoInMux                    503    10814              FALL  1       
uart_data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10814              FALL  1       
uart_data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    11569              RISE  1       
uart_data_rdy_obuf_iopad/DIN             IO_PAD                     0      11569              RISE  1       
uart_data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13483              RISE  1       
uart_data_rdy                            Pc2Drone                   0      13483              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: uart_input_debug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : uart_input_debug
Input Port       : uart_input
Pad to Pad Delay : 6281

Pad to Pad Path
pin name                                    model name              delay  cummulative delay  edge  Fanout  
------------------------------------------  ----------------------  -----  -----------------  ----  ------  
uart_input                                  Pc2Drone                0      0                  FALL  1       
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                  0      0                  FALL  1       
uart_input_ibuf_iopad/DOUT                  IO_PAD                  460    460                FALL  1       
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001  490    950                FALL  1       
I__1176/I                                   Odrv4                   0      950                FALL  1       
I__1176/O                                   Odrv4                   649    1599               FALL  1       
I__1181/I                                   IoSpan4Mux              0      1599               FALL  1       
I__1181/O                                   IoSpan4Mux              742    2341               FALL  1       
I__1187/I                                   LocalMux                0      2341               FALL  1       
I__1187/O                                   LocalMux                768    3109               FALL  1       
I__1191/I                                   IoInMux                 0      3109               FALL  1       
I__1191/O                                   IoInMux                 503    3612               FALL  1       
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3612               FALL  1       
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  755    4367               RISE  1       
uart_input_debug_obuf_iopad/DIN             IO_PAD                  0      4367               RISE  1       
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                  1914   6281               RISE  1       
uart_input_debug                            Pc2Drone                0      6281               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.data_Aux_esr_5_LC_8_6_0/ce
Capture Clock    : uart.data_Aux_esr_5_LC_8_6_0/clk
Setup Constraint : 8940p
Path slack       : -6251p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     13801
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         21211
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__547/I                                    LocalMux                       0              7410  -6251  RISE       1
I__547/O                                    LocalMux                    1099              8510  -6251  RISE       1
I__549/I                                    InMux                          0              8510  -6251  RISE       1
I__549/O                                    InMux                        662              9172  -6251  RISE       1
I__552/I                                    CascadeMux                     0              9172  -6251  RISE       1
I__552/O                                    CascadeMux                     0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/in2    LogicCell40_SEQ_MODE_0000      0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -6251  RISE       1
I__556/I                                    Odrv4                          0             10351  -6251  RISE       1
I__556/O                                    Odrv4                        596             10947  -6251  RISE       1
I__557/I                                    LocalMux                       0             10947  -6251  RISE       1
I__557/O                                    LocalMux                    1099             12046  -6251  RISE       1
I__558/I                                    InMux                          0             12046  -6251  RISE       1
I__558/O                                    InMux                        662             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    861             13569  -6251  RISE       7
I__301/I                                    LocalMux                       0             13569  -6251  RISE       1
I__301/O                                    LocalMux                    1099             14668  -6251  RISE       1
I__304/I                                    InMux                          0             14668  -6251  RISE       1
I__304/O                                    InMux                        662             15331  -6251  RISE       1
uart.data_Aux_esr_RNO_0_5_LC_8_4_7/in3      LogicCell40_SEQ_MODE_0000      0             15331  -6251  RISE       1
uart.data_Aux_esr_RNO_0_5_LC_8_4_7/lcout    LogicCell40_SEQ_MODE_0000    861             16192  -6251  RISE       1
I__295/I                                    LocalMux                       0             16192  -6251  RISE       1
I__295/O                                    LocalMux                    1099             17291  -6251  RISE       1
I__296/I                                    InMux                          0             17291  -6251  RISE       1
I__296/O                                    InMux                        662             17953  -6251  RISE       1
uart.data_Aux_esr_RNO_5_LC_8_5_7/in3        LogicCell40_SEQ_MODE_0000      0             17953  -6251  RISE       1
uart.data_Aux_esr_RNO_5_LC_8_5_7/lcout      LogicCell40_SEQ_MODE_0000    861             18814  -6251  RISE       1
I__289/I                                    Odrv4                          0             18814  -6251  RISE       1
I__289/O                                    Odrv4                        596             19410  -6251  RISE       1
I__290/I                                    LocalMux                       0             19410  -6251  RISE       1
I__290/O                                    LocalMux                    1099             20509  -6251  RISE       1
I__291/I                                    CEMux                          0             20509  -6251  RISE       1
I__291/O                                    CEMux                        702             21211  -6251  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/ce             LogicCell40_SEQ_MODE_1000      0             21211  -6251  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1071/I                                                ClkMux                         0              5132  RISE       1
I__1071/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_0_LC_10_3_6/sr
Capture Clock    : uart.timer_Count_0_LC_10_3_6/clk
Setup Constraint : 8940p
Path slack       : -5139p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12159
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19569
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__804/I                               Span4Mux_v                     0             17238  -5139  RISE       1
I__804/O                               Span4Mux_v                   596             17834  -5139  RISE       1
I__808/I                               LocalMux                       0             17834  -5139  RISE       1
I__808/O                               LocalMux                    1099             18933  -5139  RISE       1
I__811/I                               SRMux                          0             18933  -5139  RISE       1
I__811/O                               SRMux                        636             19569  -5139  RISE       1
uart.timer_Count_0_LC_10_3_6/sr        LogicCell40_SEQ_MODE_1000      0             19569  -5139  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_6_LC_10_3_4/sr
Capture Clock    : uart.timer_Count_6_LC_10_3_4/clk
Setup Constraint : 8940p
Path slack       : -5139p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12159
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19569
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__804/I                               Span4Mux_v                     0             17238  -5139  RISE       1
I__804/O                               Span4Mux_v                   596             17834  -5139  RISE       1
I__808/I                               LocalMux                       0             17834  -5139  RISE       1
I__808/O                               LocalMux                    1099             18933  -5139  RISE       1
I__811/I                               SRMux                          0             18933  -5139  RISE       1
I__811/O                               SRMux                        636             19569  -5139  RISE       1
uart.timer_Count_6_LC_10_3_4/sr        LogicCell40_SEQ_MODE_1000      0             19569  -5139  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_7_LC_10_3_3/sr
Capture Clock    : uart.timer_Count_7_LC_10_3_3/clk
Setup Constraint : 8940p
Path slack       : -5139p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12159
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19569
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__804/I                               Span4Mux_v                     0             17238  -5139  RISE       1
I__804/O                               Span4Mux_v                   596             17834  -5139  RISE       1
I__808/I                               LocalMux                       0             17834  -5139  RISE       1
I__808/O                               LocalMux                    1099             18933  -5139  RISE       1
I__811/I                               SRMux                          0             18933  -5139  RISE       1
I__811/O                               SRMux                        636             19569  -5139  RISE       1
uart.timer_Count_7_LC_10_3_3/sr        LogicCell40_SEQ_MODE_1000      0             19569  -5139  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_5_LC_10_3_1/sr
Capture Clock    : uart.timer_Count_5_LC_10_3_1/clk
Setup Constraint : 8940p
Path slack       : -5139p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12159
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19569
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__804/I                               Span4Mux_v                     0             17238  -5139  RISE       1
I__804/O                               Span4Mux_v                   596             17834  -5139  RISE       1
I__808/I                               LocalMux                       0             17834  -5139  RISE       1
I__808/O                               LocalMux                    1099             18933  -5139  RISE       1
I__811/I                               SRMux                          0             18933  -5139  RISE       1
I__811/O                               SRMux                        636             19569  -5139  RISE       1
uart.timer_Count_5_LC_10_3_1/sr        LogicCell40_SEQ_MODE_1000      0             19569  -5139  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.data_Aux_esr_4_LC_9_5_0/ce
Capture Clock    : uart.data_Aux_esr_4_LC_9_5_0/clk
Setup Constraint : 8940p
Path slack       : -5072p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12622
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         20032
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__547/I                                    LocalMux                       0              7410  -6251  RISE       1
I__547/O                                    LocalMux                    1099              8510  -6251  RISE       1
I__549/I                                    InMux                          0              8510  -6251  RISE       1
I__549/O                                    InMux                        662              9172  -6251  RISE       1
I__552/I                                    CascadeMux                     0              9172  -6251  RISE       1
I__552/O                                    CascadeMux                     0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/in2    LogicCell40_SEQ_MODE_0000      0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -6251  RISE       1
I__556/I                                    Odrv4                          0             10351  -6251  RISE       1
I__556/O                                    Odrv4                        596             10947  -6251  RISE       1
I__557/I                                    LocalMux                       0             10947  -6251  RISE       1
I__557/O                                    LocalMux                    1099             12046  -6251  RISE       1
I__558/I                                    InMux                          0             12046  -6251  RISE       1
I__558/O                                    InMux                        662             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    861             13569  -6251  RISE       7
I__301/I                                    LocalMux                       0             13569  -6251  RISE       1
I__301/O                                    LocalMux                    1099             14668  -6251  RISE       1
I__305/I                                    InMux                          0             14668  -5073  RISE       1
I__305/O                                    InMux                        662             15331  -5073  RISE       1
uart.data_Aux_esr_RNO_0_4_LC_8_4_5/in3      LogicCell40_SEQ_MODE_0000      0             15331  -5073  RISE       1
uart.data_Aux_esr_RNO_0_4_LC_8_4_5/ltout    LogicCell40_SEQ_MODE_0000    609             15940  -5073  FALL       1
I__270/I                                    CascadeMux                     0             15940  -5073  FALL       1
I__270/O                                    CascadeMux                     0             15940  -5073  FALL       1
uart.data_Aux_esr_RNO_4_LC_8_4_6/in2        LogicCell40_SEQ_MODE_0000      0             15940  -5073  FALL       1
uart.data_Aux_esr_RNO_4_LC_8_4_6/lcout      LogicCell40_SEQ_MODE_0000   1179             17119  -5073  RISE       1
I__402/I                                    Odrv4                          0             17119  -5073  RISE       1
I__402/O                                    Odrv4                        596             17715  -5073  RISE       1
I__403/I                                    Span4Mux_h                     0             17715  -5073  RISE       1
I__403/O                                    Span4Mux_h                   517             18231  -5073  RISE       1
I__404/I                                    LocalMux                       0             18231  -5073  RISE       1
I__404/O                                    LocalMux                    1099             19330  -5073  RISE       1
I__405/I                                    CEMux                          0             19330  -5073  RISE       1
I__405/O                                    CEMux                        702             20032  -5073  RISE       1
uart.data_Aux_esr_4_LC_9_5_0/ce             LogicCell40_SEQ_MODE_1000      0             20032  -5073  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1072/I                                                ClkMux                         0              5132  RISE       1
I__1072/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_9_5_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.data_Aux_esr_3_LC_9_4_0/ce
Capture Clock    : uart.data_Aux_esr_3_LC_9_4_0/clk
Setup Constraint : 8940p
Path slack       : -5033p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12583
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19993
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__547/I                                    LocalMux                       0              7410  -6251  RISE       1
I__547/O                                    LocalMux                    1099              8510  -6251  RISE       1
I__549/I                                    InMux                          0              8510  -6251  RISE       1
I__549/O                                    InMux                        662              9172  -6251  RISE       1
I__552/I                                    CascadeMux                     0              9172  -6251  RISE       1
I__552/O                                    CascadeMux                     0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/in2    LogicCell40_SEQ_MODE_0000      0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -6251  RISE       1
I__556/I                                    Odrv4                          0             10351  -6251  RISE       1
I__556/O                                    Odrv4                        596             10947  -6251  RISE       1
I__557/I                                    LocalMux                       0             10947  -6251  RISE       1
I__557/O                                    LocalMux                    1099             12046  -6251  RISE       1
I__558/I                                    InMux                          0             12046  -6251  RISE       1
I__558/O                                    InMux                        662             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    861             13569  -6251  RISE       7
I__301/I                                    LocalMux                       0             13569  -6251  RISE       1
I__301/O                                    LocalMux                    1099             14668  -6251  RISE       1
I__306/I                                    InMux                          0             14668  -5033  RISE       1
I__306/O                                    InMux                        662             15331  -5033  RISE       1
uart.data_Aux_esr_RNO_0_3_LC_8_4_3/in3      LogicCell40_SEQ_MODE_0000      0             15331  -5033  RISE       1
uart.data_Aux_esr_RNO_0_3_LC_8_4_3/ltout    LogicCell40_SEQ_MODE_0000    609             15940  -5033  FALL       1
I__271/I                                    CascadeMux                     0             15940  -5033  FALL       1
I__271/O                                    CascadeMux                     0             15940  -5033  FALL       1
uart.data_Aux_esr_RNO_3_LC_8_4_4/in2        LogicCell40_SEQ_MODE_0000      0             15940  -5033  FALL       1
uart.data_Aux_esr_RNO_3_LC_8_4_4/lcout      LogicCell40_SEQ_MODE_0000   1179             17119  -5033  RISE       1
I__410/I                                    Odrv12                         0             17119  -5033  RISE       1
I__410/O                                    Odrv12                      1073             18191  -5033  RISE       1
I__411/I                                    LocalMux                       0             18191  -5033  RISE       1
I__411/O                                    LocalMux                    1099             19291  -5033  RISE       1
I__412/I                                    CEMux                          0             19291  -5033  RISE       1
I__412/O                                    CEMux                        702             19993  -5033  RISE       1
uart.data_Aux_esr_3_LC_9_4_0/ce             LogicCell40_SEQ_MODE_1000      0             19993  -5033  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1077/I                                                ClkMux                         0              5132  RISE       1
I__1077/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_9_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.timer_Count_2_rep1_LC_11_3_7/sr
Capture Clock    : uart.timer_Count_2_rep1_LC_11_3_7/clk
Setup Constraint : 8940p
Path slack       : -4795p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11815
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19225
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__638/I                                         LocalMux                       0              7410  -5655  RISE       1
I__638/O                                         LocalMux                    1099              8510  -5655  RISE       1
I__642/I                                         InMux                          0              8510  -5139  RISE       1
I__642/O                                         InMux                        662              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -5139  RISE       3
I__766/I                                         LocalMux                       0             10417  -5139  RISE       1
I__766/O                                         LocalMux                    1099             11516  -5139  RISE       1
I__769/I                                         InMux                          0             11516  -5139  RISE       1
I__769/O                                         InMux                        662             12178  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in1               LogicCell40_SEQ_MODE_0000      0             12178  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout             LogicCell40_SEQ_MODE_0000   1179             13357  -5139  RISE       1
I__464/I                                         LocalMux                       0             13357  -5139  RISE       1
I__464/O                                         LocalMux                    1099             14456  -5139  RISE       1
I__465/I                                         InMux                          0             14456  -5139  RISE       1
I__465/O                                         InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1              LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout            LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__800/I                                         Odrv4                          0             16297  -4795  RISE       1
I__800/O                                         Odrv4                        596             16893  -4795  RISE       1
I__802/I                                         Span4Mux_v                     0             16893  -4795  RISE       1
I__802/O                                         Span4Mux_v                   596             17489  -4795  RISE       1
I__806/I                                         LocalMux                       0             17489  -4795  RISE       1
I__806/O                                         LocalMux                    1099             18589  -4795  RISE       1
I__810/I                                         SRMux                          0             18589  -4795  RISE       1
I__810/O                                         SRMux                        636             19225  -4795  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/sr             LogicCell40_SEQ_MODE_1000      0             19225  -4795  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1069/I                                                ClkMux                         0              5132  RISE       1
I__1069/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_3_4/lcout
Path End         : uart.data_Aux_esr_1_LC_8_4_2/ce
Capture Clock    : uart.data_Aux_esr_1_LC_8_4_2/clk
Setup Constraint : 8940p
Path slack       : -4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12278
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19688
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_3_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE      12
I__905/I                                    LocalMux                       0              7410  -6251  RISE       1
I__905/O                                    LocalMux                    1099              8510  -6251  RISE       1
I__911/I                                    InMux                          0              8510  -6251  RISE       1
I__911/O                                    InMux                        662              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/in1    LogicCell40_SEQ_MODE_0000      0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -6251  RISE       1
I__556/I                                    Odrv4                          0             10351  -6251  RISE       1
I__556/O                                    Odrv4                        596             10947  -6251  RISE       1
I__557/I                                    LocalMux                       0             10947  -6251  RISE       1
I__557/O                                    LocalMux                    1099             12046  -6251  RISE       1
I__558/I                                    InMux                          0             12046  -6251  RISE       1
I__558/O                                    InMux                        662             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    861             13569  -6251  RISE       7
I__301/I                                    LocalMux                       0             13569  -6251  RISE       1
I__301/O                                    LocalMux                    1099             14668  -6251  RISE       1
I__307/I                                    InMux                          0             14668  -4728  RISE       1
I__307/O                                    InMux                        662             15331  -4728  RISE       1
I__310/I                                    CascadeMux                     0             15331  -4728  RISE       1
I__310/O                                    CascadeMux                     0             15331  -4728  RISE       1
uart.data_Aux_esr_RNO_0_1_LC_8_4_0/in2      LogicCell40_SEQ_MODE_0000      0             15331  -4728  RISE       1
uart.data_Aux_esr_RNO_0_1_LC_8_4_0/ltout    LogicCell40_SEQ_MODE_0000    781             16112  -4728  FALL       1
I__280/I                                    CascadeMux                     0             16112  -4728  FALL       1
I__280/O                                    CascadeMux                     0             16112  -4728  FALL       1
uart.data_Aux_esr_RNO_1_LC_8_4_1/in2        LogicCell40_SEQ_MODE_0000      0             16112  -4728  FALL       1
uart.data_Aux_esr_RNO_1_LC_8_4_1/lcout      LogicCell40_SEQ_MODE_0000   1179             17291  -4728  RISE       1
I__274/I                                    Odrv4                          0             17291  -4728  RISE       1
I__274/O                                    Odrv4                        596             17887  -4728  RISE       1
I__275/I                                    LocalMux                       0             17887  -4728  RISE       1
I__275/O                                    LocalMux                    1099             18986  -4728  RISE       1
I__276/I                                    CEMux                          0             18986  -4728  RISE       1
I__276/O                                    CEMux                        702             19688  -4728  RISE       1
uart.data_Aux_esr_1_LC_8_4_2/ce             LogicCell40_SEQ_MODE_1000      0             19688  -4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1081/I                                                ClkMux                         0              5132  RISE       1
I__1081/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_8_4_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.data_Aux_esr_6_LC_7_6_0/ce
Capture Clock    : uart.data_Aux_esr_6_LC_7_6_0/clk
Setup Constraint : 8940p
Path slack       : -4609p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12159
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19569
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__547/I                                    LocalMux                       0              7410  -6251  RISE       1
I__547/O                                    LocalMux                    1099              8510  -6251  RISE       1
I__549/I                                    InMux                          0              8510  -6251  RISE       1
I__549/O                                    InMux                        662              9172  -6251  RISE       1
I__552/I                                    CascadeMux                     0              9172  -6251  RISE       1
I__552/O                                    CascadeMux                     0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/in2    LogicCell40_SEQ_MODE_0000      0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -6251  RISE       1
I__556/I                                    Odrv4                          0             10351  -6251  RISE       1
I__556/O                                    Odrv4                        596             10947  -6251  RISE       1
I__557/I                                    LocalMux                       0             10947  -6251  RISE       1
I__557/O                                    LocalMux                    1099             12046  -6251  RISE       1
I__558/I                                    InMux                          0             12046  -6251  RISE       1
I__558/O                                    InMux                        662             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    861             13569  -6251  RISE       7
I__302/I                                    Odrv4                          0             13569  -4609  RISE       1
I__302/O                                    Odrv4                        596             14165  -4609  RISE       1
I__308/I                                    LocalMux                       0             14165  -4609  RISE       1
I__308/O                                    LocalMux                    1099             15264  -4609  RISE       1
I__312/I                                    InMux                          0             15264  -4609  RISE       1
I__312/O                                    InMux                        662             15927  -4609  RISE       1
uart.data_Aux_esr_RNO_6_LC_8_5_6/in0        LogicCell40_SEQ_MODE_0000      0             15927  -4609  RISE       1
uart.data_Aux_esr_RNO_6_LC_8_5_6/lcout      LogicCell40_SEQ_MODE_0000   1245             17172  -4609  RISE       1
I__297/I                                    Odrv4                          0             17172  -4609  RISE       1
I__297/O                                    Odrv4                        596             17768  -4609  RISE       1
I__298/I                                    LocalMux                       0             17768  -4609  RISE       1
I__298/O                                    LocalMux                    1099             18867  -4609  RISE       1
I__299/I                                    CEMux                          0             18867  -4609  RISE       1
I__299/O                                    CEMux                        702             19569  -4609  RISE       1
uart.data_Aux_esr_6_LC_7_6_0/ce             LogicCell40_SEQ_MODE_1000      0             19569  -4609  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1075/I                                                ClkMux                         0              5132  RISE       1
I__1075/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.data_Aux_esr_2_LC_7_2_0/ce
Capture Clock    : uart.data_Aux_esr_2_LC_7_2_0/clk
Setup Constraint : 8940p
Path slack       : -4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12106
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19516
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__547/I                                    LocalMux                       0              7410  -6251  RISE       1
I__547/O                                    LocalMux                    1099              8510  -6251  RISE       1
I__549/I                                    InMux                          0              8510  -6251  RISE       1
I__549/O                                    InMux                        662              9172  -6251  RISE       1
I__552/I                                    CascadeMux                     0              9172  -6251  RISE       1
I__552/O                                    CascadeMux                     0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/in2    LogicCell40_SEQ_MODE_0000      0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -6251  RISE       1
I__556/I                                    Odrv4                          0             10351  -6251  RISE       1
I__556/O                                    Odrv4                        596             10947  -6251  RISE       1
I__557/I                                    LocalMux                       0             10947  -6251  RISE       1
I__557/O                                    LocalMux                    1099             12046  -6251  RISE       1
I__558/I                                    InMux                          0             12046  -6251  RISE       1
I__558/O                                    InMux                        662             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    861             13569  -6251  RISE       7
I__303/I                                    LocalMux                       0             13569  -4556  RISE       1
I__303/O                                    LocalMux                    1099             14668  -4556  RISE       1
I__309/I                                    InMux                          0             14668  -4556  RISE       1
I__309/O                                    InMux                        662             15331  -4556  RISE       1
uart.data_Aux_esr_RNO_0_2_LC_7_3_6/in3      LogicCell40_SEQ_MODE_0000      0             15331  -4556  RISE       1
uart.data_Aux_esr_RNO_0_2_LC_7_3_6/ltout    LogicCell40_SEQ_MODE_0000    609             15940  -4556  FALL       1
I__202/I                                    CascadeMux                     0             15940  -4556  FALL       1
I__202/O                                    CascadeMux                     0             15940  -4556  FALL       1
uart.data_Aux_esr_RNO_2_LC_7_3_7/in2        LogicCell40_SEQ_MODE_0000      0             15940  -4556  FALL       1
uart.data_Aux_esr_RNO_2_LC_7_3_7/lcout      LogicCell40_SEQ_MODE_0000   1179             17119  -4556  RISE       1
I__199/I                                    Odrv4                          0             17119  -4556  RISE       1
I__199/O                                    Odrv4                        596             17715  -4556  RISE       1
I__200/I                                    LocalMux                       0             17715  -4556  RISE       1
I__200/O                                    LocalMux                    1099             18814  -4556  RISE       1
I__201/I                                    CEMux                          0             18814  -4556  RISE       1
I__201/O                                    CEMux                        702             19516  -4556  RISE       1
uart.data_Aux_esr_2_LC_7_2_0/ce             LogicCell40_SEQ_MODE_1000      0             19516  -4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1089/I                                                ClkMux                         0              5132  RISE       1
I__1089/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_7_2_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.data_Aux_esr_7_LC_7_5_3/ce
Capture Clock    : uart.data_Aux_esr_7_LC_7_5_3/clk
Setup Constraint : 8940p
Path slack       : -4543p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     12093
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         19503
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__547/I                                    LocalMux                       0              7410  -6251  RISE       1
I__547/O                                    LocalMux                    1099              8510  -6251  RISE       1
I__549/I                                    InMux                          0              8510  -6251  RISE       1
I__549/O                                    InMux                        662              9172  -6251  RISE       1
I__552/I                                    CascadeMux                     0              9172  -6251  RISE       1
I__552/O                                    CascadeMux                     0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/in2    LogicCell40_SEQ_MODE_0000      0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -6251  RISE       1
I__556/I                                    Odrv4                          0             10351  -6251  RISE       1
I__556/O                                    Odrv4                        596             10947  -6251  RISE       1
I__557/I                                    LocalMux                       0             10947  -6251  RISE       1
I__557/O                                    LocalMux                    1099             12046  -6251  RISE       1
I__558/I                                    InMux                          0             12046  -6251  RISE       1
I__558/O                                    InMux                        662             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/lcout  LogicCell40_SEQ_MODE_0000    861             13569  -6251  RISE       7
I__302/I                                    Odrv4                          0             13569  -4609  RISE       1
I__302/O                                    Odrv4                        596             14165  -4609  RISE       1
I__308/I                                    LocalMux                       0             14165  -4609  RISE       1
I__308/O                                    LocalMux                    1099             15264  -4609  RISE       1
I__311/I                                    InMux                          0             15264  -4543  RISE       1
I__311/O                                    InMux                        662             15927  -4543  RISE       1
uart.data_Aux_esr_RNO_7_LC_8_5_1/in1        LogicCell40_SEQ_MODE_0000      0             15927  -4543  RISE       1
uart.data_Aux_esr_RNO_7_LC_8_5_1/lcout      LogicCell40_SEQ_MODE_0000   1179             17105  -4543  RISE       1
I__321/I                                    Odrv4                          0             17105  -4543  RISE       1
I__321/O                                    Odrv4                        596             17701  -4543  RISE       1
I__322/I                                    LocalMux                       0             17701  -4543  RISE       1
I__322/O                                    LocalMux                    1099             18801  -4543  RISE       1
I__323/I                                    CEMux                          0             18801  -4543  RISE       1
I__323/O                                    CEMux                        702             19503  -4543  RISE       1
uart.data_Aux_esr_7_LC_7_5_3/ce             LogicCell40_SEQ_MODE_1000      0             19503  -4543  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1080/I                                                ClkMux                         0              5132  RISE       1
I__1080/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_7_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_fast_2_LC_10_1_2/sr
Capture Clock    : uart.timer_Count_fast_2_LC_10_1_2/clk
Setup Constraint : 8940p
Path slack       : -4543p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11563
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18973
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__803/I                               LocalMux                       0             17238  -4543  RISE       1
I__803/O                               LocalMux                    1099             18337  -4543  RISE       1
I__807/I                               SRMux                          0             18337  -4543  RISE       1
I__807/O                               SRMux                        636             18973  -4543  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/sr   LogicCell40_SEQ_MODE_1000      0             18973  -4543  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_2_LC_10_1_1/sr
Capture Clock    : uart.timer_Count_2_LC_10_1_1/clk
Setup Constraint : 8940p
Path slack       : -4543p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11563
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18973
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__803/I                               LocalMux                       0             17238  -4543  RISE       1
I__803/O                               LocalMux                    1099             18337  -4543  RISE       1
I__807/I                               SRMux                          0             18337  -4543  RISE       1
I__807/O                               SRMux                        636             18973  -4543  RISE       1
uart.timer_Count_2_LC_10_1_1/sr        LogicCell40_SEQ_MODE_1000      0             18973  -4543  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_fast_3_LC_10_1_0/sr
Capture Clock    : uart.timer_Count_fast_3_LC_10_1_0/clk
Setup Constraint : 8940p
Path slack       : -4543p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11563
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18973
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__803/I                               LocalMux                       0             17238  -4543  RISE       1
I__803/O                               LocalMux                    1099             18337  -4543  RISE       1
I__807/I                               SRMux                          0             18337  -4543  RISE       1
I__807/O                               SRMux                        636             18973  -4543  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/sr   LogicCell40_SEQ_MODE_1000      0             18973  -4543  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_4_rep1_LC_9_1_7/sr
Capture Clock    : uart.timer_Count_4_rep1_LC_9_1_7/clk
Setup Constraint : 8940p
Path slack       : -4543p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11563
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18973
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__805/I                               LocalMux                       0             17238  -4543  RISE       1
I__805/O                               LocalMux                    1099             18337  -4543  RISE       1
I__809/I                               SRMux                          0             18337  -4543  RISE       1
I__809/O                               SRMux                        636             18973  -4543  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/sr    LogicCell40_SEQ_MODE_1000      0             18973  -4543  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_fast_4_LC_9_1_6/sr
Capture Clock    : uart.timer_Count_fast_4_LC_9_1_6/clk
Setup Constraint : 8940p
Path slack       : -4543p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11563
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18973
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__805/I                               LocalMux                       0             17238  -4543  RISE       1
I__805/O                               LocalMux                    1099             18337  -4543  RISE       1
I__809/I                               SRMux                          0             18337  -4543  RISE       1
I__809/O                               SRMux                        636             18973  -4543  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/sr    LogicCell40_SEQ_MODE_1000      0             18973  -4543  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_3_LC_9_1_5/sr
Capture Clock    : uart.timer_Count_3_LC_9_1_5/clk
Setup Constraint : 8940p
Path slack       : -4543p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11563
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18973
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__805/I                               LocalMux                       0             17238  -4543  RISE       1
I__805/O                               LocalMux                    1099             18337  -4543  RISE       1
I__809/I                               SRMux                          0             18337  -4543  RISE       1
I__809/O                               SRMux                        636             18973  -4543  RISE       1
uart.timer_Count_3_LC_9_1_5/sr         LogicCell40_SEQ_MODE_1000      0             18973  -4543  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_1_LC_9_1_4/sr
Capture Clock    : uart.timer_Count_1_LC_9_1_4/clk
Setup Constraint : 8940p
Path slack       : -4543p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11563
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18973
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__805/I                               LocalMux                       0             17238  -4543  RISE       1
I__805/O                               LocalMux                    1099             18337  -4543  RISE       1
I__809/I                               SRMux                          0             18337  -4543  RISE       1
I__809/O                               SRMux                        636             18973  -4543  RISE       1
uart.timer_Count_1_LC_9_1_4/sr         LogicCell40_SEQ_MODE_1000      0             18973  -4543  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.timer_Count_4_LC_9_1_3/sr
Capture Clock    : uart.timer_Count_4_LC_9_1_3/clk
Setup Constraint : 8940p
Path slack       : -4543p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     11563
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18973
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__674/I                               LocalMux                       0              7410  -5139  RISE       1
I__674/O                               LocalMux                    1099              8510  -5139  RISE       1
I__679/I                               InMux                          0              8510  -5139  RISE       1
I__679/O                               InMux                        662              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/in1      LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.state_RNIB0BC_2_LC_9_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10351  -5139  RISE       1
I__421/I                               LocalMux                       0             10351  -5139  RISE       1
I__421/O                               LocalMux                    1099             11450  -5139  RISE       1
I__422/I                               InMux                          0             11450  -5139  RISE       1
I__422/O                               InMux                        662             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12112  -5139  RISE       1
uart.state_RNICGLN3_2_LC_9_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13357  -5139  RISE       1
I__464/I                               LocalMux                       0             13357  -5139  RISE       1
I__464/O                               LocalMux                    1099             14456  -5139  RISE       1
I__465/I                               InMux                          0             14456  -5139  RISE       1
I__465/O                               InMux                        662             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/in1    LogicCell40_SEQ_MODE_0000      0             15119  -5139  RISE       1
uart.state_RNI38F97_2_LC_10_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             16297  -5139  RISE      13
I__799/I                               Odrv4                          0             16297  -5139  RISE       1
I__799/O                               Odrv4                        596             16893  -5139  RISE       1
I__801/I                               Span4Mux_s0_v                  0             16893  -5139  RISE       1
I__801/O                               Span4Mux_s0_v                344             17238  -5139  RISE       1
I__805/I                               LocalMux                       0             17238  -4543  RISE       1
I__805/O                               LocalMux                    1099             18337  -4543  RISE       1
I__809/I                               SRMux                          0             18337  -4543  RISE       1
I__809/O                               SRMux                        636             18973  -4543  RISE       1
uart.timer_Count_4_LC_9_1_3/sr         LogicCell40_SEQ_MODE_1000      0             18973  -4543  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_21_LC_12_4_4/in3
Capture Clock    : reset_module_System.count_21_LC_12_4_4/clk
Setup Constraint : 8940p
Path slack       : -3206p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10027
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         17437
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
reset_module_System.count_10_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             13159  -3205  RISE       1
reset_module_System.count_10_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             13437  -3205  RISE       2
reset_module_System.count_11_LC_12_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             13437  -3205  RISE       1
reset_module_System.count_11_LC_12_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             13715  -3205  RISE       2
reset_module_System.count_12_LC_12_3_3/carryin          LogicCell40_SEQ_MODE_1000      0             13715  -3205  RISE       1
reset_module_System.count_12_LC_12_3_3/carryout         LogicCell40_SEQ_MODE_1000    278             13993  -3205  RISE       2
reset_module_System.count_13_LC_12_3_4/carryin          LogicCell40_SEQ_MODE_1000      0             13993  -3205  RISE       1
reset_module_System.count_13_LC_12_3_4/carryout         LogicCell40_SEQ_MODE_1000    278             14271  -3205  RISE       2
reset_module_System.count_14_LC_12_3_5/carryin          LogicCell40_SEQ_MODE_1000      0             14271  -3205  RISE       1
reset_module_System.count_14_LC_12_3_5/carryout         LogicCell40_SEQ_MODE_1000    278             14549  -3205  RISE       2
reset_module_System.count_15_LC_12_3_6/carryin          LogicCell40_SEQ_MODE_1000      0             14549  -3205  RISE       1
reset_module_System.count_15_LC_12_3_6/carryout         LogicCell40_SEQ_MODE_1000    278             14827  -3205  RISE       2
reset_module_System.count_16_LC_12_3_7/carryin          LogicCell40_SEQ_MODE_1000      0             14827  -3205  RISE       1
reset_module_System.count_16_LC_12_3_7/carryout         LogicCell40_SEQ_MODE_1000    278             15105  -3205  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                          ICE_CARRY_IN_MUX               0             15105  -3205  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                         ICE_CARRY_IN_MUX             556             15662  -3205  RISE       2
reset_module_System.count_17_LC_12_4_0/carryin          LogicCell40_SEQ_MODE_1000      0             15662  -3205  RISE       1
reset_module_System.count_17_LC_12_4_0/carryout         LogicCell40_SEQ_MODE_1000    278             15940  -3205  RISE       2
reset_module_System.count_18_LC_12_4_1/carryin          LogicCell40_SEQ_MODE_1000      0             15940  -3205  RISE       1
reset_module_System.count_18_LC_12_4_1/carryout         LogicCell40_SEQ_MODE_1000    278             16218  -3205  RISE       2
reset_module_System.count_19_LC_12_4_2/carryin          LogicCell40_SEQ_MODE_1000      0             16218  -3205  RISE       1
reset_module_System.count_19_LC_12_4_2/carryout         LogicCell40_SEQ_MODE_1000    278             16496  -3205  RISE       2
reset_module_System.count_20_LC_12_4_3/carryin          LogicCell40_SEQ_MODE_1000      0             16496  -3205  RISE       1
reset_module_System.count_20_LC_12_4_3/carryout         LogicCell40_SEQ_MODE_1000    278             16774  -3205  RISE       1
I__1208/I                                               InMux                          0             16774  -3205  RISE       1
I__1208/O                                               InMux                        662             17437  -3205  RISE       1
reset_module_System.count_21_LC_12_4_4/in3              LogicCell40_SEQ_MODE_1000      0             17437  -3205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.data_esr_7_LC_8_2_7/ce
Capture Clock    : uart.data_esr_7_LC_8_2_7/clk
Setup Constraint : 8940p
Path slack       : -3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10755
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18165
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__638/I                                         LocalMux                       0              7410  -5655  RISE       1
I__638/O                                         LocalMux                    1099              8510  -5655  RISE       1
I__642/I                                         InMux                          0              8510  -5139  RISE       1
I__642/O                                         InMux                        662              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -5139  RISE       3
I__767/I                                         LocalMux                       0             10417  -3205  RISE       1
I__767/O                                         LocalMux                    1099             11516  -3205  RISE       1
I__770/I                                         InMux                          0             11516  -3205  RISE       1
I__770/O                                         InMux                        662             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/in1               LogicCell40_SEQ_MODE_0000      0             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/lcout             LogicCell40_SEQ_MODE_0000   1179             13357  -3205  RISE       2
I__416/I                                         LocalMux                       0             13357  -3205  RISE       1
I__416/O                                         LocalMux                    1099             14456  -3205  RISE       1
I__418/I                                         InMux                          0             14456  -3205  RISE       1
I__418/O                                         InMux                        662             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in0               LogicCell40_SEQ_MODE_0000      0             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout             LogicCell40_SEQ_MODE_0000   1245             16364  -3205  RISE       8
I__328/I                                         LocalMux                       0             16364  -3205  RISE       1
I__328/O                                         LocalMux                    1099             17463  -3205  RISE       1
I__329/I                                         CEMux                          0             17463  -3205  RISE       1
I__329/O                                         CEMux                        702             18165  -3205  RISE       1
uart.data_esr_7_LC_8_2_7/ce                      LogicCell40_SEQ_MODE_1000      0             18165  -3205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_8_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.data_esr_6_LC_8_2_6/ce
Capture Clock    : uart.data_esr_6_LC_8_2_6/clk
Setup Constraint : 8940p
Path slack       : -3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10755
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18165
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__638/I                                         LocalMux                       0              7410  -5655  RISE       1
I__638/O                                         LocalMux                    1099              8510  -5655  RISE       1
I__642/I                                         InMux                          0              8510  -5139  RISE       1
I__642/O                                         InMux                        662              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -5139  RISE       3
I__767/I                                         LocalMux                       0             10417  -3205  RISE       1
I__767/O                                         LocalMux                    1099             11516  -3205  RISE       1
I__770/I                                         InMux                          0             11516  -3205  RISE       1
I__770/O                                         InMux                        662             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/in1               LogicCell40_SEQ_MODE_0000      0             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/lcout             LogicCell40_SEQ_MODE_0000   1179             13357  -3205  RISE       2
I__416/I                                         LocalMux                       0             13357  -3205  RISE       1
I__416/O                                         LocalMux                    1099             14456  -3205  RISE       1
I__418/I                                         InMux                          0             14456  -3205  RISE       1
I__418/O                                         InMux                        662             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in0               LogicCell40_SEQ_MODE_0000      0             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout             LogicCell40_SEQ_MODE_0000   1245             16364  -3205  RISE       8
I__328/I                                         LocalMux                       0             16364  -3205  RISE       1
I__328/O                                         LocalMux                    1099             17463  -3205  RISE       1
I__329/I                                         CEMux                          0             17463  -3205  RISE       1
I__329/O                                         CEMux                        702             18165  -3205  RISE       1
uart.data_esr_6_LC_8_2_6/ce                      LogicCell40_SEQ_MODE_1000      0             18165  -3205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_8_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.data_esr_5_LC_8_2_5/ce
Capture Clock    : uart.data_esr_5_LC_8_2_5/clk
Setup Constraint : 8940p
Path slack       : -3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10755
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18165
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__638/I                                         LocalMux                       0              7410  -5655  RISE       1
I__638/O                                         LocalMux                    1099              8510  -5655  RISE       1
I__642/I                                         InMux                          0              8510  -5139  RISE       1
I__642/O                                         InMux                        662              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -5139  RISE       3
I__767/I                                         LocalMux                       0             10417  -3205  RISE       1
I__767/O                                         LocalMux                    1099             11516  -3205  RISE       1
I__770/I                                         InMux                          0             11516  -3205  RISE       1
I__770/O                                         InMux                        662             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/in1               LogicCell40_SEQ_MODE_0000      0             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/lcout             LogicCell40_SEQ_MODE_0000   1179             13357  -3205  RISE       2
I__416/I                                         LocalMux                       0             13357  -3205  RISE       1
I__416/O                                         LocalMux                    1099             14456  -3205  RISE       1
I__418/I                                         InMux                          0             14456  -3205  RISE       1
I__418/O                                         InMux                        662             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in0               LogicCell40_SEQ_MODE_0000      0             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout             LogicCell40_SEQ_MODE_0000   1245             16364  -3205  RISE       8
I__328/I                                         LocalMux                       0             16364  -3205  RISE       1
I__328/O                                         LocalMux                    1099             17463  -3205  RISE       1
I__329/I                                         CEMux                          0             17463  -3205  RISE       1
I__329/O                                         CEMux                        702             18165  -3205  RISE       1
uart.data_esr_5_LC_8_2_5/ce                      LogicCell40_SEQ_MODE_1000      0             18165  -3205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_8_2_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.data_esr_4_LC_8_2_4/ce
Capture Clock    : uart.data_esr_4_LC_8_2_4/clk
Setup Constraint : 8940p
Path slack       : -3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10755
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18165
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__638/I                                         LocalMux                       0              7410  -5655  RISE       1
I__638/O                                         LocalMux                    1099              8510  -5655  RISE       1
I__642/I                                         InMux                          0              8510  -5139  RISE       1
I__642/O                                         InMux                        662              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -5139  RISE       3
I__767/I                                         LocalMux                       0             10417  -3205  RISE       1
I__767/O                                         LocalMux                    1099             11516  -3205  RISE       1
I__770/I                                         InMux                          0             11516  -3205  RISE       1
I__770/O                                         InMux                        662             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/in1               LogicCell40_SEQ_MODE_0000      0             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/lcout             LogicCell40_SEQ_MODE_0000   1179             13357  -3205  RISE       2
I__416/I                                         LocalMux                       0             13357  -3205  RISE       1
I__416/O                                         LocalMux                    1099             14456  -3205  RISE       1
I__418/I                                         InMux                          0             14456  -3205  RISE       1
I__418/O                                         InMux                        662             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in0               LogicCell40_SEQ_MODE_0000      0             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout             LogicCell40_SEQ_MODE_0000   1245             16364  -3205  RISE       8
I__328/I                                         LocalMux                       0             16364  -3205  RISE       1
I__328/O                                         LocalMux                    1099             17463  -3205  RISE       1
I__329/I                                         CEMux                          0             17463  -3205  RISE       1
I__329/O                                         CEMux                        702             18165  -3205  RISE       1
uart.data_esr_4_LC_8_2_4/ce                      LogicCell40_SEQ_MODE_1000      0             18165  -3205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_8_2_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.data_esr_3_LC_8_2_3/ce
Capture Clock    : uart.data_esr_3_LC_8_2_3/clk
Setup Constraint : 8940p
Path slack       : -3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10755
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18165
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__638/I                                         LocalMux                       0              7410  -5655  RISE       1
I__638/O                                         LocalMux                    1099              8510  -5655  RISE       1
I__642/I                                         InMux                          0              8510  -5139  RISE       1
I__642/O                                         InMux                        662              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -5139  RISE       3
I__767/I                                         LocalMux                       0             10417  -3205  RISE       1
I__767/O                                         LocalMux                    1099             11516  -3205  RISE       1
I__770/I                                         InMux                          0             11516  -3205  RISE       1
I__770/O                                         InMux                        662             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/in1               LogicCell40_SEQ_MODE_0000      0             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/lcout             LogicCell40_SEQ_MODE_0000   1179             13357  -3205  RISE       2
I__416/I                                         LocalMux                       0             13357  -3205  RISE       1
I__416/O                                         LocalMux                    1099             14456  -3205  RISE       1
I__418/I                                         InMux                          0             14456  -3205  RISE       1
I__418/O                                         InMux                        662             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in0               LogicCell40_SEQ_MODE_0000      0             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout             LogicCell40_SEQ_MODE_0000   1245             16364  -3205  RISE       8
I__328/I                                         LocalMux                       0             16364  -3205  RISE       1
I__328/O                                         LocalMux                    1099             17463  -3205  RISE       1
I__329/I                                         CEMux                          0             17463  -3205  RISE       1
I__329/O                                         CEMux                        702             18165  -3205  RISE       1
uart.data_esr_3_LC_8_2_3/ce                      LogicCell40_SEQ_MODE_1000      0             18165  -3205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_8_2_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.data_esr_2_LC_8_2_2/ce
Capture Clock    : uart.data_esr_2_LC_8_2_2/clk
Setup Constraint : 8940p
Path slack       : -3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10755
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18165
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__638/I                                         LocalMux                       0              7410  -5655  RISE       1
I__638/O                                         LocalMux                    1099              8510  -5655  RISE       1
I__642/I                                         InMux                          0              8510  -5139  RISE       1
I__642/O                                         InMux                        662              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -5139  RISE       3
I__767/I                                         LocalMux                       0             10417  -3205  RISE       1
I__767/O                                         LocalMux                    1099             11516  -3205  RISE       1
I__770/I                                         InMux                          0             11516  -3205  RISE       1
I__770/O                                         InMux                        662             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/in1               LogicCell40_SEQ_MODE_0000      0             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/lcout             LogicCell40_SEQ_MODE_0000   1179             13357  -3205  RISE       2
I__416/I                                         LocalMux                       0             13357  -3205  RISE       1
I__416/O                                         LocalMux                    1099             14456  -3205  RISE       1
I__418/I                                         InMux                          0             14456  -3205  RISE       1
I__418/O                                         InMux                        662             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in0               LogicCell40_SEQ_MODE_0000      0             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout             LogicCell40_SEQ_MODE_0000   1245             16364  -3205  RISE       8
I__328/I                                         LocalMux                       0             16364  -3205  RISE       1
I__328/O                                         LocalMux                    1099             17463  -3205  RISE       1
I__329/I                                         CEMux                          0             17463  -3205  RISE       1
I__329/O                                         CEMux                        702             18165  -3205  RISE       1
uart.data_esr_2_LC_8_2_2/ce                      LogicCell40_SEQ_MODE_1000      0             18165  -3205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_8_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.data_esr_1_LC_8_2_1/ce
Capture Clock    : uart.data_esr_1_LC_8_2_1/clk
Setup Constraint : 8940p
Path slack       : -3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10755
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18165
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__638/I                                         LocalMux                       0              7410  -5655  RISE       1
I__638/O                                         LocalMux                    1099              8510  -5655  RISE       1
I__642/I                                         InMux                          0              8510  -5139  RISE       1
I__642/O                                         InMux                        662              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -5139  RISE       3
I__767/I                                         LocalMux                       0             10417  -3205  RISE       1
I__767/O                                         LocalMux                    1099             11516  -3205  RISE       1
I__770/I                                         InMux                          0             11516  -3205  RISE       1
I__770/O                                         InMux                        662             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/in1               LogicCell40_SEQ_MODE_0000      0             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/lcout             LogicCell40_SEQ_MODE_0000   1179             13357  -3205  RISE       2
I__416/I                                         LocalMux                       0             13357  -3205  RISE       1
I__416/O                                         LocalMux                    1099             14456  -3205  RISE       1
I__418/I                                         InMux                          0             14456  -3205  RISE       1
I__418/O                                         InMux                        662             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in0               LogicCell40_SEQ_MODE_0000      0             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout             LogicCell40_SEQ_MODE_0000   1245             16364  -3205  RISE       8
I__328/I                                         LocalMux                       0             16364  -3205  RISE       1
I__328/O                                         LocalMux                    1099             17463  -3205  RISE       1
I__329/I                                         CEMux                          0             17463  -3205  RISE       1
I__329/O                                         CEMux                        702             18165  -3205  RISE       1
uart.data_esr_1_LC_8_2_1/ce                      LogicCell40_SEQ_MODE_1000      0             18165  -3205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_8_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.data_esr_0_LC_8_2_0/ce
Capture Clock    : uart.data_esr_0_LC_8_2_0/clk
Setup Constraint : 8940p
Path slack       : -3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10755
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         18165
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__638/I                                         LocalMux                       0              7410  -5655  RISE       1
I__638/O                                         LocalMux                    1099              8510  -5655  RISE       1
I__642/I                                         InMux                          0              8510  -5139  RISE       1
I__642/O                                         InMux                        662              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -5139  RISE       3
I__767/I                                         LocalMux                       0             10417  -3205  RISE       1
I__767/O                                         LocalMux                    1099             11516  -3205  RISE       1
I__770/I                                         InMux                          0             11516  -3205  RISE       1
I__770/O                                         InMux                        662             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/in1               LogicCell40_SEQ_MODE_0000      0             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/lcout             LogicCell40_SEQ_MODE_0000   1179             13357  -3205  RISE       2
I__416/I                                         LocalMux                       0             13357  -3205  RISE       1
I__416/O                                         LocalMux                    1099             14456  -3205  RISE       1
I__418/I                                         InMux                          0             14456  -3205  RISE       1
I__418/O                                         InMux                        662             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in0               LogicCell40_SEQ_MODE_0000      0             15119  -3205  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout             LogicCell40_SEQ_MODE_0000   1245             16364  -3205  RISE       8
I__328/I                                         LocalMux                       0             16364  -3205  RISE       1
I__328/O                                         LocalMux                    1099             17463  -3205  RISE       1
I__329/I                                         CEMux                          0             17463  -3205  RISE       1
I__329/O                                         CEMux                        702             18165  -3205  RISE       1
uart.data_esr_0_LC_8_2_0/ce                      LogicCell40_SEQ_MODE_1000      0             18165  -3205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_8_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_3_3/lcout
Path End         : uart.bit_Count_1_LC_8_3_2/in3
Capture Clock    : uart.bit_Count_1_LC_8_3_2/clk
Setup Constraint : 8940p
Path slack       : -3113p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9934
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         17344
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_3_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410  -4821  RISE      13
I__778/I                               LocalMux                       0              7410  -3113  RISE       1
I__778/O                               LocalMux                    1099              8510  -3113  RISE       1
I__788/I                               InMux                          0              8510  -3113  RISE       1
I__788/O                               InMux                        662              9172  -3113  RISE       1
uart.state_RNIGLM11_4_LC_10_4_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -3113  RISE       1
uart.state_RNIGLM11_4_LC_10_4_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -3113  RISE       2
I__623/I                               Odrv4                          0             10417  -3113  RISE       1
I__623/O                               Odrv4                        596             11013  -3113  RISE       1
I__624/I                               Span4Mux_v                     0             11013  -3113  RISE       1
I__624/O                               Span4Mux_v                   596             11609  -3113  RISE       1
I__626/I                               LocalMux                       0             11609  -3113  RISE       1
I__626/O                               LocalMux                    1099             12708  -3113  RISE       1
I__628/I                               InMux                          0             12708  -3113  RISE       1
I__628/O                               InMux                        662             13370  -3113  RISE       1
uart.bit_Count_RNO_0_1_LC_7_5_6/in1    LogicCell40_SEQ_MODE_0000      0             13370  -3113  RISE       1
uart.bit_Count_RNO_0_1_LC_7_5_6/lcout  LogicCell40_SEQ_MODE_0000   1179             14549  -3113  RISE       1
I__244/I                               Odrv4                          0             14549  -3113  RISE       1
I__244/O                               Odrv4                        596             15145  -3113  RISE       1
I__245/I                               Span4Mux_s2_v                  0             15145  -3113  RISE       1
I__245/O                               Span4Mux_s2_v                437             15582  -3113  RISE       1
I__246/I                               LocalMux                       0             15582  -3113  RISE       1
I__246/O                               LocalMux                    1099             16682  -3113  RISE       1
I__247/I                               InMux                          0             16682  -3113  RISE       1
I__247/O                               InMux                        662             17344  -3113  RISE       1
uart.bit_Count_1_LC_8_3_2/in3          LogicCell40_SEQ_MODE_1000      0             17344  -3113  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_20_LC_12_4_3/in3
Capture Clock    : reset_module_System.count_20_LC_12_4_3/clk
Setup Constraint : 8940p
Path slack       : -2927p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9748
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         17158
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
reset_module_System.count_10_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             13159  -3205  RISE       1
reset_module_System.count_10_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             13437  -3205  RISE       2
reset_module_System.count_11_LC_12_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             13437  -3205  RISE       1
reset_module_System.count_11_LC_12_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             13715  -3205  RISE       2
reset_module_System.count_12_LC_12_3_3/carryin          LogicCell40_SEQ_MODE_1000      0             13715  -3205  RISE       1
reset_module_System.count_12_LC_12_3_3/carryout         LogicCell40_SEQ_MODE_1000    278             13993  -3205  RISE       2
reset_module_System.count_13_LC_12_3_4/carryin          LogicCell40_SEQ_MODE_1000      0             13993  -3205  RISE       1
reset_module_System.count_13_LC_12_3_4/carryout         LogicCell40_SEQ_MODE_1000    278             14271  -3205  RISE       2
reset_module_System.count_14_LC_12_3_5/carryin          LogicCell40_SEQ_MODE_1000      0             14271  -3205  RISE       1
reset_module_System.count_14_LC_12_3_5/carryout         LogicCell40_SEQ_MODE_1000    278             14549  -3205  RISE       2
reset_module_System.count_15_LC_12_3_6/carryin          LogicCell40_SEQ_MODE_1000      0             14549  -3205  RISE       1
reset_module_System.count_15_LC_12_3_6/carryout         LogicCell40_SEQ_MODE_1000    278             14827  -3205  RISE       2
reset_module_System.count_16_LC_12_3_7/carryin          LogicCell40_SEQ_MODE_1000      0             14827  -3205  RISE       1
reset_module_System.count_16_LC_12_3_7/carryout         LogicCell40_SEQ_MODE_1000    278             15105  -3205  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                          ICE_CARRY_IN_MUX               0             15105  -3205  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                         ICE_CARRY_IN_MUX             556             15662  -3205  RISE       2
reset_module_System.count_17_LC_12_4_0/carryin          LogicCell40_SEQ_MODE_1000      0             15662  -3205  RISE       1
reset_module_System.count_17_LC_12_4_0/carryout         LogicCell40_SEQ_MODE_1000    278             15940  -3205  RISE       2
reset_module_System.count_18_LC_12_4_1/carryin          LogicCell40_SEQ_MODE_1000      0             15940  -3205  RISE       1
reset_module_System.count_18_LC_12_4_1/carryout         LogicCell40_SEQ_MODE_1000    278             16218  -3205  RISE       2
reset_module_System.count_19_LC_12_4_2/carryin          LogicCell40_SEQ_MODE_1000      0             16218  -3205  RISE       1
reset_module_System.count_19_LC_12_4_2/carryout         LogicCell40_SEQ_MODE_1000    278             16496  -3205  RISE       2
I__1209/I                                               InMux                          0             16496  -2927  RISE       1
I__1209/O                                               InMux                        662             17158  -2927  RISE       1
reset_module_System.count_20_LC_12_4_3/in3              LogicCell40_SEQ_MODE_1000      0             17158  -2927  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_3_4/lcout
Path End         : uart.data_Aux_esr_0_LC_7_4_0/ce
Capture Clock    : uart.data_Aux_esr_0_LC_7_4_0/clk
Setup Constraint : 8940p
Path slack       : -2715p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                     10265
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         17675
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_3_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE      12
I__905/I                                    LocalMux                       0              7410  -6251  RISE       1
I__905/O                                    LocalMux                    1099              8510  -6251  RISE       1
I__911/I                                    InMux                          0              8510  -6251  RISE       1
I__911/O                                    InMux                        662              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/in1    LogicCell40_SEQ_MODE_0000      0              9172  -6251  RISE       1
uart.timer_Count_RNIJTGR_0_LC_10_3_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -6251  RISE       1
I__556/I                                    Odrv4                          0             10351  -6251  RISE       1
I__556/O                                    Odrv4                        596             10947  -6251  RISE       1
I__557/I                                    LocalMux                       0             10947  -6251  RISE       1
I__557/O                                    LocalMux                    1099             12046  -6251  RISE       1
I__558/I                                    InMux                          0             12046  -6251  RISE       1
I__558/O                                    InMux                        662             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/in3    LogicCell40_SEQ_MODE_0000      0             12708  -6251  RISE       1
uart.timer_Count_RNI3UCP2_4_LC_8_3_4/ltout  LogicCell40_SEQ_MODE_0000    609             13317  -2715  FALL       1
I__243/I                                    CascadeMux                     0             13317  -2715  FALL       1
I__243/O                                    CascadeMux                     0             13317  -2715  FALL       1
uart.data_Aux_esr_RNO_0_0_LC_8_3_5/in2      LogicCell40_SEQ_MODE_0000      0             13317  -2715  FALL       1
uart.data_Aux_esr_RNO_0_0_LC_8_3_5/ltout    LogicCell40_SEQ_MODE_0000    781             14099  -2715  FALL       1
I__288/I                                    CascadeMux                     0             14099  -2715  FALL       1
I__288/O                                    CascadeMux                     0             14099  -2715  FALL       1
uart.data_Aux_esr_RNO_0_LC_8_3_6/in2        LogicCell40_SEQ_MODE_0000      0             14099  -2715  FALL       1
uart.data_Aux_esr_RNO_0_LC_8_3_6/lcout      LogicCell40_SEQ_MODE_0000   1179             15278  -2715  RISE       1
I__285/I                                    Odrv4                          0             15278  -2715  RISE       1
I__285/O                                    Odrv4                        596             15874  -2715  RISE       1
I__286/I                                    LocalMux                       0             15874  -2715  RISE       1
I__286/O                                    LocalMux                    1099             16973  -2715  RISE       1
I__287/I                                    CEMux                          0             16973  -2715  RISE       1
I__287/O                                    CEMux                        702             17675  -2715  RISE       1
uart.data_Aux_esr_0_LC_7_4_0/ce             LogicCell40_SEQ_MODE_1000      0             17675  -2715  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1083/I                                                ClkMux                         0              5132  RISE       1
I__1083/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_7_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_19_LC_12_4_2/in3
Capture Clock    : reset_module_System.count_19_LC_12_4_2/clk
Setup Constraint : 8940p
Path slack       : -2649p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9470
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16880
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
reset_module_System.count_10_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             13159  -3205  RISE       1
reset_module_System.count_10_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             13437  -3205  RISE       2
reset_module_System.count_11_LC_12_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             13437  -3205  RISE       1
reset_module_System.count_11_LC_12_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             13715  -3205  RISE       2
reset_module_System.count_12_LC_12_3_3/carryin          LogicCell40_SEQ_MODE_1000      0             13715  -3205  RISE       1
reset_module_System.count_12_LC_12_3_3/carryout         LogicCell40_SEQ_MODE_1000    278             13993  -3205  RISE       2
reset_module_System.count_13_LC_12_3_4/carryin          LogicCell40_SEQ_MODE_1000      0             13993  -3205  RISE       1
reset_module_System.count_13_LC_12_3_4/carryout         LogicCell40_SEQ_MODE_1000    278             14271  -3205  RISE       2
reset_module_System.count_14_LC_12_3_5/carryin          LogicCell40_SEQ_MODE_1000      0             14271  -3205  RISE       1
reset_module_System.count_14_LC_12_3_5/carryout         LogicCell40_SEQ_MODE_1000    278             14549  -3205  RISE       2
reset_module_System.count_15_LC_12_3_6/carryin          LogicCell40_SEQ_MODE_1000      0             14549  -3205  RISE       1
reset_module_System.count_15_LC_12_3_6/carryout         LogicCell40_SEQ_MODE_1000    278             14827  -3205  RISE       2
reset_module_System.count_16_LC_12_3_7/carryin          LogicCell40_SEQ_MODE_1000      0             14827  -3205  RISE       1
reset_module_System.count_16_LC_12_3_7/carryout         LogicCell40_SEQ_MODE_1000    278             15105  -3205  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                          ICE_CARRY_IN_MUX               0             15105  -3205  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                         ICE_CARRY_IN_MUX             556             15662  -3205  RISE       2
reset_module_System.count_17_LC_12_4_0/carryin          LogicCell40_SEQ_MODE_1000      0             15662  -3205  RISE       1
reset_module_System.count_17_LC_12_4_0/carryout         LogicCell40_SEQ_MODE_1000    278             15940  -3205  RISE       2
reset_module_System.count_18_LC_12_4_1/carryin          LogicCell40_SEQ_MODE_1000      0             15940  -3205  RISE       1
reset_module_System.count_18_LC_12_4_1/carryout         LogicCell40_SEQ_MODE_1000    278             16218  -3205  RISE       2
I__1217/I                                               InMux                          0             16218  -2649  RISE       1
I__1217/O                                               InMux                        662             16880  -2649  RISE       1
reset_module_System.count_19_LC_12_4_2/in3              LogicCell40_SEQ_MODE_1000      0             16880  -2649  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_2_LC_10_1_2/lcout
Path End         : uart.data_esr_7_LC_8_2_7/sr
Capture Clock    : uart.data_esr_7_LC_8_2_7/clk
Setup Constraint : 8940p
Path slack       : -2411p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9431
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16841
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_2_LC_10_1_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -5973  RISE       4
I__468/I                                         LocalMux                       0              7410  -5973  RISE       1
I__468/O                                         LocalMux                    1099              8510  -5973  RISE       1
I__470/I                                         InMux                          0              8510  -5973  RISE       1
I__470/O                                         InMux                        662              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/in1    LogicCell40_SEQ_MODE_0000      0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -5973  RISE       2
I__337/I                                         LocalMux                       0             10351  -2411  RISE       1
I__337/O                                         LocalMux                    1099             11450  -2411  RISE       1
I__339/I                                         InMux                          0             11450  -2411  RISE       1
I__339/O                                         InMux                        662             12112  -2411  RISE       1
I__340/I                                         CascadeMux                     0             12112  -2411  RISE       1
I__340/O                                         CascadeMux                     0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/in2    LogicCell40_SEQ_MODE_0000      0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/ltout  LogicCell40_SEQ_MODE_0000    781             12894  -2411  FALL       1
I__335/I                                         CascadeMux                     0             12894  -2411  FALL       1
I__335/O                                         CascadeMux                     0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in2               LogicCell40_SEQ_MODE_0000      0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14072  -2411  RISE       8
I__331/I                                         Odrv4                          0             14072  -2411  RISE       1
I__331/O                                         Odrv4                        596             14668  -2411  RISE       1
I__332/I                                         Span4Mux_s2_v                  0             14668  -2411  RISE       1
I__332/O                                         Span4Mux_s2_v                437             15105  -2411  RISE       1
I__333/I                                         LocalMux                       0             15105  -2411  RISE       1
I__333/O                                         LocalMux                    1099             16205  -2411  RISE       1
I__334/I                                         SRMux                          0             16205  -2411  RISE       1
I__334/O                                         SRMux                        636             16841  -2411  RISE       1
uart.data_esr_7_LC_8_2_7/sr                      LogicCell40_SEQ_MODE_1000      0             16841  -2411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_8_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_3_LC_10_1_0/lcout
Path End         : uart.data_esr_6_LC_8_2_6/sr
Capture Clock    : uart.data_esr_6_LC_8_2_6/clk
Setup Constraint : 8940p
Path slack       : -2411p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9431
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16841
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_3_LC_10_1_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -5973  RISE       5
I__452/I                                         LocalMux                       0              7410  -5973  RISE       1
I__452/O                                         LocalMux                    1099              8510  -5973  RISE       1
I__455/I                                         InMux                          0              8510  -5973  RISE       1
I__455/O                                         InMux                        662              9172  -5973  RISE       1
I__460/I                                         CascadeMux                     0              9172  -5973  RISE       1
I__460/O                                         CascadeMux                     0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/in2    LogicCell40_SEQ_MODE_0000      0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -5973  RISE       2
I__337/I                                         LocalMux                       0             10351  -2411  RISE       1
I__337/O                                         LocalMux                    1099             11450  -2411  RISE       1
I__339/I                                         InMux                          0             11450  -2411  RISE       1
I__339/O                                         InMux                        662             12112  -2411  RISE       1
I__340/I                                         CascadeMux                     0             12112  -2411  RISE       1
I__340/O                                         CascadeMux                     0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/in2    LogicCell40_SEQ_MODE_0000      0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/ltout  LogicCell40_SEQ_MODE_0000    781             12894  -2411  FALL       1
I__335/I                                         CascadeMux                     0             12894  -2411  FALL       1
I__335/O                                         CascadeMux                     0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in2               LogicCell40_SEQ_MODE_0000      0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14072  -2411  RISE       8
I__331/I                                         Odrv4                          0             14072  -2411  RISE       1
I__331/O                                         Odrv4                        596             14668  -2411  RISE       1
I__332/I                                         Span4Mux_s2_v                  0             14668  -2411  RISE       1
I__332/O                                         Span4Mux_s2_v                437             15105  -2411  RISE       1
I__333/I                                         LocalMux                       0             15105  -2411  RISE       1
I__333/O                                         LocalMux                    1099             16205  -2411  RISE       1
I__334/I                                         SRMux                          0             16205  -2411  RISE       1
I__334/O                                         SRMux                        636             16841  -2411  RISE       1
uart.data_esr_6_LC_8_2_6/sr                      LogicCell40_SEQ_MODE_1000      0             16841  -2411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_8_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_3_LC_10_1_0/lcout
Path End         : uart.data_esr_5_LC_8_2_5/sr
Capture Clock    : uart.data_esr_5_LC_8_2_5/clk
Setup Constraint : 8940p
Path slack       : -2411p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9431
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16841
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_3_LC_10_1_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -5973  RISE       5
I__452/I                                         LocalMux                       0              7410  -5973  RISE       1
I__452/O                                         LocalMux                    1099              8510  -5973  RISE       1
I__455/I                                         InMux                          0              8510  -5973  RISE       1
I__455/O                                         InMux                        662              9172  -5973  RISE       1
I__460/I                                         CascadeMux                     0              9172  -5973  RISE       1
I__460/O                                         CascadeMux                     0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/in2    LogicCell40_SEQ_MODE_0000      0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -5973  RISE       2
I__337/I                                         LocalMux                       0             10351  -2411  RISE       1
I__337/O                                         LocalMux                    1099             11450  -2411  RISE       1
I__339/I                                         InMux                          0             11450  -2411  RISE       1
I__339/O                                         InMux                        662             12112  -2411  RISE       1
I__340/I                                         CascadeMux                     0             12112  -2411  RISE       1
I__340/O                                         CascadeMux                     0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/in2    LogicCell40_SEQ_MODE_0000      0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/ltout  LogicCell40_SEQ_MODE_0000    781             12894  -2411  FALL       1
I__335/I                                         CascadeMux                     0             12894  -2411  FALL       1
I__335/O                                         CascadeMux                     0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in2               LogicCell40_SEQ_MODE_0000      0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14072  -2411  RISE       8
I__331/I                                         Odrv4                          0             14072  -2411  RISE       1
I__331/O                                         Odrv4                        596             14668  -2411  RISE       1
I__332/I                                         Span4Mux_s2_v                  0             14668  -2411  RISE       1
I__332/O                                         Span4Mux_s2_v                437             15105  -2411  RISE       1
I__333/I                                         LocalMux                       0             15105  -2411  RISE       1
I__333/O                                         LocalMux                    1099             16205  -2411  RISE       1
I__334/I                                         SRMux                          0             16205  -2411  RISE       1
I__334/O                                         SRMux                        636             16841  -2411  RISE       1
uart.data_esr_5_LC_8_2_5/sr                      LogicCell40_SEQ_MODE_1000      0             16841  -2411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_8_2_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_3_LC_10_1_0/lcout
Path End         : uart.data_esr_4_LC_8_2_4/sr
Capture Clock    : uart.data_esr_4_LC_8_2_4/clk
Setup Constraint : 8940p
Path slack       : -2411p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9431
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16841
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_3_LC_10_1_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -5973  RISE       5
I__452/I                                         LocalMux                       0              7410  -5973  RISE       1
I__452/O                                         LocalMux                    1099              8510  -5973  RISE       1
I__455/I                                         InMux                          0              8510  -5973  RISE       1
I__455/O                                         InMux                        662              9172  -5973  RISE       1
I__460/I                                         CascadeMux                     0              9172  -5973  RISE       1
I__460/O                                         CascadeMux                     0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/in2    LogicCell40_SEQ_MODE_0000      0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -5973  RISE       2
I__337/I                                         LocalMux                       0             10351  -2411  RISE       1
I__337/O                                         LocalMux                    1099             11450  -2411  RISE       1
I__339/I                                         InMux                          0             11450  -2411  RISE       1
I__339/O                                         InMux                        662             12112  -2411  RISE       1
I__340/I                                         CascadeMux                     0             12112  -2411  RISE       1
I__340/O                                         CascadeMux                     0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/in2    LogicCell40_SEQ_MODE_0000      0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/ltout  LogicCell40_SEQ_MODE_0000    781             12894  -2411  FALL       1
I__335/I                                         CascadeMux                     0             12894  -2411  FALL       1
I__335/O                                         CascadeMux                     0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in2               LogicCell40_SEQ_MODE_0000      0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14072  -2411  RISE       8
I__331/I                                         Odrv4                          0             14072  -2411  RISE       1
I__331/O                                         Odrv4                        596             14668  -2411  RISE       1
I__332/I                                         Span4Mux_s2_v                  0             14668  -2411  RISE       1
I__332/O                                         Span4Mux_s2_v                437             15105  -2411  RISE       1
I__333/I                                         LocalMux                       0             15105  -2411  RISE       1
I__333/O                                         LocalMux                    1099             16205  -2411  RISE       1
I__334/I                                         SRMux                          0             16205  -2411  RISE       1
I__334/O                                         SRMux                        636             16841  -2411  RISE       1
uart.data_esr_4_LC_8_2_4/sr                      LogicCell40_SEQ_MODE_1000      0             16841  -2411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_8_2_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_3_LC_10_1_0/lcout
Path End         : uart.data_esr_3_LC_8_2_3/sr
Capture Clock    : uart.data_esr_3_LC_8_2_3/clk
Setup Constraint : 8940p
Path slack       : -2411p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9431
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16841
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_3_LC_10_1_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -5973  RISE       5
I__452/I                                         LocalMux                       0              7410  -5973  RISE       1
I__452/O                                         LocalMux                    1099              8510  -5973  RISE       1
I__455/I                                         InMux                          0              8510  -5973  RISE       1
I__455/O                                         InMux                        662              9172  -5973  RISE       1
I__460/I                                         CascadeMux                     0              9172  -5973  RISE       1
I__460/O                                         CascadeMux                     0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/in2    LogicCell40_SEQ_MODE_0000      0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -5973  RISE       2
I__337/I                                         LocalMux                       0             10351  -2411  RISE       1
I__337/O                                         LocalMux                    1099             11450  -2411  RISE       1
I__339/I                                         InMux                          0             11450  -2411  RISE       1
I__339/O                                         InMux                        662             12112  -2411  RISE       1
I__340/I                                         CascadeMux                     0             12112  -2411  RISE       1
I__340/O                                         CascadeMux                     0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/in2    LogicCell40_SEQ_MODE_0000      0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/ltout  LogicCell40_SEQ_MODE_0000    781             12894  -2411  FALL       1
I__335/I                                         CascadeMux                     0             12894  -2411  FALL       1
I__335/O                                         CascadeMux                     0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in2               LogicCell40_SEQ_MODE_0000      0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14072  -2411  RISE       8
I__331/I                                         Odrv4                          0             14072  -2411  RISE       1
I__331/O                                         Odrv4                        596             14668  -2411  RISE       1
I__332/I                                         Span4Mux_s2_v                  0             14668  -2411  RISE       1
I__332/O                                         Span4Mux_s2_v                437             15105  -2411  RISE       1
I__333/I                                         LocalMux                       0             15105  -2411  RISE       1
I__333/O                                         LocalMux                    1099             16205  -2411  RISE       1
I__334/I                                         SRMux                          0             16205  -2411  RISE       1
I__334/O                                         SRMux                        636             16841  -2411  RISE       1
uart.data_esr_3_LC_8_2_3/sr                      LogicCell40_SEQ_MODE_1000      0             16841  -2411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_8_2_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_3_LC_10_1_0/lcout
Path End         : uart.data_esr_2_LC_8_2_2/sr
Capture Clock    : uart.data_esr_2_LC_8_2_2/clk
Setup Constraint : 8940p
Path slack       : -2411p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9431
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16841
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_3_LC_10_1_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -5973  RISE       5
I__452/I                                         LocalMux                       0              7410  -5973  RISE       1
I__452/O                                         LocalMux                    1099              8510  -5973  RISE       1
I__455/I                                         InMux                          0              8510  -5973  RISE       1
I__455/O                                         InMux                        662              9172  -5973  RISE       1
I__460/I                                         CascadeMux                     0              9172  -5973  RISE       1
I__460/O                                         CascadeMux                     0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/in2    LogicCell40_SEQ_MODE_0000      0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -5973  RISE       2
I__337/I                                         LocalMux                       0             10351  -2411  RISE       1
I__337/O                                         LocalMux                    1099             11450  -2411  RISE       1
I__339/I                                         InMux                          0             11450  -2411  RISE       1
I__339/O                                         InMux                        662             12112  -2411  RISE       1
I__340/I                                         CascadeMux                     0             12112  -2411  RISE       1
I__340/O                                         CascadeMux                     0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/in2    LogicCell40_SEQ_MODE_0000      0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/ltout  LogicCell40_SEQ_MODE_0000    781             12894  -2411  FALL       1
I__335/I                                         CascadeMux                     0             12894  -2411  FALL       1
I__335/O                                         CascadeMux                     0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in2               LogicCell40_SEQ_MODE_0000      0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14072  -2411  RISE       8
I__331/I                                         Odrv4                          0             14072  -2411  RISE       1
I__331/O                                         Odrv4                        596             14668  -2411  RISE       1
I__332/I                                         Span4Mux_s2_v                  0             14668  -2411  RISE       1
I__332/O                                         Span4Mux_s2_v                437             15105  -2411  RISE       1
I__333/I                                         LocalMux                       0             15105  -2411  RISE       1
I__333/O                                         LocalMux                    1099             16205  -2411  RISE       1
I__334/I                                         SRMux                          0             16205  -2411  RISE       1
I__334/O                                         SRMux                        636             16841  -2411  RISE       1
uart.data_esr_2_LC_8_2_2/sr                      LogicCell40_SEQ_MODE_1000      0             16841  -2411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_8_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_3_LC_10_1_0/lcout
Path End         : uart.data_esr_1_LC_8_2_1/sr
Capture Clock    : uart.data_esr_1_LC_8_2_1/clk
Setup Constraint : 8940p
Path slack       : -2411p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9431
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16841
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_3_LC_10_1_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -5973  RISE       5
I__452/I                                         LocalMux                       0              7410  -5973  RISE       1
I__452/O                                         LocalMux                    1099              8510  -5973  RISE       1
I__455/I                                         InMux                          0              8510  -5973  RISE       1
I__455/O                                         InMux                        662              9172  -5973  RISE       1
I__460/I                                         CascadeMux                     0              9172  -5973  RISE       1
I__460/O                                         CascadeMux                     0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/in2    LogicCell40_SEQ_MODE_0000      0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -5973  RISE       2
I__337/I                                         LocalMux                       0             10351  -2411  RISE       1
I__337/O                                         LocalMux                    1099             11450  -2411  RISE       1
I__339/I                                         InMux                          0             11450  -2411  RISE       1
I__339/O                                         InMux                        662             12112  -2411  RISE       1
I__340/I                                         CascadeMux                     0             12112  -2411  RISE       1
I__340/O                                         CascadeMux                     0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/in2    LogicCell40_SEQ_MODE_0000      0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/ltout  LogicCell40_SEQ_MODE_0000    781             12894  -2411  FALL       1
I__335/I                                         CascadeMux                     0             12894  -2411  FALL       1
I__335/O                                         CascadeMux                     0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in2               LogicCell40_SEQ_MODE_0000      0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14072  -2411  RISE       8
I__331/I                                         Odrv4                          0             14072  -2411  RISE       1
I__331/O                                         Odrv4                        596             14668  -2411  RISE       1
I__332/I                                         Span4Mux_s2_v                  0             14668  -2411  RISE       1
I__332/O                                         Span4Mux_s2_v                437             15105  -2411  RISE       1
I__333/I                                         LocalMux                       0             15105  -2411  RISE       1
I__333/O                                         LocalMux                    1099             16205  -2411  RISE       1
I__334/I                                         SRMux                          0             16205  -2411  RISE       1
I__334/O                                         SRMux                        636             16841  -2411  RISE       1
uart.data_esr_1_LC_8_2_1/sr                      LogicCell40_SEQ_MODE_1000      0             16841  -2411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_8_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_3_LC_10_1_0/lcout
Path End         : uart.data_esr_0_LC_8_2_0/sr
Capture Clock    : uart.data_esr_0_LC_8_2_0/clk
Setup Constraint : 8940p
Path slack       : -2411p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9431
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16841
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_3_LC_10_1_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -5973  RISE       5
I__452/I                                         LocalMux                       0              7410  -5973  RISE       1
I__452/O                                         LocalMux                    1099              8510  -5973  RISE       1
I__455/I                                         InMux                          0              8510  -5973  RISE       1
I__455/O                                         InMux                        662              9172  -5973  RISE       1
I__460/I                                         CascadeMux                     0              9172  -5973  RISE       1
I__460/O                                         CascadeMux                     0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/in2    LogicCell40_SEQ_MODE_0000      0              9172  -5973  RISE       1
uart.timer_Count_fast_RNIHHG81_2_LC_9_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -5973  RISE       2
I__337/I                                         LocalMux                       0             10351  -2411  RISE       1
I__337/O                                         LocalMux                    1099             11450  -2411  RISE       1
I__339/I                                         InMux                          0             11450  -2411  RISE       1
I__339/O                                         InMux                        662             12112  -2411  RISE       1
I__340/I                                         CascadeMux                     0             12112  -2411  RISE       1
I__340/O                                         CascadeMux                     0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/in2    LogicCell40_SEQ_MODE_0000      0             12112  -2411  RISE       1
uart.timer_Count_4_rep1_RNIHBMA2_LC_9_3_0/ltout  LogicCell40_SEQ_MODE_0000    781             12894  -2411  FALL       1
I__335/I                                         CascadeMux                     0             12894  -2411  FALL       1
I__335/O                                         CascadeMux                     0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in2               LogicCell40_SEQ_MODE_0000      0             12894  -2411  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout             LogicCell40_SEQ_MODE_0000   1179             14072  -2411  RISE       8
I__331/I                                         Odrv4                          0             14072  -2411  RISE       1
I__331/O                                         Odrv4                        596             14668  -2411  RISE       1
I__332/I                                         Span4Mux_s2_v                  0             14668  -2411  RISE       1
I__332/O                                         Span4Mux_s2_v                437             15105  -2411  RISE       1
I__333/I                                         LocalMux                       0             15105  -2411  RISE       1
I__333/O                                         LocalMux                    1099             16205  -2411  RISE       1
I__334/I                                         SRMux                          0             16205  -2411  RISE       1
I__334/O                                         SRMux                        636             16841  -2411  RISE       1
uart.data_esr_0_LC_8_2_0/sr                      LogicCell40_SEQ_MODE_1000      0             16841  -2411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_8_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_18_LC_12_4_1/in3
Capture Clock    : reset_module_System.count_18_LC_12_4_1/clk
Setup Constraint : 8940p
Path slack       : -2371p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      9192
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16602
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
reset_module_System.count_10_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             13159  -3205  RISE       1
reset_module_System.count_10_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             13437  -3205  RISE       2
reset_module_System.count_11_LC_12_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             13437  -3205  RISE       1
reset_module_System.count_11_LC_12_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             13715  -3205  RISE       2
reset_module_System.count_12_LC_12_3_3/carryin          LogicCell40_SEQ_MODE_1000      0             13715  -3205  RISE       1
reset_module_System.count_12_LC_12_3_3/carryout         LogicCell40_SEQ_MODE_1000    278             13993  -3205  RISE       2
reset_module_System.count_13_LC_12_3_4/carryin          LogicCell40_SEQ_MODE_1000      0             13993  -3205  RISE       1
reset_module_System.count_13_LC_12_3_4/carryout         LogicCell40_SEQ_MODE_1000    278             14271  -3205  RISE       2
reset_module_System.count_14_LC_12_3_5/carryin          LogicCell40_SEQ_MODE_1000      0             14271  -3205  RISE       1
reset_module_System.count_14_LC_12_3_5/carryout         LogicCell40_SEQ_MODE_1000    278             14549  -3205  RISE       2
reset_module_System.count_15_LC_12_3_6/carryin          LogicCell40_SEQ_MODE_1000      0             14549  -3205  RISE       1
reset_module_System.count_15_LC_12_3_6/carryout         LogicCell40_SEQ_MODE_1000    278             14827  -3205  RISE       2
reset_module_System.count_16_LC_12_3_7/carryin          LogicCell40_SEQ_MODE_1000      0             14827  -3205  RISE       1
reset_module_System.count_16_LC_12_3_7/carryout         LogicCell40_SEQ_MODE_1000    278             15105  -3205  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                          ICE_CARRY_IN_MUX               0             15105  -3205  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                         ICE_CARRY_IN_MUX             556             15662  -3205  RISE       2
reset_module_System.count_17_LC_12_4_0/carryin          LogicCell40_SEQ_MODE_1000      0             15662  -3205  RISE       1
reset_module_System.count_17_LC_12_4_0/carryout         LogicCell40_SEQ_MODE_1000    278             15940  -3205  RISE       2
I__977/I                                                InMux                          0             15940  -2371  RISE       1
I__977/O                                                InMux                        662             16602  -2371  RISE       1
reset_module_System.count_18_LC_12_4_1/in3              LogicCell40_SEQ_MODE_1000      0             16602  -2371  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_9_1_5/lcout
Path End         : uart.state_3_LC_10_4_7/in1
Capture Clock    : uart.state_3_LC_10_4_7/clk
Setup Constraint : 8940p
Path slack       : -2331p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8821
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16231
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_9_1_5/lcout   LogicCell40_SEQ_MODE_1000   1391              7410  -2331  RISE       9
I__875/I                            Odrv4                          0              7410  -2331  RISE       1
I__875/O                            Odrv4                        596              8006  -2331  RISE       1
I__878/I                            Span4Mux_h                     0              8006  -2331  RISE       1
I__878/O                            Span4Mux_h                   517              8523  -2331  RISE       1
I__886/I                            LocalMux                       0              8523  -2331  RISE       1
I__886/O                            LocalMux                    1099              9622  -2331  RISE       1
I__887/I                            InMux                          0              9622  -2331  RISE       1
I__887/O                            InMux                        662             10284  -2331  RISE       1
uart.state_RNO_2_3_LC_11_3_5/in0    LogicCell40_SEQ_MODE_0000      0             10284  -2331  RISE       1
uart.state_RNO_2_3_LC_11_3_5/lcout  LogicCell40_SEQ_MODE_0000   1245             11529  -2331  RISE       1
I__836/I                            LocalMux                       0             11529  -2331  RISE       1
I__836/O                            LocalMux                    1099             12629  -2331  RISE       1
I__837/I                            InMux                          0             12629  -2331  RISE       1
I__837/O                            InMux                        662             13291  -2331  RISE       1
I__838/I                            CascadeMux                     0             13291  -2331  RISE       1
I__838/O                            CascadeMux                     0             13291  -2331  RISE       1
uart.state_RNO_1_3_LC_10_4_3/in2    LogicCell40_SEQ_MODE_0000      0             13291  -2331  RISE       1
uart.state_RNO_1_3_LC_10_4_3/lcout  LogicCell40_SEQ_MODE_0000   1179             14470  -2331  RISE       1
I__589/I                            LocalMux                       0             14470  -2331  RISE       1
I__589/O                            LocalMux                    1099             15569  -2331  RISE       1
I__590/I                            InMux                          0             15569  -2331  RISE       1
I__590/O                            InMux                        662             16231  -2331  RISE       1
uart.state_3_LC_10_4_7/in1          LogicCell40_SEQ_MODE_1000      0             16231  -2331  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_rep1_LC_11_3_7/lcout
Path End         : uart.bit_Count_1_LC_8_3_2/in1
Capture Clock    : uart.bit_Count_1_LC_8_3_2/clk
Setup Constraint : 8940p
Path slack       : -2265p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8755
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16165
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1069/I                                                ClkMux                         0              5132  RISE       1
I__1069/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_rep1_LC_11_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2265  RISE       5
I__814/I                                 LocalMux                       0              7410  -2265  RISE       1
I__814/O                                 LocalMux                    1099              8510  -2265  RISE       1
I__819/I                                 InMux                          0              8510  -2265  RISE       1
I__819/O                                 InMux                        662              9172  -2265  RISE       1
uart.bit_Count_RNO_4_1_LC_10_2_7/in1     LogicCell40_SEQ_MODE_0000      0              9172  -2265  RISE       1
uart.bit_Count_RNO_4_1_LC_10_2_7/lcout   LogicCell40_SEQ_MODE_0000   1179             10351  -2265  RISE       1
I__671/I                                 LocalMux                       0             10351  -2265  RISE       1
I__671/O                                 LocalMux                    1099             11450  -2265  RISE       1
I__672/I                                 InMux                          0             11450  -2265  RISE       1
I__672/O                                 InMux                        662             12112  -2265  RISE       1
I__673/I                                 CascadeMux                     0             12112  -2265  RISE       1
I__673/O                                 CascadeMux                     0             12112  -2265  RISE       1
uart.bit_Count_RNO_2_1_LC_11_3_0/in2     LogicCell40_SEQ_MODE_0000      0             12112  -2265  RISE       1
uart.bit_Count_RNO_2_1_LC_11_3_0/lcout   LogicCell40_SEQ_MODE_0000   1179             13291  -2265  RISE       1
I__649/I                                 Odrv4                          0             13291  -2265  RISE       1
I__649/O                                 Odrv4                        596             13887  -2265  RISE       1
I__650/I                                 Span4Mux_h                     0             13887  -2265  RISE       1
I__650/O                                 Span4Mux_h                   517             14404  -2265  RISE       1
I__651/I                                 LocalMux                       0             14404  -2265  RISE       1
I__651/O                                 LocalMux                    1099             15503  -2265  RISE       1
I__652/I                                 InMux                          0             15503  -2265  RISE       1
I__652/O                                 InMux                        662             16165  -2265  RISE       1
uart.bit_Count_1_LC_8_3_2/in1            LogicCell40_SEQ_MODE_1000      0             16165  -2265  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_17_LC_12_4_0/in3
Capture Clock    : reset_module_System.count_17_LC_12_4_0/clk
Setup Constraint : 8940p
Path slack       : -2093p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8914
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         16324
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
reset_module_System.count_10_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             13159  -3205  RISE       1
reset_module_System.count_10_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             13437  -3205  RISE       2
reset_module_System.count_11_LC_12_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             13437  -3205  RISE       1
reset_module_System.count_11_LC_12_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             13715  -3205  RISE       2
reset_module_System.count_12_LC_12_3_3/carryin          LogicCell40_SEQ_MODE_1000      0             13715  -3205  RISE       1
reset_module_System.count_12_LC_12_3_3/carryout         LogicCell40_SEQ_MODE_1000    278             13993  -3205  RISE       2
reset_module_System.count_13_LC_12_3_4/carryin          LogicCell40_SEQ_MODE_1000      0             13993  -3205  RISE       1
reset_module_System.count_13_LC_12_3_4/carryout         LogicCell40_SEQ_MODE_1000    278             14271  -3205  RISE       2
reset_module_System.count_14_LC_12_3_5/carryin          LogicCell40_SEQ_MODE_1000      0             14271  -3205  RISE       1
reset_module_System.count_14_LC_12_3_5/carryout         LogicCell40_SEQ_MODE_1000    278             14549  -3205  RISE       2
reset_module_System.count_15_LC_12_3_6/carryin          LogicCell40_SEQ_MODE_1000      0             14549  -3205  RISE       1
reset_module_System.count_15_LC_12_3_6/carryout         LogicCell40_SEQ_MODE_1000    278             14827  -3205  RISE       2
reset_module_System.count_16_LC_12_3_7/carryin          LogicCell40_SEQ_MODE_1000      0             14827  -3205  RISE       1
reset_module_System.count_16_LC_12_3_7/carryout         LogicCell40_SEQ_MODE_1000    278             15105  -3205  RISE       1
IN_MUX_bfv_12_4_0_/carryinitin                          ICE_CARRY_IN_MUX               0             15105  -3205  RISE       1
IN_MUX_bfv_12_4_0_/carryinitout                         ICE_CARRY_IN_MUX             556             15662  -3205  RISE       2
I__985/I                                                InMux                          0             15662  -2093  RISE       1
I__985/O                                                InMux                        662             16324  -2093  RISE       1
reset_module_System.count_17_LC_12_4_0/in3              LogicCell40_SEQ_MODE_1000      0             16324  -2093  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_12_4_0/lcout
Path End         : reset_module_System.count_1_LC_11_2_5/in0
Capture Clock    : reset_module_System.count_1_LC_11_2_5/clk
Setup Constraint : 8940p
Path slack       : -1987p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8305
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15715
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_12_4_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1987  RISE       2
I__986/I                                               Odrv4                          0              7410  -1987  RISE       1
I__986/O                                               Odrv4                        596              8006  -1987  RISE       1
I__988/I                                               LocalMux                       0              8006  -1987  RISE       1
I__988/O                                               LocalMux                    1099              9106  -1987  RISE       1
I__990/I                                               InMux                          0              9106  -1987  RISE       1
I__990/O                                               InMux                        662              9768  -1987  RISE       1
I__991/I                                               CascadeMux                     0              9768  -1987  RISE       1
I__991/O                                               CascadeMux                     0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/in2    LogicCell40_SEQ_MODE_0000      0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10947  -1987  RISE       1
I__703/I                                               LocalMux                       0             10947  -1987  RISE       1
I__703/O                                               LocalMux                    1099             12046  -1987  RISE       1
I__704/I                                               InMux                          0             12046  -1987  RISE       1
I__704/O                                               InMux                        662             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13953  -1987  RISE       5
I__716/I                                               LocalMux                       0             13953  -1987  RISE       1
I__716/O                                               LocalMux                    1099             15053  -1987  RISE       1
I__720/I                                               InMux                          0             15053  -1987  RISE       1
I__720/O                                               InMux                        662             15715  -1987  RISE       1
reset_module_System.count_1_LC_11_2_5/in0              LogicCell40_SEQ_MODE_1000      0             15715  -1987  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_12_4_0/lcout
Path End         : reset_module_System.count_2_LC_11_2_1/in0
Capture Clock    : reset_module_System.count_2_LC_11_2_1/clk
Setup Constraint : 8940p
Path slack       : -1987p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8305
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15715
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_12_4_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1987  RISE       2
I__986/I                                               Odrv4                          0              7410  -1987  RISE       1
I__986/O                                               Odrv4                        596              8006  -1987  RISE       1
I__988/I                                               LocalMux                       0              8006  -1987  RISE       1
I__988/O                                               LocalMux                    1099              9106  -1987  RISE       1
I__990/I                                               InMux                          0              9106  -1987  RISE       1
I__990/O                                               InMux                        662              9768  -1987  RISE       1
I__991/I                                               CascadeMux                     0              9768  -1987  RISE       1
I__991/O                                               CascadeMux                     0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/in2    LogicCell40_SEQ_MODE_0000      0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10947  -1987  RISE       1
I__703/I                                               LocalMux                       0             10947  -1987  RISE       1
I__703/O                                               LocalMux                    1099             12046  -1987  RISE       1
I__704/I                                               InMux                          0             12046  -1987  RISE       1
I__704/O                                               InMux                        662             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13953  -1987  RISE       5
I__716/I                                               LocalMux                       0             13953  -1987  RISE       1
I__716/O                                               LocalMux                    1099             15053  -1987  RISE       1
I__721/I                                               InMux                          0             15053  -1987  RISE       1
I__721/O                                               InMux                        662             15715  -1987  RISE       1
reset_module_System.count_2_LC_11_2_1/in0              LogicCell40_SEQ_MODE_1000      0             15715  -1987  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.state_0_LC_8_5_0/in3
Capture Clock    : uart.state_0_LC_8_5_0/clk
Setup Constraint : 8940p
Path slack       : -1484p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8305
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15715
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__638/I                                         LocalMux                       0              7410  -5655  RISE       1
I__638/O                                         LocalMux                    1099              8510  -5655  RISE       1
I__642/I                                         InMux                          0              8510  -5139  RISE       1
I__642/O                                         InMux                        662              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -5139  RISE       3
I__767/I                                         LocalMux                       0             10417  -3205  RISE       1
I__767/O                                         LocalMux                    1099             11516  -3205  RISE       1
I__770/I                                         InMux                          0             11516  -3205  RISE       1
I__770/O                                         InMux                        662             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/in1               LogicCell40_SEQ_MODE_0000      0             12178  -3205  RISE       1
uart.state_RNINUKT2_4_LC_9_3_7/lcout             LogicCell40_SEQ_MODE_0000   1179             13357  -3205  RISE       2
I__417/I                                         Odrv4                          0             13357  -1483  RISE       1
I__417/O                                         Odrv4                        596             13953  -1483  RISE       1
I__419/I                                         LocalMux                       0             13953  -1483  RISE       1
I__419/O                                         LocalMux                    1099             15053  -1483  RISE       1
I__420/I                                         InMux                          0             15053  -1483  RISE       1
I__420/O                                         InMux                        662             15715  -1483  RISE       1
uart.state_0_LC_8_5_0/in3                        LogicCell40_SEQ_MODE_1000      0             15715  -1483  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_12_4_0/lcout
Path End         : reset_module_System.reset_LC_10_2_5/in3
Capture Clock    : reset_module_System.reset_LC_10_2_5/clk
Setup Constraint : 8940p
Path slack       : -1484p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8305
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15715
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_12_4_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1987  RISE       2
I__986/I                                               Odrv4                          0              7410  -1987  RISE       1
I__986/O                                               Odrv4                        596              8006  -1987  RISE       1
I__988/I                                               LocalMux                       0              8006  -1987  RISE       1
I__988/O                                               LocalMux                    1099              9106  -1987  RISE       1
I__990/I                                               InMux                          0              9106  -1987  RISE       1
I__990/O                                               InMux                        662              9768  -1987  RISE       1
I__991/I                                               CascadeMux                     0              9768  -1987  RISE       1
I__991/O                                               CascadeMux                     0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/in2    LogicCell40_SEQ_MODE_0000      0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10947  -1987  RISE       1
I__703/I                                               LocalMux                       0             10947  -1987  RISE       1
I__703/O                                               LocalMux                    1099             12046  -1987  RISE       1
I__704/I                                               InMux                          0             12046  -1987  RISE       1
I__704/O                                               InMux                        662             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13953  -1987  RISE       5
I__715/I                                               LocalMux                       0             13953  -1483  RISE       1
I__715/O                                               LocalMux                    1099             15053  -1483  RISE       1
I__717/I                                               InMux                          0             15053  -1483  RISE       1
I__717/O                                               InMux                        662             15715  -1483  RISE       1
reset_module_System.reset_LC_10_2_5/in3                LogicCell40_SEQ_MODE_1000      0             15715  -1483  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_12_4_0/lcout
Path End         : reset_module_System.reset_iso_LC_11_2_4/in3
Capture Clock    : reset_module_System.reset_iso_LC_11_2_4/clk
Setup Constraint : 8940p
Path slack       : -1484p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8305
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15715
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_12_4_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1987  RISE       2
I__986/I                                               Odrv4                          0              7410  -1987  RISE       1
I__986/O                                               Odrv4                        596              8006  -1987  RISE       1
I__988/I                                               LocalMux                       0              8006  -1987  RISE       1
I__988/O                                               LocalMux                    1099              9106  -1987  RISE       1
I__990/I                                               InMux                          0              9106  -1987  RISE       1
I__990/O                                               InMux                        662              9768  -1987  RISE       1
I__991/I                                               CascadeMux                     0              9768  -1987  RISE       1
I__991/O                                               CascadeMux                     0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/in2    LogicCell40_SEQ_MODE_0000      0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10947  -1987  RISE       1
I__703/I                                               LocalMux                       0             10947  -1987  RISE       1
I__703/O                                               LocalMux                    1099             12046  -1987  RISE       1
I__704/I                                               InMux                          0             12046  -1987  RISE       1
I__704/O                                               InMux                        662             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13953  -1987  RISE       5
I__716/I                                               LocalMux                       0             13953  -1987  RISE       1
I__716/O                                               LocalMux                    1099             15053  -1987  RISE       1
I__718/I                                               InMux                          0             15053  -1483  RISE       1
I__718/O                                               InMux                        662             15715  -1483  RISE       1
reset_module_System.reset_iso_LC_11_2_4/in3            LogicCell40_SEQ_MODE_1000      0             15715  -1483  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_12_4_0/lcout
Path End         : reset_module_System.count_0_LC_11_2_2/in3
Capture Clock    : reset_module_System.count_0_LC_11_2_2/clk
Setup Constraint : 8940p
Path slack       : -1484p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8305
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15715
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_12_4_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1987  RISE       2
I__986/I                                               Odrv4                          0              7410  -1987  RISE       1
I__986/O                                               Odrv4                        596              8006  -1987  RISE       1
I__988/I                                               LocalMux                       0              8006  -1987  RISE       1
I__988/O                                               LocalMux                    1099              9106  -1987  RISE       1
I__990/I                                               InMux                          0              9106  -1987  RISE       1
I__990/O                                               InMux                        662              9768  -1987  RISE       1
I__991/I                                               CascadeMux                     0              9768  -1987  RISE       1
I__991/O                                               CascadeMux                     0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/in2    LogicCell40_SEQ_MODE_0000      0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10947  -1987  RISE       1
I__703/I                                               LocalMux                       0             10947  -1987  RISE       1
I__703/O                                               LocalMux                    1099             12046  -1987  RISE       1
I__704/I                                               InMux                          0             12046  -1987  RISE       1
I__704/O                                               InMux                        662             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/lcout   LogicCell40_SEQ_MODE_0000   1245             13953  -1987  RISE       5
I__716/I                                               LocalMux                       0             13953  -1987  RISE       1
I__716/O                                               LocalMux                    1099             15053  -1987  RISE       1
I__719/I                                               InMux                          0             15053  -1483  RISE       1
I__719/O                                               InMux                        662             15715  -1483  RISE       1
reset_module_System.count_0_LC_11_2_2/in3              LogicCell40_SEQ_MODE_1000      0             15715  -1483  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_11_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_fast_LC_10_2_3/lcout
Path End         : uart.state_4_LC_10_4_1/in0
Capture Clock    : uart.state_4_LC_10_4_1/clk
Setup Constraint : 8940p
Path slack       : -1457p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_fast_LC_10_2_3/clk             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_fast_LC_10_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2914  RISE       4
I__892/I                                        LocalMux                       0              7410  -1457  RISE       1
I__892/O                                        LocalMux                    1099              8510  -1457  RISE       1
I__896/I                                        InMux                          0              8510  -1457  RISE       1
I__896/O                                        InMux                        662              9172  -1457  RISE       1
uart.state_RNO_4_4_LC_11_3_4/in0                LogicCell40_SEQ_MODE_0000      0              9172  -1457  RISE       1
uart.state_RNO_4_4_LC_11_3_4/lcout              LogicCell40_SEQ_MODE_0000   1245             10417  -1457  RISE       1
I__889/I                                        LocalMux                       0             10417  -1457  RISE       1
I__889/O                                        LocalMux                    1099             11516  -1457  RISE       1
I__890/I                                        InMux                          0             11516  -1457  RISE       1
I__890/O                                        InMux                        662             12178  -1457  RISE       1
uart.state_RNO_0_4_LC_11_3_3/in0                LogicCell40_SEQ_MODE_0000      0             12178  -1457  RISE       1
uart.state_RNO_0_4_LC_11_3_3/lcout              LogicCell40_SEQ_MODE_0000   1245             13423  -1457  RISE       1
I__903/I                                        LocalMux                       0             13423  -1457  RISE       1
I__903/O                                        LocalMux                    1099             14523  -1457  RISE       1
I__904/I                                        InMux                          0             14523  -1457  RISE       1
I__904/O                                        InMux                        662             15185  -1457  RISE       1
uart.state_4_LC_10_4_1/in0                      LogicCell40_SEQ_MODE_1000      0             15185  -1457  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_3_1/lcout
Path End         : uart.state_3_LC_10_4_7/in2
Capture Clock    : uart.state_3_LC_10_4_7/clk
Setup Constraint : 8940p
Path slack       : -1271p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -861
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14099

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7960
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15370
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -2649  RISE      13
I__515/I                                 Odrv4                          0              7410  -2649  RISE       1
I__515/O                                 Odrv4                        596              8006  -2649  RISE       1
I__523/I                                 LocalMux                       0              8006  -1272  RISE       1
I__523/O                                 LocalMux                    1099              9106  -1272  RISE       1
I__535/I                                 InMux                          0              9106  -1272  RISE       1
I__535/O                                 InMux                        662              9768  -1272  RISE       1
uart.bit_Count_RNIETHE_2_LC_7_5_1/in0    LogicCell40_SEQ_MODE_0000      0              9768  -1272  RISE       1
uart.bit_Count_RNIETHE_2_LC_7_5_1/lcout  LogicCell40_SEQ_MODE_0000   1245             11013  -1272  RISE       2
I__616/I                                 Odrv4                          0             11013  -1272  RISE       1
I__616/O                                 Odrv4                        596             11609  -1272  RISE       1
I__618/I                                 Span4Mux_h                     0             11609  -1272  RISE       1
I__618/O                                 Span4Mux_h                   517             12125  -1272  RISE       1
I__620/I                                 Span4Mux_v                     0             12125  -1272  RISE       1
I__620/O                                 Span4Mux_v                   596             12721  -1272  RISE       1
I__621/I                                 LocalMux                       0             12721  -1272  RISE       1
I__621/O                                 LocalMux                    1099             13821  -1272  RISE       1
I__622/I                                 InMux                          0             13821  -1272  RISE       1
I__622/O                                 InMux                        662             14483  -1272  RISE       1
uart.state_RNO_0_3_LC_10_4_6/in1         LogicCell40_SEQ_MODE_0000      0             14483  -1272  RISE       1
uart.state_RNO_0_3_LC_10_4_6/ltout       LogicCell40_SEQ_MODE_0000    887             15370  -1272  FALL       1
I__588/I                                 CascadeMux                     0             15370  -1272  FALL       1
I__588/O                                 CascadeMux                     0             15370  -1272  FALL       1
uart.state_3_LC_10_4_7/in2               LogicCell40_SEQ_MODE_1000      0             15370  -1272  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_16_LC_12_3_7/in3
Capture Clock    : reset_module_System.count_16_LC_12_3_7/clk
Setup Constraint : 8940p
Path slack       : -1259p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8080
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15490
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
reset_module_System.count_10_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             13159  -3205  RISE       1
reset_module_System.count_10_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             13437  -3205  RISE       2
reset_module_System.count_11_LC_12_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             13437  -3205  RISE       1
reset_module_System.count_11_LC_12_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             13715  -3205  RISE       2
reset_module_System.count_12_LC_12_3_3/carryin          LogicCell40_SEQ_MODE_1000      0             13715  -3205  RISE       1
reset_module_System.count_12_LC_12_3_3/carryout         LogicCell40_SEQ_MODE_1000    278             13993  -3205  RISE       2
reset_module_System.count_13_LC_12_3_4/carryin          LogicCell40_SEQ_MODE_1000      0             13993  -3205  RISE       1
reset_module_System.count_13_LC_12_3_4/carryout         LogicCell40_SEQ_MODE_1000    278             14271  -3205  RISE       2
reset_module_System.count_14_LC_12_3_5/carryin          LogicCell40_SEQ_MODE_1000      0             14271  -3205  RISE       1
reset_module_System.count_14_LC_12_3_5/carryout         LogicCell40_SEQ_MODE_1000    278             14549  -3205  RISE       2
reset_module_System.count_15_LC_12_3_6/carryin          LogicCell40_SEQ_MODE_1000      0             14549  -3205  RISE       1
reset_module_System.count_15_LC_12_3_6/carryout         LogicCell40_SEQ_MODE_1000    278             14827  -3205  RISE       2
I__992/I                                                InMux                          0             14827  -1258  RISE       1
I__992/O                                                InMux                        662             15490  -1258  RISE       1
reset_module_System.count_16_LC_12_3_7/in3              LogicCell40_SEQ_MODE_1000      0             15490  -1258  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_12_3_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_rep1_LC_9_1_7/lcout
Path End         : uart.bit_Count_2_LC_7_3_4/in2
Capture Clock    : uart.bit_Count_2_LC_7_3_4/clk
Setup Constraint : 8940p
Path slack       : -1231p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7801
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15211
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_rep1_LC_9_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2265  RISE       5
I__863/I                                Odrv4                          0              7410  -2265  RISE       1
I__863/O                                Odrv4                        596              8006  -2265  RISE       1
I__865/I                                Span4Mux_h                     0              8006  -2265  RISE       1
I__865/O                                Span4Mux_h                   517              8523  -2265  RISE       1
I__869/I                                LocalMux                       0              8523  -1232  RISE       1
I__869/O                                LocalMux                    1099              9622  -1232  RISE       1
I__874/I                                InMux                          0              9622  -1232  RISE       1
I__874/O                                InMux                        662             10284  -1232  RISE       1
uart.bit_Count_RNO_1_2_LC_10_3_0/in0    LogicCell40_SEQ_MODE_0000      0             10284  -1232  RISE       1
uart.bit_Count_RNO_1_2_LC_10_3_0/lcout  LogicCell40_SEQ_MODE_0000   1245             11529  -1232  RISE       1
I__449/I                                Odrv12                         0             11529  -1232  RISE       1
I__449/O                                Odrv12                      1073             12602  -1232  RISE       1
I__450/I                                LocalMux                       0             12602  -1232  RISE       1
I__450/O                                LocalMux                    1099             13702  -1232  RISE       1
I__451/I                                InMux                          0             13702  -1232  RISE       1
I__451/O                                InMux                        662             14364  -1232  RISE       1
uart.bit_Count_RNO_0_2_LC_7_3_3/in0     LogicCell40_SEQ_MODE_0000      0             14364  -1232  RISE       1
uart.bit_Count_RNO_0_2_LC_7_3_3/ltout   LogicCell40_SEQ_MODE_0000    848             15211  -1232  RISE       1
I__189/I                                CascadeMux                     0             15211  -1232  RISE       1
I__189/O                                CascadeMux                     0             15211  -1232  RISE       1
uart.bit_Count_2_LC_7_3_4/in2           LogicCell40_SEQ_MODE_1000      0             15211  -1232  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_15_LC_12_3_6/in3
Capture Clock    : reset_module_System.count_15_LC_12_3_6/clk
Setup Constraint : 8940p
Path slack       : -980p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7801
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15211
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
reset_module_System.count_10_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             13159  -3205  RISE       1
reset_module_System.count_10_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             13437  -3205  RISE       2
reset_module_System.count_11_LC_12_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             13437  -3205  RISE       1
reset_module_System.count_11_LC_12_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             13715  -3205  RISE       2
reset_module_System.count_12_LC_12_3_3/carryin          LogicCell40_SEQ_MODE_1000      0             13715  -3205  RISE       1
reset_module_System.count_12_LC_12_3_3/carryout         LogicCell40_SEQ_MODE_1000    278             13993  -3205  RISE       2
reset_module_System.count_13_LC_12_3_4/carryin          LogicCell40_SEQ_MODE_1000      0             13993  -3205  RISE       1
reset_module_System.count_13_LC_12_3_4/carryout         LogicCell40_SEQ_MODE_1000    278             14271  -3205  RISE       2
reset_module_System.count_14_LC_12_3_5/carryin          LogicCell40_SEQ_MODE_1000      0             14271  -3205  RISE       1
reset_module_System.count_14_LC_12_3_5/carryout         LogicCell40_SEQ_MODE_1000    278             14549  -3205  RISE       2
I__998/I                                                InMux                          0             14549   -980  RISE       1
I__998/O                                                InMux                        662             15211   -980  RISE       1
reset_module_System.count_15_LC_12_3_6/in3              LogicCell40_SEQ_MODE_1000      0             15211   -980  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_12_3_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_14_LC_12_3_5/in3
Capture Clock    : reset_module_System.count_14_LC_12_3_5/clk
Setup Constraint : 8940p
Path slack       : -702p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7523
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14933
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
reset_module_System.count_10_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             13159  -3205  RISE       1
reset_module_System.count_10_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             13437  -3205  RISE       2
reset_module_System.count_11_LC_12_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             13437  -3205  RISE       1
reset_module_System.count_11_LC_12_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             13715  -3205  RISE       2
reset_module_System.count_12_LC_12_3_3/carryin          LogicCell40_SEQ_MODE_1000      0             13715  -3205  RISE       1
reset_module_System.count_12_LC_12_3_3/carryout         LogicCell40_SEQ_MODE_1000    278             13993  -3205  RISE       2
reset_module_System.count_13_LC_12_3_4/carryin          LogicCell40_SEQ_MODE_1000      0             13993  -3205  RISE       1
reset_module_System.count_13_LC_12_3_4/carryout         LogicCell40_SEQ_MODE_1000    278             14271  -3205  RISE       2
I__999/I                                                InMux                          0             14271   -702  RISE       1
I__999/O                                                InMux                        662             14933   -702  RISE       1
reset_module_System.count_14_LC_12_3_5/in3              LogicCell40_SEQ_MODE_1000      0             14933   -702  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_12_3_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_5_LC_8_2_5/lcout
Path End         : uart_frame_decoder.state_1_1_LC_7_1_3/in3
Capture Clock    : uart_frame_decoder.state_1_1_LC_7_1_3/clk
Setup Constraint : 8940p
Path slack       : -570p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7391
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14801
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_8_2_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_5_LC_8_2_5/lcout                                LogicCell40_SEQ_MODE_1000   1391              7410   -570  RISE       2
I__264/I                                                      LocalMux                       0              7410   -570  RISE       1
I__264/O                                                      LocalMux                    1099              8510   -570  RISE       1
I__266/I                                                      InMux                          0              8510   -570  RISE       1
I__266/O                                                      InMux                        662              9172   -570  RISE       1
uart_frame_decoder.state_1_srsts_0_i_a2_0_4_1_LC_7_1_6/in0    LogicCell40_SEQ_MODE_0000      0              9172   -570  RISE       1
uart_frame_decoder.state_1_srsts_0_i_a2_0_4_1_LC_7_1_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417   -570  RISE       1
I__175/I                                                      LocalMux                       0             10417   -570  RISE       1
I__175/O                                                      LocalMux                    1099             11516   -570  RISE       1
I__176/I                                                      InMux                          0             11516   -570  RISE       1
I__176/O                                                      InMux                        662             12178   -570  RISE       1
uart_frame_decoder.state_1_RNO_0_1_LC_7_1_5/in3               LogicCell40_SEQ_MODE_0000      0             12178   -570  RISE       1
uart_frame_decoder.state_1_RNO_0_1_LC_7_1_5/lcout             LogicCell40_SEQ_MODE_0000    861             13039   -570  RISE       1
I__177/I                                                      LocalMux                       0             13039   -570  RISE       1
I__177/O                                                      LocalMux                    1099             14139   -570  RISE       1
I__178/I                                                      InMux                          0             14139   -570  RISE       1
I__178/O                                                      InMux                        662             14801   -570  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/in3                     LogicCell40_SEQ_MODE_1000      0             14801   -570  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_7_LC_10_3_3/in0
Capture Clock    : uart.timer_Count_7_LC_10_3_3/clk
Setup Constraint : 8940p
Path slack       : -464p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                                    Odrv4                          0              7410   -464  RISE       1
I__548/O                                    Odrv4                        596              8006   -464  RISE       1
I__551/I                                    LocalMux                       0              8006   -464  RISE       1
I__551/O                                    LocalMux                    1099              9106   -464  RISE       1
I__553/I                                    InMux                          0              9106   -464  RISE       1
I__553/O                                    InMux                        662              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in1     LogicCell40_SEQ_MODE_0000      0              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/ltout   LogicCell40_SEQ_MODE_0000    887             10655   -464  FALL       1
I__327/I                                    CascadeMux                     0             10655   -464  FALL       1
I__327/O                                    CascadeMux                     0             10655   -464  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/in2    LogicCell40_SEQ_MODE_0000      0             10655   -464  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_0000   1179             11834   -464  RISE       3
I__559/I                                    Odrv4                          0             11834   -464  RISE       1
I__559/O                                    Odrv4                        596             12430   -464  RISE       1
I__560/I                                    LocalMux                       0             12430   -464  RISE       1
I__560/O                                    LocalMux                    1099             13529   -464  RISE       1
I__563/I                                    InMux                          0             13529   -464  RISE       1
I__563/O                                    InMux                        662             14192   -464  RISE       1
uart.timer_Count_7_LC_10_3_3/in0            LogicCell40_SEQ_MODE_1000      0             14192   -464  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_13_LC_12_3_4/in3
Capture Clock    : reset_module_System.count_13_LC_12_3_4/clk
Setup Constraint : 8940p
Path slack       : -424p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7245
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14655
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
reset_module_System.count_10_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             13159  -3205  RISE       1
reset_module_System.count_10_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             13437  -3205  RISE       2
reset_module_System.count_11_LC_12_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             13437  -3205  RISE       1
reset_module_System.count_11_LC_12_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             13715  -3205  RISE       2
reset_module_System.count_12_LC_12_3_3/carryin          LogicCell40_SEQ_MODE_1000      0             13715  -3205  RISE       1
reset_module_System.count_12_LC_12_3_3/carryout         LogicCell40_SEQ_MODE_1000    278             13993  -3205  RISE       2
I__1004/I                                               InMux                          0             13993   -424  RISE       1
I__1004/O                                               InMux                        662             14655   -424  RISE       1
reset_module_System.count_13_LC_12_3_4/in3              LogicCell40_SEQ_MODE_1000      0             14655   -424  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_6_LC_10_3_4/in1
Capture Clock    : uart.timer_Count_6_LC_10_3_4/clk
Setup Constraint : 8940p
Path slack       : -292p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                                    Odrv4                          0              7410   -464  RISE       1
I__548/O                                    Odrv4                        596              8006   -464  RISE       1
I__551/I                                    LocalMux                       0              8006   -464  RISE       1
I__551/O                                    LocalMux                    1099              9106   -464  RISE       1
I__553/I                                    InMux                          0              9106   -464  RISE       1
I__553/O                                    InMux                        662              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in1     LogicCell40_SEQ_MODE_0000      0              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/ltout   LogicCell40_SEQ_MODE_0000    887             10655   -464  FALL       1
I__327/I                                    CascadeMux                     0             10655   -464  FALL       1
I__327/O                                    CascadeMux                     0             10655   -464  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/in2    LogicCell40_SEQ_MODE_0000      0             10655   -464  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_0000   1179             11834   -464  RISE       3
I__559/I                                    Odrv4                          0             11834   -464  RISE       1
I__559/O                                    Odrv4                        596             12430   -464  RISE       1
I__560/I                                    LocalMux                       0             12430   -464  RISE       1
I__560/O                                    LocalMux                    1099             13529   -464  RISE       1
I__562/I                                    InMux                          0             13529   -291  RISE       1
I__562/O                                    InMux                        662             14192   -291  RISE       1
uart.timer_Count_6_LC_10_3_4/in1            LogicCell40_SEQ_MODE_1000      0             14192   -291  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_5_LC_10_3_1/in2
Capture Clock    : uart.timer_Count_5_LC_10_3_1/clk
Setup Constraint : 8940p
Path slack       : -212p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6782
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14192
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                                    Odrv4                          0              7410   -464  RISE       1
I__548/O                                    Odrv4                        596              8006   -464  RISE       1
I__551/I                                    LocalMux                       0              8006   -464  RISE       1
I__551/O                                    LocalMux                    1099              9106   -464  RISE       1
I__553/I                                    InMux                          0              9106   -464  RISE       1
I__553/O                                    InMux                        662              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in1     LogicCell40_SEQ_MODE_0000      0              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/ltout   LogicCell40_SEQ_MODE_0000    887             10655   -464  FALL       1
I__327/I                                    CascadeMux                     0             10655   -464  FALL       1
I__327/O                                    CascadeMux                     0             10655   -464  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/in2    LogicCell40_SEQ_MODE_0000      0             10655   -464  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_0000   1179             11834   -464  RISE       3
I__559/I                                    Odrv4                          0             11834   -464  RISE       1
I__559/O                                    Odrv4                        596             12430   -464  RISE       1
I__560/I                                    LocalMux                       0             12430   -464  RISE       1
I__560/O                                    LocalMux                    1099             13529   -464  RISE       1
I__561/I                                    InMux                          0             13529   -212  RISE       1
I__561/O                                    InMux                        662             14192   -212  RISE       1
I__564/I                                    CascadeMux                     0             14192   -212  RISE       1
I__564/O                                    CascadeMux                     0             14192   -212  RISE       1
uart.timer_Count_5_LC_10_3_1/in2            LogicCell40_SEQ_MODE_1000      0             14192   -212  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_12_LC_12_3_3/in3
Capture Clock    : reset_module_System.count_12_LC_12_3_3/clk
Setup Constraint : 8940p
Path slack       : -146p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6967
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14377
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
reset_module_System.count_10_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             13159  -3205  RISE       1
reset_module_System.count_10_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             13437  -3205  RISE       2
reset_module_System.count_11_LC_12_3_2/carryin          LogicCell40_SEQ_MODE_1000      0             13437  -3205  RISE       1
reset_module_System.count_11_LC_12_3_2/carryout         LogicCell40_SEQ_MODE_1000    278             13715  -3205  RISE       2
I__1005/I                                               InMux                          0             13715   -146  RISE       1
I__1005/O                                               InMux                        662             14377   -146  RISE       1
reset_module_System.count_12_LC_12_3_3/in3              LogicCell40_SEQ_MODE_1000      0             14377   -146  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_12_3_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_3_LC_10_1_0/lcout
Path End         : uart.bit_Count_0_LC_7_3_1/in2
Capture Clock    : uart.bit_Count_0_LC_7_3_1/clk
Setup Constraint : 8940p
Path slack       : -92p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6662
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14072
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_3_LC_10_1_0/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -5973  RISE       5
I__452/I                                        LocalMux                       0              7410  -5973  RISE       1
I__452/O                                        LocalMux                    1099              8510  -5973  RISE       1
I__457/I                                        InMux                          0              8510  -2715  RISE       1
I__457/O                                        InMux                        662              9172  -2715  RISE       1
uart.timer_Count_fast_RNILTQT_2_LC_9_2_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -2715  RISE       1
uart.timer_Count_fast_RNILTQT_2_LC_9_2_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    -93  RISE       1
I__343/I                                        Odrv4                          0             10417    -93  RISE       1
I__343/O                                        Odrv4                        596             11013    -93  RISE       1
I__344/I                                        Span4Mux_v                     0             11013    -93  RISE       1
I__344/O                                        Span4Mux_v                   596             11609    -93  RISE       1
I__345/I                                        LocalMux                       0             11609    -93  RISE       1
I__345/O                                        LocalMux                    1099             12708    -93  RISE       1
I__346/I                                        InMux                          0             12708    -93  RISE       1
I__346/O                                        InMux                        662             13370    -93  RISE       1
I__347/I                                        CascadeMux                     0             13370    -93  RISE       1
I__347/O                                        CascadeMux                     0             13370    -93  RISE       1
uart.bit_Count_RNO_0_0_LC_7_3_0/in2             LogicCell40_SEQ_MODE_0000      0             13370    -93  RISE       1
uart.bit_Count_RNO_0_0_LC_7_3_0/ltout           LogicCell40_SEQ_MODE_0000    702             14072    -93  RISE       1
I__191/I                                        CascadeMux                     0             14072    -93  RISE       1
I__191/O                                        CascadeMux                     0             14072    -93  RISE       1
uart.bit_Count_0_LC_7_3_1/in2                   LogicCell40_SEQ_MODE_1000      0             14072    -93  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_fast_LC_10_2_3/lcout
Path End         : uart_frame_decoder.state_1_1_LC_7_1_3/in0
Capture Clock    : uart_frame_decoder.state_1_1_LC_7_1_3/clk
Setup Constraint : 8940p
Path slack       : 66p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6252
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13662
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_fast_LC_10_2_3/clk             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_fast_LC_10_2_3/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -2914  RISE       4
I__893/I                                                      Odrv4                          0              7410     66  RISE       1
I__893/O                                                      Odrv4                        596              8006     66  RISE       1
I__897/I                                                      Span4Mux_s1_v                  0              8006     66  RISE       1
I__897/O                                                      Span4Mux_s1_v                344              8351     66  RISE       1
I__900/I                                                      LocalMux                       0              8351     66  RISE       1
I__900/O                                                      LocalMux                    1099              9450     66  RISE       1
I__902/I                                                      InMux                          0              9450     66  RISE       1
I__902/O                                                      InMux                        662             10112     66  RISE       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_0_LC_8_1_5/in3    LogicCell40_SEQ_MODE_0000      0             10112     66  RISE       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_0_LC_8_1_5/ltout  LogicCell40_SEQ_MODE_0000    609             10722     66  FALL       1
I__232/I                                                      CascadeMux                     0             10722     66  FALL       1
I__232/O                                                      CascadeMux                     0             10722     66  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/in2      LogicCell40_SEQ_MODE_0000      0             10722     66  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/lcout    LogicCell40_SEQ_MODE_0000   1179             11900     66  RISE       2
I__229/I                                                      LocalMux                       0             11900     66  RISE       1
I__229/O                                                      LocalMux                    1099             13000     66  RISE       1
I__231/I                                                      InMux                          0             13000     66  RISE       1
I__231/O                                                      InMux                        662             13662     66  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/in0                     LogicCell40_SEQ_MODE_1000      0             13662     66  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_4_LC_11_1_1/lcout
Path End         : uart_frame_decoder.state_1_0_LC_7_1_2/in2
Capture Clock    : uart_frame_decoder.state_1_0_LC_7_1_2/clk
Setup Constraint : 8940p
Path slack       : 106p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6464
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_4_LC_11_1_1/lcout   LogicCell40_SEQ_MODE_1000   1391              7410    106  RISE       3
I__580/I                                           Odrv4                          0              7410    106  RISE       1
I__580/O                                           Odrv4                        596              8006    106  RISE       1
I__581/I                                           Span4Mux_h                     0              8006    106  RISE       1
I__581/O                                           Span4Mux_h                   517              8523    106  RISE       1
I__583/I                                           LocalMux                       0              8523    106  RISE       1
I__583/O                                           LocalMux                    1099              9622    106  RISE       1
I__586/I                                           InMux                          0              9622    106  RISE       1
I__586/O                                           InMux                        662             10284    106  RISE       1
uart_frame_decoder.state_1_RNO_3_0_LC_8_1_3/in0    LogicCell40_SEQ_MODE_0000      0             10284    106  RISE       1
uart_frame_decoder.state_1_RNO_3_0_LC_8_1_3/lcout  LogicCell40_SEQ_MODE_0000   1245             11529    106  RISE       1
I__196/I                                           LocalMux                       0             11529    106  RISE       1
I__196/O                                           LocalMux                    1099             12629    106  RISE       1
I__197/I                                           InMux                          0             12629    106  RISE       1
I__197/O                                           InMux                        662             13291    106  RISE       1
uart_frame_decoder.state_1_RNO_1_0_LC_7_1_1/in3    LogicCell40_SEQ_MODE_0000      0             13291    106  RISE       1
uart_frame_decoder.state_1_RNO_1_0_LC_7_1_1/ltout  LogicCell40_SEQ_MODE_0000    583             13874    106  RISE       1
I__186/I                                           CascadeMux                     0             13874    106  RISE       1
I__186/O                                           CascadeMux                     0             13874    106  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/in2          LogicCell40_SEQ_MODE_1000      0             13874    106  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_11_LC_12_3_2/in3
Capture Clock    : reset_module_System.count_11_LC_12_3_2/clk
Setup Constraint : 8940p
Path slack       : 132p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6689
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14099
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
reset_module_System.count_10_LC_12_3_1/carryin          LogicCell40_SEQ_MODE_1000      0             13159  -3205  RISE       1
reset_module_System.count_10_LC_12_3_1/carryout         LogicCell40_SEQ_MODE_1000    278             13437  -3205  RISE       2
I__1010/I                                               InMux                          0             13437    132  RISE       1
I__1010/O                                               InMux                        662             14099    132  RISE       1
reset_module_System.count_11_LC_12_3_2/in3              LogicCell40_SEQ_MODE_1000      0             14099    132  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_12_3_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_fast_LC_10_2_3/lcout
Path End         : uart_frame_decoder.state_1_0_LC_7_1_2/in1
Capture Clock    : uart_frame_decoder.state_1_0_LC_7_1_2/clk
Setup Constraint : 8940p
Path slack       : 238p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6252
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13662
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_fast_LC_10_2_3/clk             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_fast_LC_10_2_3/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -2914  RISE       4
I__893/I                                                      Odrv4                          0              7410     66  RISE       1
I__893/O                                                      Odrv4                        596              8006     66  RISE       1
I__897/I                                                      Span4Mux_s1_v                  0              8006     66  RISE       1
I__897/O                                                      Span4Mux_s1_v                344              8351     66  RISE       1
I__900/I                                                      LocalMux                       0              8351     66  RISE       1
I__900/O                                                      LocalMux                    1099              9450     66  RISE       1
I__902/I                                                      InMux                          0              9450     66  RISE       1
I__902/O                                                      InMux                        662             10112     66  RISE       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_0_LC_8_1_5/in3    LogicCell40_SEQ_MODE_0000      0             10112     66  RISE       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_0_LC_8_1_5/ltout  LogicCell40_SEQ_MODE_0000    609             10722     66  FALL       1
I__232/I                                                      CascadeMux                     0             10722     66  FALL       1
I__232/O                                                      CascadeMux                     0             10722     66  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/in2      LogicCell40_SEQ_MODE_0000      0             10722     66  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/lcout    LogicCell40_SEQ_MODE_0000   1179             11900     66  RISE       2
I__229/I                                                      LocalMux                       0             11900     66  RISE       1
I__229/O                                                      LocalMux                    1099             13000     66  RISE       1
I__230/I                                                      InMux                          0             13000    238  RISE       1
I__230/O                                                      InMux                        662             13662    238  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/in1                     LogicCell40_SEQ_MODE_1000      0             13662    238  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_12_4_1/lcout
Path End         : reset_module_System.count_0_LC_11_2_2/in1
Capture Clock    : reset_module_System.count_0_LC_11_2_2/clk
Setup Constraint : 8940p
Path slack       : 251p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6239
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13649
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_12_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    252  RISE       2
I__978/I                                              Odrv4                          0              7410    252  RISE       1
I__978/O                                              Odrv4                        596              8006    252  RISE       1
I__980/I                                              Span4Mux_s1_v                  0              8006    252  RISE       1
I__980/O                                              Span4Mux_s1_v                344              8351    252  RISE       1
I__982/I                                              LocalMux                       0              8351    252  RISE       1
I__982/O                                              LocalMux                    1099              9450    252  RISE       1
I__983/I                                              InMux                          0              9450    252  RISE       1
I__983/O                                              InMux                        662             10112    252  RISE       1
I__984/I                                              CascadeMux                     0             10112    252  RISE       1
I__984/O                                              CascadeMux                     0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in2    LogicCell40_SEQ_MODE_0000      0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             11291    252  RISE       5
I__706/I                                              Odrv4                          0             11291    252  RISE       1
I__706/O                                              Odrv4                        596             11887    252  RISE       1
I__709/I                                              LocalMux                       0             11887    252  RISE       1
I__709/O                                              LocalMux                    1099             12986    252  RISE       1
I__711/I                                              InMux                          0             12986    252  RISE       1
I__711/O                                              InMux                        662             13649    252  RISE       1
reset_module_System.count_0_LC_11_2_2/in1             LogicCell40_SEQ_MODE_1000      0             13649    252  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_11_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_12_4_1/lcout
Path End         : reset_module_System.count_2_LC_11_2_1/in2
Capture Clock    : reset_module_System.count_2_LC_11_2_1/clk
Setup Constraint : 8940p
Path slack       : 331p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6239
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13649
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_12_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    252  RISE       2
I__978/I                                              Odrv4                          0              7410    252  RISE       1
I__978/O                                              Odrv4                        596              8006    252  RISE       1
I__980/I                                              Span4Mux_s1_v                  0              8006    252  RISE       1
I__980/O                                              Span4Mux_s1_v                344              8351    252  RISE       1
I__982/I                                              LocalMux                       0              8351    252  RISE       1
I__982/O                                              LocalMux                    1099              9450    252  RISE       1
I__983/I                                              InMux                          0              9450    252  RISE       1
I__983/O                                              InMux                        662             10112    252  RISE       1
I__984/I                                              CascadeMux                     0             10112    252  RISE       1
I__984/O                                              CascadeMux                     0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in2    LogicCell40_SEQ_MODE_0000      0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             11291    252  RISE       5
I__706/I                                              Odrv4                          0             11291    252  RISE       1
I__706/O                                              Odrv4                        596             11887    252  RISE       1
I__709/I                                              LocalMux                       0             11887    252  RISE       1
I__709/O                                              LocalMux                    1099             12986    252  RISE       1
I__710/I                                              InMux                          0             12986    331  RISE       1
I__710/O                                              InMux                        662             13649    331  RISE       1
I__713/I                                              CascadeMux                     0             13649    331  RISE       1
I__713/O                                              CascadeMux                     0             13649    331  RISE       1
reset_module_System.count_2_LC_11_2_1/in2             LogicCell40_SEQ_MODE_1000      0             13649    331  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_12_4_1/lcout
Path End         : reset_module_System.count_1_LC_11_2_5/in2
Capture Clock    : reset_module_System.count_1_LC_11_2_5/clk
Setup Constraint : 8940p
Path slack       : 331p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6239
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13649
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_12_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    252  RISE       2
I__978/I                                              Odrv4                          0              7410    252  RISE       1
I__978/O                                              Odrv4                        596              8006    252  RISE       1
I__980/I                                              Span4Mux_s1_v                  0              8006    252  RISE       1
I__980/O                                              Span4Mux_s1_v                344              8351    252  RISE       1
I__982/I                                              LocalMux                       0              8351    252  RISE       1
I__982/O                                              LocalMux                    1099              9450    252  RISE       1
I__983/I                                              InMux                          0              9450    252  RISE       1
I__983/O                                              InMux                        662             10112    252  RISE       1
I__984/I                                              CascadeMux                     0             10112    252  RISE       1
I__984/O                                              CascadeMux                     0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in2    LogicCell40_SEQ_MODE_0000      0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             11291    252  RISE       5
I__706/I                                              Odrv4                          0             11291    252  RISE       1
I__706/O                                              Odrv4                        596             11887    252  RISE       1
I__709/I                                              LocalMux                       0             11887    252  RISE       1
I__709/O                                              LocalMux                    1099             12986    252  RISE       1
I__712/I                                              InMux                          0             12986    331  RISE       1
I__712/O                                              InMux                        662             13649    331  RISE       1
I__714/I                                              CascadeMux                     0             13649    331  RISE       1
I__714/O                                              CascadeMux                     0             13649    331  RISE       1
reset_module_System.count_1_LC_11_2_5/in2             LogicCell40_SEQ_MODE_1000      0             13649    331  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_3_1/lcout
Path End         : uart.state_4_LC_10_4_1/in3
Capture Clock    : uart.state_4_LC_10_4_1/clk
Setup Constraint : 8940p
Path slack       : 331p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6490
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13900
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4503  RISE      13
I__843/I                            Odrv4                          0              7410    331  RISE       1
I__843/O                            Odrv4                        596              8006    331  RISE       1
I__856/I                            LocalMux                       0              8006    331  RISE       1
I__856/O                            LocalMux                    1099              9106    331  RISE       1
I__860/I                            InMux                          0              9106    331  RISE       1
I__860/O                            InMux                        662              9768    331  RISE       1
I__862/I                            CascadeMux                     0              9768    331  RISE       1
I__862/O                            CascadeMux                     0              9768    331  RISE       1
uart.state_RNO_1_4_LC_9_1_0/in2     LogicCell40_SEQ_MODE_0000      0              9768    331  RISE       1
uart.state_RNO_1_4_LC_9_1_0/lcout   LogicCell40_SEQ_MODE_0000   1179             10947    331  RISE       1
I__475/I                            Odrv4                          0             10947    331  RISE       1
I__475/O                            Odrv4                        596             11543    331  RISE       1
I__476/I                            Span4Mux_v                     0             11543    331  RISE       1
I__476/O                            Span4Mux_v                   596             12139    331  RISE       1
I__477/I                            LocalMux                       0             12139    331  RISE       1
I__477/O                            LocalMux                    1099             13238    331  RISE       1
I__478/I                            InMux                          0             13238    331  RISE       1
I__478/O                            InMux                        662             13900    331  RISE       1
uart.state_4_LC_10_4_1/in3          LogicCell40_SEQ_MODE_1000      0             13900    331  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_10_LC_12_3_1/in3
Capture Clock    : reset_module_System.count_10_LC_12_3_1/clk
Setup Constraint : 8940p
Path slack       : 410p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6411
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13821
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
reset_module_System.count_9_LC_12_3_0/carryin           LogicCell40_SEQ_MODE_1000      0             12880  -3205  RISE       1
reset_module_System.count_9_LC_12_3_0/carryout          LogicCell40_SEQ_MODE_1000    278             13159  -3205  RISE       2
I__926/I                                                InMux                          0             13159    411  RISE       1
I__926/O                                                InMux                        662             13821    411  RISE       1
reset_module_System.count_10_LC_12_3_1/in3              LogicCell40_SEQ_MODE_1000      0             13821    411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_12_3_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_2_rep1_LC_11_3_7/in3
Capture Clock    : uart.timer_Count_2_rep1_LC_11_3_7/clk
Setup Constraint : 8940p
Path slack       : 410p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6411
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13821
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                                   Odrv4                          0              7410   -464  RISE       1
I__548/O                                   Odrv4                        596              8006   -464  RISE       1
I__551/I                                   LocalMux                       0              8006   -464  RISE       1
I__551/O                                   LocalMux                    1099              9106   -464  RISE       1
I__553/I                                   InMux                          0              9106   -464  RISE       1
I__553/O                                   InMux                        662              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in1    LogicCell40_SEQ_MODE_0000      0              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1179             10947    411  RISE       8
I__823/I                                   Odrv4                          0             10947    411  RISE       1
I__823/O                                   Odrv4                        596             11543    411  RISE       1
I__828/I                                   Span4Mux_h                     0             11543    411  RISE       1
I__828/O                                   Span4Mux_h                   517             12059    411  RISE       1
I__833/I                                   LocalMux                       0             12059    411  RISE       1
I__833/O                                   LocalMux                    1099             13159    411  RISE       1
I__835/I                                   InMux                          0             13159    411  RISE       1
I__835/O                                   InMux                        662             13821    411  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/in3      LogicCell40_SEQ_MODE_1000      0             13821    411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1069/I                                                ClkMux                         0              5132  RISE       1
I__1069/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_3_3/lcout
Path End         : uart.bit_Count_0_LC_7_3_1/in0
Capture Clock    : uart.bit_Count_0_LC_7_3_1/clk
Setup Constraint : 8940p
Path slack       : 411p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5907
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13317
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_3_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410  -4821  RISE      13
I__778/I                               LocalMux                       0              7410  -3113  RISE       1
I__778/O                               LocalMux                    1099              8510  -3113  RISE       1
I__788/I                               InMux                          0              8510  -3113  RISE       1
I__788/O                               InMux                        662              9172  -3113  RISE       1
uart.state_RNIGLM11_4_LC_10_4_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -3113  RISE       1
uart.state_RNIGLM11_4_LC_10_4_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -3113  RISE       2
I__623/I                               Odrv4                          0             10417  -3113  RISE       1
I__623/O                               Odrv4                        596             11013  -3113  RISE       1
I__625/I                               Span4Mux_s3_v                  0             11013    411  RISE       1
I__625/O                               Span4Mux_s3_v                543             11556    411  RISE       1
I__627/I                               LocalMux                       0             11556    411  RISE       1
I__627/O                               LocalMux                    1099             12655    411  RISE       1
I__629/I                               InMux                          0             12655    411  RISE       1
I__629/O                               InMux                        662             13317    411  RISE       1
uart.bit_Count_0_LC_7_3_1/in0          LogicCell40_SEQ_MODE_1000      0             13317    411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.state_1_0_LC_7_1_2/in3
Capture Clock    : uart_frame_decoder.state_1_0_LC_7_1_2/clk
Setup Constraint : 8940p
Path slack       : 410p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6411
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13821
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout                      LogicCell40_SEQ_MODE_1000   1391              7410    411  RISE      11
I__1100/I                                          Odrv4                          0              7410    411  RISE       1
I__1100/O                                          Odrv4                        596              8006    411  RISE       1
I__1105/I                                          Span4Mux_h                     0              8006    411  RISE       1
I__1105/O                                          Span4Mux_h                   517              8523    411  RISE       1
I__1111/I                                          LocalMux                       0              8523    411  RISE       1
I__1111/O                                          LocalMux                    1099              9622    411  RISE       1
I__1119/I                                          InMux                          0              9622    411  RISE       1
I__1119/O                                          InMux                        662             10284    411  RISE       1
uart_frame_decoder.state_1_RNO_0_0_LC_7_1_7/in1    LogicCell40_SEQ_MODE_0000      0             10284    411  RISE       1
uart_frame_decoder.state_1_RNO_0_0_LC_7_1_7/lcout  LogicCell40_SEQ_MODE_0000   1179             11463    411  RISE       1
I__192/I                                           Odrv4                          0             11463    411  RISE       1
I__192/O                                           Odrv4                        596             12059    411  RISE       1
I__193/I                                           LocalMux                       0             12059    411  RISE       1
I__193/O                                           LocalMux                    1099             13159    411  RISE       1
I__194/I                                           InMux                          0             13159    411  RISE       1
I__194/O                                           InMux                        662             13821    411  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/in3          LogicCell40_SEQ_MODE_1000      0             13821    411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_3_1/lcout
Path End         : uart.bit_Count_0_LC_7_3_1/in3
Capture Clock    : uart.bit_Count_0_LC_7_3_1/clk
Setup Constraint : 8940p
Path slack       : 410p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6411
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13821
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410  -2649  RISE      13
I__515/I                                 Odrv4                          0              7410  -2649  RISE       1
I__515/O                                 Odrv4                        596              8006  -2649  RISE       1
I__522/I                                 Span4Mux_h                     0              8006  -2649  RISE       1
I__522/O                                 Span4Mux_h                   517              8523  -2649  RISE       1
I__534/I                                 LocalMux                       0              8523  -2649  RISE       1
I__534/O                                 LocalMux                    1099              9622  -2649  RISE       1
I__540/I                                 InMux                          0              9622  -2649  RISE       1
I__540/O                                 InMux                        662             10284  -2649  RISE       1
I__543/I                                 CascadeMux                     0             10284  -2649  RISE       1
I__543/O                                 CascadeMux                     0             10284  -2649  RISE       1
uart.bit_Count_RNI4ENK_2_LC_8_5_3/in2    LogicCell40_SEQ_MODE_0000      0             10284  -2649  RISE       1
uart.bit_Count_RNI4ENK_2_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000   1179             11463  -2649  RISE       2
I__317/I                                 Odrv4                          0             11463    411  RISE       1
I__317/O                                 Odrv4                        596             12059    411  RISE       1
I__319/I                                 LocalMux                       0             12059    411  RISE       1
I__319/O                                 LocalMux                    1099             13159    411  RISE       1
I__320/I                                 InMux                          0             13159    411  RISE       1
I__320/O                                 InMux                        662             13821    411  RISE       1
uart.bit_Count_0_LC_7_3_1/in3            LogicCell40_SEQ_MODE_1000      0             13821    411  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_12_4_0/lcout
Path End         : reset_module_System.reset_fast_LC_10_2_3/in2
Capture Clock    : reset_module_System.reset_fast_LC_10_2_3/clk
Setup Constraint : 8940p
Path slack       : 424p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6146
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13556
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_12_4_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1987  RISE       2
I__986/I                                               Odrv4                          0              7410  -1987  RISE       1
I__986/O                                               Odrv4                        596              8006  -1987  RISE       1
I__988/I                                               LocalMux                       0              8006  -1987  RISE       1
I__988/O                                               LocalMux                    1099              9106  -1987  RISE       1
I__990/I                                               InMux                          0              9106  -1987  RISE       1
I__990/O                                               InMux                        662              9768  -1987  RISE       1
I__991/I                                               CascadeMux                     0              9768  -1987  RISE       1
I__991/O                                               CascadeMux                     0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/in2    LogicCell40_SEQ_MODE_0000      0              9768  -1987  RISE       1
reset_module_System.count_RNICR4G1_12_LC_11_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10947  -1987  RISE       1
I__703/I                                               LocalMux                       0             10947  -1987  RISE       1
I__703/O                                               LocalMux                    1099             12046  -1987  RISE       1
I__704/I                                               InMux                          0             12046  -1987  RISE       1
I__704/O                                               InMux                        662             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in0     LogicCell40_SEQ_MODE_0000      0             12708  -1987  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/ltout   LogicCell40_SEQ_MODE_0000    848             13556    424  RISE       1
I__466/I                                               CascadeMux                     0             13556    424  RISE       1
I__466/O                                               CascadeMux                     0             13556    424  RISE       1
reset_module_System.reset_fast_LC_10_2_3/in2           LogicCell40_SEQ_MODE_1000      0             13556    424  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_fast_LC_10_2_3/clk             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_12_4_2/lcout
Path End         : reset_module_System.reset_LC_10_2_5/in0
Capture Clock    : reset_module_System.reset_LC_10_2_5/clk
Setup Constraint : 8940p
Path slack       : 437p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_12_4_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410    437  RISE       2
I__1038/I                                              LocalMux                       0              7410    437  RISE       1
I__1038/O                                              LocalMux                    1099              8510    437  RISE       1
I__1040/I                                              InMux                          0              8510    437  RISE       1
I__1040/O                                              InMux                        662              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in0    LogicCell40_SEQ_MODE_0000      0              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    437  RISE       6
I__1015/I                                              Odrv4                          0             10417    437  RISE       1
I__1015/O                                              Odrv4                        596             11013    437  RISE       1
I__1016/I                                              Span4Mux_h                     0             11013    437  RISE       1
I__1016/O                                              Span4Mux_h                   517             11529    437  RISE       1
I__1017/I                                              LocalMux                       0             11529    437  RISE       1
I__1017/O                                              LocalMux                    1099             12629    437  RISE       1
I__1019/I                                              InMux                          0             12629    437  RISE       1
I__1019/O                                              InMux                        662             13291    437  RISE       1
reset_module_System.reset_LC_10_2_5/in0                LogicCell40_SEQ_MODE_1000      0             13291    437  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_12_4_2/lcout
Path End         : reset_module_System.reset_iso_LC_11_2_4/in0
Capture Clock    : reset_module_System.reset_iso_LC_11_2_4/clk
Setup Constraint : 8940p
Path slack       : 437p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_12_4_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410    437  RISE       2
I__1038/I                                              LocalMux                       0              7410    437  RISE       1
I__1038/O                                              LocalMux                    1099              8510    437  RISE       1
I__1040/I                                              InMux                          0              8510    437  RISE       1
I__1040/O                                              InMux                        662              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in0    LogicCell40_SEQ_MODE_0000      0              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    437  RISE       6
I__1015/I                                              Odrv4                          0             10417    437  RISE       1
I__1015/O                                              Odrv4                        596             11013    437  RISE       1
I__1016/I                                              Span4Mux_h                     0             11013    437  RISE       1
I__1016/O                                              Span4Mux_h                   517             11529    437  RISE       1
I__1018/I                                              LocalMux                       0             11529    437  RISE       1
I__1018/O                                              LocalMux                    1099             12629    437  RISE       1
I__1021/I                                              InMux                          0             12629    437  RISE       1
I__1021/O                                              InMux                        662             13291    437  RISE       1
reset_module_System.reset_iso_LC_11_2_4/in0            LogicCell40_SEQ_MODE_1000      0             13291    437  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_12_4_2/lcout
Path End         : reset_module_System.reset_fast_LC_10_2_3/in0
Capture Clock    : reset_module_System.reset_fast_LC_10_2_3/clk
Setup Constraint : 8940p
Path slack       : 437p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_12_4_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410    437  RISE       2
I__1038/I                                              LocalMux                       0              7410    437  RISE       1
I__1038/O                                              LocalMux                    1099              8510    437  RISE       1
I__1040/I                                              InMux                          0              8510    437  RISE       1
I__1040/O                                              InMux                        662              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in0    LogicCell40_SEQ_MODE_0000      0              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    437  RISE       6
I__1015/I                                              Odrv4                          0             10417    437  RISE       1
I__1015/O                                              Odrv4                        596             11013    437  RISE       1
I__1016/I                                              Span4Mux_h                     0             11013    437  RISE       1
I__1016/O                                              Span4Mux_h                   517             11529    437  RISE       1
I__1017/I                                              LocalMux                       0             11529    437  RISE       1
I__1017/O                                              LocalMux                    1099             12629    437  RISE       1
I__1020/I                                              InMux                          0             12629    437  RISE       1
I__1020/O                                              InMux                        662             13291    437  RISE       1
reset_module_System.reset_fast_LC_10_2_3/in0           LogicCell40_SEQ_MODE_1000      0             13291    437  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_fast_LC_10_2_3/clk             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_12_4_2/lcout
Path End         : reset_module_System.count_0_LC_11_2_2/in0
Capture Clock    : reset_module_System.count_0_LC_11_2_2/clk
Setup Constraint : 8940p
Path slack       : 437p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_12_4_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410    437  RISE       2
I__1038/I                                              LocalMux                       0              7410    437  RISE       1
I__1038/O                                              LocalMux                    1099              8510    437  RISE       1
I__1040/I                                              InMux                          0              8510    437  RISE       1
I__1040/O                                              InMux                        662              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in0    LogicCell40_SEQ_MODE_0000      0              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    437  RISE       6
I__1015/I                                              Odrv4                          0             10417    437  RISE       1
I__1015/O                                              Odrv4                        596             11013    437  RISE       1
I__1016/I                                              Span4Mux_h                     0             11013    437  RISE       1
I__1016/O                                              Span4Mux_h                   517             11529    437  RISE       1
I__1018/I                                              LocalMux                       0             11529    437  RISE       1
I__1018/O                                              LocalMux                    1099             12629    437  RISE       1
I__1022/I                                              InMux                          0             12629    437  RISE       1
I__1022/O                                              InMux                        662             13291    437  RISE       1
reset_module_System.count_0_LC_11_2_2/in0              LogicCell40_SEQ_MODE_1000      0             13291    437  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_11_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_2_LC_11_2_1/in3
Capture Clock    : reset_module_System.count_2_LC_11_2_1/clk
Setup Constraint : 8940p
Path slack       : 569p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6252
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13662
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
I__970/I                                                InMux                          0             10377    569  RISE       1
I__970/O                                                InMux                        662             11039    569  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/in3         LogicCell40_SEQ_MODE_0000      0             11039    569  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/lcout       LogicCell40_SEQ_MODE_0000    861             11900    569  RISE       1
I__971/I                                                LocalMux                       0             11900    569  RISE       1
I__971/O                                                LocalMux                    1099             13000    569  RISE       1
I__972/I                                                InMux                          0             13000    569  RISE       1
I__972/O                                                InMux                        662             13662    569  RISE       1
reset_module_System.count_2_LC_11_2_1/in3               LogicCell40_SEQ_MODE_1000      0             13662    569  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_1_LC_11_2_5/in1
Capture Clock    : reset_module_System.count_1_LC_11_2_5/clk
Setup Constraint : 8940p
Path slack       : 596p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5894
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13304
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout        LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                          Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                          Odrv4                        596              8006  -3205  RISE       1
I__1143/I                                          LocalMux                       0              8006    596  RISE       1
I__1143/O                                          LocalMux                    1099              9106    596  RISE       1
I__1146/I                                          InMux                          0              9106    596  RISE       1
I__1146/O                                          InMux                        662              9768    596  RISE       1
reset_module_System.count_RNO_0_1_LC_13_2_2/in1    LogicCell40_SEQ_MODE_0000      0              9768    596  RISE       1
reset_module_System.count_RNO_0_1_LC_13_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10947    596  RISE       1
I__1128/I                                          Odrv4                          0             10947    596  RISE       1
I__1128/O                                          Odrv4                        596             11543    596  RISE       1
I__1129/I                                          LocalMux                       0             11543    596  RISE       1
I__1129/O                                          LocalMux                    1099             12642    596  RISE       1
I__1130/I                                          InMux                          0             12642    596  RISE       1
I__1130/O                                          InMux                        662             13304    596  RISE       1
reset_module_System.count_1_LC_11_2_5/in1          LogicCell40_SEQ_MODE_1000      0             13304    596  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.data_rdy_LC_11_4_0/in1
Capture Clock    : uart.data_rdy_LC_11_4_0/clk
Setup Constraint : 8940p
Path slack       : 609p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__638/I                                         LocalMux                       0              7410  -5655  RISE       1
I__638/O                                         LocalMux                    1099              8510  -5655  RISE       1
I__642/I                                         InMux                          0              8510  -5139  RISE       1
I__642/O                                         InMux                        662              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -5139  RISE       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -5139  RISE       3
I__768/I                                         Odrv4                          0             10417    609  RISE       1
I__768/O                                         Odrv4                        596             11013    609  RISE       1
I__771/I                                         Span4Mux_h                     0             11013    609  RISE       1
I__771/O                                         Span4Mux_h                   517             11529    609  RISE       1
I__772/I                                         LocalMux                       0             11529    609  RISE       1
I__772/O                                         LocalMux                    1099             12629    609  RISE       1
I__773/I                                         InMux                          0             12629    609  RISE       1
I__773/O                                         InMux                        662             13291    609  RISE       1
uart.data_rdy_LC_11_4_0/in1                      LogicCell40_SEQ_MODE_1000      0             13291    609  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_12_4_2/lcout
Path End         : reset_module_System.count_2_LC_11_2_1/in1
Capture Clock    : reset_module_System.count_2_LC_11_2_1/clk
Setup Constraint : 8940p
Path slack       : 609p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_12_4_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410    437  RISE       2
I__1038/I                                              LocalMux                       0              7410    437  RISE       1
I__1038/O                                              LocalMux                    1099              8510    437  RISE       1
I__1040/I                                              InMux                          0              8510    437  RISE       1
I__1040/O                                              InMux                        662              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in0    LogicCell40_SEQ_MODE_0000      0              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    437  RISE       6
I__1015/I                                              Odrv4                          0             10417    437  RISE       1
I__1015/O                                              Odrv4                        596             11013    437  RISE       1
I__1016/I                                              Span4Mux_h                     0             11013    437  RISE       1
I__1016/O                                              Span4Mux_h                   517             11529    437  RISE       1
I__1018/I                                              LocalMux                       0             11529    437  RISE       1
I__1018/O                                              LocalMux                    1099             12629    437  RISE       1
I__1024/I                                              InMux                          0             12629    609  RISE       1
I__1024/O                                              InMux                        662             13291    609  RISE       1
reset_module_System.count_2_LC_11_2_1/in1              LogicCell40_SEQ_MODE_1000      0             13291    609  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.state_1_2_LC_8_1_7/in1
Capture Clock    : uart_frame_decoder.state_1_2_LC_8_1_7/clk
Setup Constraint : 8940p
Path slack       : 675p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5815
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13225
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout                      LogicCell40_SEQ_MODE_1000   1391              7410    411  RISE      11
I__1100/I                                          Odrv4                          0              7410    411  RISE       1
I__1100/O                                          Odrv4                        596              8006    411  RISE       1
I__1104/I                                          Span4Mux_h                     0              8006    675  RISE       1
I__1104/O                                          Span4Mux_h                   517              8523    675  RISE       1
I__1110/I                                          LocalMux                       0              8523    675  RISE       1
I__1110/O                                          LocalMux                    1099              9622    675  RISE       1
I__1117/I                                          InMux                          0              9622    675  RISE       1
I__1117/O                                          InMux                        662             10284    675  RISE       1
uart_frame_decoder.state_1_RNO_0_2_LC_8_1_2/in1    LogicCell40_SEQ_MODE_0000      0             10284    675  RISE       1
uart_frame_decoder.state_1_RNO_0_2_LC_8_1_2/lcout  LogicCell40_SEQ_MODE_0000   1179             11463    675  RISE       1
I__227/I                                           LocalMux                       0             11463    675  RISE       1
I__227/O                                           LocalMux                    1099             12563    675  RISE       1
I__228/I                                           InMux                          0             12563    675  RISE       1
I__228/O                                           InMux                        662             13225    675  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/in1          LogicCell40_SEQ_MODE_1000      0             13225    675  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1090/I                                                ClkMux                         0              5132  RISE       1
I__1090/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_9_LC_12_3_0/in3
Capture Clock    : reset_module_System.count_9_LC_12_3_0/clk
Setup Constraint : 8940p
Path slack       : 688p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6133
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13543
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
reset_module_System.count_8_LC_12_2_7/carryin           LogicCell40_SEQ_MODE_1000      0             12046  -3205  RISE       1
reset_module_System.count_8_LC_12_2_7/carryout          LogicCell40_SEQ_MODE_1000    278             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitin                          ICE_CARRY_IN_MUX               0             12324  -3205  RISE       1
IN_MUX_bfv_12_3_0_/carryinitout                         ICE_CARRY_IN_MUX             556             12880  -3205  RISE       2
I__931/I                                                InMux                          0             12880    689  RISE       1
I__931/O                                                InMux                        662             13543    689  RISE       1
reset_module_System.count_9_LC_12_3_0/in3               LogicCell40_SEQ_MODE_1000      0             13543    689  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_12_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_9_1_3/lcout
Path End         : uart.state_2_LC_9_2_7/in2
Capture Clock    : uart.state_2_LC_9_2_7/clk
Setup Constraint : 8940p
Path slack       : 689p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_9_1_3/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -5033  RISE       7
I__653/I                                     Odrv4                          0              7410  -5033  RISE       1
I__653/O                                     Odrv4                        596              8006  -5033  RISE       1
I__657/I                                     LocalMux                       0              8006  -5033  RISE       1
I__657/O                                     LocalMux                    1099              9106  -5033  RISE       1
I__664/I                                     InMux                          0              9106  -5033  RISE       1
I__664/O                                     InMux                        662              9768  -5033  RISE       1
uart.timer_Count_RNI22NA1_4_LC_10_3_7/in1    LogicCell40_SEQ_MODE_0000      0              9768  -5033  RISE       1
uart.timer_Count_RNI22NA1_4_LC_10_3_7/lcout  LogicCell40_SEQ_MODE_0000   1179             10947  -5033  RISE       1
I__545/I                                     LocalMux                       0             10947  -5033  RISE       1
I__545/O                                     LocalMux                    1099             12046  -5033  RISE       1
I__546/I                                     InMux                          0             12046  -5033  RISE       1
I__546/O                                     InMux                        662             12708  -5033  RISE       1
uart.timer_Count_RNIQAJ83_4_LC_9_2_6/in3     LogicCell40_SEQ_MODE_0000      0             12708  -5033  RISE       1
uart.timer_Count_RNIQAJ83_4_LC_9_2_6/ltout   LogicCell40_SEQ_MODE_0000    583             13291    689  RISE       1
I__341/I                                     CascadeMux                     0             13291    689  RISE       1
I__341/O                                     CascadeMux                     0             13291    689  RISE       1
uart.state_2_LC_9_2_7/in2                    LogicCell40_SEQ_MODE_1000      0             13291    689  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1085/I                                                ClkMux                         0              5132  RISE       1
I__1085/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.state_4_LC_10_4_1/in1
Capture Clock    : uart.state_4_LC_10_4_1/clk
Setup Constraint : 8940p
Path slack       : 715p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE      12
I__592/I                                   Odrv12                         0              7410    715  RISE       1
I__592/O                                   Odrv12                      1073              8483    715  RISE       1
I__598/I                                   LocalMux                       0              8483    715  RISE       1
I__598/O                                   LocalMux                    1099              9583    715  RISE       1
I__604/I                                   InMux                          0              9583    715  RISE       1
I__604/O                                   InMux                        662             10245    715  RISE       1
uart.state_RNO_2_4_LC_10_4_2/in1           LogicCell40_SEQ_MODE_0000      0             10245    715  RISE       1
uart.state_RNO_2_4_LC_10_4_2/lcout         LogicCell40_SEQ_MODE_0000   1179             11423    715  RISE       1
I__636/I                                   LocalMux                       0             11423    715  RISE       1
I__636/O                                   LocalMux                    1099             12523    715  RISE       1
I__637/I                                   InMux                          0             12523    715  RISE       1
I__637/O                                   InMux                        662             13185    715  RISE       1
uart.state_4_LC_10_4_1/in1                 LogicCell40_SEQ_MODE_1000      0             13185    715  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_5_LC_8_2_5/lcout
Path End         : uart_frame_decoder.state_1_0_LC_7_1_2/in0
Capture Clock    : uart_frame_decoder.state_1_0_LC_7_1_2/clk
Setup Constraint : 8940p
Path slack       : 728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5590
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13000
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_8_2_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_5_LC_8_2_5/lcout                                  LogicCell40_SEQ_MODE_1000   1391              7410   -570  RISE       2
I__265/I                                                        LocalMux                       0              7410    728  RISE       1
I__265/O                                                        LocalMux                    1099              8510    728  RISE       1
I__267/I                                                        InMux                          0              8510    728  RISE       1
I__267/O                                                        InMux                        662              9172    728  RISE       1
uart_frame_decoder.state_1_srsts_0_i_a2_0_0_1_2_LC_8_1_0/in1    LogicCell40_SEQ_MODE_0000      0              9172    728  RISE       1
uart_frame_decoder.state_1_srsts_0_i_a2_0_0_1_2_LC_8_1_0/ltout  LogicCell40_SEQ_MODE_0000    887             10059    728  FALL       1
I__198/I                                                        CascadeMux                     0             10059    728  FALL       1
I__198/O                                                        CascadeMux                     0             10059    728  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_8_1_1/in2               LogicCell40_SEQ_MODE_0000      0             10059    728  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_8_1_1/lcout             LogicCell40_SEQ_MODE_0000   1179             11238    728  RISE       2
I__222/I                                                        LocalMux                       0             11238    728  RISE       1
I__222/O                                                        LocalMux                    1099             12337    728  RISE       1
I__224/I                                                        InMux                          0             12337    728  RISE       1
I__224/O                                                        InMux                        662             13000    728  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/in0                       LogicCell40_SEQ_MODE_1000      0             13000    728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_12_4_1/lcout
Path End         : reset_module_System.reset_LC_10_2_5/in1
Capture Clock    : reset_module_System.reset_LC_10_2_5/clk
Setup Constraint : 8940p
Path slack       : 847p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5643
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13053
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_12_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    252  RISE       2
I__978/I                                              Odrv4                          0              7410    252  RISE       1
I__978/O                                              Odrv4                        596              8006    252  RISE       1
I__980/I                                              Span4Mux_s1_v                  0              8006    252  RISE       1
I__980/O                                              Span4Mux_s1_v                344              8351    252  RISE       1
I__982/I                                              LocalMux                       0              8351    252  RISE       1
I__982/O                                              LocalMux                    1099              9450    252  RISE       1
I__983/I                                              InMux                          0              9450    252  RISE       1
I__983/O                                              InMux                        662             10112    252  RISE       1
I__984/I                                              CascadeMux                     0             10112    252  RISE       1
I__984/O                                              CascadeMux                     0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in2    LogicCell40_SEQ_MODE_0000      0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             11291    252  RISE       5
I__705/I                                              LocalMux                       0             11291    848  RISE       1
I__705/O                                              LocalMux                    1099             12390    848  RISE       1
I__707/I                                              InMux                          0             12390    848  RISE       1
I__707/O                                              InMux                        662             13053    848  RISE       1
reset_module_System.reset_LC_10_2_5/in1               LogicCell40_SEQ_MODE_1000      0             13053    848  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_12_4_2/lcout
Path End         : reset_module_System.count_1_LC_11_2_5/in3
Capture Clock    : reset_module_System.count_1_LC_11_2_5/clk
Setup Constraint : 8940p
Path slack       : 940p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5881
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13291
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_12_4_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410    437  RISE       2
I__1038/I                                              LocalMux                       0              7410    437  RISE       1
I__1038/O                                              LocalMux                    1099              8510    437  RISE       1
I__1040/I                                              InMux                          0              8510    437  RISE       1
I__1040/O                                              InMux                        662              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in0    LogicCell40_SEQ_MODE_0000      0              9172    437  RISE       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    437  RISE       6
I__1015/I                                              Odrv4                          0             10417    437  RISE       1
I__1015/O                                              Odrv4                        596             11013    437  RISE       1
I__1016/I                                              Span4Mux_h                     0             11013    437  RISE       1
I__1016/O                                              Span4Mux_h                   517             11529    437  RISE       1
I__1018/I                                              LocalMux                       0             11529    437  RISE       1
I__1018/O                                              LocalMux                    1099             12629    437  RISE       1
I__1023/I                                              InMux                          0             12629    940  RISE       1
I__1023/O                                              InMux                        662             13291    940  RISE       1
reset_module_System.count_1_LC_11_2_5/in3              LogicCell40_SEQ_MODE_1000      0             13291    940  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_3_4/lcout
Path End         : uart.data_rdy_LC_11_4_0/in3
Capture Clock    : uart.data_rdy_LC_11_4_0/clk
Setup Constraint : 8940p
Path slack       : 1006p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5815
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13225
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_3_4/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE      12
I__906/I                                   LocalMux                       0              7410  -4755  RISE       1
I__906/O                                   LocalMux                    1099              8510  -4755  RISE       1
I__916/I                                   InMux                          0              8510  -4755  RISE       1
I__916/O                                   InMux                        662              9172  -4755  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_2_0/in1    LogicCell40_SEQ_MODE_0000      0              9172  -4755  RISE       1
uart.timer_Count_RNI1HBL_6_LC_9_2_0/lcout  LogicCell40_SEQ_MODE_0000   1179             10351  -4755  RISE       4
I__759/I                                   Odrv4                          0             10351   1007  RISE       1
I__759/O                                   Odrv4                        596             10947   1007  RISE       1
I__763/I                                   Span4Mux_h                     0             10947   1007  RISE       1
I__763/O                                   Span4Mux_h                   517             11463   1007  RISE       1
I__764/I                                   LocalMux                       0             11463   1007  RISE       1
I__764/O                                   LocalMux                    1099             12563   1007  RISE       1
I__765/I                                   InMux                          0             12563   1007  RISE       1
I__765/O                                   InMux                        662             13225   1007  RISE       1
uart.data_rdy_LC_11_4_0/in3                LogicCell40_SEQ_MODE_1000      0             13225   1007  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_fast_2_LC_10_1_2/in0
Capture Clock    : uart.timer_Count_fast_2_LC_10_1_2/clk
Setup Constraint : 8940p
Path slack       : 1020p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5298
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                                   Odrv4                          0              7410   -464  RISE       1
I__548/O                                   Odrv4                        596              8006   -464  RISE       1
I__551/I                                   LocalMux                       0              8006   -464  RISE       1
I__551/O                                   LocalMux                    1099              9106   -464  RISE       1
I__553/I                                   InMux                          0              9106   -464  RISE       1
I__553/O                                   InMux                        662              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in1    LogicCell40_SEQ_MODE_0000      0              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1179             10947    411  RISE       8
I__822/I                                   LocalMux                       0             10947   1020  RISE       1
I__822/O                                   LocalMux                    1099             12046   1020  RISE       1
I__826/I                                   InMux                          0             12046   1020  RISE       1
I__826/O                                   InMux                        662             12708   1020  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/in0      LogicCell40_SEQ_MODE_1000      0             12708   1020  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_fast_3_LC_10_1_0/in0
Capture Clock    : uart.timer_Count_fast_3_LC_10_1_0/clk
Setup Constraint : 8940p
Path slack       : 1020p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5298
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                                   Odrv4                          0              7410   -464  RISE       1
I__548/O                                   Odrv4                        596              8006   -464  RISE       1
I__551/I                                   LocalMux                       0              8006   -464  RISE       1
I__551/O                                   LocalMux                    1099              9106   -464  RISE       1
I__553/I                                   InMux                          0              9106   -464  RISE       1
I__553/O                                   InMux                        662              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in1    LogicCell40_SEQ_MODE_0000      0              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1179             10947    411  RISE       8
I__822/I                                   LocalMux                       0             10947   1020  RISE       1
I__822/O                                   LocalMux                    1099             12046   1020  RISE       1
I__827/I                                   InMux                          0             12046   1020  RISE       1
I__827/O                                   InMux                        662             12708   1020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/in0      LogicCell40_SEQ_MODE_1000      0             12708   1020  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_8_5_4/lcout
Path End         : uart.state_2_LC_9_2_7/in0
Capture Clock    : uart.state_2_LC_9_2_7/clk
Setup Constraint : 8940p
Path slack       : 1020p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5298
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_8_5_4/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   1020  RISE       3
I__440/I                           Odrv4                          0              7410   1020  RISE       1
I__440/O                           Odrv4                        596              8006   1020  RISE       1
I__442/I                           LocalMux                       0              8006   1020  RISE       1
I__442/O                           LocalMux                    1099              9106   1020  RISE       1
I__445/I                           InMux                          0              9106   1020  RISE       1
I__445/O                           InMux                        662              9768   1020  RISE       1
I__448/I                           CascadeMux                     0              9768   1020  RISE       1
I__448/O                           CascadeMux                     0              9768   1020  RISE       1
uart.state_RNO_0_2_LC_9_3_3/in2    LogicCell40_SEQ_MODE_0000      0              9768   1020  RISE       1
uart.state_RNO_0_2_LC_9_3_3/lcout  LogicCell40_SEQ_MODE_0000   1179             10947   1020  RISE       1
I__438/I                           LocalMux                       0             10947   1020  RISE       1
I__438/O                           LocalMux                    1099             12046   1020  RISE       1
I__439/I                           InMux                          0             12046   1020  RISE       1
I__439/O                           InMux                        662             12708   1020  RISE       1
uart.state_2_LC_9_2_7/in0          LogicCell40_SEQ_MODE_1000      0             12708   1020  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1085/I                                                ClkMux                         0              5132  RISE       1
I__1085/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_Aux_esr_0_LC_7_4_0/sr
Capture Clock    : uart.data_Aux_esr_0_LC_7_4_0/clk
Setup Constraint : 8940p
Path slack       : 1086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5934
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13344
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -5934  RISE      12
I__1152/I                            LocalMux                       0              7410  -3033  RISE       1
I__1152/O                            LocalMux                    1099              8510  -3033  RISE       1
I__1160/I                            InMux                          0              8510  -1457  RISE       1
I__1160/O                            InMux                        662              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1457  RISE      16
I__366/I                             Odrv4                          0             10417  -1457  RISE       1
I__366/O                             Odrv4                        596             11013  -1457  RISE       1
I__376/I                             Span4Mux_v                     0             11013   1086  RISE       1
I__376/O                             Span4Mux_v                   596             11609   1086  RISE       1
I__387/I                             LocalMux                       0             11609   1086  RISE       1
I__387/O                             LocalMux                    1099             12708   1086  RISE       1
I__397/I                             SRMux                          0             12708   1086  RISE       1
I__397/O                             SRMux                        636             13344   1086  RISE       1
uart.data_Aux_esr_0_LC_7_4_0/sr      LogicCell40_SEQ_MODE_1000      0             13344   1086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1083/I                                                ClkMux                         0              5132  RISE       1
I__1083/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_7_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_Aux_esr_1_LC_8_4_2/sr
Capture Clock    : uart.data_Aux_esr_1_LC_8_4_2/clk
Setup Constraint : 8940p
Path slack       : 1086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5934
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13344
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -5934  RISE      12
I__1152/I                            LocalMux                       0              7410  -3033  RISE       1
I__1152/O                            LocalMux                    1099              8510  -3033  RISE       1
I__1160/I                            InMux                          0              8510  -1457  RISE       1
I__1160/O                            InMux                        662              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1457  RISE      16
I__371/I                             Odrv4                          0             10417   1086  RISE       1
I__371/O                             Odrv4                        596             11013   1086  RISE       1
I__383/I                             Span4Mux_v                     0             11013   1086  RISE       1
I__383/O                             Span4Mux_v                   596             11609   1086  RISE       1
I__393/I                             LocalMux                       0             11609   1086  RISE       1
I__393/O                             LocalMux                    1099             12708   1086  RISE       1
I__399/I                             SRMux                          0             12708   1086  RISE       1
I__399/O                             SRMux                        636             13344   1086  RISE       1
uart.data_Aux_esr_1_LC_8_4_2/sr      LogicCell40_SEQ_MODE_1000      0             13344   1086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1081/I                                                ClkMux                         0              5132  RISE       1
I__1081/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_8_4_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_Aux_esr_6_LC_7_6_0/sr
Capture Clock    : uart.data_Aux_esr_6_LC_7_6_0/clk
Setup Constraint : 8940p
Path slack       : 1086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5934
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13344
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -5934  RISE      12
I__1152/I                            LocalMux                       0              7410  -3033  RISE       1
I__1152/O                            LocalMux                    1099              8510  -3033  RISE       1
I__1160/I                            InMux                          0              8510  -1457  RISE       1
I__1160/O                            InMux                        662              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1457  RISE      16
I__366/I                             Odrv4                          0             10417  -1457  RISE       1
I__366/O                             Odrv4                        596             11013  -1457  RISE       1
I__376/I                             Span4Mux_v                     0             11013   1086  RISE       1
I__376/O                             Span4Mux_v                   596             11609   1086  RISE       1
I__388/I                             LocalMux                       0             11609   1086  RISE       1
I__388/O                             LocalMux                    1099             12708   1086  RISE       1
I__398/I                             SRMux                          0             12708   1086  RISE       1
I__398/O                             SRMux                        636             13344   1086  RISE       1
uart.data_Aux_esr_6_LC_7_6_0/sr      LogicCell40_SEQ_MODE_1000      0             13344   1086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1075/I                                                ClkMux                         0              5132  RISE       1
I__1075/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_Aux_esr_5_LC_8_6_0/sr
Capture Clock    : uart.data_Aux_esr_5_LC_8_6_0/clk
Setup Constraint : 8940p
Path slack       : 1086p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5934
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13344
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -5934  RISE      12
I__1152/I                            LocalMux                       0              7410  -3033  RISE       1
I__1152/O                            LocalMux                    1099              8510  -3033  RISE       1
I__1160/I                            InMux                          0              8510  -1457  RISE       1
I__1160/O                            InMux                        662              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1457  RISE      16
I__371/I                             Odrv4                          0             10417   1086  RISE       1
I__371/O                             Odrv4                        596             11013   1086  RISE       1
I__383/I                             Span4Mux_v                     0             11013   1086  RISE       1
I__383/O                             Span4Mux_v                   596             11609   1086  RISE       1
I__394/I                             LocalMux                       0             11609   1086  RISE       1
I__394/O                             LocalMux                    1099             12708   1086  RISE       1
I__400/I                             SRMux                          0             12708   1086  RISE       1
I__400/O                             SRMux                        636             13344   1086  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/sr      LogicCell40_SEQ_MODE_1000      0             13344   1086  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1071/I                                                ClkMux                         0              5132  RISE       1
I__1071/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_Aux_esr_7_LC_7_5_3/sr
Capture Clock    : uart.data_Aux_esr_7_LC_7_5_3/clk
Setup Constraint : 8940p
Path slack       : 1166p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5854
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13264
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -5934  RISE      12
I__1152/I                            LocalMux                       0              7410  -3033  RISE       1
I__1152/O                            LocalMux                    1099              8510  -3033  RISE       1
I__1160/I                            InMux                          0              8510  -1457  RISE       1
I__1160/O                            InMux                        662              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1457  RISE      16
I__372/I                             Odrv4                          0             10417   1165  RISE       1
I__372/O                             Odrv4                        596             11013   1165  RISE       1
I__384/I                             Span4Mux_h                     0             11013   1165  RISE       1
I__384/O                             Span4Mux_h                   517             11529   1165  RISE       1
I__395/I                             LocalMux                       0             11529   1165  RISE       1
I__395/O                             LocalMux                    1099             12629   1165  RISE       1
I__401/I                             SRMux                          0             12629   1165  RISE       1
I__401/O                             SRMux                        636             13264   1165  RISE       1
uart.data_Aux_esr_7_LC_7_5_3/sr      LogicCell40_SEQ_MODE_1000      0             13264   1165  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1080/I                                                ClkMux                         0              5132  RISE       1
I__1080/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_7_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_12_4_1/lcout
Path End         : reset_module_System.reset_fast_LC_10_2_3/in3
Capture Clock    : reset_module_System.reset_fast_LC_10_2_3/clk
Setup Constraint : 8940p
Path slack       : 1178p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5643
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13053
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_12_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    252  RISE       2
I__978/I                                              Odrv4                          0              7410    252  RISE       1
I__978/O                                              Odrv4                        596              8006    252  RISE       1
I__980/I                                              Span4Mux_s1_v                  0              8006    252  RISE       1
I__980/O                                              Span4Mux_s1_v                344              8351    252  RISE       1
I__982/I                                              LocalMux                       0              8351    252  RISE       1
I__982/O                                              LocalMux                    1099              9450    252  RISE       1
I__983/I                                              InMux                          0              9450    252  RISE       1
I__983/O                                              InMux                        662             10112    252  RISE       1
I__984/I                                              CascadeMux                     0             10112    252  RISE       1
I__984/O                                              CascadeMux                     0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in2    LogicCell40_SEQ_MODE_0000      0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/lcout  LogicCell40_SEQ_MODE_0000   1179             11291    252  RISE       5
I__705/I                                              LocalMux                       0             11291    848  RISE       1
I__705/O                                              LocalMux                    1099             12390    848  RISE       1
I__708/I                                              InMux                          0             12390   1179  RISE       1
I__708/O                                              InMux                        662             13053   1179  RISE       1
reset_module_System.reset_fast_LC_10_2_3/in3          LogicCell40_SEQ_MODE_1000      0             13053   1179  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_fast_LC_10_2_3/clk             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_3_LC_9_1_5/in1
Capture Clock    : uart.timer_Count_3_LC_9_1_5/clk
Setup Constraint : 8940p
Path slack       : 1192p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5298
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                                   Odrv4                          0              7410   -464  RISE       1
I__548/O                                   Odrv4                        596              8006   -464  RISE       1
I__551/I                                   LocalMux                       0              8006   -464  RISE       1
I__551/O                                   LocalMux                    1099              9106   -464  RISE       1
I__553/I                                   InMux                          0              9106   -464  RISE       1
I__553/O                                   InMux                        662              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in1    LogicCell40_SEQ_MODE_0000      0              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1179             10947    411  RISE       8
I__824/I                                   LocalMux                       0             10947   1192  RISE       1
I__824/O                                   LocalMux                    1099             12046   1192  RISE       1
I__829/I                                   InMux                          0             12046   1192  RISE       1
I__829/O                                   InMux                        662             12708   1192  RISE       1
uart.timer_Count_3_LC_9_1_5/in1            LogicCell40_SEQ_MODE_1000      0             12708   1192  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_4_LC_9_1_3/in1
Capture Clock    : uart.timer_Count_4_LC_9_1_3/clk
Setup Constraint : 8940p
Path slack       : 1192p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5298
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                                   Odrv4                          0              7410   -464  RISE       1
I__548/O                                   Odrv4                        596              8006   -464  RISE       1
I__551/I                                   LocalMux                       0              8006   -464  RISE       1
I__551/O                                   LocalMux                    1099              9106   -464  RISE       1
I__553/I                                   InMux                          0              9106   -464  RISE       1
I__553/O                                   InMux                        662              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in1    LogicCell40_SEQ_MODE_0000      0              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1179             10947    411  RISE       8
I__824/I                                   LocalMux                       0             10947   1192  RISE       1
I__824/O                                   LocalMux                    1099             12046   1192  RISE       1
I__830/I                                   InMux                          0             12046   1192  RISE       1
I__830/O                                   InMux                        662             12708   1192  RISE       1
uart.timer_Count_4_LC_9_1_3/in1            LogicCell40_SEQ_MODE_1000      0             12708   1192  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_Aux_esr_4_LC_9_5_0/sr
Capture Clock    : uart.data_Aux_esr_4_LC_9_5_0/clk
Setup Constraint : 8940p
Path slack       : 1205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5815
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13225
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -5934  RISE      12
I__1152/I                            LocalMux                       0              7410  -3033  RISE       1
I__1152/O                            LocalMux                    1099              8510  -3033  RISE       1
I__1160/I                            InMux                          0              8510  -1457  RISE       1
I__1160/O                            InMux                        662              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1457  RISE      16
I__370/I                             Odrv12                         0             10417   1205  RISE       1
I__370/O                             Odrv12                      1073             11490   1205  RISE       1
I__382/I                             LocalMux                       0             11490   1205  RISE       1
I__382/O                             LocalMux                    1099             12589   1205  RISE       1
I__392/I                             SRMux                          0             12589   1205  RISE       1
I__392/O                             SRMux                        636             13225   1205  RISE       1
uart.data_Aux_esr_4_LC_9_5_0/sr      LogicCell40_SEQ_MODE_1000      0             13225   1205  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1072/I                                                ClkMux                         0              5132  RISE       1
I__1072/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_9_5_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_5_LC_8_2_5/lcout
Path End         : uart_frame_decoder.state_1_2_LC_8_1_7/in3
Capture Clock    : uart_frame_decoder.state_1_2_LC_8_1_7/clk
Setup Constraint : 8940p
Path slack       : 1231p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5590
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13000
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_8_2_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_5_LC_8_2_5/lcout                                  LogicCell40_SEQ_MODE_1000   1391              7410   -570  RISE       2
I__265/I                                                        LocalMux                       0              7410    728  RISE       1
I__265/O                                                        LocalMux                    1099              8510    728  RISE       1
I__267/I                                                        InMux                          0              8510    728  RISE       1
I__267/O                                                        InMux                        662              9172    728  RISE       1
uart_frame_decoder.state_1_srsts_0_i_a2_0_0_1_2_LC_8_1_0/in1    LogicCell40_SEQ_MODE_0000      0              9172    728  RISE       1
uart_frame_decoder.state_1_srsts_0_i_a2_0_0_1_2_LC_8_1_0/ltout  LogicCell40_SEQ_MODE_0000    887             10059    728  FALL       1
I__198/I                                                        CascadeMux                     0             10059    728  FALL       1
I__198/O                                                        CascadeMux                     0             10059    728  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_8_1_1/in2               LogicCell40_SEQ_MODE_0000      0             10059    728  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_8_1_1/lcout             LogicCell40_SEQ_MODE_0000   1179             11238    728  RISE       2
I__223/I                                                        LocalMux                       0             11238   1232  RISE       1
I__223/O                                                        LocalMux                    1099             12337   1232  RISE       1
I__225/I                                                        InMux                          0             12337   1232  RISE       1
I__225/O                                                        InMux                        662             13000   1232  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/in3                       LogicCell40_SEQ_MODE_1000      0             13000   1232  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1090/I                                                ClkMux                         0              5132  RISE       1
I__1090/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_Aux_esr_2_LC_7_2_0/sr
Capture Clock    : uart.data_Aux_esr_2_LC_7_2_0/clk
Setup Constraint : 8940p
Path slack       : 1245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -5934  RISE      12
I__1152/I                            LocalMux                       0              7410  -3033  RISE       1
I__1152/O                            LocalMux                    1099              8510  -3033  RISE       1
I__1160/I                            InMux                          0              8510  -1457  RISE       1
I__1160/O                            InMux                        662              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1457  RISE      16
I__366/I                             Odrv4                          0             10417  -1457  RISE       1
I__366/O                             Odrv4                        596             11013  -1457  RISE       1
I__375/I                             Span4Mux_s2_v                  0             11013   1245  RISE       1
I__375/O                             Span4Mux_s2_v                437             11450   1245  RISE       1
I__386/I                             LocalMux                       0             11450   1245  RISE       1
I__386/O                             LocalMux                    1099             12549   1245  RISE       1
I__396/I                             SRMux                          0             12549   1245  RISE       1
I__396/O                             SRMux                        636             13185   1245  RISE       1
uart.data_Aux_esr_2_LC_7_2_0/sr      LogicCell40_SEQ_MODE_1000      0             13185   1245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1089/I                                                ClkMux                         0              5132  RISE       1
I__1089/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_7_2_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_fast_4_LC_9_1_6/in2
Capture Clock    : uart.timer_Count_fast_4_LC_9_1_6/clk
Setup Constraint : 8940p
Path slack       : 1272p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5298
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                                   Odrv4                          0              7410   -464  RISE       1
I__548/O                                   Odrv4                        596              8006   -464  RISE       1
I__551/I                                   LocalMux                       0              8006   -464  RISE       1
I__551/O                                   LocalMux                    1099              9106   -464  RISE       1
I__553/I                                   InMux                          0              9106   -464  RISE       1
I__553/O                                   InMux                        662              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in1    LogicCell40_SEQ_MODE_0000      0              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1179             10947    411  RISE       8
I__824/I                                   LocalMux                       0             10947   1192  RISE       1
I__824/O                                   LocalMux                    1099             12046   1192  RISE       1
I__832/I                                   InMux                          0             12046   1271  RISE       1
I__832/O                                   InMux                        662             12708   1271  RISE       1
I__834/I                                   CascadeMux                     0             12708   1271  RISE       1
I__834/O                                   CascadeMux                     0             12708   1271  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/in2       LogicCell40_SEQ_MODE_1000      0             12708   1271  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_8_LC_12_2_7/in3
Capture Clock    : reset_module_System.count_8_LC_12_2_7/clk
Setup Constraint : 8940p
Path slack       : 1523p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5298
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
reset_module_System.count_7_LC_12_2_6/carryin           LogicCell40_SEQ_MODE_1000      0             11768  -3205  RISE       1
reset_module_System.count_7_LC_12_2_6/carryout          LogicCell40_SEQ_MODE_1000    278             12046  -3205  RISE       2
I__937/I                                                InMux                          0             12046   1523  RISE       1
I__937/O                                                InMux                        662             12708   1523  RISE       1
reset_module_System.count_8_LC_12_2_7/in3               LogicCell40_SEQ_MODE_1000      0             12708   1523  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_12_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_2_LC_10_1_1/in3
Capture Clock    : uart.timer_Count_2_LC_10_1_1/clk
Setup Constraint : 8940p
Path slack       : 1523p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5298
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                                   Odrv4                          0              7410   -464  RISE       1
I__548/O                                   Odrv4                        596              8006   -464  RISE       1
I__551/I                                   LocalMux                       0              8006   -464  RISE       1
I__551/O                                   LocalMux                    1099              9106   -464  RISE       1
I__553/I                                   InMux                          0              9106   -464  RISE       1
I__553/O                                   InMux                        662              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in1    LogicCell40_SEQ_MODE_0000      0              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1179             10947    411  RISE       8
I__822/I                                   LocalMux                       0             10947   1020  RISE       1
I__822/O                                   LocalMux                    1099             12046   1020  RISE       1
I__825/I                                   InMux                          0             12046   1523  RISE       1
I__825/O                                   InMux                        662             12708   1523  RISE       1
uart.timer_Count_2_LC_10_1_1/in3           LogicCell40_SEQ_MODE_1000      0             12708   1523  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_4_rep1_LC_9_1_7/in3
Capture Clock    : uart.timer_Count_4_rep1_LC_9_1_7/clk
Setup Constraint : 8940p
Path slack       : 1523p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5298
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                                   Odrv4                          0              7410   -464  RISE       1
I__548/O                                   Odrv4                        596              8006   -464  RISE       1
I__551/I                                   LocalMux                       0              8006   -464  RISE       1
I__551/O                                   LocalMux                    1099              9106   -464  RISE       1
I__553/I                                   InMux                          0              9106   -464  RISE       1
I__553/O                                   InMux                        662              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in1    LogicCell40_SEQ_MODE_0000      0              9768   -464  RISE       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000   1179             10947    411  RISE       8
I__824/I                                   LocalMux                       0             10947   1192  RISE       1
I__824/O                                   LocalMux                    1099             12046   1192  RISE       1
I__831/I                                   InMux                          0             12046   1523  RISE       1
I__831/O                                   InMux                        662             12708   1523  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/in3       LogicCell40_SEQ_MODE_1000      0             12708   1523  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_rdy_LC_11_4_0/in2
Capture Clock    : uart.data_rdy_LC_11_4_0/clk
Setup Constraint : 8940p
Path slack       : 1590p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4980
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12390
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -5934  RISE      12
I__1156/I                            Odrv4                          0              7410   1589  RISE       1
I__1156/O                            Odrv4                        596              8006   1589  RISE       1
I__1166/I                            LocalMux                       0              8006   1589  RISE       1
I__1166/O                            LocalMux                    1099              9106   1589  RISE       1
I__1169/I                            InMux                          0              9106   1589  RISE       1
I__1169/O                            InMux                        662              9768   1589  RISE       1
uart.data_rdy_RNO_0_LC_12_4_5/in3    LogicCell40_SEQ_MODE_0000      0              9768   1589  RISE       1
uart.data_rdy_RNO_0_LC_12_4_5/lcout  LogicCell40_SEQ_MODE_0000    861             10629   1589  RISE       1
I__1148/I                            LocalMux                       0             10629   1589  RISE       1
I__1148/O                            LocalMux                    1099             11728   1589  RISE       1
I__1149/I                            InMux                          0             11728   1589  RISE       1
I__1149/O                            InMux                        662             12390   1589  RISE       1
I__1150/I                            CascadeMux                     0             12390   1589  RISE       1
I__1150/O                            CascadeMux                     0             12390   1589  RISE       1
uart.data_rdy_LC_11_4_0/in2          LogicCell40_SEQ_MODE_1000      0             12390   1589  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_7_LC_12_2_6/in3
Capture Clock    : reset_module_System.count_7_LC_12_2_6/clk
Setup Constraint : 8940p
Path slack       : 1801p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5020
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12430
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
reset_module_System.count_6_LC_12_2_5/carryin           LogicCell40_SEQ_MODE_1000      0             11490  -3205  RISE       1
reset_module_System.count_6_LC_12_2_5/carryout          LogicCell40_SEQ_MODE_1000    278             11768  -3205  RISE       2
I__942/I                                                InMux                          0             11768   1801  RISE       1
I__942/O                                                InMux                        662             12430   1801  RISE       1
reset_module_System.count_7_LC_12_2_6/in3               LogicCell40_SEQ_MODE_1000      0             12430   1801  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_12_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.state_1_esr_5_LC_11_1_2/ce
Capture Clock    : uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk
Setup Constraint : 8940p
Path slack       : 1934p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5616
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13026
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout                          LogicCell40_SEQ_MODE_1000   1391              7410    411  RISE      11
I__1101/I                                              Odrv4                          0              7410   1934  RISE       1
I__1101/O                                              Odrv4                        596              8006   1934  RISE       1
I__1106/I                                              LocalMux                       0              8006   1934  RISE       1
I__1106/O                                              LocalMux                    1099              9106   1934  RISE       1
I__1112/I                                              InMux                          0              9106   1934  RISE       1
I__1112/O                                              InMux                        662              9768   1934  RISE       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/in3    LogicCell40_SEQ_MODE_0000      0              9768   1934  RISE       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/lcout  LogicCell40_SEQ_MODE_0000    861             10629   1934  RISE       3
I__754/I                                               Odrv4                          0             10629   1934  RISE       1
I__754/O                                               Odrv4                        596             11225   1934  RISE       1
I__755/I                                               LocalMux                       0             11225   1934  RISE       1
I__755/O                                               LocalMux                    1099             12324   1934  RISE       1
I__756/I                                               CEMux                          0             12324   1934  RISE       1
I__756/O                                               CEMux                        702             13026   1934  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/ce          LogicCell40_SEQ_MODE_1000      0             13026   1934  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.state_1_esr_4_LC_11_1_1/ce
Capture Clock    : uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk
Setup Constraint : 8940p
Path slack       : 1934p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5616
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13026
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout                          LogicCell40_SEQ_MODE_1000   1391              7410    411  RISE      11
I__1101/I                                              Odrv4                          0              7410   1934  RISE       1
I__1101/O                                              Odrv4                        596              8006   1934  RISE       1
I__1106/I                                              LocalMux                       0              8006   1934  RISE       1
I__1106/O                                              LocalMux                    1099              9106   1934  RISE       1
I__1112/I                                              InMux                          0              9106   1934  RISE       1
I__1112/O                                              InMux                        662              9768   1934  RISE       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/in3    LogicCell40_SEQ_MODE_0000      0              9768   1934  RISE       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/lcout  LogicCell40_SEQ_MODE_0000    861             10629   1934  RISE       3
I__754/I                                               Odrv4                          0             10629   1934  RISE       1
I__754/O                                               Odrv4                        596             11225   1934  RISE       1
I__755/I                                               LocalMux                       0             11225   1934  RISE       1
I__755/O                                               LocalMux                    1099             12324   1934  RISE       1
I__756/I                                               CEMux                          0             12324   1934  RISE       1
I__756/O                                               CEMux                        702             13026   1934  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/ce          LogicCell40_SEQ_MODE_1000      0             13026   1934  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.state_1_esr_3_LC_11_1_0/ce
Capture Clock    : uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk
Setup Constraint : 8940p
Path slack       : 1934p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14960

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5616
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13026
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout                          LogicCell40_SEQ_MODE_1000   1391              7410    411  RISE      11
I__1101/I                                              Odrv4                          0              7410   1934  RISE       1
I__1101/O                                              Odrv4                        596              8006   1934  RISE       1
I__1106/I                                              LocalMux                       0              8006   1934  RISE       1
I__1106/O                                              LocalMux                    1099              9106   1934  RISE       1
I__1112/I                                              InMux                          0              9106   1934  RISE       1
I__1112/O                                              InMux                        662              9768   1934  RISE       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/in3    LogicCell40_SEQ_MODE_0000      0              9768   1934  RISE       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/lcout  LogicCell40_SEQ_MODE_0000    861             10629   1934  RISE       3
I__754/I                                               Odrv4                          0             10629   1934  RISE       1
I__754/O                                               Odrv4                        596             11225   1934  RISE       1
I__755/I                                               LocalMux                       0             11225   1934  RISE       1
I__755/O                                               LocalMux                    1099             12324   1934  RISE       1
I__756/I                                               CEMux                          0             12324   1934  RISE       1
I__756/O                                               CEMux                        702             13026   1934  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/ce          LogicCell40_SEQ_MODE_1000      0             13026   1934  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_6_LC_12_2_5/in3
Capture Clock    : reset_module_System.count_6_LC_12_2_5/clk
Setup Constraint : 8940p
Path slack       : 2079p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4742
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12152
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
reset_module_System.count_5_LC_12_2_4/carryin           LogicCell40_SEQ_MODE_1000      0             11212  -3205  RISE       1
reset_module_System.count_5_LC_12_2_4/carryout          LogicCell40_SEQ_MODE_1000    278             11490  -3205  RISE       2
I__947/I                                                InMux                          0             11490   2079  RISE       1
I__947/O                                                InMux                        662             12152   2079  RISE       1
reset_module_System.count_6_LC_12_2_5/in3               LogicCell40_SEQ_MODE_1000      0             12152   2079  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_12_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_Aux_esr_3_LC_9_4_0/sr
Capture Clock    : uart.data_Aux_esr_3_LC_9_4_0/clk
Setup Constraint : 8940p
Path slack       : 2278p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4742
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12152
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410  -5934  RISE      12
I__1152/I                            LocalMux                       0              7410  -3033  RISE       1
I__1152/O                            LocalMux                    1099              8510  -3033  RISE       1
I__1160/I                            InMux                          0              8510  -1457  RISE       1
I__1160/O                            InMux                        662              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1457  RISE       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1457  RISE      16
I__369/I                             LocalMux                       0             10417   2278  RISE       1
I__369/O                             LocalMux                    1099             11516   2278  RISE       1
I__381/I                             SRMux                          0             11516   2278  RISE       1
I__381/O                             SRMux                        636             12152   2278  RISE       1
uart.data_Aux_esr_3_LC_9_4_0/sr      LogicCell40_SEQ_MODE_1000      0             12152   2278  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1077/I                                                ClkMux                         0              5132  RISE       1
I__1077/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_9_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_5_LC_12_2_4/in3
Capture Clock    : reset_module_System.count_5_LC_12_2_4/clk
Setup Constraint : 8940p
Path slack       : 2357p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4464
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
reset_module_System.count_4_LC_12_2_3/carryin           LogicCell40_SEQ_MODE_1000      0             10933  -3205  RISE       1
reset_module_System.count_4_LC_12_2_3/carryout          LogicCell40_SEQ_MODE_1000    278             11212  -3205  RISE       2
I__954/I                                                InMux                          0             11212   2357  RISE       1
I__954/O                                                InMux                        662             11874   2357  RISE       1
reset_module_System.count_5_LC_12_2_4/in3               LogicCell40_SEQ_MODE_1000      0             11874   2357  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_12_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_fast_LC_10_2_3/lcout
Path End         : uart_frame_decoder.state_1_2_LC_8_1_7/in2
Capture Clock    : uart_frame_decoder.state_1_2_LC_8_1_7/clk
Setup Constraint : 8940p
Path slack       : 2557p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4013
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11423
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_fast_LC_10_2_3/clk             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_fast_LC_10_2_3/lcout                LogicCell40_SEQ_MODE_1000   1391              7410  -2914  RISE       4
I__893/I                                                      Odrv4                          0              7410     66  RISE       1
I__893/O                                                      Odrv4                        596              8006     66  RISE       1
I__897/I                                                      Span4Mux_s1_v                  0              8006     66  RISE       1
I__897/O                                                      Span4Mux_s1_v                344              8351     66  RISE       1
I__900/I                                                      LocalMux                       0              8351     66  RISE       1
I__900/O                                                      LocalMux                    1099              9450     66  RISE       1
I__902/I                                                      InMux                          0              9450     66  RISE       1
I__902/O                                                      InMux                        662             10112     66  RISE       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_0_LC_8_1_5/in3    LogicCell40_SEQ_MODE_0000      0             10112     66  RISE       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_0_LC_8_1_5/ltout  LogicCell40_SEQ_MODE_0000    609             10722     66  FALL       1
I__232/I                                                      CascadeMux                     0             10722     66  FALL       1
I__232/O                                                      CascadeMux                     0             10722     66  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/in2      LogicCell40_SEQ_MODE_0000      0             10722     66  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/ltout    LogicCell40_SEQ_MODE_0000    702             11423   2556  RISE       1
I__226/I                                                      CascadeMux                     0             11423   2556  RISE       1
I__226/O                                                      CascadeMux                     0             11423   2556  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/in2                     LogicCell40_SEQ_MODE_1000      0             11423   2556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1090/I                                                ClkMux                         0              5132  RISE       1
I__1090/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_3_3/lcout
Path End         : uart.bit_Count_1_LC_8_3_2/in2
Capture Clock    : uart.bit_Count_1_LC_8_3_2/clk
Setup Constraint : 8940p
Path slack       : 2623p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3947
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11357
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_3_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410  -4821  RISE      13
I__779/I                               Odrv4                          0              7410   2622  RISE       1
I__779/O                               Odrv4                        596              8006   2622  RISE       1
I__791/I                               LocalMux                       0              8006   2622  RISE       1
I__791/O                               LocalMux                    1099              9106   2622  RISE       1
I__797/I                               InMux                          0              9106   2622  RISE       1
I__797/O                               InMux                        662              9768   2622  RISE       1
uart.bit_Count_RNO_3_1_LC_8_3_0/in1    LogicCell40_SEQ_MODE_0000      0              9768   2622  RISE       1
uart.bit_Count_RNO_3_1_LC_8_3_0/ltout  LogicCell40_SEQ_MODE_0000    887             10655   2622  FALL       1
I__249/I                               CascadeMux                     0             10655   2622  FALL       1
I__249/O                               CascadeMux                     0             10655   2622  FALL       1
uart.bit_Count_RNO_1_1_LC_8_3_1/in2    LogicCell40_SEQ_MODE_0000      0             10655   2622  FALL       1
uart.bit_Count_RNO_1_1_LC_8_3_1/ltout  LogicCell40_SEQ_MODE_0000    702             11357   2622  RISE       1
I__248/I                               CascadeMux                     0             11357   2622  RISE       1
I__248/O                               CascadeMux                     0             11357   2622  RISE       1
uart.bit_Count_1_LC_8_3_2/in2          LogicCell40_SEQ_MODE_1000      0             11357   2622  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_4_LC_12_2_3/in3
Capture Clock    : reset_module_System.count_4_LC_12_2_3/clk
Setup Constraint : 8940p
Path slack       : 2635p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4186
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11596
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
reset_module_System.count_3_LC_12_2_2/carryin           LogicCell40_SEQ_MODE_1000      0             10655  -3205  RISE       1
reset_module_System.count_3_LC_12_2_2/carryout          LogicCell40_SEQ_MODE_1000    278             10933  -3205  RISE       2
I__959/I                                                InMux                          0             10933   2636  RISE       1
I__959/O                                                InMux                        662             11596   2636  RISE       1
reset_module_System.count_4_LC_12_2_3/in3               LogicCell40_SEQ_MODE_1000      0             11596   2636  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_12_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_3_4/lcout
Path End         : uart.state_4_LC_10_4_1/in2
Capture Clock    : uart.state_4_LC_10_4_1/clk
Setup Constraint : 8940p
Path slack       : 2914p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3656
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11066
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_3_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7410  -3417  RISE       8
I__500/I                            Odrv4                          0              7410   2914  RISE       1
I__500/O                            Odrv4                        596              8006   2914  RISE       1
I__507/I                            Span4Mux_v                     0              8006   2914  RISE       1
I__507/O                            Span4Mux_v                   596              8602   2914  RISE       1
I__512/I                            LocalMux                       0              8602   2914  RISE       1
I__512/O                            LocalMux                    1099              9702   2914  RISE       1
I__513/I                            InMux                          0              9702   2914  RISE       1
I__513/O                            InMux                        662             10364   2914  RISE       1
I__514/I                            CascadeMux                     0             10364   2914  RISE       1
I__514/O                            CascadeMux                     0             10364   2914  RISE       1
uart.state_RNO_3_4_LC_10_4_0/in2    LogicCell40_SEQ_MODE_0000      0             10364   2914  RISE       1
uart.state_RNO_3_4_LC_10_4_0/ltout  LogicCell40_SEQ_MODE_0000    702             11066   2914  RISE       1
I__479/I                            CascadeMux                     0             11066   2914  RISE       1
I__479/O                            CascadeMux                     0             11066   2914  RISE       1
uart.state_4_LC_10_4_1/in2          LogicCell40_SEQ_MODE_1000      0             11066   2914  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_3_LC_12_2_2/in3
Capture Clock    : reset_module_System.count_3_LC_12_2_2/clk
Setup Constraint : 8940p
Path slack       : 2913p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3908
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11318
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout             LogicCell40_SEQ_MODE_1000   1391              7410  -3205  RISE       3
I__1140/I                                               Odrv4                          0              7410  -3205  RISE       1
I__1140/O                                               Odrv4                        596              8006  -3205  RISE       1
I__1142/I                                               LocalMux                       0              8006  -3205  RISE       1
I__1142/O                                               LocalMux                    1099              9106  -3205  RISE       1
I__1145/I                                               InMux                          0              9106  -3205  RISE       1
I__1145/O                                               InMux                        662              9768  -3205  RISE       1
I__1147/I                                               CascadeMux                     0              9768  -3205  RISE       1
I__1147/O                                               CascadeMux                     0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/in2       LogicCell40_SEQ_MODE_0000      0              9768  -3205  RISE       1
reset_module_System.count_1_cry_1_c_LC_12_2_0/carryout  LogicCell40_SEQ_MODE_0000    609             10377  -3205  RISE       2
reset_module_System.count_RNO_0_2_LC_12_2_1/carryin     LogicCell40_SEQ_MODE_0000      0             10377  -3205  RISE       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout    LogicCell40_SEQ_MODE_0000    278             10655  -3205  RISE       2
I__964/I                                                InMux                          0             10655   2914  RISE       1
I__964/O                                                InMux                        662             11318   2914  RISE       1
reset_module_System.count_3_LC_12_2_2/in3               LogicCell40_SEQ_MODE_1000      0             11318   2914  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_12_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_12_4_1/lcout
Path End         : reset_module_System.reset_iso_LC_11_2_4/in2
Capture Clock    : reset_module_System.reset_iso_LC_11_2_4/clk
Setup Constraint : 8940p
Path slack       : 3166p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3404
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10814
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_12_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    252  RISE       2
I__978/I                                              Odrv4                          0              7410    252  RISE       1
I__978/O                                              Odrv4                        596              8006    252  RISE       1
I__980/I                                              Span4Mux_s1_v                  0              8006    252  RISE       1
I__980/O                                              Span4Mux_s1_v                344              8351    252  RISE       1
I__982/I                                              LocalMux                       0              8351    252  RISE       1
I__982/O                                              LocalMux                    1099              9450    252  RISE       1
I__983/I                                              InMux                          0              9450    252  RISE       1
I__983/O                                              InMux                        662             10112    252  RISE       1
I__984/I                                              CascadeMux                     0             10112    252  RISE       1
I__984/O                                              CascadeMux                     0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in2    LogicCell40_SEQ_MODE_0000      0             10112    252  RISE       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/ltout  LogicCell40_SEQ_MODE_0000    702             10814   3165  RISE       1
I__722/I                                              CascadeMux                     0             10814   3165  RISE       1
I__722/O                                              CascadeMux                     0             10814   3165  RISE       1
reset_module_System.reset_iso_LC_11_2_4/in2           LogicCell40_SEQ_MODE_1000      0             10814   3165  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.bit_Count_2_LC_7_3_4/in0
Capture Clock    : uart.bit_Count_2_LC_7_3_4/clk
Setup Constraint : 8940p
Path slack       : 3417p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2901
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10311
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout   LogicCell40_SEQ_MODE_1000   1391              7410  -5934  RISE      12
I__1157/I                      Odrv4                          0              7410   3086  RISE       1
I__1157/O                      Odrv4                        596              8006   3086  RISE       1
I__1167/I                      Span4Mux_s3_v                  0              8006   3086  RISE       1
I__1167/O                      Span4Mux_s3_v                543              8549   3086  RISE       1
I__1170/I                      LocalMux                       0              8549   3086  RISE       1
I__1170/O                      LocalMux                    1099              9649   3086  RISE       1
I__1173/I                      InMux                          0              9649   3417  RISE       1
I__1173/O                      InMux                        662             10311   3417  RISE       1
uart.bit_Count_2_LC_7_3_4/in0  LogicCell40_SEQ_MODE_1000      0             10311   3417  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.state_1_2_LC_8_1_7/in0
Capture Clock    : uart_frame_decoder.state_1_2_LC_8_1_7/clk
Setup Constraint : 8940p
Path slack       : 3444p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout              LogicCell40_SEQ_MODE_1000   1391              7410    411  RISE      11
I__1100/I                                  Odrv4                          0              7410    411  RISE       1
I__1100/O                                  Odrv4                        596              8006    411  RISE       1
I__1104/I                                  Span4Mux_h                     0              8006    675  RISE       1
I__1104/O                                  Span4Mux_h                   517              8523    675  RISE       1
I__1110/I                                  LocalMux                       0              8523    675  RISE       1
I__1110/O                                  LocalMux                    1099              9622    675  RISE       1
I__1118/I                                  InMux                          0              9622   3444  RISE       1
I__1118/O                                  InMux                        662             10284   3444  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/in0  LogicCell40_SEQ_MODE_1000      0             10284   3444  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1090/I                                                ClkMux                         0              5132  RISE       1
I__1090/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.state_3_LC_10_4_7/in0
Capture Clock    : uart.state_3_LC_10_4_7/clk
Setup Constraint : 8940p
Path slack       : 3483p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2835
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10245
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE      12
I__592/I                                   Odrv12                         0              7410    715  RISE       1
I__592/O                                   Odrv12                      1073              8483    715  RISE       1
I__598/I                                   LocalMux                       0              8483    715  RISE       1
I__598/O                                   LocalMux                    1099              9583    715  RISE       1
I__605/I                                   InMux                          0              9583   3483  RISE       1
I__605/O                                   InMux                        662             10245   3483  RISE       1
uart.state_3_LC_10_4_7/in0                 LogicCell40_SEQ_MODE_1000      0             10245   3483  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart.bit_Count_2_LC_7_3_4/sr
Capture Clock    : uart.bit_Count_2_LC_7_3_4/clk
Setup Constraint : 8940p
Path slack       : 3576p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3444
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10854
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2146  RISE       9
I__1046/I                                      Odrv4                          0              7410   3576  RISE       1
I__1046/O                                      Odrv4                        596              8006   3576  RISE       1
I__1052/I                                      Span4Mux_h                     0              8006   3576  RISE       1
I__1052/O                                      Span4Mux_h                   517              8523   3576  RISE       1
I__1056/I                                      Span4Mux_v                     0              8523   3576  RISE       1
I__1056/O                                      Span4Mux_v                   596              9119   3576  RISE       1
I__1059/I                                      LocalMux                       0              9119   3576  RISE       1
I__1059/O                                      LocalMux                    1099             10218   3576  RISE       1
I__1061/I                                      SRMux                          0             10218   3576  RISE       1
I__1061/O                                      SRMux                        636             10854   3576  RISE       1
uart.bit_Count_2_LC_7_3_4/sr                   LogicCell40_SEQ_MODE_1000      0             10854   3576  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart.bit_Count_0_LC_7_3_1/sr
Capture Clock    : uart.bit_Count_0_LC_7_3_1/clk
Setup Constraint : 8940p
Path slack       : 3576p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3444
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10854
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2146  RISE       9
I__1046/I                                      Odrv4                          0              7410   3576  RISE       1
I__1046/O                                      Odrv4                        596              8006   3576  RISE       1
I__1052/I                                      Span4Mux_h                     0              8006   3576  RISE       1
I__1052/O                                      Span4Mux_h                   517              8523   3576  RISE       1
I__1056/I                                      Span4Mux_v                     0              8523   3576  RISE       1
I__1056/O                                      Span4Mux_v                   596              9119   3576  RISE       1
I__1059/I                                      LocalMux                       0              9119   3576  RISE       1
I__1059/O                                      LocalMux                    1099             10218   3576  RISE       1
I__1061/I                                      SRMux                          0             10218   3576  RISE       1
I__1061/O                                      SRMux                        636             10854   3576  RISE       1
uart.bit_Count_0_LC_7_3_1/sr                   LogicCell40_SEQ_MODE_1000      0             10854   3576  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.state_0_LC_8_5_0/in2
Capture Clock    : uart.state_0_LC_8_5_0/clk
Setup Constraint : 8940p
Path slack       : 3616p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2954
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10364
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE      12
I__594/I                                   Odrv4                          0              7410   1112  RISE       1
I__594/O                                   Odrv4                        596              8006   1112  RISE       1
I__602/I                                   Span4Mux_v                     0              8006   3616  RISE       1
I__602/O                                   Span4Mux_v                   596              8602   3616  RISE       1
I__608/I                                   LocalMux                       0              8602   3616  RISE       1
I__608/O                                   LocalMux                    1099              9702   3616  RISE       1
I__613/I                                   InMux                          0              9702   3616  RISE       1
I__613/O                                   InMux                        662             10364   3616  RISE       1
I__615/I                                   CascadeMux                     0             10364   3616  RISE       1
I__615/O                                   CascadeMux                     0             10364   3616  RISE       1
uart.state_0_LC_8_5_0/in2                  LogicCell40_SEQ_MODE_1000      0             10364   3616  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.bit_Count_2_LC_7_3_4/in1
Capture Clock    : uart.bit_Count_2_LC_7_3_4/clk
Setup Constraint : 8940p
Path slack       : 3616p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout   LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__678/I                       Odrv4                          0              7410   2848  RISE       1
I__678/O                       Odrv4                        596              8006   2848  RISE       1
I__690/I                       Span4Mux_h                     0              8006   3616  RISE       1
I__690/O                       Span4Mux_h                   517              8523   3616  RISE       1
I__696/I                       LocalMux                       0              8523   3616  RISE       1
I__696/O                       LocalMux                    1099              9622   3616  RISE       1
I__700/I                       InMux                          0              9622   3616  RISE       1
I__700/O                       InMux                        662             10284   3616  RISE       1
uart.bit_Count_2_LC_7_3_4/in1  LogicCell40_SEQ_MODE_1000      0             10284   3616  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.state_1_1_LC_7_1_3/in1
Capture Clock    : uart_frame_decoder.state_1_1_LC_7_1_3/clk
Setup Constraint : 8940p
Path slack       : 3616p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout              LogicCell40_SEQ_MODE_1000   1391              7410    411  RISE      11
I__1100/I                                  Odrv4                          0              7410    411  RISE       1
I__1100/O                                  Odrv4                        596              8006    411  RISE       1
I__1105/I                                  Span4Mux_h                     0              8006    411  RISE       1
I__1105/O                                  Span4Mux_h                   517              8523    411  RISE       1
I__1111/I                                  LocalMux                       0              8523    411  RISE       1
I__1111/O                                  LocalMux                    1099              9622    411  RISE       1
I__1122/I                                  InMux                          0              9622   3616  RISE       1
I__1122/O                                  InMux                        662             10284   3616  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/in1  LogicCell40_SEQ_MODE_1000      0             10284   3616  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart.bit_Count_1_LC_8_3_2/sr
Capture Clock    : uart.bit_Count_1_LC_8_3_2/clk
Setup Constraint : 8940p
Path slack       : 3748p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3272
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2146  RISE       9
I__1045/I                                      Odrv4                          0              7410   3748  RISE       1
I__1045/O                                      Odrv4                        596              8006   3748  RISE       1
I__1051/I                                      Span4Mux_s1_v                  0              8006   3748  RISE       1
I__1051/O                                      Span4Mux_s1_v                344              8351   3748  RISE       1
I__1055/I                                      Span4Mux_v                     0              8351   3748  RISE       1
I__1055/O                                      Span4Mux_v                   596              8947   3748  RISE       1
I__1058/I                                      LocalMux                       0              8947   3748  RISE       1
I__1058/O                                      LocalMux                    1099             10046   3748  RISE       1
I__1060/I                                      SRMux                          0             10046   3748  RISE       1
I__1060/O                                      SRMux                        636             10682   3748  RISE       1
uart.bit_Count_1_LC_8_3_2/sr                   LogicCell40_SEQ_MODE_1000      0             10682   3748  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.state_1_LC_8_5_4/in3
Capture Clock    : uart.state_1_LC_8_5_4/clk
Setup Constraint : 8940p
Path slack       : 3867p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2954
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10364
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE      12
I__594/I                                   Odrv4                          0              7410   1112  RISE       1
I__594/O                                   Odrv4                        596              8006   1112  RISE       1
I__602/I                                   Span4Mux_v                     0              8006   3616  RISE       1
I__602/O                                   Span4Mux_v                   596              8602   3616  RISE       1
I__609/I                                   LocalMux                       0              8602   3867  RISE       1
I__609/O                                   LocalMux                    1099              9702   3867  RISE       1
I__614/I                                   InMux                          0              9702   3867  RISE       1
I__614/O                                   InMux                        662             10364   3867  RISE       1
uart.state_1_LC_8_5_4/in3                  LogicCell40_SEQ_MODE_1000      0             10364   3867  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_13_3_3/in3
Capture Clock    : uart_frame_decoder.source_data_valid_LC_13_3_3/clk
Setup Constraint : 8940p
Path slack       : 3920p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2901
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10311
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout                       LogicCell40_SEQ_MODE_1000   1391              7410    411  RISE      11
I__1102/I                                           Odrv4                          0              7410   3920  RISE       1
I__1102/O                                           Odrv4                        596              8006   3920  RISE       1
I__1107/I                                           Span4Mux_s3_v                  0              8006   3920  RISE       1
I__1107/O                                           Span4Mux_s3_v                543              8549   3920  RISE       1
I__1113/I                                           LocalMux                       0              8549   3920  RISE       1
I__1113/O                                           LocalMux                    1099              9649   3920  RISE       1
I__1123/I                                           InMux                          0              9649   3920  RISE       1
I__1123/O                                           InMux                        662             10311   3920  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/in3  LogicCell40_SEQ_MODE_1000      0             10311   3920  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1070/I                                                ClkMux                         0              5132  RISE       1
I__1070/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_4_LC_9_5_0/lcout
Path End         : uart.data_esr_4_LC_8_2_4/in3
Capture Clock    : uart.data_esr_4_LC_8_2_4/clk
Setup Constraint : 8940p
Path slack       : 3947p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2874
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10284
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1072/I                                                ClkMux                         0              5132  RISE       1
I__1072/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_9_5_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_4_LC_9_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3947  RISE       1
I__406/I                            Odrv4                          0              7410   3947  RISE       1
I__406/O                            Odrv4                        596              8006   3947  RISE       1
I__407/I                            Span4Mux_h                     0              8006   3947  RISE       1
I__407/O                            Span4Mux_h                   517              8523   3947  RISE       1
I__408/I                            LocalMux                       0              8523   3947  RISE       1
I__408/O                            LocalMux                    1099              9622   3947  RISE       1
I__409/I                            InMux                          0              9622   3947  RISE       1
I__409/O                            InMux                        662             10284   3947  RISE       1
uart.data_esr_4_LC_8_2_4/in3        LogicCell40_SEQ_MODE_1000      0             10284   3947  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_8_2_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_3_LC_9_4_0/lcout
Path End         : uart.data_esr_3_LC_8_2_3/in0
Capture Clock    : uart.data_esr_3_LC_8_2_3/clk
Setup Constraint : 8940p
Path slack       : 3960p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1077/I                                                ClkMux                         0              5132  RISE       1
I__1077/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_9_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_3_LC_9_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3960  RISE       1
I__413/I                            Odrv4                          0              7410   3960  RISE       1
I__413/O                            Odrv4                        596              8006   3960  RISE       1
I__414/I                            LocalMux                       0              8006   3960  RISE       1
I__414/O                            LocalMux                    1099              9106   3960  RISE       1
I__415/I                            InMux                          0              9106   3960  RISE       1
I__415/O                            InMux                        662              9768   3960  RISE       1
uart.data_esr_3_LC_8_2_3/in0        LogicCell40_SEQ_MODE_1000      0              9768   3960  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_8_2_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_7_LC_7_5_3/lcout
Path End         : uart.data_esr_7_LC_8_2_7/in0
Capture Clock    : uart.data_esr_7_LC_8_2_7/clk
Setup Constraint : 8940p
Path slack       : 3960p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1080/I                                                ClkMux                         0              5132  RISE       1
I__1080/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_7_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_7_LC_7_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3960  RISE       1
I__255/I                            Odrv4                          0              7410   3960  RISE       1
I__255/O                            Odrv4                        596              8006   3960  RISE       1
I__256/I                            LocalMux                       0              8006   3960  RISE       1
I__256/O                            LocalMux                    1099              9106   3960  RISE       1
I__257/I                            InMux                          0              9106   3960  RISE       1
I__257/O                            InMux                        662              9768   3960  RISE       1
uart.data_esr_7_LC_8_2_7/in0        LogicCell40_SEQ_MODE_1000      0              9768   3960  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_8_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_5_LC_8_6_0/lcout
Path End         : uart.data_esr_5_LC_8_2_5/in3
Capture Clock    : uart.data_esr_5_LC_8_2_5/clk
Setup Constraint : 8940p
Path slack       : 3986p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2835
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10245
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1071/I                                                ClkMux                         0              5132  RISE       1
I__1071/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_5_LC_8_6_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3987  RISE       1
I__292/I                            Odrv12                         0              7410   3987  RISE       1
I__292/O                            Odrv12                      1073              8483   3987  RISE       1
I__293/I                            LocalMux                       0              8483   3987  RISE       1
I__293/O                            LocalMux                    1099              9583   3987  RISE       1
I__294/I                            InMux                          0              9583   3987  RISE       1
I__294/O                            InMux                        662             10245   3987  RISE       1
uart.data_esr_5_LC_8_2_5/in3        LogicCell40_SEQ_MODE_1000      0             10245   3987  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_8_2_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_2_LC_8_1_7/lcout
Path End         : uart_frame_decoder.state_1_esr_3_LC_11_1_0/in3
Capture Clock    : uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk
Setup Constraint : 8940p
Path slack       : 3986p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2835
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10245
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1090/I                                                ClkMux                         0              5132  RISE       1
I__1090/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_2_LC_8_1_7/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   1603  RISE       4
I__728/I                                        Odrv12                         0              7410   3987  RISE       1
I__728/O                                        Odrv12                      1073              8483   3987  RISE       1
I__731/I                                        LocalMux                       0              8483   3987  RISE       1
I__731/O                                        LocalMux                    1099              9583   3987  RISE       1
I__733/I                                        InMux                          0              9583   3987  RISE       1
I__733/O                                        InMux                        662             10245   3987  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/in3  LogicCell40_SEQ_MODE_1000      0             10245   3987  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_6_LC_7_6_0/lcout
Path End         : uart.data_esr_6_LC_8_2_6/in3
Capture Clock    : uart.data_esr_6_LC_8_2_6/clk
Setup Constraint : 8940p
Path slack       : 4026p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2795
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10205
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1075/I                                                ClkMux                         0              5132  RISE       1
I__1075/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_6_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   4026  RISE       1
I__260/I                            Odrv4                          0              7410   4026  RISE       1
I__260/O                            Odrv4                        596              8006   4026  RISE       1
I__261/I                            Span4Mux_s2_v                  0              8006   4026  RISE       1
I__261/O                            Span4Mux_s2_v                437              8443   4026  RISE       1
I__262/I                            LocalMux                       0              8443   4026  RISE       1
I__262/O                            LocalMux                    1099              9543   4026  RISE       1
I__263/I                            InMux                          0              9543   4026  RISE       1
I__263/O                            InMux                        662             10205   4026  RISE       1
uart.data_esr_6_LC_8_2_6/in3        LogicCell40_SEQ_MODE_1000      0             10205   4026  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_8_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_13_3_3/sr
Capture Clock    : uart_frame_decoder.source_data_valid_LC_13_3_3/clk
Setup Constraint : 8940p
Path slack       : 4093p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2927
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10337
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout      LogicCell40_SEQ_MODE_1000   1391              7410   2146  RISE       9
I__1045/I                                          Odrv4                          0              7410   3748  RISE       1
I__1045/O                                          Odrv4                        596              8006   3748  RISE       1
I__1050/I                                          Span4Mux_v                     0              8006   4092  RISE       1
I__1050/O                                          Span4Mux_v                   596              8602   4092  RISE       1
I__1054/I                                          LocalMux                       0              8602   4092  RISE       1
I__1054/O                                          LocalMux                    1099              9702   4092  RISE       1
I__1057/I                                          SRMux                          0              9702   4092  RISE       1
I__1057/O                                          SRMux                        636             10337   4092  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/sr  LogicCell40_SEQ_MODE_1000      0             10337   4092  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1070/I                                                ClkMux                         0              5132  RISE       1
I__1070/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout
Path End         : uart_frame_decoder.state_1_6_LC_10_2_0/in1
Capture Clock    : uart_frame_decoder.state_1_6_LC_10_2_0/clk
Setup Constraint : 8940p
Path slack       : 4132p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    689  RISE       4
I__570/I                                          Odrv4                          0              7410   4132  RISE       1
I__570/O                                          Odrv4                        596              8006   4132  RISE       1
I__573/I                                          LocalMux                       0              8006   4132  RISE       1
I__573/O                                          LocalMux                    1099              9106   4132  RISE       1
I__577/I                                          InMux                          0              9106   4132  RISE       1
I__577/O                                          InMux                        662              9768   4132  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/in1        LogicCell40_SEQ_MODE_1000      0              9768   4132  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_8_5_4/lcout
Path End         : uart.state_2_LC_9_2_7/in1
Capture Clock    : uart.state_2_LC_9_2_7/clk
Setup Constraint : 8940p
Path slack       : 4132p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_8_5_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   1020  RISE       3
I__440/I                     Odrv4                          0              7410   1020  RISE       1
I__440/O                     Odrv4                        596              8006   1020  RISE       1
I__443/I                     LocalMux                       0              8006   4132  RISE       1
I__443/O                     LocalMux                    1099              9106   4132  RISE       1
I__446/I                     InMux                          0              9106   4132  RISE       1
I__446/O                     InMux                        662              9768   4132  RISE       1
uart.state_2_LC_9_2_7/in1    LogicCell40_SEQ_MODE_1000      0              9768   4132  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1085/I                                                ClkMux                         0              5132  RISE       1
I__1085/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_1_LC_9_1_4/in2
Capture Clock    : uart.timer_Count_1_LC_9_1_4/clk
Setup Constraint : 8940p
Path slack       : 4212p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__548/I                            Odrv4                          0              7410   -464  RISE       1
I__548/O                            Odrv4                        596              8006   -464  RISE       1
I__551/I                            LocalMux                       0              8006   -464  RISE       1
I__551/O                            LocalMux                    1099              9106   -464  RISE       1
I__554/I                            InMux                          0              9106   4212  RISE       1
I__554/O                            InMux                        662              9768   4212  RISE       1
I__555/I                            CascadeMux                     0              9768   4212  RISE       1
I__555/O                            CascadeMux                     0              9768   4212  RISE       1
uart.timer_Count_1_LC_9_1_4/in2     LogicCell40_SEQ_MODE_1000      0              9768   4212  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.state_1_6_LC_10_2_0/in2
Capture Clock    : uart_frame_decoder.state_1_6_LC_10_2_0/clk
Setup Constraint : 8940p
Path slack       : 4212p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout               LogicCell40_SEQ_MODE_1000   1391              7410    411  RISE      11
I__1103/I                                   Odrv4                          0              7410   4212  RISE       1
I__1103/O                                   Odrv4                        596              8006   4212  RISE       1
I__1108/I                                   LocalMux                       0              8006   4212  RISE       1
I__1108/O                                   LocalMux                    1099              9106   4212  RISE       1
I__1114/I                                   InMux                          0              9106   4212  RISE       1
I__1114/O                                   InMux                        662              9768   4212  RISE       1
I__1124/I                                   CascadeMux                     0              9768   4212  RISE       1
I__1124/O                                   CascadeMux                     0              9768   4212  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/in2  LogicCell40_SEQ_MODE_1000      0              9768   4212  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart.data_rdy_LC_11_4_0/sr
Capture Clock    : uart.data_rdy_LC_11_4_0/clk
Setup Constraint : 8940p
Path slack       : 4212p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2808
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10218
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2146  RISE       9
I__1044/I                                      Odrv12                         0              7410   4212  RISE       1
I__1044/O                                      Odrv12                      1073              8483   4212  RISE       1
I__1049/I                                      LocalMux                       0              8483   4212  RISE       1
I__1049/O                                      LocalMux                    1099              9583   4212  RISE       1
I__1053/I                                      SRMux                          0              9583   4212  RISE       1
I__1053/O                                      SRMux                        636             10218   4212  RISE       1
uart.data_rdy_LC_11_4_0/sr                     LogicCell40_SEQ_MODE_1000      0             10218   4212  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_1_LC_8_4_2/lcout
Path End         : uart.data_esr_1_LC_8_2_1/in3
Capture Clock    : uart.data_esr_1_LC_8_2_1/clk
Setup Constraint : 8940p
Path slack       : 4463p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1081/I                                                ClkMux                         0              5132  RISE       1
I__1081/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_8_4_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_1_LC_8_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   4463  RISE       1
I__277/I                            Odrv4                          0              7410   4463  RISE       1
I__277/O                            Odrv4                        596              8006   4463  RISE       1
I__278/I                            LocalMux                       0              8006   4463  RISE       1
I__278/O                            LocalMux                    1099              9106   4463  RISE       1
I__279/I                            InMux                          0              9106   4463  RISE       1
I__279/O                            InMux                        662              9768   4463  RISE       1
uart.data_esr_1_LC_8_2_1/in3        LogicCell40_SEQ_MODE_1000      0              9768   4463  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_8_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_0_LC_7_4_0/lcout
Path End         : uart.data_esr_0_LC_8_2_0/in3
Capture Clock    : uart.data_esr_0_LC_8_2_0/clk
Setup Constraint : 8940p
Path slack       : 4463p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1083/I                                                ClkMux                         0              5132  RISE       1
I__1083/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_7_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_0_LC_7_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   4463  RISE       1
I__219/I                            Odrv4                          0              7410   4463  RISE       1
I__219/O                            Odrv4                        596              8006   4463  RISE       1
I__220/I                            LocalMux                       0              8006   4463  RISE       1
I__220/O                            LocalMux                    1099              9106   4463  RISE       1
I__221/I                            InMux                          0              9106   4463  RISE       1
I__221/O                            InMux                        662              9768   4463  RISE       1
uart.data_esr_0_LC_8_2_0/in3        LogicCell40_SEQ_MODE_1000      0              9768   4463  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_8_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_4_LC_11_1_1/lcout
Path End         : uart_frame_decoder.state_1_esr_5_LC_11_1_2/in3
Capture Clock    : uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk
Setup Constraint : 8940p
Path slack       : 4463p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2358
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9768
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_4_LC_11_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    106  RISE       3
I__580/I                                          Odrv4                          0              7410    106  RISE       1
I__580/O                                          Odrv4                        596              8006    106  RISE       1
I__582/I                                          LocalMux                       0              8006   4463  RISE       1
I__582/O                                          LocalMux                    1099              9106   4463  RISE       1
I__585/I                                          InMux                          0              9106   4463  RISE       1
I__585/O                                          InMux                        662              9768   4463  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/in3    LogicCell40_SEQ_MODE_1000      0              9768   4463  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_3_4/lcout
Path End         : uart.timer_Count_6_LC_10_3_4/in0
Capture Clock    : uart.timer_Count_6_LC_10_3_4/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE      12
I__905/I                            LocalMux                       0              7410  -6251  RISE       1
I__905/O                            LocalMux                    1099              8510  -6251  RISE       1
I__914/I                            InMux                          0              8510   4556  RISE       1
I__914/O                            InMux                        662              9172   4556  RISE       1
uart.timer_Count_6_LC_10_3_4/in0    LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_3_LC_9_1_5/in0
Capture Clock    : uart.timer_Count_3_LC_9_1_5/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   1020  RISE       8
I__353/I                            LocalMux                       0              7410   1020  RISE       1
I__353/O                            LocalMux                    1099              8510   1020  RISE       1
I__357/I                            InMux                          0              8510   4556  RISE       1
I__357/O                            InMux                        662              9172   4556  RISE       1
uart.timer_Count_3_LC_9_1_5/in0     LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_4_rep1_LC_9_1_7/in0
Capture Clock    : uart.timer_Count_4_rep1_LC_9_1_7/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout    LogicCell40_SEQ_MODE_1000   1391              7410   1020  RISE       8
I__353/I                              LocalMux                       0              7410   1020  RISE       1
I__353/O                              LocalMux                    1099              8510   1020  RISE       1
I__359/I                              InMux                          0              8510   4556  RISE       1
I__359/O                              InMux                        662              9172   4556  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/in0  LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_0_LC_8_5_0/lcout
Path End         : uart.state_0_LC_8_5_0/in0
Capture Clock    : uart.state_0_LC_8_5_0/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_0_LC_8_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   4556  RISE       2
I__313/I                     LocalMux                       0              7410   4556  RISE       1
I__313/O                     LocalMux                    1099              8510   4556  RISE       1
I__314/I                     InMux                          0              8510   4556  RISE       1
I__314/O                     InMux                        662              9172   4556  RISE       1
uart.state_0_LC_8_5_0/in0    LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_0_LC_8_5_0/lcout
Path End         : uart.state_1_LC_8_5_4/in0
Capture Clock    : uart.state_1_LC_8_5_4/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_0_LC_8_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   4556  RISE       2
I__313/I                     LocalMux                       0              7410   4556  RISE       1
I__313/O                     LocalMux                    1099              8510   4556  RISE       1
I__315/I                     InMux                          0              8510   4556  RISE       1
I__315/O                     InMux                        662              9172   4556  RISE       1
uart.state_1_LC_8_5_4/in0    LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_8_3_2/lcout
Path End         : uart.bit_Count_1_LC_8_3_2/in0
Capture Clock    : uart.bit_Count_1_LC_8_3_2/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_8_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -3099  RISE       9
I__480/I                         LocalMux                       0              7410  -3099  RISE       1
I__480/O                         LocalMux                    1099              8510  -3099  RISE       1
I__486/I                         InMux                          0              8510   4556  RISE       1
I__486/O                         InMux                        662              9172   4556  RISE       1
uart.bit_Count_1_LC_8_3_2/in0    LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart_frame_decoder.state_1_6_LC_10_2_0/in0
Capture Clock    : uart_frame_decoder.state_1_6_LC_10_2_0/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout   LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE      12
I__593/I                                    LocalMux                       0              7410    742  RISE       1
I__593/O                                    LocalMux                    1099              8510    742  RISE       1
I__600/I                                    InMux                          0              8510   4556  RISE       1
I__600/O                                    InMux                        662              9172   4556  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/in0  LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.timer_Count_1_LC_9_1_4/in0
Capture Clock    : uart.timer_Count_1_LC_9_1_4/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5655  RISE       5
I__640/I                           LocalMux                       0              7410    411  RISE       1
I__640/O                           LocalMux                    1099              8510    411  RISE       1
I__645/I                           InMux                          0              8510   4556  RISE       1
I__645/O                           InMux                        662              9172   4556  RISE       1
uart.timer_Count_1_LC_9_1_4/in0    LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_9_1_3/lcout
Path End         : uart.timer_Count_4_LC_9_1_3/in0
Capture Clock    : uart.timer_Count_4_LC_9_1_3/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_9_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5033  RISE       7
I__655/I                           LocalMux                       0              7410    927  RISE       1
I__655/O                           LocalMux                    1099              8510    927  RISE       1
I__661/I                           InMux                          0              8510   4556  RISE       1
I__661/O                           InMux                        662              9172   4556  RISE       1
uart.timer_Count_4_LC_9_1_3/in0    LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_3_3/lcout
Path End         : uart.data_rdy_LC_11_4_0/in0
Capture Clock    : uart.data_rdy_LC_11_4_0/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4821  RISE      13
I__780/I                            LocalMux                       0              7410   4556  RISE       1
I__780/O                            LocalMux                    1099              8510   4556  RISE       1
I__793/I                            InMux                          0              8510   4556  RISE       1
I__793/O                            InMux                        662              9172   4556  RISE       1
uart.data_rdy_LC_11_4_0/in0         LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_rep1_LC_11_3_7/lcout
Path End         : uart.timer_Count_2_rep1_LC_11_3_7/in0
Capture Clock    : uart.timer_Count_2_rep1_LC_11_3_7/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1069/I                                                ClkMux                         0              5132  RISE       1
I__1069/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_rep1_LC_11_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2265  RISE       5
I__812/I                                 LocalMux                       0              7410  -1152  RISE       1
I__812/O                                 LocalMux                    1099              8510  -1152  RISE       1
I__817/I                                 InMux                          0              8510   4556  RISE       1
I__817/O                                 InMux                        662              9172   4556  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/in0    LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1069/I                                                ClkMux                         0              5132  RISE       1
I__1069/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_3_1/lcout
Path End         : uart.timer_Count_5_LC_10_3_1/in0
Capture Clock    : uart.timer_Count_5_LC_10_3_1/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4503  RISE      13
I__839/I                            LocalMux                       0              7410  -4503  RISE       1
I__839/O                            LocalMux                    1099              8510  -4503  RISE       1
I__848/I                            InMux                          0              8510   4556  RISE       1
I__848/O                            InMux                        662              9172   4556  RISE       1
uart.timer_Count_5_LC_10_3_1/in0    LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_9_1_5/lcout
Path End         : uart.timer_Count_fast_4_LC_9_1_6/in0
Capture Clock    : uart.timer_Count_fast_4_LC_9_1_6/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1232
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13728

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_9_1_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7410  -2331  RISE       9
I__877/I                              LocalMux                       0              7410    861  RISE       1
I__877/O                              LocalMux                    1099              8510    861  RISE       1
I__885/I                              InMux                          0              8510   4556  RISE       1
I__885/O                              InMux                        662              9172   4556  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/in0  LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_fast_4_LC_9_1_6/in1
Capture Clock    : uart.timer_Count_fast_4_LC_9_1_6/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout    LogicCell40_SEQ_MODE_1000   1391              7410   1020  RISE       8
I__353/I                              LocalMux                       0              7410   1020  RISE       1
I__353/O                              LocalMux                    1099              8510   1020  RISE       1
I__360/I                              InMux                          0              8510   4728  RISE       1
I__360/O                              InMux                        662              9172   4728  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/in1  LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_9_1_5/lcout
Path End         : uart.timer_Count_4_rep1_LC_9_1_7/in1
Capture Clock    : uart.timer_Count_4_rep1_LC_9_1_7/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_9_1_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7410  -2331  RISE       9
I__877/I                              LocalMux                       0              7410    861  RISE       1
I__877/O                              LocalMux                    1099              8510    861  RISE       1
I__884/I                              InMux                          0              8510   4728  RISE       1
I__884/O                              InMux                        662              9172   4728  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/in1  LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.source_data_valid_LC_13_3_3/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_13_3_3/in1
Capture Clock    : uart_frame_decoder.source_data_valid_LC_13_3_3/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1070/I                                                ClkMux                         0              5132  RISE       1
I__1070/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.source_data_valid_LC_13_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   4728  RISE       2
I__1092/I                                             LocalMux                       0              7410   4728  RISE       1
I__1092/O                                             LocalMux                    1099              8510   4728  RISE       1
I__1094/I                                             InMux                          0              8510   4728  RISE       1
I__1094/O                                             InMux                        662              9172   4728  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1070/I                                                ClkMux                         0              5132  RISE       1
I__1070/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_21_LC_12_4_4/lcout
Path End         : reset_module_System.count_21_LC_12_4_4/in1
Capture Clock    : reset_module_System.count_21_LC_12_4_4/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_21_LC_12_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    503  RISE       2
I__1030/I                                     LocalMux                       0              7410   4728  RISE       1
I__1030/O                                     LocalMux                    1099              8510   4728  RISE       1
I__1032/I                                     InMux                          0              8510   4728  RISE       1
I__1032/O                                     InMux                        662              9172   4728  RISE       1
reset_module_System.count_21_LC_12_4_4/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_20_LC_12_4_3/lcout
Path End         : reset_module_System.count_20_LC_12_4_3/in1
Capture Clock    : reset_module_System.count_20_LC_12_4_3/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_20_LC_12_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -305  RISE       2
I__1211/I                                     LocalMux                       0              7410   3722  RISE       1
I__1211/O                                     LocalMux                    1099              8510   3722  RISE       1
I__1213/I                                     InMux                          0              8510   3722  RISE       1
I__1213/O                                     InMux                        662              9172   3722  RISE       1
reset_module_System.count_20_LC_12_4_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_16_LC_12_3_7/lcout
Path End         : reset_module_System.count_16_LC_12_3_7/in1
Capture Clock    : reset_module_System.count_16_LC_12_3_7/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_12_3_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_16_LC_12_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    530  RISE       2
I__993/I                                      LocalMux                       0              7410   2053  RISE       1
I__993/O                                      LocalMux                    1099              8510   2053  RISE       1
I__995/I                                      InMux                          0              8510   2053  RISE       1
I__995/O                                      InMux                        662              9172   2053  RISE       1
reset_module_System.count_16_LC_12_3_7/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_12_3_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_15_LC_12_3_6/lcout
Path End         : reset_module_System.count_15_LC_12_3_6/in1
Capture Clock    : reset_module_System.count_15_LC_12_3_6/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_12_3_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_15_LC_12_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    503  RISE       2
I__1034/I                                     LocalMux                       0              7410   1775  RISE       1
I__1034/O                                     LocalMux                    1099              8510   1775  RISE       1
I__1036/I                                     InMux                          0              8510   1775  RISE       1
I__1036/O                                     InMux                        662              9172   1775  RISE       1
reset_module_System.count_15_LC_12_3_6/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_12_3_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_14_LC_12_3_5/lcout
Path End         : reset_module_System.count_14_LC_12_3_5/in1
Capture Clock    : reset_module_System.count_14_LC_12_3_5/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_12_3_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_14_LC_12_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__1001/I                                     LocalMux                       0              7410   1497  RISE       1
I__1001/O                                     LocalMux                    1099              8510   1497  RISE       1
I__1003/I                                     InMux                          0              8510   1497  RISE       1
I__1003/O                                     InMux                        662              9172   1497  RISE       1
reset_module_System.count_14_LC_12_3_5/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_12_3_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_12_3_4/lcout
Path End         : reset_module_System.count_13_LC_12_3_4/in1
Capture Clock    : reset_module_System.count_13_LC_12_3_4/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_12_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    821  RISE       2
I__1025/I                                     LocalMux                       0              7410   1218  RISE       1
I__1025/O                                     LocalMux                    1099              8510   1218  RISE       1
I__1027/I                                     InMux                          0              8510   1218  RISE       1
I__1027/O                                     InMux                        662              9172   1218  RISE       1
reset_module_System.count_13_LC_12_3_4/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_12_LC_12_3_3/lcout
Path End         : reset_module_System.count_12_LC_12_3_3/in1
Capture Clock    : reset_module_System.count_12_LC_12_3_3/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_12_3_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_12_LC_12_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1073  RISE       2
I__1007/I                                     LocalMux                       0              7410    940  RISE       1
I__1007/O                                     LocalMux                    1099              8510    940  RISE       1
I__1009/I                                     InMux                          0              8510    940  RISE       1
I__1009/O                                     InMux                        662              9172    940  RISE       1
reset_module_System.count_12_LC_12_3_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_12_3_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_11_LC_12_3_2/lcout
Path End         : reset_module_System.count_11_LC_12_3_2/in1
Capture Clock    : reset_module_System.count_11_LC_12_3_2/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_12_3_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_11_LC_12_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1007  RISE       2
I__1012/I                                     LocalMux                       0              7410    662  RISE       1
I__1012/O                                     LocalMux                    1099              8510    662  RISE       1
I__1014/I                                     InMux                          0              8510    662  RISE       1
I__1014/O                                     InMux                        662              9172    662  RISE       1
reset_module_System.count_11_LC_12_3_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_12_3_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_10_LC_12_3_1/lcout
Path End         : reset_module_System.count_10_LC_12_3_1/in1
Capture Clock    : reset_module_System.count_10_LC_12_3_1/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_12_3_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_10_LC_12_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -689  RISE       2
I__928/I                                      LocalMux                       0              7410    384  RISE       1
I__928/O                                      LocalMux                    1099              8510    384  RISE       1
I__930/I                                      InMux                          0              8510    384  RISE       1
I__930/O                                      InMux                        662              9172    384  RISE       1
reset_module_System.count_10_LC_12_3_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_12_3_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_9_LC_12_3_0/lcout
Path End         : reset_module_System.count_9_LC_12_3_0/in1
Capture Clock    : reset_module_System.count_9_LC_12_3_0/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_12_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_9_LC_12_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1325  RISE       2
I__933/I                                     LocalMux                       0              7410    106  RISE       1
I__933/O                                     LocalMux                    1099              8510    106  RISE       1
I__935/I                                     InMux                          0              8510    106  RISE       1
I__935/O                                     InMux                        662              9172    106  RISE       1
reset_module_System.count_9_LC_12_3_0/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_12_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_8_LC_12_2_7/lcout
Path End         : reset_module_System.count_8_LC_12_2_7/in1
Capture Clock    : reset_module_System.count_8_LC_12_2_7/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_12_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_8_LC_12_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__939/I                                     LocalMux                       0              7410   -729  RISE       1
I__939/O                                     LocalMux                    1099              8510   -729  RISE       1
I__941/I                                     InMux                          0              8510   -729  RISE       1
I__941/O                                     InMux                        662              9172   -729  RISE       1
reset_module_System.count_8_LC_12_2_7/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_12_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_7_LC_12_2_6/lcout
Path End         : reset_module_System.count_7_LC_12_2_6/in1
Capture Clock    : reset_module_System.count_7_LC_12_2_6/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_12_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_7_LC_12_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1325  RISE       2
I__944/I                                     LocalMux                       0              7410  -1007  RISE       1
I__944/O                                     LocalMux                    1099              8510  -1007  RISE       1
I__946/I                                     InMux                          0              8510  -1007  RISE       1
I__946/O                                     InMux                        662              9172  -1007  RISE       1
reset_module_System.count_7_LC_12_2_6/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_12_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_6_LC_12_2_5/lcout
Path End         : reset_module_System.count_6_LC_12_2_5/in1
Capture Clock    : reset_module_System.count_6_LC_12_2_5/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_12_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_6_LC_12_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1285  RISE       2
I__949/I                                     LocalMux                       0              7410  -1285  RISE       1
I__949/O                                     LocalMux                    1099              8510  -1285  RISE       1
I__951/I                                     InMux                          0              8510  -1285  RISE       1
I__951/O                                     InMux                        662              9172  -1285  RISE       1
reset_module_System.count_6_LC_12_2_5/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_12_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_5_LC_12_2_4/lcout
Path End         : reset_module_System.count_5_LC_12_2_4/in1
Capture Clock    : reset_module_System.count_5_LC_12_2_4/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_12_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_5_LC_12_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1563  RISE       2
I__956/I                                     LocalMux                       0              7410  -1563  RISE       1
I__956/O                                     LocalMux                    1099              8510  -1563  RISE       1
I__958/I                                     InMux                          0              8510  -1563  RISE       1
I__958/O                                     InMux                        662              9172  -1563  RISE       1
reset_module_System.count_5_LC_12_2_4/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_12_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_4_LC_12_2_3/lcout
Path End         : reset_module_System.count_4_LC_12_2_3/in1
Capture Clock    : reset_module_System.count_4_LC_12_2_3/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_12_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_4_LC_12_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1841  RISE       2
I__960/I                                     LocalMux                       0              7410  -1841  RISE       1
I__960/O                                     LocalMux                    1099              8510  -1841  RISE       1
I__962/I                                     InMux                          0              8510  -1841  RISE       1
I__962/O                                     InMux                        662              9172  -1841  RISE       1
reset_module_System.count_4_LC_12_2_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_12_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_3_LC_12_2_2/lcout
Path End         : reset_module_System.count_3_LC_12_2_2/in1
Capture Clock    : reset_module_System.count_3_LC_12_2_2/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_12_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_3_LC_12_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2119  RISE       2
I__966/I                                     LocalMux                       0              7410  -2119  RISE       1
I__966/O                                     LocalMux                    1099              8510  -2119  RISE       1
I__968/I                                     InMux                          0              8510  -2119  RISE       1
I__968/O                                     InMux                        662              9172  -2119  RISE       1
reset_module_System.count_3_LC_12_2_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_12_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_2_LC_10_1_1/in1
Capture Clock    : uart.timer_Count_2_LC_10_1_1/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   1020  RISE       8
I__354/I                            LocalMux                       0              7410   4728  RISE       1
I__354/O                            LocalMux                    1099              8510   4728  RISE       1
I__361/I                            InMux                          0              8510   4728  RISE       1
I__361/O                            InMux                        662              9172   4728  RISE       1
uart.timer_Count_2_LC_10_1_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_3_1/lcout
Path End         : uart.bit_Count_0_LC_7_3_1/in1
Capture Clock    : uart.bit_Count_0_LC_7_3_1/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2649  RISE      13
I__518/I                         LocalMux                       0              7410   1311  RISE       1
I__518/O                         LocalMux                    1099              8510   1311  RISE       1
I__530/I                         InMux                          0              8510   4728  RISE       1
I__530/O                         InMux                        662              9172   4728  RISE       1
uart.bit_Count_0_LC_7_3_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_3_1/lcout
Path End         : uart.timer_Count_7_LC_10_3_3/in1
Capture Clock    : uart.timer_Count_7_LC_10_3_3/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4503  RISE      13
I__844/I                            LocalMux                       0              7410   4728  RISE       1
I__844/O                            LocalMux                    1099              8510   4728  RISE       1
I__857/I                            InMux                          0              8510   4728  RISE       1
I__857/O                            InMux                        662              9172   4728  RISE       1
uart.timer_Count_7_LC_10_3_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_12_4_1/lcout
Path End         : reset_module_System.count_18_LC_12_4_1/in1
Capture Clock    : reset_module_System.count_18_LC_12_4_1/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_12_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    252  RISE       2
I__979/I                                      LocalMux                       0              7410   3165  RISE       1
I__979/O                                      LocalMux                    1099              8510   3165  RISE       1
I__981/I                                      InMux                          0              8510   3165  RISE       1
I__981/O                                      InMux                        662              9172   3165  RISE       1
reset_module_System.count_18_LC_12_4_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_12_4_0/lcout
Path End         : reset_module_System.count_17_LC_12_4_0/in1
Capture Clock    : reset_module_System.count_17_LC_12_4_0/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_12_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1987  RISE       2
I__987/I                                      LocalMux                       0              7410   2887  RISE       1
I__987/O                                      LocalMux                    1099              8510   2887  RISE       1
I__989/I                                      InMux                          0              8510   2887  RISE       1
I__989/O                                      InMux                        662              9172   2887  RISE       1
reset_module_System.count_17_LC_12_4_0/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_12_4_2/lcout
Path End         : reset_module_System.count_19_LC_12_4_2/in1
Capture Clock    : reset_module_System.count_19_LC_12_4_2/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13900

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_12_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    437  RISE       2
I__1039/I                                     LocalMux                       0              7410   3444  RISE       1
I__1039/O                                     LocalMux                    1099              8510   3444  RISE       1
I__1041/I                                     InMux                          0              8510   3444  RISE       1
I__1041/O                                     InMux                        662              9172   3444  RISE       1
reset_module_System.count_19_LC_12_4_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_4_LC_9_1_3/in2
Capture Clock    : uart.timer_Count_4_LC_9_1_3/clk
Setup Constraint : 8940p
Path slack       : 4808p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   1020  RISE       8
I__353/I                            LocalMux                       0              7410   1020  RISE       1
I__353/O                            LocalMux                    1099              8510   1020  RISE       1
I__358/I                            InMux                          0              8510   4808  RISE       1
I__358/O                            InMux                        662              9172   4808  RISE       1
I__363/I                            CascadeMux                     0              9172   4808  RISE       1
I__363/O                            CascadeMux                     0              9172   4808  RISE       1
uart.timer_Count_4_LC_9_1_3/in2     LogicCell40_SEQ_MODE_1000      0              9172   4808  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_fast_3_LC_10_1_0/in2
Capture Clock    : uart.timer_Count_fast_3_LC_10_1_0/clk
Setup Constraint : 8940p
Path slack       : 4808p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   1020  RISE       8
I__354/I                               LocalMux                       0              7410   4728  RISE       1
I__354/O                               LocalMux                    1099              8510   4728  RISE       1
I__362/I                               InMux                          0              8510   4808  RISE       1
I__362/O                               InMux                        662              9172   4808  RISE       1
I__364/I                               CascadeMux                     0              9172   4808  RISE       1
I__364/O                               CascadeMux                     0              9172   4808  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/in2  LogicCell40_SEQ_MODE_1000      0              9172   4808  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_0_LC_11_2_2/lcout
Path End         : reset_module_System.count_0_LC_11_2_2/in2
Capture Clock    : reset_module_System.count_0_LC_11_2_2/clk
Setup Constraint : 8940p
Path slack       : 4808p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_11_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_0_LC_11_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2675  RISE       4
I__1132/I                                    LocalMux                       0              7410  -1457  RISE       1
I__1132/O                                    LocalMux                    1099              8510  -1457  RISE       1
I__1136/I                                    InMux                          0              8510   4808  RISE       1
I__1136/O                                    InMux                        662              9172   4808  RISE       1
I__1138/I                                    CascadeMux                     0              9172   4808  RISE       1
I__1138/O                                    CascadeMux                     0              9172   4808  RISE       1
reset_module_System.count_0_LC_11_2_2/in2    LogicCell40_SEQ_MODE_1000      0              9172   4808  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_11_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_1_LC_7_1_3/lcout
Path End         : uart_frame_decoder.state_1_1_LC_7_1_3/in2
Capture Clock    : uart_frame_decoder.state_1_1_LC_7_1_3/clk
Setup Constraint : 8940p
Path slack       : 4808p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_1_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   1457  RISE       5
I__235/I                                     LocalMux                       0              7410   1457  RISE       1
I__235/O                                     LocalMux                    1099              8510   1457  RISE       1
I__239/I                                     InMux                          0              8510   4808  RISE       1
I__239/O                                     InMux                        662              9172   4808  RISE       1
I__242/I                                     CascadeMux                     0              9172   4808  RISE       1
I__242/O                                     CascadeMux                     0              9172   4808  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/in2    LogicCell40_SEQ_MODE_1000      0              9172   4808  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_8_5_4/lcout
Path End         : uart.state_1_LC_8_5_4/in2
Capture Clock    : uart.state_1_LC_8_5_4/clk
Setup Constraint : 8940p
Path slack       : 4808p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_8_5_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   1020  RISE       3
I__441/I                     LocalMux                       0              7410   4808  RISE       1
I__441/O                     LocalMux                    1099              8510   4808  RISE       1
I__444/I                     InMux                          0              8510   4808  RISE       1
I__444/O                     InMux                        662              9172   4808  RISE       1
I__447/I                     CascadeMux                     0              9172   4808  RISE       1
I__447/O                     CascadeMux                     0              9172   4808  RISE       1
uart.state_1_LC_8_5_4/in2    LogicCell40_SEQ_MODE_1000      0              9172   4808  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_3_3/lcout
Path End         : uart.timer_Count_7_LC_10_3_3/in2
Capture Clock    : uart.timer_Count_7_LC_10_3_3/clk
Setup Constraint : 8940p
Path slack       : 4808p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4821  RISE      13
I__774/I                            LocalMux                       0              7410  -4821  RISE       1
I__774/O                            LocalMux                    1099              8510  -4821  RISE       1
I__783/I                            InMux                          0              8510   4808  RISE       1
I__783/O                            InMux                        662              9172   4808  RISE       1
I__795/I                            CascadeMux                     0              9172   4808  RISE       1
I__795/O                            CascadeMux                     0              9172   4808  RISE       1
uart.timer_Count_7_LC_10_3_3/in2    LogicCell40_SEQ_MODE_1000      0              9172   4808  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_rep1_LC_9_1_7/lcout
Path End         : uart.timer_Count_4_rep1_LC_9_1_7/in2
Capture Clock    : uart.timer_Count_4_rep1_LC_9_1_7/clk
Setup Constraint : 8940p
Path slack       : 4808p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -980
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13980

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_rep1_LC_9_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2265  RISE       5
I__864/I                                LocalMux                       0              7410   4808  RISE       1
I__864/O                                LocalMux                    1099              8510   4808  RISE       1
I__867/I                                InMux                          0              8510   4808  RISE       1
I__867/O                                InMux                        662              9172   4808  RISE       1
I__871/I                                CascadeMux                     0              9172   4808  RISE       1
I__871/O                                CascadeMux                     0              9172   4808  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/in2    LogicCell40_SEQ_MODE_1000      0              9172   4808  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_0_LC_10_3_6/in3
Capture Clock    : uart.timer_Count_0_LC_10_3_6/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE       4
I__547/I                            LocalMux                       0              7410  -6251  RISE       1
I__547/O                            LocalMux                    1099              8510  -6251  RISE       1
I__550/I                            InMux                          0              8510   5059  RISE       1
I__550/O                            InMux                        662              9172   5059  RISE       1
uart.timer_Count_0_LC_10_3_6/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_3_1/lcout
Path End         : uart.timer_Count_6_LC_10_3_4/in3
Capture Clock    : uart.timer_Count_6_LC_10_3_4/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4503  RISE      13
I__839/I                            LocalMux                       0              7410  -4503  RISE       1
I__839/O                            LocalMux                    1099              8510  -4503  RISE       1
I__849/I                            InMux                          0              8510   5059  RISE       1
I__849/O                            InMux                        662              9172   5059  RISE       1
uart.timer_Count_6_LC_10_3_4/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_9_1_5/lcout
Path End         : uart.timer_Count_3_LC_9_1_5/in3
Capture Clock    : uart.timer_Count_3_LC_9_1_5/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_9_1_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2331  RISE       9
I__877/I                           LocalMux                       0              7410    861  RISE       1
I__877/O                           LocalMux                    1099              8510    861  RISE       1
I__882/I                           InMux                          0              8510   5059  RISE       1
I__882/O                           InMux                        662              9172   5059  RISE       1
uart.timer_Count_3_LC_9_1_5/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_9_1_5/lcout
Path End         : uart.timer_Count_4_LC_9_1_3/in3
Capture Clock    : uart.timer_Count_4_LC_9_1_3/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_9_1_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2331  RISE       9
I__877/I                           LocalMux                       0              7410    861  RISE       1
I__877/O                           LocalMux                    1099              8510    861  RISE       1
I__883/I                           InMux                          0              8510   5059  RISE       1
I__883/O                           InMux                        662              9172   5059  RISE       1
uart.timer_Count_4_LC_9_1_3/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_3_4/lcout
Path End         : uart.timer_Count_7_LC_10_3_3/in3
Capture Clock    : uart.timer_Count_7_LC_10_3_3/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -6251  RISE      12
I__905/I                            LocalMux                       0              7410  -6251  RISE       1
I__905/O                            LocalMux                    1099              8510  -6251  RISE       1
I__915/I                            InMux                          0              8510   5059  RISE       1
I__915/O                            InMux                        662              9172   5059  RISE       1
uart.timer_Count_7_LC_10_3_3/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_3_LC_11_1_0/lcout
Path End         : uart_frame_decoder.state_1_esr_4_LC_11_1_1/in3
Capture Clock    : uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_3_LC_11_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    212  RISE       4
I__747/I                                          LocalMux                       0              7410   5059  RISE       1
I__747/O                                          LocalMux                    1099              8510   5059  RISE       1
I__750/I                                          InMux                          0              8510   5059  RISE       1
I__750/O                                          InMux                        662              9172   5059  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_6_LC_10_2_0/lcout
Path End         : uart_frame_decoder.state_1_6_LC_10_2_0/in3
Capture Clock    : uart_frame_decoder.state_1_6_LC_10_2_0/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_6_LC_10_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    901  RISE       5
I__736/I                                      LocalMux                       0              7410   5059  RISE       1
I__736/O                                      LocalMux                    1099              8510   5059  RISE       1
I__739/I                                      InMux                          0              8510   5059  RISE       1
I__739/O                                      InMux                        662              9172   5059  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_4_LC_9_1_6/lcout
Path End         : uart.timer_Count_fast_4_LC_9_1_6/in3
Capture Clock    : uart.timer_Count_fast_4_LC_9_1_6/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_4_LC_9_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5073  RISE       2
I__349/I                                LocalMux                       0              7410   5059  RISE       1
I__349/O                                LocalMux                    1099              8510   5059  RISE       1
I__351/I                                InMux                          0              8510   5059  RISE       1
I__351/O                                InMux                        662              9172   5059  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_2_LC_7_2_0/lcout
Path End         : uart.data_esr_2_LC_8_2_2/in3
Capture Clock    : uart.data_esr_2_LC_8_2_2/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1089/I                                                ClkMux                         0              5132  RISE       1
I__1089/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_7_2_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_2_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   5059  RISE       1
I__210/I                            LocalMux                       0              7410   5059  RISE       1
I__210/O                            LocalMux                    1099              8510   5059  RISE       1
I__211/I                            InMux                          0              8510   5059  RISE       1
I__211/O                            InMux                        662              9172   5059  RISE       1
uart.data_esr_2_LC_8_2_2/in3        LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_8_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_3_LC_10_1_0/lcout
Path End         : uart.timer_Count_fast_3_LC_10_1_0/in3
Capture Clock    : uart.timer_Count_fast_3_LC_10_1_0/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_3_LC_10_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5973  RISE       5
I__454/I                                 LocalMux                       0              7410   5059  RISE       1
I__454/O                                 LocalMux                    1099              8510   5059  RISE       1
I__459/I                                 InMux                          0              8510   5059  RISE       1
I__459/O                                 InMux                        662              9172   5059  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_2_LC_10_1_2/lcout
Path End         : uart.timer_Count_fast_2_LC_10_1_2/in3
Capture Clock    : uart.timer_Count_fast_2_LC_10_1_2/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_2_LC_10_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5973  RISE       4
I__469/I                                 LocalMux                       0              7410   5059  RISE       1
I__469/O                                 LocalMux                    1099              8510   5059  RISE       1
I__473/I                                 InMux                          0              8510   5059  RISE       1
I__473/O                                 InMux                        662              9172   5059  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_3_4/lcout
Path End         : uart.bit_Count_2_LC_7_3_4/in3
Capture Clock    : uart.bit_Count_2_LC_7_3_4/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -3417  RISE       8
I__501/I                         LocalMux                       0              7410   5059  RISE       1
I__501/O                         LocalMux                    1099              8510   5059  RISE       1
I__508/I                         InMux                          0              8510   5059  RISE       1
I__508/O                         InMux                        662              9172   5059  RISE       1
uart.bit_Count_2_LC_7_3_4/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.state_2_LC_9_2_7/in3
Capture Clock    : uart.state_2_LC_9_2_7/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE      12
I__595/I                                   LocalMux                       0              7410   5059  RISE       1
I__595/O                                   LocalMux                    1099              8510   5059  RISE       1
I__603/I                                   InMux                          0              8510   5059  RISE       1
I__603/O                                   InMux                        662              9172   5059  RISE       1
uart.state_2_LC_9_2_7/in3                  LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1085/I                                                ClkMux                         0              5132  RISE       1
I__1085/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.state_3_LC_10_4_7/in3
Capture Clock    : uart.state_3_LC_10_4_7/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -728
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14231

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1762
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9172
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5139  RISE      13
I__675/I                      LocalMux                       0              7410  -3046  RISE       1
I__675/O                      LocalMux                    1099              8510  -3046  RISE       1
I__686/I                      InMux                          0              8510   5059  RISE       1
I__686/O                      InMux                        662              9172   5059  RISE       1
uart.state_3_LC_10_4_7/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart_frame_decoder.state_1_esr_5_LC_11_1_2/sr
Capture Clock    : uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk
Setup Constraint : 8940p
Path slack       : 5285p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1735
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9145
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2146  RISE       9
I__1043/I                                      LocalMux                       0              7410   5285  RISE       1
I__1043/O                                      LocalMux                    1099              8510   5285  RISE       1
I__1048/I                                      SRMux                          0              8510   5285  RISE       1
I__1048/O                                      SRMux                        636              9145   5285  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/sr  LogicCell40_SEQ_MODE_1000      0              9145   5285  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart_frame_decoder.state_1_esr_4_LC_11_1_1/sr
Capture Clock    : uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk
Setup Constraint : 8940p
Path slack       : 5285p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1735
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9145
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2146  RISE       9
I__1043/I                                      LocalMux                       0              7410   5285  RISE       1
I__1043/O                                      LocalMux                    1099              8510   5285  RISE       1
I__1048/I                                      SRMux                          0              8510   5285  RISE       1
I__1048/O                                      SRMux                        636              9145   5285  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/sr  LogicCell40_SEQ_MODE_1000      0              9145   5285  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart_frame_decoder.state_1_esr_3_LC_11_1_0/sr
Capture Clock    : uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk
Setup Constraint : 8940p
Path slack       : 5285p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#2)    8940
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -530
----------------------------------------------------   ----- 
End-of-path required time (ps)                         14430

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1735
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9145
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2146  RISE       9
I__1043/I                                      LocalMux                       0              7410   5285  RISE       1
I__1043/O                                      LocalMux                    1099              8510   5285  RISE       1
I__1048/I                                      SRMux                          0              8510   5285  RISE       1
I__1048/O                                      SRMux                        636              9145   5285  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/sr  LogicCell40_SEQ_MODE_1000      0              9145   5285  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart_input_debug
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6518
---------------------------------------   ---- 
End-of-path arrival time (ps)             6518
 
Data path
pin name                                    model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
uart_input                                  Pc2Drone                    0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                      0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT                  IO_PAD                    510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001    490              1000   +INF  FALL       1
I__1176/I                                   Odrv4                       0              1000   +INF  FALL       1
I__1176/O                                   Odrv4                     649              1649   +INF  FALL       1
I__1181/I                                   IoSpan4Mux                  0              1649   +INF  FALL       1
I__1181/O                                   IoSpan4Mux                742              2391   +INF  FALL       1
I__1187/I                                   LocalMux                    0              2391   +INF  FALL       1
I__1187/O                                   LocalMux                  768              3159   +INF  FALL       1
I__1191/I                                   IoInMux                     0              3159   +INF  FALL       1
I__1191/O                                   IoInMux                   503              3662   +INF  FALL       1
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3662   +INF  FALL       1
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768              4430   +INF  FALL       1
uart_input_debug_obuf_iopad/DIN             IO_PAD                      0              4430   +INF  FALL       1
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2088              6518   +INF  FALL       1
uart_input_debug                            Pc2Drone                    0              6518   +INF  FALL       1


++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_3_LC_9_4_0/in0
Capture Clock    : uart.data_Aux_esr_3_LC_9_4_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3503
---------------------------------------   ---- 
End-of-path arrival time (ps)             3503
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1175/I                            Odrv12                         0              1000   +INF  FALL       1
I__1175/O                            Odrv12                      1232              2232   +INF  FALL       1
I__1179/I                            LocalMux                       0              2232   +INF  FALL       1
I__1179/O                            LocalMux                     768              3000   +INF  FALL       1
I__1185/I                            InMux                          0              3000   +INF  FALL       1
I__1185/O                            InMux                        503              3503   +INF  FALL       1
uart.data_Aux_esr_3_LC_9_4_0/in0     LogicCell40_SEQ_MODE_1000      0              3503   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1077/I                                                ClkMux                         0              5132  RISE       1
I__1077/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_9_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_4_LC_9_5_0/in3
Capture Clock    : uart.data_Aux_esr_4_LC_9_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -583
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3453
---------------------------------------   ---- 
End-of-path arrival time (ps)             3453
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__1175/I                            Odrv12                         0               950   +INF  FALL       1
I__1175/O                            Odrv12                      1232              2182   +INF  FALL       1
I__1180/I                            LocalMux                       0              2182   +INF  FALL       1
I__1180/O                            LocalMux                     768              2950   +INF  FALL       1
I__1186/I                            InMux                          0              2950   +INF  FALL       1
I__1186/O                            InMux                        503              3453   +INF  FALL       1
uart.data_Aux_esr_4_LC_9_5_0/in3     LogicCell40_SEQ_MODE_1000      0              3453   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1072/I                                                ClkMux                         0              5132  RISE       1
I__1072/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_9_5_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.source_data_valid_LC_13_3_3/lcout
Path End         : frame_decoder_dv
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6790
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14200
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1070/I                                                ClkMux                         0              5132  RISE       1
I__1070/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.source_data_valid_LC_13_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       2
I__1093/I                                             Odrv4                          0              7410   +INF  RISE       1
I__1093/O                                             Odrv4                        596              8006   +INF  RISE       1
I__1095/I                                             Span4Mux_h                     0              8006   +INF  RISE       1
I__1095/O                                             Span4Mux_h                   517              8523   +INF  RISE       1
I__1096/I                                             Span4Mux_s2_v                  0              8523   +INF  RISE       1
I__1096/O                                             Span4Mux_s2_v                437              8960   +INF  RISE       1
I__1097/I                                             IoSpan4Mux                     0              8960   +INF  RISE       1
I__1097/O                                             IoSpan4Mux                   622              9583   +INF  RISE       1
I__1098/I                                             LocalMux                       0              9583   +INF  RISE       1
I__1098/O                                             LocalMux                    1099             10682   +INF  RISE       1
I__1099/I                                             IoInMux                        0             10682   +INF  RISE       1
I__1099/O                                             IoInMux                      662             11344   +INF  RISE       1
frame_decoder_dv_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0             11344   +INF  RISE       1
frame_decoder_dv_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001       768             12112   +INF  FALL       1
frame_decoder_dv_obuf_iopad/DIN                       IO_PAD                         0             12112   +INF  FALL       1
frame_decoder_dv_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             14200   +INF  FALL       1
frame_decoder_dv                                      Pc2Drone                       0             14200   +INF  FALL       1


++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : debug_sinkdatavalid_output
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5837
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13247
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE      11
I__1103/I                                             Odrv4                          0              7410   +INF  RISE       1
I__1103/O                                             Odrv4                        596              8006   +INF  RISE       1
I__1109/I                                             IoSpan4Mux                     0              8006   +INF  RISE       1
I__1109/O                                             IoSpan4Mux                   622              8629   +INF  RISE       1
I__1115/I                                             LocalMux                       0              8629   +INF  RISE       1
I__1115/O                                             LocalMux                    1099              9728   +INF  RISE       1
I__1125/I                                             IoInMux                        0              9728   +INF  RISE       1
I__1125/O                                             IoInMux                      662             10390   +INF  RISE       1
debug_sinkdatavalid_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10390   +INF  RISE       1
debug_sinkdatavalid_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             11159   +INF  FALL       1
debug_sinkdatavalid_output_obuf_iopad/DIN             IO_PAD                         0             11159   +INF  FALL       1
debug_sinkdatavalid_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             13247   +INF  FALL       1
debug_sinkdatavalid_output                            Pc2Drone                       0             13247   +INF  FALL       1


++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_data_rdy
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6260
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13670
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   +INF  FALL      11
I__1103/I                                Odrv4                          0              7410   +INF  FALL       1
I__1103/O                                Odrv4                        649              8059   +INF  FALL       1
I__1109/I                                IoSpan4Mux                     0              8059   +INF  FALL       1
I__1109/O                                IoSpan4Mux                   742              8801   +INF  FALL       1
I__1116/I                                IoSpan4Mux                     0              8801   +INF  FALL       1
I__1116/O                                IoSpan4Mux                   742              9543   +INF  FALL       1
I__1126/I                                LocalMux                       0              9543   +INF  FALL       1
I__1126/O                                LocalMux                     768             10311   +INF  FALL       1
I__1127/I                                IoInMux                        0             10311   +INF  FALL       1
I__1127/O                                IoInMux                      503             10814   +INF  FALL       1
uart_data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10814   +INF  FALL       1
uart_data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             11582   +INF  FALL       1
uart_data_rdy_obuf_iopad/DIN             IO_PAD                         0             11582   +INF  FALL       1
uart_data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             13670   +INF  FALL       1
uart_data_rdy                            Pc2Drone                       0             13670   +INF  FALL       1


++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout
Path End         : debug_state_output[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7717
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15127
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       4
I__569/I                                                 Odrv4                          0              7410   +INF  RISE       1
I__569/O                                                 Odrv4                        596              8006   +INF  RISE       1
I__572/I                                                 LocalMux                       0              8006   +INF  RISE       1
I__572/O                                                 LocalMux                    1099              9106   +INF  RISE       1
I__576/I                                                 InMux                          0              9106   +INF  RISE       1
I__576/O                                                 InMux                        662              9768   +INF  RISE       1
uart_frame_decoder.state_1_esr_RNI19FE_3_LC_8_1_4/in1    LogicCell40_SEQ_MODE_0000      0              9768   +INF  RISE       1
uart_frame_decoder.state_1_esr_RNI19FE_3_LC_8_1_4/lcout  LogicCell40_SEQ_MODE_0000   1232             11000   +INF  FALL       1
I__233/I                                                 LocalMux                       0             11000   +INF  FALL       1
I__233/O                                                 LocalMux                     768             11768   +INF  FALL       1
I__234/I                                                 IoInMux                        0             11768   +INF  FALL       1
I__234/O                                                 IoInMux                      503             12271   +INF  FALL       1
debug_state_output_obuf_0_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0             12271   +INF  FALL       1
debug_state_output_obuf_0_preio/PADOUT                   PRE_IO_PIN_TYPE_011001       768             13039   +INF  FALL       1
debug_state_output_obuf_0_iopad/DIN                      IO_PAD                         0             13039   +INF  FALL       1
debug_state_output_obuf_0_iopad/PACKAGEPIN:out           IO_PAD                      2088             15127   +INF  FALL       1
debug_state_output[0]                                    Pc2Drone                       0             15127   +INF  FALL       1


++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout
Path End         : debug_state_output[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8499
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15909
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   +INF  FALL       4
I__571/I                                                 Odrv12                         0              7410   +INF  FALL       1
I__571/O                                                 Odrv12                      1232              8642   +INF  FALL       1
I__574/I                                                 LocalMux                       0              8642   +INF  FALL       1
I__574/O                                                 LocalMux                     768              9410   +INF  FALL       1
I__578/I                                                 InMux                          0              9410   +INF  FALL       1
I__578/O                                                 InMux                        503              9914   +INF  FALL       1
uart_frame_decoder.state_1_esr_RNI7FFE_4_LC_7_1_4/in3    LogicCell40_SEQ_MODE_0000      0              9914   +INF  FALL       1
uart_frame_decoder.state_1_esr_RNI7FFE_4_LC_7_1_4/lcout  LogicCell40_SEQ_MODE_0000    874             10788   +INF  FALL       1
I__182/I                                                 Odrv4                          0             10788   +INF  FALL       1
I__182/O                                                 Odrv4                        649             11437   +INF  FALL       1
I__183/I                                                 Span4Mux_s0_v                  0             11437   +INF  FALL       1
I__183/O                                                 Span4Mux_s0_v                344             11781   +INF  FALL       1
I__184/I                                                 LocalMux                       0             11781   +INF  FALL       1
I__184/O                                                 LocalMux                     768             12549   +INF  FALL       1
I__185/I                                                 IoInMux                        0             12549   +INF  FALL       1
I__185/O                                                 IoInMux                      503             13053   +INF  FALL       1
debug_state_output_obuf_2_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0             13053   +INF  FALL       1
debug_state_output_obuf_2_preio/PADOUT                   PRE_IO_PIN_TYPE_011001       768             13821   +INF  FALL       1
debug_state_output_obuf_2_iopad/DIN                      IO_PAD                         0             13821   +INF  FALL       1
debug_state_output_obuf_2_iopad/PACKAGEPIN:out           IO_PAD                      2088             15909   +INF  FALL       1
debug_state_output[2]                                    Pc2Drone                       0             15909   +INF  FALL       1


++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_3_LC_11_1_0/lcout
Path End         : debug_state_output[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8565
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15975
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_3_LC_11_1_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       4
I__748/I                                                  LocalMux                       0              7410   +INF  RISE       1
I__748/O                                                  LocalMux                    1099              8510   +INF  RISE       1
I__751/I                                                  InMux                          0              8510   +INF  RISE       1
I__751/O                                                  InMux                        662              9172   +INF  RISE       1
uart_frame_decoder.state_1_esr_RNIQ0UJ_3_LC_12_1_5/in0    LogicCell40_SEQ_MODE_0000      0              9172   +INF  RISE       1
uart_frame_decoder.state_1_esr_RNIQ0UJ_3_LC_12_1_5/lcout  LogicCell40_SEQ_MODE_0000   1285             10457   +INF  FALL       1
I__723/I                                                  Odrv4                          0             10457   +INF  FALL       1
I__723/O                                                  Odrv4                        649             11106   +INF  FALL       1
I__724/I                                                  IoSpan4Mux                     0             11106   +INF  FALL       1
I__724/O                                                  IoSpan4Mux                   742             11847   +INF  FALL       1
I__725/I                                                  LocalMux                       0             11847   +INF  FALL       1
I__725/O                                                  LocalMux                     768             12616   +INF  FALL       1
I__726/I                                                  IoInMux                        0             12616   +INF  FALL       1
I__726/O                                                  IoInMux                      503             13119   +INF  FALL       1
debug_state_output_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0             13119   +INF  FALL       1
debug_state_output_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001       768             13887   +INF  FALL       1
debug_state_output_obuf_1_iopad/DIN                       IO_PAD                         0             13887   +INF  FALL       1
debug_state_output_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                      2088             15975   +INF  FALL       1
debug_state_output[1]                                     Pc2Drone                       0             15975   +INF  FALL       1


++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_2_LC_7_2_0/in0
Capture Clock    : uart.data_Aux_esr_2_LC_7_2_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3662
---------------------------------------   ---- 
End-of-path arrival time (ps)             3662
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1189/I                            LocalMux                       0              2391   +INF  FALL       1
I__1189/O                            LocalMux                     768              3159   +INF  FALL       1
I__1193/I                            InMux                          0              3159   +INF  FALL       1
I__1193/O                            InMux                        503              3662   +INF  FALL       1
uart.data_Aux_esr_2_LC_7_2_0/in0     LogicCell40_SEQ_MODE_1000      0              3662   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1089/I                                                ClkMux                         0              5132  RISE       1
I__1089/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_7_2_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_1_LC_8_4_2/in3
Capture Clock    : uart.data_Aux_esr_1_LC_8_4_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -583
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4261
---------------------------------------   ---- 
End-of-path arrival time (ps)             4261
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__1177/I                            Odrv4                          0               950   +INF  FALL       1
I__1177/O                            Odrv4                        649              1599   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1599   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2341   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2341   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              2990   +INF  FALL       1
I__1194/I                            LocalMux                       0              2990   +INF  FALL       1
I__1194/O                            LocalMux                     768              3758   +INF  FALL       1
I__1201/I                            InMux                          0              3758   +INF  FALL       1
I__1201/O                            InMux                        503              4261   +INF  FALL       1
uart.data_Aux_esr_1_LC_8_4_2/in3     LogicCell40_SEQ_MODE_1000      0              4261   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1081/I                                                ClkMux                         0              5132  RISE       1
I__1081/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_8_4_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_0_LC_7_4_0/in3
Capture Clock    : uart.data_Aux_esr_0_LC_7_4_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -583
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4311
---------------------------------------   ---- 
End-of-path arrival time (ps)             4311
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2391   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              3040   +INF  FALL       1
I__1195/I                            LocalMux                       0              3040   +INF  FALL       1
I__1195/O                            LocalMux                     768              3808   +INF  FALL       1
I__1202/I                            InMux                          0              3808   +INF  FALL       1
I__1202/O                            InMux                        503              4311   +INF  FALL       1
uart.data_Aux_esr_0_LC_7_4_0/in3     LogicCell40_SEQ_MODE_1000      0              4311   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1083/I                                                ClkMux                         0              5132  RISE       1
I__1083/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_7_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.state_0_LC_8_5_0/in1
Capture Clock    : uart.state_0_LC_8_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1007
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4311
---------------------------------------   ---- 
End-of-path arrival time (ps)             4311
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2391   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              3040   +INF  FALL       1
I__1196/I                            LocalMux                       0              3040   +INF  FALL       1
I__1196/O                            LocalMux                     768              3808   +INF  FALL       1
I__1203/I                            InMux                          0              3808   +INF  FALL       1
I__1203/O                            InMux                        503              4311   +INF  FALL       1
uart.state_0_LC_8_5_0/in1            LogicCell40_SEQ_MODE_1000      0              4311   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.state_1_LC_8_5_4/in1
Capture Clock    : uart.state_1_LC_8_5_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1007
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4261
---------------------------------------   ---- 
End-of-path arrival time (ps)             4261
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__1177/I                            Odrv4                          0               950   +INF  FALL       1
I__1177/O                            Odrv4                        649              1599   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1599   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2341   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2341   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              2990   +INF  FALL       1
I__1196/I                            LocalMux                       0              2990   +INF  FALL       1
I__1196/O                            LocalMux                     768              3758   +INF  FALL       1
I__1204/I                            InMux                          0              3758   +INF  FALL       1
I__1204/O                            InMux                        503              4261   +INF  FALL       1
uart.state_1_LC_8_5_4/in1            LogicCell40_SEQ_MODE_1000      0              4261   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_5_LC_8_6_0/in3
Capture Clock    : uart.data_Aux_esr_5_LC_8_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -583
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4311
---------------------------------------   ---- 
End-of-path arrival time (ps)             4311
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2391   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              3040   +INF  FALL       1
I__1197/I                            LocalMux                       0              3040   +INF  FALL       1
I__1197/O                            LocalMux                     768              3808   +INF  FALL       1
I__1205/I                            InMux                          0              3808   +INF  FALL       1
I__1205/O                            InMux                        503              4311   +INF  FALL       1
uart.data_Aux_esr_5_LC_8_6_0/in3     LogicCell40_SEQ_MODE_1000      0              4311   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1071/I                                                ClkMux                         0              5132  RISE       1
I__1071/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_7_LC_7_5_3/in0
Capture Clock    : uart.data_Aux_esr_7_LC_7_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                           -1060
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4311
---------------------------------------   ---- 
End-of-path arrival time (ps)             4311
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2391   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              3040   +INF  FALL       1
I__1198/I                            LocalMux                       0              3040   +INF  FALL       1
I__1198/O                            LocalMux                     768              3808   +INF  FALL       1
I__1206/I                            InMux                          0              3808   +INF  FALL       1
I__1206/O                            InMux                        503              4311   +INF  FALL       1
uart.data_Aux_esr_7_LC_7_5_3/in0     LogicCell40_SEQ_MODE_1000      0              4311   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1080/I                                                ClkMux                         0              5132  RISE       1
I__1080/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_7_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_6_LC_7_6_0/in3
Capture Clock    : uart.data_Aux_esr_6_LC_7_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                            -583
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4311
---------------------------------------   ---- 
End-of-path arrival time (ps)             4311
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2391   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              3040   +INF  FALL       1
I__1199/I                            LocalMux                       0              3040   +INF  FALL       1
I__1199/O                            LocalMux                     768              3808   +INF  FALL       1
I__1207/I                            InMux                          0              3808   +INF  FALL       1
I__1207/O                            InMux                        503              4311   +INF  FALL       1
uart.data_Aux_esr_6_LC_7_6_0/in3     LogicCell40_SEQ_MODE_1000      0              4311   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1075/I                                                ClkMux                         0              5132  RISE       1
I__1075/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.source_data_valid_LC_13_3_3/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_13_3_3/in1
Capture Clock    : uart_frame_decoder.source_data_valid_LC_13_3_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1070/I                                                ClkMux                         0              5132  RISE       1
I__1070/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.source_data_valid_LC_13_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1092/I                                             LocalMux                       0              7410   2662  FALL       1
I__1092/O                                             LocalMux                     768              8179   2662  FALL       1
I__1094/I                                             InMux                          0              8179   2662  FALL       1
I__1094/O                                             InMux                        503              8682   2662  FALL       1
uart_frame_decoder.source_data_valid_LC_13_3_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1070/I                                                ClkMux                         0              5132  RISE       1
I__1070/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_21_LC_12_4_4/lcout
Path End         : reset_module_System.count_21_LC_12_4_4/in1
Capture Clock    : reset_module_System.count_21_LC_12_4_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_21_LC_12_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1030/I                                     LocalMux                       0              7410   2662  FALL       1
I__1030/O                                     LocalMux                     768              8179   2662  FALL       1
I__1032/I                                     InMux                          0              8179   2662  FALL       1
I__1032/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_21_LC_12_4_4/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_20_LC_12_4_3/lcout
Path End         : reset_module_System.count_20_LC_12_4_3/in1
Capture Clock    : reset_module_System.count_20_LC_12_4_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_20_LC_12_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1211/I                                     LocalMux                       0              7410   2662  FALL       1
I__1211/O                                     LocalMux                     768              8179   2662  FALL       1
I__1213/I                                     InMux                          0              8179   2662  FALL       1
I__1213/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_20_LC_12_4_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_12_4_2/lcout
Path End         : reset_module_System.count_19_LC_12_4_2/in1
Capture Clock    : reset_module_System.count_19_LC_12_4_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_12_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1039/I                                     LocalMux                       0              7410   2662  FALL       1
I__1039/O                                     LocalMux                     768              8179   2662  FALL       1
I__1041/I                                     InMux                          0              8179   2662  FALL       1
I__1041/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_19_LC_12_4_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_12_4_1/lcout
Path End         : reset_module_System.count_18_LC_12_4_1/in1
Capture Clock    : reset_module_System.count_18_LC_12_4_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_12_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__979/I                                      LocalMux                       0              7410   2662  FALL       1
I__979/O                                      LocalMux                     768              8179   2662  FALL       1
I__981/I                                      InMux                          0              8179   2662  FALL       1
I__981/O                                      InMux                        503              8682   2662  FALL       1
reset_module_System.count_18_LC_12_4_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_12_4_0/lcout
Path End         : reset_module_System.count_17_LC_12_4_0/in1
Capture Clock    : reset_module_System.count_17_LC_12_4_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_12_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__987/I                                      LocalMux                       0              7410   2662  FALL       1
I__987/O                                      LocalMux                     768              8179   2662  FALL       1
I__989/I                                      InMux                          0              8179   2662  FALL       1
I__989/O                                      InMux                        503              8682   2662  FALL       1
reset_module_System.count_17_LC_12_4_0/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_16_LC_12_3_7/lcout
Path End         : reset_module_System.count_16_LC_12_3_7/in1
Capture Clock    : reset_module_System.count_16_LC_12_3_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_12_3_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_16_LC_12_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__993/I                                      LocalMux                       0              7410   2662  FALL       1
I__993/O                                      LocalMux                     768              8179   2662  FALL       1
I__995/I                                      InMux                          0              8179   2662  FALL       1
I__995/O                                      InMux                        503              8682   2662  FALL       1
reset_module_System.count_16_LC_12_3_7/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_12_3_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_15_LC_12_3_6/lcout
Path End         : reset_module_System.count_15_LC_12_3_6/in1
Capture Clock    : reset_module_System.count_15_LC_12_3_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_12_3_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_15_LC_12_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1034/I                                     LocalMux                       0              7410   2662  FALL       1
I__1034/O                                     LocalMux                     768              8179   2662  FALL       1
I__1036/I                                     InMux                          0              8179   2662  FALL       1
I__1036/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_15_LC_12_3_6/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_12_3_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_14_LC_12_3_5/lcout
Path End         : reset_module_System.count_14_LC_12_3_5/in1
Capture Clock    : reset_module_System.count_14_LC_12_3_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_12_3_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_14_LC_12_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1001/I                                     LocalMux                       0              7410   2662  FALL       1
I__1001/O                                     LocalMux                     768              8179   2662  FALL       1
I__1003/I                                     InMux                          0              8179   2662  FALL       1
I__1003/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_14_LC_12_3_5/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_12_3_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_12_3_4/lcout
Path End         : reset_module_System.count_13_LC_12_3_4/in1
Capture Clock    : reset_module_System.count_13_LC_12_3_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_12_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1025/I                                     LocalMux                       0              7410   2662  FALL       1
I__1025/O                                     LocalMux                     768              8179   2662  FALL       1
I__1027/I                                     InMux                          0              8179   2662  FALL       1
I__1027/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_13_LC_12_3_4/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_12_LC_12_3_3/lcout
Path End         : reset_module_System.count_12_LC_12_3_3/in1
Capture Clock    : reset_module_System.count_12_LC_12_3_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_12_3_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_12_LC_12_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1007/I                                     LocalMux                       0              7410   2662  FALL       1
I__1007/O                                     LocalMux                     768              8179   2662  FALL       1
I__1009/I                                     InMux                          0              8179   2662  FALL       1
I__1009/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_12_LC_12_3_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_12_3_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_11_LC_12_3_2/lcout
Path End         : reset_module_System.count_11_LC_12_3_2/in1
Capture Clock    : reset_module_System.count_11_LC_12_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_12_3_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_11_LC_12_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1012/I                                     LocalMux                       0              7410   2662  FALL       1
I__1012/O                                     LocalMux                     768              8179   2662  FALL       1
I__1014/I                                     InMux                          0              8179   2662  FALL       1
I__1014/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_11_LC_12_3_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_12_3_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_10_LC_12_3_1/lcout
Path End         : reset_module_System.count_10_LC_12_3_1/in1
Capture Clock    : reset_module_System.count_10_LC_12_3_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_12_3_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_10_LC_12_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__928/I                                      LocalMux                       0              7410   2662  FALL       1
I__928/O                                      LocalMux                     768              8179   2662  FALL       1
I__930/I                                      InMux                          0              8179   2662  FALL       1
I__930/O                                      InMux                        503              8682   2662  FALL       1
reset_module_System.count_10_LC_12_3_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_12_3_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_9_LC_12_3_0/lcout
Path End         : reset_module_System.count_9_LC_12_3_0/in1
Capture Clock    : reset_module_System.count_9_LC_12_3_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_12_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_9_LC_12_3_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__933/I                                     LocalMux                       0              7410   2662  FALL       1
I__933/O                                     LocalMux                     768              8179   2662  FALL       1
I__935/I                                     InMux                          0              8179   2662  FALL       1
I__935/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_9_LC_12_3_0/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_12_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_8_LC_12_2_7/lcout
Path End         : reset_module_System.count_8_LC_12_2_7/in1
Capture Clock    : reset_module_System.count_8_LC_12_2_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_12_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_8_LC_12_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__939/I                                     LocalMux                       0              7410   2662  FALL       1
I__939/O                                     LocalMux                     768              8179   2662  FALL       1
I__941/I                                     InMux                          0              8179   2662  FALL       1
I__941/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_8_LC_12_2_7/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_12_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_7_LC_12_2_6/lcout
Path End         : reset_module_System.count_7_LC_12_2_6/in1
Capture Clock    : reset_module_System.count_7_LC_12_2_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_12_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_7_LC_12_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__944/I                                     LocalMux                       0              7410   2662  FALL       1
I__944/O                                     LocalMux                     768              8179   2662  FALL       1
I__946/I                                     InMux                          0              8179   2662  FALL       1
I__946/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_7_LC_12_2_6/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_12_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_6_LC_12_2_5/lcout
Path End         : reset_module_System.count_6_LC_12_2_5/in1
Capture Clock    : reset_module_System.count_6_LC_12_2_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_12_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_6_LC_12_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__949/I                                     LocalMux                       0              7410   2662  FALL       1
I__949/O                                     LocalMux                     768              8179   2662  FALL       1
I__951/I                                     InMux                          0              8179   2662  FALL       1
I__951/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_6_LC_12_2_5/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_12_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_5_LC_12_2_4/lcout
Path End         : reset_module_System.count_5_LC_12_2_4/in1
Capture Clock    : reset_module_System.count_5_LC_12_2_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_12_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_5_LC_12_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__956/I                                     LocalMux                       0              7410   2662  FALL       1
I__956/O                                     LocalMux                     768              8179   2662  FALL       1
I__958/I                                     InMux                          0              8179   2662  FALL       1
I__958/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_5_LC_12_2_4/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_12_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_4_LC_12_2_3/lcout
Path End         : reset_module_System.count_4_LC_12_2_3/in1
Capture Clock    : reset_module_System.count_4_LC_12_2_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_12_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_4_LC_12_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__960/I                                     LocalMux                       0              7410   2662  FALL       1
I__960/O                                     LocalMux                     768              8179   2662  FALL       1
I__962/I                                     InMux                          0              8179   2662  FALL       1
I__962/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_4_LC_12_2_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_12_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_3_LC_12_2_2/lcout
Path End         : reset_module_System.count_3_LC_12_2_2/in1
Capture Clock    : reset_module_System.count_3_LC_12_2_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_12_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_3_LC_12_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__966/I                                     LocalMux                       0              7410   2662  FALL       1
I__966/O                                     LocalMux                     768              8179   2662  FALL       1
I__968/I                                     InMux                          0              8179   2662  FALL       1
I__968/O                                     InMux                        503              8682   2662  FALL       1
reset_module_System.count_3_LC_12_2_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_12_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_rep1_LC_11_3_7/lcout
Path End         : uart.timer_Count_2_rep1_LC_11_3_7/in0
Capture Clock    : uart.timer_Count_2_rep1_LC_11_3_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1069/I                                                ClkMux                         0              5132  RISE       1
I__1069/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_rep1_LC_11_3_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__812/I                                 LocalMux                       0              7410   2662  FALL       1
I__812/O                                 LocalMux                     768              8179   2662  FALL       1
I__817/I                                 InMux                          0              8179   2662  FALL       1
I__817/O                                 InMux                        503              8682   2662  FALL       1
uart.timer_Count_2_rep1_LC_11_3_7/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1069/I                                                ClkMux                         0              5132  RISE       1
I__1069/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_0_LC_11_2_2/lcout
Path End         : reset_module_System.count_0_LC_11_2_2/in2
Capture Clock    : reset_module_System.count_0_LC_11_2_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_11_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_0_LC_11_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__1132/I                                    LocalMux                       0              7410   2662  FALL       1
I__1132/O                                    LocalMux                     768              8179   2662  FALL       1
I__1136/I                                    InMux                          0              8179   2662  FALL       1
I__1136/O                                    InMux                        503              8682   2662  FALL       1
I__1138/I                                    CascadeMux                     0              8682   2662  FALL       1
I__1138/O                                    CascadeMux                     0              8682   2662  FALL       1
reset_module_System.count_0_LC_11_2_2/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_11_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_3_LC_11_1_0/lcout
Path End         : uart_frame_decoder.state_1_esr_4_LC_11_1_1/in3
Capture Clock    : uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_3_LC_11_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__747/I                                          LocalMux                       0              7410   2662  FALL       1
I__747/O                                          LocalMux                     768              8179   2662  FALL       1
I__750/I                                          InMux                          0              8179   2662  FALL       1
I__750/O                                          InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.state_3_LC_10_4_7/in3
Capture Clock    : uart.state_3_LC_10_4_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__675/I                      LocalMux                       0              7410   2662  FALL       1
I__675/O                      LocalMux                     768              8179   2662  FALL       1
I__686/I                      InMux                          0              8179   2662  FALL       1
I__686/O                      InMux                        503              8682   2662  FALL       1
uart.state_3_LC_10_4_7/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_0_LC_10_3_6/in3
Capture Clock    : uart.timer_Count_0_LC_10_3_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__547/I                            LocalMux                       0              7410   2662  FALL       1
I__547/O                            LocalMux                     768              8179   2662  FALL       1
I__550/I                            InMux                          0              8179   2662  FALL       1
I__550/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_0_LC_10_3_6/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_3_4/lcout
Path End         : uart.timer_Count_6_LC_10_3_4/in0
Capture Clock    : uart.timer_Count_6_LC_10_3_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__905/I                            LocalMux                       0              7410   2662  FALL       1
I__905/O                            LocalMux                     768              8179   2662  FALL       1
I__914/I                            InMux                          0              8179   2662  FALL       1
I__914/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_6_LC_10_3_4/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_3_4/lcout
Path End         : uart.timer_Count_7_LC_10_3_3/in3
Capture Clock    : uart.timer_Count_7_LC_10_3_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__905/I                            LocalMux                       0              7410   2662  FALL       1
I__905/O                            LocalMux                     768              8179   2662  FALL       1
I__915/I                            InMux                          0              8179   2662  FALL       1
I__915/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_7_LC_10_3_3/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_3_3/lcout
Path End         : uart.timer_Count_7_LC_10_3_3/in2
Capture Clock    : uart.timer_Count_7_LC_10_3_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__774/I                            LocalMux                       0              7410   2662  FALL       1
I__774/O                            LocalMux                     768              8179   2662  FALL       1
I__783/I                            InMux                          0              8179   2662  FALL       1
I__783/O                            InMux                        503              8682   2662  FALL       1
I__795/I                            CascadeMux                     0              8682   2662  FALL       1
I__795/O                            CascadeMux                     0              8682   2662  FALL       1
uart.timer_Count_7_LC_10_3_3/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_3_1/lcout
Path End         : uart.timer_Count_5_LC_10_3_1/in0
Capture Clock    : uart.timer_Count_5_LC_10_3_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__839/I                            LocalMux                       0              7410   2662  FALL       1
I__839/O                            LocalMux                     768              8179   2662  FALL       1
I__848/I                            InMux                          0              8179   2662  FALL       1
I__848/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_5_LC_10_3_1/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_3_1/lcout
Path End         : uart.timer_Count_6_LC_10_3_4/in3
Capture Clock    : uart.timer_Count_6_LC_10_3_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__839/I                            LocalMux                       0              7410   2662  FALL       1
I__839/O                            LocalMux                     768              8179   2662  FALL       1
I__849/I                            InMux                          0              8179   2662  FALL       1
I__849/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_6_LC_10_3_4/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart_frame_decoder.state_1_6_LC_10_2_0/in0
Capture Clock    : uart_frame_decoder.state_1_6_LC_10_2_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout   LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                    LocalMux                       0              7410   2662  FALL       1
I__593/O                                    LocalMux                     768              8179   2662  FALL       1
I__600/I                                    InMux                          0              8179   2662  FALL       1
I__600/O                                    InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_6_LC_10_2_0/in0  LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_6_LC_10_2_0/lcout
Path End         : uart_frame_decoder.state_1_6_LC_10_2_0/in3
Capture Clock    : uart_frame_decoder.state_1_6_LC_10_2_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_6_LC_10_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__736/I                                      LocalMux                       0              7410   2662  FALL       1
I__736/O                                      LocalMux                     768              8179   2662  FALL       1
I__739/I                                      InMux                          0              8179   2662  FALL       1
I__739/O                                      InMux                        503              8682   2662  FALL       1
uart_frame_decoder.state_1_6_LC_10_2_0/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_2_LC_10_1_2/lcout
Path End         : uart.timer_Count_fast_2_LC_10_1_2/in3
Capture Clock    : uart.timer_Count_fast_2_LC_10_1_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_2_LC_10_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__469/I                                 LocalMux                       0              7410   2662  FALL       1
I__469/O                                 LocalMux                     768              8179   2662  FALL       1
I__473/I                                 InMux                          0              8179   2662  FALL       1
I__473/O                                 InMux                        503              8682   2662  FALL       1
uart.timer_Count_fast_2_LC_10_1_2/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_3_LC_9_1_5/in0
Capture Clock    : uart.timer_Count_3_LC_9_1_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__353/I                            LocalMux                       0              7410   2662  FALL       1
I__353/O                            LocalMux                     768              8179   2662  FALL       1
I__357/I                            InMux                          0              8179   2662  FALL       1
I__357/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_3_LC_9_1_5/in0     LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_4_LC_9_1_3/in2
Capture Clock    : uart.timer_Count_4_LC_9_1_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__353/I                            LocalMux                       0              7410   2662  FALL       1
I__353/O                            LocalMux                     768              8179   2662  FALL       1
I__358/I                            InMux                          0              8179   2662  FALL       1
I__358/O                            InMux                        503              8682   2662  FALL       1
I__363/I                            CascadeMux                     0              8682   2662  FALL       1
I__363/O                            CascadeMux                     0              8682   2662  FALL       1
uart.timer_Count_4_LC_9_1_3/in2     LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_4_rep1_LC_9_1_7/in0
Capture Clock    : uart.timer_Count_4_rep1_LC_9_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout    LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__353/I                              LocalMux                       0              7410   2662  FALL       1
I__353/O                              LocalMux                     768              8179   2662  FALL       1
I__359/I                              InMux                          0              8179   2662  FALL       1
I__359/O                              InMux                        503              8682   2662  FALL       1
uart.timer_Count_4_rep1_LC_9_1_7/in0  LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_fast_4_LC_9_1_6/in1
Capture Clock    : uart.timer_Count_fast_4_LC_9_1_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout    LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__353/I                              LocalMux                       0              7410   2662  FALL       1
I__353/O                              LocalMux                     768              8179   2662  FALL       1
I__360/I                              InMux                          0              8179   2662  FALL       1
I__360/O                              InMux                        503              8682   2662  FALL       1
uart.timer_Count_fast_4_LC_9_1_6/in1  LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_3_LC_10_1_0/lcout
Path End         : uart.timer_Count_fast_3_LC_10_1_0/in3
Capture Clock    : uart.timer_Count_fast_3_LC_10_1_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_3_LC_10_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__454/I                                 LocalMux                       0              7410   2662  FALL       1
I__454/O                                 LocalMux                     768              8179   2662  FALL       1
I__459/I                                 InMux                          0              8179   2662  FALL       1
I__459/O                                 InMux                        503              8682   2662  FALL       1
uart.timer_Count_fast_3_LC_10_1_0/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_rep1_LC_9_1_7/lcout
Path End         : uart.timer_Count_4_rep1_LC_9_1_7/in2
Capture Clock    : uart.timer_Count_4_rep1_LC_9_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_rep1_LC_9_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__864/I                                LocalMux                       0              7410   2662  FALL       1
I__864/O                                LocalMux                     768              8179   2662  FALL       1
I__867/I                                InMux                          0              8179   2662  FALL       1
I__867/O                                InMux                        503              8682   2662  FALL       1
I__871/I                                CascadeMux                     0              8682   2662  FALL       1
I__871/O                                CascadeMux                     0              8682   2662  FALL       1
uart.timer_Count_4_rep1_LC_9_1_7/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_4_LC_9_1_6/lcout
Path End         : uart.timer_Count_fast_4_LC_9_1_6/in3
Capture Clock    : uart.timer_Count_fast_4_LC_9_1_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_4_LC_9_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__349/I                                LocalMux                       0              7410   2662  FALL       1
I__349/O                                LocalMux                     768              8179   2662  FALL       1
I__351/I                                InMux                          0              8179   2662  FALL       1
I__351/O                                InMux                        503              8682   2662  FALL       1
uart.timer_Count_fast_4_LC_9_1_6/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_9_1_5/lcout
Path End         : uart.timer_Count_3_LC_9_1_5/in3
Capture Clock    : uart.timer_Count_3_LC_9_1_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_9_1_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__877/I                           LocalMux                       0              7410   2662  FALL       1
I__877/O                           LocalMux                     768              8179   2662  FALL       1
I__882/I                           InMux                          0              8179   2662  FALL       1
I__882/O                           InMux                        503              8682   2662  FALL       1
uart.timer_Count_3_LC_9_1_5/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_9_1_5/lcout
Path End         : uart.timer_Count_4_LC_9_1_3/in3
Capture Clock    : uart.timer_Count_4_LC_9_1_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_9_1_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__877/I                           LocalMux                       0              7410   2662  FALL       1
I__877/O                           LocalMux                     768              8179   2662  FALL       1
I__883/I                           InMux                          0              8179   2662  FALL       1
I__883/O                           InMux                        503              8682   2662  FALL       1
uart.timer_Count_4_LC_9_1_3/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_9_1_5/lcout
Path End         : uart.timer_Count_4_rep1_LC_9_1_7/in1
Capture Clock    : uart.timer_Count_4_rep1_LC_9_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_9_1_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__877/I                              LocalMux                       0              7410   2662  FALL       1
I__877/O                              LocalMux                     768              8179   2662  FALL       1
I__884/I                              InMux                          0              8179   2662  FALL       1
I__884/O                              InMux                        503              8682   2662  FALL       1
uart.timer_Count_4_rep1_LC_9_1_7/in1  LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_3_LC_9_1_5/lcout
Path End         : uart.timer_Count_fast_4_LC_9_1_6/in0
Capture Clock    : uart.timer_Count_fast_4_LC_9_1_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_3_LC_9_1_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__877/I                              LocalMux                       0              7410   2662  FALL       1
I__877/O                              LocalMux                     768              8179   2662  FALL       1
I__885/I                              InMux                          0              8179   2662  FALL       1
I__885/O                              InMux                        503              8682   2662  FALL       1
uart.timer_Count_fast_4_LC_9_1_6/in0  LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.timer_Count_1_LC_9_1_4/in0
Capture Clock    : uart.timer_Count_1_LC_9_1_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__640/I                           LocalMux                       0              7410   2662  FALL       1
I__640/O                           LocalMux                     768              8179   2662  FALL       1
I__645/I                           InMux                          0              8179   2662  FALL       1
I__645/O                           InMux                        503              8682   2662  FALL       1
uart.timer_Count_1_LC_9_1_4/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_9_1_3/lcout
Path End         : uart.timer_Count_4_LC_9_1_3/in0
Capture Clock    : uart.timer_Count_4_LC_9_1_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_9_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       7
I__655/I                           LocalMux                       0              7410   2662  FALL       1
I__655/O                           LocalMux                     768              8179   2662  FALL       1
I__661/I                           InMux                          0              8179   2662  FALL       1
I__661/O                           InMux                        503              8682   2662  FALL       1
uart.timer_Count_4_LC_9_1_3/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_8_5_4/lcout
Path End         : uart.state_1_LC_8_5_4/in2
Capture Clock    : uart.state_1_LC_8_5_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_8_5_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__441/I                     LocalMux                       0              7410   2662  FALL       1
I__441/O                     LocalMux                     768              8179   2662  FALL       1
I__444/I                     InMux                          0              8179   2662  FALL       1
I__444/O                     InMux                        503              8682   2662  FALL       1
I__447/I                     CascadeMux                     0              8682   2662  FALL       1
I__447/O                     CascadeMux                     0              8682   2662  FALL       1
uart.state_1_LC_8_5_4/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_0_LC_8_5_0/lcout
Path End         : uart.state_0_LC_8_5_0/in0
Capture Clock    : uart.state_0_LC_8_5_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_0_LC_8_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__313/I                     LocalMux                       0              7410   2662  FALL       1
I__313/O                     LocalMux                     768              8179   2662  FALL       1
I__314/I                     InMux                          0              8179   2662  FALL       1
I__314/O                     InMux                        503              8682   2662  FALL       1
uart.state_0_LC_8_5_0/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_0_LC_8_5_0/lcout
Path End         : uart.state_1_LC_8_5_4/in0
Capture Clock    : uart.state_1_LC_8_5_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_0_LC_8_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__313/I                     LocalMux                       0              7410   2662  FALL       1
I__313/O                     LocalMux                     768              8179   2662  FALL       1
I__315/I                     InMux                          0              8179   2662  FALL       1
I__315/O                     InMux                        503              8682   2662  FALL       1
uart.state_1_LC_8_5_4/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_8_3_2/lcout
Path End         : uart.bit_Count_1_LC_8_3_2/in0
Capture Clock    : uart.bit_Count_1_LC_8_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_8_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__480/I                         LocalMux                       0              7410   2662  FALL       1
I__480/O                         LocalMux                     768              8179   2662  FALL       1
I__486/I                         InMux                          0              8179   2662  FALL       1
I__486/O                         InMux                        503              8682   2662  FALL       1
uart.bit_Count_1_LC_8_3_2/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_2_LC_7_3_4/lcout
Path End         : uart.bit_Count_2_LC_7_3_4/in3
Capture Clock    : uart.bit_Count_2_LC_7_3_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_2_LC_7_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__501/I                         LocalMux                       0              7410   2662  FALL       1
I__501/O                         LocalMux                     768              8179   2662  FALL       1
I__508/I                         InMux                          0              8179   2662  FALL       1
I__508/O                         InMux                        503              8682   2662  FALL       1
uart.bit_Count_2_LC_7_3_4/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_3_1/lcout
Path End         : uart.bit_Count_0_LC_7_3_1/in1
Capture Clock    : uart.bit_Count_0_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__518/I                         LocalMux                       0              7410   2662  FALL       1
I__518/O                         LocalMux                     768              8179   2662  FALL       1
I__530/I                         InMux                          0              8179   2662  FALL       1
I__530/O                         InMux                        503              8682   2662  FALL       1
uart.bit_Count_0_LC_7_3_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_2_LC_7_2_0/lcout
Path End         : uart.data_esr_2_LC_8_2_2/in3
Capture Clock    : uart.data_esr_2_LC_8_2_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1089/I                                                ClkMux                         0              5132  RISE       1
I__1089/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_7_2_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_2_LC_7_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__210/I                            LocalMux                       0              7410   2662  FALL       1
I__210/O                            LocalMux                     768              8179   2662  FALL       1
I__211/I                            InMux                          0              8179   2662  FALL       1
I__211/O                            InMux                        503              8682   2662  FALL       1
uart.data_esr_2_LC_8_2_2/in3        LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_8_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_1_LC_7_1_3/lcout
Path End         : uart_frame_decoder.state_1_1_LC_7_1_3/in2
Capture Clock    : uart_frame_decoder.state_1_1_LC_7_1_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_1_LC_7_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__235/I                                     LocalMux                       0              7410   2662  FALL       1
I__235/O                                     LocalMux                     768              8179   2662  FALL       1
I__239/I                                     InMux                          0              8179   2662  FALL       1
I__239/O                                     InMux                        503              8682   2662  FALL       1
I__242/I                                     CascadeMux                     0              8682   2662  FALL       1
I__242/O                                     CascadeMux                     0              8682   2662  FALL       1
uart_frame_decoder.state_1_1_LC_7_1_3/in2    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_2_LC_10_1_1/in1
Capture Clock    : uart.timer_Count_2_LC_10_1_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__354/I                            LocalMux                       0              7410   2662  FALL       1
I__354/O                            LocalMux                     768              8179   2662  FALL       1
I__361/I                            InMux                          0              8179   2662  FALL       1
I__361/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_2_LC_10_1_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.timer_Count_fast_3_LC_10_1_0/in2
Capture Clock    : uart.timer_Count_fast_3_LC_10_1_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__354/I                               LocalMux                       0              7410   2662  FALL       1
I__354/O                               LocalMux                     768              8179   2662  FALL       1
I__362/I                               InMux                          0              8179   2662  FALL       1
I__362/O                               InMux                        503              8682   2662  FALL       1
I__364/I                               CascadeMux                     0              8682   2662  FALL       1
I__364/O                               CascadeMux                     0              8682   2662  FALL       1
uart.timer_Count_fast_3_LC_10_1_0/in2  LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.state_2_LC_9_2_7/in3
Capture Clock    : uart.state_2_LC_9_2_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__595/I                                   LocalMux                       0              7410   2662  FALL       1
I__595/O                                   LocalMux                     768              8179   2662  FALL       1
I__603/I                                   InMux                          0              8179   2662  FALL       1
I__603/O                                   InMux                        503              8682   2662  FALL       1
uart.state_2_LC_9_2_7/in3                  LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1085/I                                                ClkMux                         0              5132  RISE       1
I__1085/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_3_3/lcout
Path End         : uart.data_rdy_LC_11_4_0/in0
Capture Clock    : uart.data_rdy_LC_11_4_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__780/I                            LocalMux                       0              7410   2662  FALL       1
I__780/O                            LocalMux                     768              8179   2662  FALL       1
I__793/I                            InMux                          0              8179   2662  FALL       1
I__793/O                            InMux                        503              8682   2662  FALL       1
uart.data_rdy_LC_11_4_0/in0         LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_3_1/lcout
Path End         : uart.timer_Count_7_LC_10_3_3/in1
Capture Clock    : uart.timer_Count_7_LC_10_3_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1272
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8682
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__844/I                            LocalMux                       0              7410   2662  FALL       1
I__844/O                            LocalMux                     768              8179   2662  FALL       1
I__857/I                            InMux                          0              8179   2662  FALL       1
I__857/O                            InMux                        503              8682   2662  FALL       1
uart.timer_Count_7_LC_10_3_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart_frame_decoder.state_1_esr_5_LC_11_1_2/sr
Capture Clock    : uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk
Hold Constraint  : 0p
Path slack       : 3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1298
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL       9
I__1043/I                                      LocalMux                       0              7410   3205  FALL       1
I__1043/O                                      LocalMux                     768              8179   3205  FALL       1
I__1048/I                                      SRMux                          0              8179   3205  FALL       1
I__1048/O                                      SRMux                        530              8708   3205  FALL       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/sr  LogicCell40_SEQ_MODE_1000      0              8708   3205  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart_frame_decoder.state_1_esr_4_LC_11_1_1/sr
Capture Clock    : uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk
Hold Constraint  : 0p
Path slack       : 3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1298
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL       9
I__1043/I                                      LocalMux                       0              7410   3205  FALL       1
I__1043/O                                      LocalMux                     768              8179   3205  FALL       1
I__1048/I                                      SRMux                          0              8179   3205  FALL       1
I__1048/O                                      SRMux                        530              8708   3205  FALL       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/sr  LogicCell40_SEQ_MODE_1000      0              8708   3205  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart_frame_decoder.state_1_esr_3_LC_11_1_0/sr
Capture Clock    : uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk
Hold Constraint  : 0p
Path slack       : 3205p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1298
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         8708
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL       9
I__1043/I                                      LocalMux                       0              7410   3205  FALL       1
I__1043/O                                      LocalMux                     768              8179   3205  FALL       1
I__1048/I                                      SRMux                          0              8179   3205  FALL       1
I__1048/O                                      SRMux                        530              8708   3205  FALL       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/sr  LogicCell40_SEQ_MODE_1000      0              8708   3205  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.reset_iso_LC_11_2_4/in2
Capture Clock    : reset_module_System.reset_iso_LC_11_2_4/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1855
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9265
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__1141/I                                             LocalMux                       0              7410   3245  FALL       1
I__1141/O                                             LocalMux                     768              8179   3245  FALL       1
I__1144/I                                             InMux                          0              8179   3245  FALL       1
I__1144/O                                             InMux                        503              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/ltout  LogicCell40_SEQ_MODE_0000    583              9265   3245  RISE       1
I__722/I                                              CascadeMux                     0              9265   3245  RISE       1
I__722/O                                              CascadeMux                     0              9265   3245  RISE       1
reset_module_System.reset_iso_LC_11_2_4/in2           LogicCell40_SEQ_MODE_1000      0              9265   3245  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.state_1_6_LC_10_2_0/in2
Capture Clock    : uart_frame_decoder.state_1_6_LC_10_2_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout               LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      11
I__1103/I                                   Odrv4                          0              7410   3311  FALL       1
I__1103/O                                   Odrv4                        649              8059   3311  FALL       1
I__1108/I                                   LocalMux                       0              8059   3311  FALL       1
I__1108/O                                   LocalMux                     768              8828   3311  FALL       1
I__1114/I                                   InMux                          0              8828   3311  FALL       1
I__1114/O                                   InMux                        503              9331   3311  FALL       1
I__1124/I                                   CascadeMux                     0              9331   3311  FALL       1
I__1124/O                                   CascadeMux                     0              9331   3311  FALL       1
uart_frame_decoder.state_1_6_LC_10_2_0/in2  LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout
Path End         : uart_frame_decoder.state_1_6_LC_10_2_0/in1
Capture Clock    : uart_frame_decoder.state_1_6_LC_10_2_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL       4
I__570/I                                          Odrv4                          0              7410   3311  FALL       1
I__570/O                                          Odrv4                        649              8059   3311  FALL       1
I__573/I                                          LocalMux                       0              8059   3311  FALL       1
I__573/O                                          LocalMux                     768              8828   3311  FALL       1
I__577/I                                          InMux                          0              8828   3311  FALL       1
I__577/O                                          InMux                        503              9331   3311  FALL       1
uart_frame_decoder.state_1_6_LC_10_2_0/in1        LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_6_LC_10_2_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_4_LC_11_1_1/lcout
Path End         : uart_frame_decoder.state_1_esr_5_LC_11_1_2/in3
Capture Clock    : uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_4_LC_11_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL       3
I__580/I                                          Odrv4                          0              7410   3311  FALL       1
I__580/O                                          Odrv4                        649              8059   3311  FALL       1
I__582/I                                          LocalMux                       0              8059   3311  FALL       1
I__582/O                                          LocalMux                     768              8828   3311  FALL       1
I__585/I                                          InMux                          0              8828   3311  FALL       1
I__585/O                                          InMux                        503              9331   3311  FALL       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/in3    LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_3_LC_9_4_0/lcout
Path End         : uart.data_esr_3_LC_8_2_3/in0
Capture Clock    : uart.data_esr_3_LC_8_2_3/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1077/I                                                ClkMux                         0              5132  RISE       1
I__1077/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_9_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_3_LC_9_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL       1
I__413/I                            Odrv4                          0              7410   3311  FALL       1
I__413/O                            Odrv4                        649              8059   3311  FALL       1
I__414/I                            LocalMux                       0              8059   3311  FALL       1
I__414/O                            LocalMux                     768              8828   3311  FALL       1
I__415/I                            InMux                          0              8828   3311  FALL       1
I__415/O                            InMux                        503              9331   3311  FALL       1
uart.data_esr_3_LC_8_2_3/in0        LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_8_2_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_1_LC_8_4_2/lcout
Path End         : uart.data_esr_1_LC_8_2_1/in3
Capture Clock    : uart.data_esr_1_LC_8_2_1/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1081/I                                                ClkMux                         0              5132  RISE       1
I__1081/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_8_4_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_1_LC_8_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL       1
I__277/I                            Odrv4                          0              7410   3311  FALL       1
I__277/O                            Odrv4                        649              8059   3311  FALL       1
I__278/I                            LocalMux                       0              8059   3311  FALL       1
I__278/O                            LocalMux                     768              8828   3311  FALL       1
I__279/I                            InMux                          0              8828   3311  FALL       1
I__279/O                            InMux                        503              9331   3311  FALL       1
uart.data_esr_1_LC_8_2_1/in3        LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_8_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_7_LC_7_5_3/lcout
Path End         : uart.data_esr_7_LC_8_2_7/in0
Capture Clock    : uart.data_esr_7_LC_8_2_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1080/I                                                ClkMux                         0              5132  RISE       1
I__1080/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_7_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_7_LC_7_5_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL       1
I__255/I                            Odrv4                          0              7410   3311  FALL       1
I__255/O                            Odrv4                        649              8059   3311  FALL       1
I__256/I                            LocalMux                       0              8059   3311  FALL       1
I__256/O                            LocalMux                     768              8828   3311  FALL       1
I__257/I                            InMux                          0              8828   3311  FALL       1
I__257/O                            InMux                        503              9331   3311  FALL       1
uart.data_esr_7_LC_8_2_7/in0        LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_8_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_0_LC_7_4_0/lcout
Path End         : uart.data_esr_0_LC_8_2_0/in3
Capture Clock    : uart.data_esr_0_LC_8_2_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1083/I                                                ClkMux                         0              5132  RISE       1
I__1083/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_7_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_0_LC_7_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL       1
I__219/I                            Odrv4                          0              7410   3311  FALL       1
I__219/O                            Odrv4                        649              8059   3311  FALL       1
I__220/I                            LocalMux                       0              8059   3311  FALL       1
I__220/O                            LocalMux                     768              8828   3311  FALL       1
I__221/I                            InMux                          0              8828   3311  FALL       1
I__221/O                            InMux                        503              9331   3311  FALL       1
uart.data_esr_0_LC_8_2_0/in3        LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_8_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_1_LC_8_5_4/lcout
Path End         : uart.state_2_LC_9_2_7/in1
Capture Clock    : uart.state_2_LC_9_2_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_1_LC_8_5_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__440/I                     Odrv4                          0              7410   3311  FALL       1
I__440/O                     Odrv4                        649              8059   3311  FALL       1
I__443/I                     LocalMux                       0              8059   3311  FALL       1
I__443/O                     LocalMux                     768              8828   3311  FALL       1
I__446/I                     InMux                          0              8828   3311  FALL       1
I__446/O                     InMux                        503              9331   3311  FALL       1
uart.state_2_LC_9_2_7/in1    LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1085/I                                                ClkMux                         0              5132  RISE       1
I__1085/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_0_LC_10_3_6/lcout
Path End         : uart.timer_Count_1_LC_9_1_4/in2
Capture Clock    : uart.timer_Count_1_LC_9_1_4/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1921
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9331
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_0_LC_10_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__548/I                            Odrv4                          0              7410   3311  FALL       1
I__548/O                            Odrv4                        649              8059   3311  FALL       1
I__551/I                            LocalMux                       0              8059   3311  FALL       1
I__551/O                            LocalMux                     768              8828   3311  FALL       1
I__554/I                            InMux                          0              8828   3311  FALL       1
I__554/O                            InMux                        503              9331   3311  FALL       1
I__555/I                            CascadeMux                     0              9331   3311  FALL       1
I__555/O                            CascadeMux                     0              9331   3311  FALL       1
uart.timer_Count_1_LC_9_1_4/in2     LogicCell40_SEQ_MODE_1000      0              9331   3311  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.state_3_LC_10_4_7/in2
Capture Clock    : uart.state_3_LC_10_4_7/clk
Hold Constraint  : 0p
Path slack       : 3364p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     1974
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9384
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__675/I                            LocalMux                       0              7410   2662  FALL       1
I__675/O                            LocalMux                     768              8179   2662  FALL       1
I__685/I                            InMux                          0              8179   3364  FALL       1
I__685/O                            InMux                        503              8682   3364  FALL       1
I__692/I                            CascadeMux                     0              8682   3364  FALL       1
I__692/O                            CascadeMux                     0              8682   3364  FALL       1
uart.state_RNO_0_3_LC_10_4_6/in2    LogicCell40_SEQ_MODE_0000      0              8682   3364  FALL       1
uart.state_RNO_0_3_LC_10_4_6/ltout  LogicCell40_SEQ_MODE_0000    702              9384   3364  RISE       1
I__588/I                            CascadeMux                     0              9384   3364  RISE       1
I__588/O                            CascadeMux                     0              9384   3364  RISE       1
uart.state_3_LC_10_4_7/in2          LogicCell40_SEQ_MODE_1000      0              9384   3364  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_6_LC_8_2_6/lcout
Path End         : uart_frame_decoder.state_1_2_LC_8_1_7/in2
Capture Clock    : uart_frame_decoder.state_1_2_LC_8_1_7/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2014
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9424
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_8_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_6_LC_8_2_6/lcout                              LogicCell40_SEQ_MODE_1000   1391              7410   3404  FALL       1
I__258/I                                                    LocalMux                       0              7410   3404  FALL       1
I__258/O                                                    LocalMux                     768              8179   3404  FALL       1
I__259/I                                                    InMux                          0              8179   3404  FALL       1
I__259/O                                                    InMux                        503              8682   3404  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/in1    LogicCell40_SEQ_MODE_0000      0              8682   3404  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/ltout  LogicCell40_SEQ_MODE_0000    742              9424   3404  RISE       1
I__226/I                                                    CascadeMux                     0              9424   3404  RISE       1
I__226/O                                                    CascadeMux                     0              9424   3404  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/in2                   LogicCell40_SEQ_MODE_1000      0              9424   3404  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1090/I                                                ClkMux                         0              5132  RISE       1
I__1090/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.state_4_LC_10_4_1/in2
Capture Clock    : uart.state_4_LC_10_4_1/clk
Hold Constraint  : 0p
Path slack       : 3510p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2120
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9530
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__675/I                            LocalMux                       0              7410   2662  FALL       1
I__675/O                            LocalMux                     768              8179   2662  FALL       1
I__684/I                            InMux                          0              8179   3510  FALL       1
I__684/O                            InMux                        503              8682   3510  FALL       1
uart.state_RNO_3_4_LC_10_4_0/in0    LogicCell40_SEQ_MODE_0000      0              8682   3510  FALL       1
uart.state_RNO_3_4_LC_10_4_0/ltout  LogicCell40_SEQ_MODE_0000    848              9530   3510  RISE       1
I__479/I                            CascadeMux                     0              9530   3510  RISE       1
I__479/O                            CascadeMux                     0              9530   3510  RISE       1
uart.state_4_LC_10_4_1/in2          LogicCell40_SEQ_MODE_1000      0              9530   3510  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_3_1/lcout
Path End         : uart.bit_Count_1_LC_8_3_2/in2
Capture Clock    : uart.bit_Count_1_LC_8_3_2/clk
Hold Constraint  : 0p
Path slack       : 3510p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2120
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9530
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_3_1/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__520/I                               LocalMux                       0              7410   3510  FALL       1
I__520/O                               LocalMux                     768              8179   3510  FALL       1
I__532/I                               InMux                          0              8179   3510  FALL       1
I__532/O                               InMux                        503              8682   3510  FALL       1
uart.bit_Count_RNO_1_1_LC_8_3_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   3510  FALL       1
uart.bit_Count_RNO_1_1_LC_8_3_1/ltout  LogicCell40_SEQ_MODE_0000    848              9530   3510  RISE       1
I__248/I                               CascadeMux                     0              9530   3510  RISE       1
I__248/O                               CascadeMux                     0              9530   3510  RISE       1
uart.bit_Count_1_LC_8_3_2/in2          LogicCell40_SEQ_MODE_1000      0              9530   3510  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_6_LC_7_6_0/lcout
Path End         : uart.data_esr_6_LC_8_2_6/in3
Capture Clock    : uart.data_esr_6_LC_8_2_6/clk
Hold Constraint  : 0p
Path slack       : 3761p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2371
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9781
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1075/I                                                ClkMux                         0              5132  RISE       1
I__1075/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_6_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3761  FALL       1
I__260/I                            Odrv4                          0              7410   3761  FALL       1
I__260/O                            Odrv4                        649              8059   3761  FALL       1
I__261/I                            Span4Mux_s2_v                  0              8059   3761  FALL       1
I__261/O                            Span4Mux_s2_v                450              8510   3761  FALL       1
I__262/I                            LocalMux                       0              8510   3761  FALL       1
I__262/O                            LocalMux                     768              9278   3761  FALL       1
I__263/I                            InMux                          0              9278   3761  FALL       1
I__263/O                            InMux                        503              9781   3761  FALL       1
uart.data_esr_6_LC_8_2_6/in3        LogicCell40_SEQ_MODE_1000      0              9781   3761  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_8_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_20_LC_12_4_3/lcout
Path End         : reset_module_System.count_21_LC_12_4_4/in3
Capture Clock    : reset_module_System.count_21_LC_12_4_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_20_LC_12_4_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1211/I                                        LocalMux                       0              7410   2662  FALL       1
I__1211/O                                        LocalMux                     768              8179   2662  FALL       1
I__1213/I                                        InMux                          0              8179   2662  FALL       1
I__1213/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_20_LC_12_4_3/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_20_LC_12_4_3/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       1
I__1208/I                                        InMux                          0              9344   3828  FALL       1
I__1208/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_21_LC_12_4_4/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_21_LC_12_4_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_19_LC_12_4_2/lcout
Path End         : reset_module_System.count_20_LC_12_4_3/in3
Capture Clock    : reset_module_System.count_20_LC_12_4_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_19_LC_12_4_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1039/I                                        LocalMux                       0              7410   2662  FALL       1
I__1039/O                                        LocalMux                     768              8179   2662  FALL       1
I__1041/I                                        InMux                          0              8179   2662  FALL       1
I__1041/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_19_LC_12_4_2/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_19_LC_12_4_2/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__1209/I                                        InMux                          0              9344   3828  FALL       1
I__1209/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_20_LC_12_4_3/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_20_LC_12_4_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_18_LC_12_4_1/lcout
Path End         : reset_module_System.count_19_LC_12_4_2/in3
Capture Clock    : reset_module_System.count_19_LC_12_4_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_18_LC_12_4_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__979/I                                         LocalMux                       0              7410   2662  FALL       1
I__979/O                                         LocalMux                     768              8179   2662  FALL       1
I__981/I                                         InMux                          0              8179   2662  FALL       1
I__981/O                                         InMux                        503              8682   2662  FALL       1
reset_module_System.count_18_LC_12_4_1/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_18_LC_12_4_1/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__1217/I                                        InMux                          0              9344   3828  FALL       1
I__1217/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_19_LC_12_4_2/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_19_LC_12_4_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_17_LC_12_4_0/lcout
Path End         : reset_module_System.count_18_LC_12_4_1/in3
Capture Clock    : reset_module_System.count_18_LC_12_4_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_17_LC_12_4_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__987/I                                         LocalMux                       0              7410   2662  FALL       1
I__987/O                                         LocalMux                     768              8179   2662  FALL       1
I__989/I                                         InMux                          0              8179   2662  FALL       1
I__989/O                                         InMux                        503              8682   2662  FALL       1
reset_module_System.count_17_LC_12_4_0/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_17_LC_12_4_0/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__977/I                                         InMux                          0              9344   3828  FALL       1
I__977/O                                         InMux                        503              9847   3828  FALL       1
reset_module_System.count_18_LC_12_4_1/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_18_LC_12_4_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_15_LC_12_3_6/lcout
Path End         : reset_module_System.count_16_LC_12_3_7/in3
Capture Clock    : reset_module_System.count_16_LC_12_3_7/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_12_3_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_15_LC_12_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1034/I                                        LocalMux                       0              7410   2662  FALL       1
I__1034/O                                        LocalMux                     768              8179   2662  FALL       1
I__1036/I                                        InMux                          0              8179   2662  FALL       1
I__1036/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_15_LC_12_3_6/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_15_LC_12_3_6/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__992/I                                         InMux                          0              9344   3828  FALL       1
I__992/O                                         InMux                        503              9847   3828  FALL       1
reset_module_System.count_16_LC_12_3_7/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_12_3_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_14_LC_12_3_5/lcout
Path End         : reset_module_System.count_15_LC_12_3_6/in3
Capture Clock    : reset_module_System.count_15_LC_12_3_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_12_3_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_14_LC_12_3_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1001/I                                        LocalMux                       0              7410   2662  FALL       1
I__1001/O                                        LocalMux                     768              8179   2662  FALL       1
I__1003/I                                        InMux                          0              8179   2662  FALL       1
I__1003/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_14_LC_12_3_5/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_14_LC_12_3_5/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__998/I                                         InMux                          0              9344   3828  FALL       1
I__998/O                                         InMux                        503              9847   3828  FALL       1
reset_module_System.count_15_LC_12_3_6/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_15_LC_12_3_6/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_12_3_4/lcout
Path End         : reset_module_System.count_14_LC_12_3_5/in3
Capture Clock    : reset_module_System.count_14_LC_12_3_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_12_3_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1025/I                                        LocalMux                       0              7410   2662  FALL       1
I__1025/O                                        LocalMux                     768              8179   2662  FALL       1
I__1027/I                                        InMux                          0              8179   2662  FALL       1
I__1027/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_13_LC_12_3_4/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_13_LC_12_3_4/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__999/I                                         InMux                          0              9344   3828  FALL       1
I__999/O                                         InMux                        503              9847   3828  FALL       1
reset_module_System.count_14_LC_12_3_5/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_14_LC_12_3_5/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_12_LC_12_3_3/lcout
Path End         : reset_module_System.count_13_LC_12_3_4/in3
Capture Clock    : reset_module_System.count_13_LC_12_3_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_12_3_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_12_LC_12_3_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1007/I                                        LocalMux                       0              7410   2662  FALL       1
I__1007/O                                        LocalMux                     768              8179   2662  FALL       1
I__1009/I                                        InMux                          0              8179   2662  FALL       1
I__1009/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_12_LC_12_3_3/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_12_LC_12_3_3/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__1004/I                                        InMux                          0              9344   3828  FALL       1
I__1004/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_13_LC_12_3_4/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_11_LC_12_3_2/lcout
Path End         : reset_module_System.count_12_LC_12_3_3/in3
Capture Clock    : reset_module_System.count_12_LC_12_3_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_12_3_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_11_LC_12_3_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1012/I                                        LocalMux                       0              7410   2662  FALL       1
I__1012/O                                        LocalMux                     768              8179   2662  FALL       1
I__1014/I                                        InMux                          0              8179   2662  FALL       1
I__1014/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_11_LC_12_3_2/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_11_LC_12_3_2/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__1005/I                                        InMux                          0              9344   3828  FALL       1
I__1005/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_12_LC_12_3_3/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_12_LC_12_3_3/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_10_LC_12_3_1/lcout
Path End         : reset_module_System.count_11_LC_12_3_2/in3
Capture Clock    : reset_module_System.count_11_LC_12_3_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_12_3_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_10_LC_12_3_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__928/I                                         LocalMux                       0              7410   2662  FALL       1
I__928/O                                         LocalMux                     768              8179   2662  FALL       1
I__930/I                                         InMux                          0              8179   2662  FALL       1
I__930/O                                         InMux                        503              8682   2662  FALL       1
reset_module_System.count_10_LC_12_3_1/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_10_LC_12_3_1/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__1010/I                                        InMux                          0              9344   3828  FALL       1
I__1010/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_11_LC_12_3_2/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_11_LC_12_3_2/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_9_LC_12_3_0/lcout
Path End         : reset_module_System.count_10_LC_12_3_1/in3
Capture Clock    : reset_module_System.count_10_LC_12_3_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_12_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_9_LC_12_3_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__933/I                                        LocalMux                       0              7410   2662  FALL       1
I__933/O                                        LocalMux                     768              8179   2662  FALL       1
I__935/I                                        InMux                          0              8179   2662  FALL       1
I__935/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_9_LC_12_3_0/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_9_LC_12_3_0/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__926/I                                        InMux                          0              9344   3828  FALL       1
I__926/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_10_LC_12_3_1/in3      LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_10_LC_12_3_1/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_7_LC_12_2_6/lcout
Path End         : reset_module_System.count_8_LC_12_2_7/in3
Capture Clock    : reset_module_System.count_8_LC_12_2_7/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_12_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_7_LC_12_2_6/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__944/I                                        LocalMux                       0              7410   2662  FALL       1
I__944/O                                        LocalMux                     768              8179   2662  FALL       1
I__946/I                                        InMux                          0              8179   2662  FALL       1
I__946/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_7_LC_12_2_6/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_7_LC_12_2_6/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__937/I                                        InMux                          0              9344   3828  FALL       1
I__937/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_8_LC_12_2_7/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_12_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_6_LC_12_2_5/lcout
Path End         : reset_module_System.count_7_LC_12_2_6/in3
Capture Clock    : reset_module_System.count_7_LC_12_2_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_12_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_6_LC_12_2_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__949/I                                        LocalMux                       0              7410   2662  FALL       1
I__949/O                                        LocalMux                     768              8179   2662  FALL       1
I__951/I                                        InMux                          0              8179   2662  FALL       1
I__951/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_6_LC_12_2_5/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_6_LC_12_2_5/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__942/I                                        InMux                          0              9344   3828  FALL       1
I__942/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_7_LC_12_2_6/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_7_LC_12_2_6/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_5_LC_12_2_4/lcout
Path End         : reset_module_System.count_6_LC_12_2_5/in3
Capture Clock    : reset_module_System.count_6_LC_12_2_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_12_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_5_LC_12_2_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__956/I                                        LocalMux                       0              7410   2662  FALL       1
I__956/O                                        LocalMux                     768              8179   2662  FALL       1
I__958/I                                        InMux                          0              8179   2662  FALL       1
I__958/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_5_LC_12_2_4/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_5_LC_12_2_4/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__947/I                                        InMux                          0              9344   3828  FALL       1
I__947/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_6_LC_12_2_5/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_6_LC_12_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_4_LC_12_2_3/lcout
Path End         : reset_module_System.count_5_LC_12_2_4/in3
Capture Clock    : reset_module_System.count_5_LC_12_2_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_12_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_4_LC_12_2_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__960/I                                        LocalMux                       0              7410   2662  FALL       1
I__960/O                                        LocalMux                     768              8179   2662  FALL       1
I__962/I                                        InMux                          0              8179   2662  FALL       1
I__962/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_4_LC_12_2_3/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_4_LC_12_2_3/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__954/I                                        InMux                          0              9344   3828  FALL       1
I__954/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_5_LC_12_2_4/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_5_LC_12_2_4/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_3_LC_12_2_2/lcout
Path End         : reset_module_System.count_4_LC_12_2_3/in3
Capture Clock    : reset_module_System.count_4_LC_12_2_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_12_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_3_LC_12_2_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__966/I                                        LocalMux                       0              7410   2662  FALL       1
I__966/O                                        LocalMux                     768              8179   2662  FALL       1
I__968/I                                        InMux                          0              8179   2662  FALL       1
I__968/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_3_LC_12_2_2/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
reset_module_System.count_3_LC_12_2_2/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__959/I                                        InMux                          0              9344   3828  FALL       1
I__959/O                                        InMux                        503              9847   3828  FALL       1
reset_module_System.count_4_LC_12_2_3/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_4_LC_12_2_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_2_LC_11_2_1/lcout
Path End         : reset_module_System.count_3_LC_12_2_2/in3
Capture Clock    : reset_module_System.count_3_LC_12_2_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2437
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9847
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_2_LC_11_2_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       2
I__974/I                                              LocalMux                       0              7410   3828  FALL       1
I__974/O                                              LocalMux                     768              8179   3828  FALL       1
I__976/I                                              InMux                          0              8179   3828  FALL       1
I__976/O                                              InMux                        503              8682   3828  FALL       1
reset_module_System.count_RNO_0_2_LC_12_2_1/in1       LogicCell40_SEQ_MODE_0000      0              8682   3828  FALL       1
reset_module_System.count_RNO_0_2_LC_12_2_1/carryout  LogicCell40_SEQ_MODE_0000    662              9344   3828  FALL       2
I__964/I                                              InMux                          0              9344   3828  FALL       1
I__964/O                                              InMux                        503              9847   3828  FALL       1
reset_module_System.count_3_LC_12_2_2/in3             LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_3_LC_12_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_4_LC_9_5_0/lcout
Path End         : uart.data_esr_4_LC_8_2_4/in3
Capture Clock    : uart.data_esr_4_LC_8_2_4/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1072/I                                                ClkMux                         0              5132  RISE       1
I__1072/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_9_5_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_4_LC_9_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3854  FALL       1
I__406/I                            Odrv4                          0              7410   3854  FALL       1
I__406/O                            Odrv4                        649              8059   3854  FALL       1
I__407/I                            Span4Mux_h                     0              8059   3854  FALL       1
I__407/O                            Span4Mux_h                   543              8602   3854  FALL       1
I__408/I                            LocalMux                       0              8602   3854  FALL       1
I__408/O                            LocalMux                     768              9371   3854  FALL       1
I__409/I                            InMux                          0              9371   3854  FALL       1
I__409/O                            InMux                        503              9874   3854  FALL       1
uart.data_esr_4_LC_8_2_4/in3        LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_8_2_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.bit_Count_2_LC_7_3_4/in1
Capture Clock    : uart.bit_Count_2_LC_7_3_4/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout   LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__678/I                       Odrv4                          0              7410   3854  FALL       1
I__678/O                       Odrv4                        649              8059   3854  FALL       1
I__690/I                       Span4Mux_h                     0              8059   3854  FALL       1
I__690/O                       Span4Mux_h                   543              8602   3854  FALL       1
I__696/I                       LocalMux                       0              8602   3854  FALL       1
I__696/O                       LocalMux                     768              9371   3854  FALL       1
I__700/I                       InMux                          0              9371   3854  FALL       1
I__700/O                       InMux                        503              9874   3854  FALL       1
uart.bit_Count_2_LC_7_3_4/in1  LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.state_1_2_LC_8_1_7/in0
Capture Clock    : uart_frame_decoder.state_1_2_LC_8_1_7/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout              LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      11
I__1100/I                                  Odrv4                          0              7410   3854  FALL       1
I__1100/O                                  Odrv4                        649              8059   3854  FALL       1
I__1104/I                                  Span4Mux_h                     0              8059   3854  FALL       1
I__1104/O                                  Span4Mux_h                   543              8602   3854  FALL       1
I__1110/I                                  LocalMux                       0              8602   3854  FALL       1
I__1110/O                                  LocalMux                     768              9371   3854  FALL       1
I__1118/I                                  InMux                          0              9371   3854  FALL       1
I__1118/O                                  InMux                        503              9874   3854  FALL       1
uart_frame_decoder.state_1_2_LC_8_1_7/in0  LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1090/I                                                ClkMux                         0              5132  RISE       1
I__1090/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.state_1_1_LC_7_1_3/in1
Capture Clock    : uart_frame_decoder.state_1_1_LC_7_1_3/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2464
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout              LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      11
I__1100/I                                  Odrv4                          0              7410   3854  FALL       1
I__1100/O                                  Odrv4                        649              8059   3854  FALL       1
I__1105/I                                  Span4Mux_h                     0              8059   3854  FALL       1
I__1105/O                                  Span4Mux_h                   543              8602   3854  FALL       1
I__1111/I                                  LocalMux                       0              8602   3854  FALL       1
I__1111/O                                  LocalMux                     768              9371   3854  FALL       1
I__1122/I                                  InMux                          0              9371   3854  FALL       1
I__1122/O                                  InMux                        503              9874   3854  FALL       1
uart_frame_decoder.state_1_1_LC_7_1_3/in1  LogicCell40_SEQ_MODE_1000      0              9874   3854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.bit_Count_2_LC_7_3_4/in0
Capture Clock    : uart.bit_Count_2_LC_7_3_4/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2504
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9914
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout   LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1157/I                      Odrv4                          0              7410   3894  FALL       1
I__1157/O                      Odrv4                        649              8059   3894  FALL       1
I__1167/I                      Span4Mux_s3_v                  0              8059   3894  FALL       1
I__1167/O                      Span4Mux_s3_v                583              8642   3894  FALL       1
I__1170/I                      LocalMux                       0              8642   3894  FALL       1
I__1170/O                      LocalMux                     768              9410   3894  FALL       1
I__1173/I                      InMux                          0              9410   3894  FALL       1
I__1173/O                      InMux                        503              9914   3894  FALL       1
uart.bit_Count_2_LC_7_3_4/in0  LogicCell40_SEQ_MODE_1000      0              9914   3894  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_Aux_esr_5_LC_8_6_0/lcout
Path End         : uart.data_esr_5_LC_8_2_5/in3
Capture Clock    : uart.data_esr_5_LC_8_2_5/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2504
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9914
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1071/I                                                ClkMux                         0              5132  RISE       1
I__1071/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_Aux_esr_5_LC_8_6_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL       1
I__292/I                            Odrv12                         0              7410   3894  FALL       1
I__292/O                            Odrv12                      1232              8642   3894  FALL       1
I__293/I                            LocalMux                       0              8642   3894  FALL       1
I__293/O                            LocalMux                     768              9410   3894  FALL       1
I__294/I                            InMux                          0              9410   3894  FALL       1
I__294/O                            InMux                        503              9914   3894  FALL       1
uart.data_esr_5_LC_8_2_5/in3        LogicCell40_SEQ_MODE_1000      0              9914   3894  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_8_2_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_2_LC_8_1_7/lcout
Path End         : uart_frame_decoder.state_1_esr_3_LC_11_1_0/in3
Capture Clock    : uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2504
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9914
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1090/I                                                ClkMux                         0              5132  RISE       1
I__1090/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_2_LC_8_1_7/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL       4
I__728/I                                        Odrv12                         0              7410   3894  FALL       1
I__728/O                                        Odrv12                      1232              8642   3894  FALL       1
I__731/I                                        LocalMux                       0              8642   3894  FALL       1
I__731/O                                        LocalMux                     768              9410   3894  FALL       1
I__733/I                                        InMux                          0              9410   3894  FALL       1
I__733/O                                        InMux                        503              9914   3894  FALL       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/in3  LogicCell40_SEQ_MODE_1000      0              9914   3894  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.state_3_LC_10_4_7/in0
Capture Clock    : uart.state_3_LC_10_4_7/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2504
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9914
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__592/I                                   Odrv12                         0              7410   3894  FALL       1
I__592/O                                   Odrv12                      1232              8642   3894  FALL       1
I__598/I                                   LocalMux                       0              8642   3894  FALL       1
I__598/O                                   LocalMux                     768              9410   3894  FALL       1
I__605/I                                   InMux                          0              9410   3894  FALL       1
I__605/O                                   InMux                        503              9914   3894  FALL       1
uart.state_3_LC_10_4_7/in0                 LogicCell40_SEQ_MODE_1000      0              9914   3894  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_13_3_3/in3
Capture Clock    : uart_frame_decoder.source_data_valid_LC_13_3_3/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2504
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9914
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout                       LogicCell40_SEQ_MODE_1000   1391              7410   3311  FALL      11
I__1102/I                                           Odrv4                          0              7410   3894  FALL       1
I__1102/O                                           Odrv4                        649              8059   3894  FALL       1
I__1107/I                                           Span4Mux_s3_v                  0              8059   3894  FALL       1
I__1107/O                                           Span4Mux_s3_v                583              8642   3894  FALL       1
I__1113/I                                           LocalMux                       0              8642   3894  FALL       1
I__1113/O                                           LocalMux                     768              9410   3894  FALL       1
I__1123/I                                           InMux                          0              9410   3894  FALL       1
I__1123/O                                           InMux                        503              9914   3894  FALL       1
uart_frame_decoder.source_data_valid_LC_13_3_3/in3  LogicCell40_SEQ_MODE_1000      0              9914   3894  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1070/I                                                ClkMux                         0              5132  RISE       1
I__1070/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_1_LC_7_1_3/lcout
Path End         : uart_frame_decoder.state_1_0_LC_7_1_2/in2
Capture Clock    : uart_frame_decoder.state_1_0_LC_7_1_2/clk
Hold Constraint  : 0p
Path slack       : 3947p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2557
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9967
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_1_LC_7_1_3/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__235/I                                           LocalMux                       0              7410   2662  FALL       1
I__235/O                                           LocalMux                     768              8179   2662  FALL       1
I__237/I                                           InMux                          0              8179   3947  FALL       1
I__237/O                                           InMux                        503              8682   3947  FALL       1
uart_frame_decoder.state_1_RNO_2_0_LC_7_1_0/in3    LogicCell40_SEQ_MODE_0000      0              8682   3947  FALL       1
uart_frame_decoder.state_1_RNO_2_0_LC_7_1_0/ltout  LogicCell40_SEQ_MODE_0000    583              9265   3947  RISE       1
I__187/I                                           CascadeMux                     0              9265   3947  RISE       1
I__187/O                                           CascadeMux                     0              9265   3947  RISE       1
uart_frame_decoder.state_1_RNO_1_0_LC_7_1_1/in2    LogicCell40_SEQ_MODE_0000      0              9265   3947  RISE       1
uart_frame_decoder.state_1_RNO_1_0_LC_7_1_1/ltout  LogicCell40_SEQ_MODE_0000    702              9967   3947  RISE       1
I__186/I                                           CascadeMux                     0              9967   3947  RISE       1
I__186/O                                           CascadeMux                     0              9967   3947  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/in2          LogicCell40_SEQ_MODE_1000      0              9967   3947  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_2_LC_10_1_2/lcout
Path End         : uart.state_2_LC_9_2_7/in2
Capture Clock    : uart.state_2_LC_9_2_7/clk
Hold Constraint  : 0p
Path slack       : 3947p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2557
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9967
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_2_LC_10_1_2/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__468/I                                        LocalMux                       0              7410   3947  FALL       1
I__468/O                                        LocalMux                     768              8179   3947  FALL       1
I__472/I                                        InMux                          0              8179   3947  FALL       1
I__472/O                                        InMux                        503              8682   3947  FALL       1
uart.timer_Count_fast_RNILTQT_2_LC_9_2_5/in3    LogicCell40_SEQ_MODE_0000      0              8682   3947  FALL       1
uart.timer_Count_fast_RNILTQT_2_LC_9_2_5/ltout  LogicCell40_SEQ_MODE_0000    583              9265   3947  RISE       1
I__342/I                                        CascadeMux                     0              9265   3947  RISE       1
I__342/O                                        CascadeMux                     0              9265   3947  RISE       1
uart.timer_Count_RNIQAJ83_4_LC_9_2_6/in2        LogicCell40_SEQ_MODE_0000      0              9265   3947  RISE       1
uart.timer_Count_RNIQAJ83_4_LC_9_2_6/ltout      LogicCell40_SEQ_MODE_0000    702              9967   3947  RISE       1
I__341/I                                        CascadeMux                     0              9967   3947  RISE       1
I__341/O                                        CascadeMux                     0              9967   3947  RISE       1
uart.state_2_LC_9_2_7/in2                       LogicCell40_SEQ_MODE_1000      0              9967   3947  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1085/I                                                ClkMux                         0              5132  RISE       1
I__1085/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_2_LC_11_2_1/lcout
Path End         : reset_module_System.reset_fast_LC_10_2_3/in2
Capture Clock    : reset_module_System.reset_fast_LC_10_2_3/clk
Hold Constraint  : 0p
Path slack       : 3947p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2557
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9967
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_2_LC_11_2_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       2
I__973/I                                              LocalMux                       0              7410   3947  FALL       1
I__973/O                                              LocalMux                     768              8179   3947  FALL       1
I__975/I                                              InMux                          0              8179   3947  FALL       1
I__975/O                                              InMux                        503              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/in3     LogicCell40_SEQ_MODE_0000      0              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/ltout   LogicCell40_SEQ_MODE_0000    583              9265   3947  RISE       1
I__467/I                                              CascadeMux                     0              9265   3947  RISE       1
I__467/O                                              CascadeMux                     0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/ltout  LogicCell40_SEQ_MODE_0000    702              9967   3947  RISE       1
I__466/I                                              CascadeMux                     0              9967   3947  RISE       1
I__466/O                                              CascadeMux                     0              9967   3947  RISE       1
reset_module_System.reset_fast_LC_10_2_3/in2          LogicCell40_SEQ_MODE_1000      0              9967   3947  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_fast_LC_10_2_3/clk             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.state_0_LC_8_5_0/in2
Capture Clock    : uart.state_0_LC_8_5_0/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2570
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9980
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__594/I                                   Odrv4                          0              7410   3960  FALL       1
I__594/O                                   Odrv4                        649              8059   3960  FALL       1
I__602/I                                   Span4Mux_v                     0              8059   3960  FALL       1
I__602/O                                   Span4Mux_v                   649              8708   3960  FALL       1
I__608/I                                   LocalMux                       0              8708   3960  FALL       1
I__608/O                                   LocalMux                     768              9477   3960  FALL       1
I__613/I                                   InMux                          0              9477   3960  FALL       1
I__613/O                                   InMux                        503              9980   3960  FALL       1
I__615/I                                   CascadeMux                     0              9980   3960  FALL       1
I__615/O                                   CascadeMux                     0              9980   3960  FALL       1
uart.state_0_LC_8_5_0/in2                  LogicCell40_SEQ_MODE_1000      0              9980   3960  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.state_1_LC_8_5_4/in3
Capture Clock    : uart.state_1_LC_8_5_4/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2570
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9980
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__594/I                                   Odrv4                          0              7410   3960  FALL       1
I__594/O                                   Odrv4                        649              8059   3960  FALL       1
I__602/I                                   Span4Mux_v                     0              8059   3960  FALL       1
I__602/O                                   Span4Mux_v                   649              8708   3960  FALL       1
I__609/I                                   LocalMux                       0              8708   3960  FALL       1
I__609/O                                   LocalMux                     768              9477   3960  FALL       1
I__614/I                                   InMux                          0              9477   3960  FALL       1
I__614/O                                   InMux                        503              9980   3960  FALL       1
uart.state_1_LC_8_5_4/in3                  LogicCell40_SEQ_MODE_1000      0              9980   3960  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_7_LC_10_3_3/lcout
Path End         : uart.bit_Count_2_LC_7_3_4/in2
Capture Clock    : uart.bit_Count_2_LC_7_3_4/clk
Hold Constraint  : 0p
Path slack       : 4053p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2663
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10073
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_7_LC_10_3_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__779/I                               Odrv4                          0              7410   4053  FALL       1
I__779/O                               Odrv4                        649              8059   4053  FALL       1
I__792/I                               LocalMux                       0              8059   4053  FALL       1
I__792/O                               LocalMux                     768              8828   4053  FALL       1
I__798/I                               InMux                          0              8828   4053  FALL       1
I__798/O                               InMux                        503              9331   4053  FALL       1
uart.bit_Count_RNO_0_2_LC_7_3_3/in1    LogicCell40_SEQ_MODE_0000      0              9331   4053  FALL       1
uart.bit_Count_RNO_0_2_LC_7_3_3/ltout  LogicCell40_SEQ_MODE_0000    742             10073   4053  RISE       1
I__189/I                               CascadeMux                     0             10073   4053  RISE       1
I__189/O                               CascadeMux                     0             10073   4053  RISE       1
uart.bit_Count_2_LC_7_3_4/in2          LogicCell40_SEQ_MODE_1000      0             10073   4053  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_16_LC_12_3_7/lcout
Path End         : reset_module_System.count_17_LC_12_4_0/in3
Capture Clock    : reset_module_System.count_17_LC_12_4_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2888
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10298
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_16_LC_12_3_7/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_16_LC_12_3_7/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__993/I                                         LocalMux                       0              7410   2662  FALL       1
I__993/O                                         LocalMux                     768              8179   2662  FALL       1
I__995/I                                         InMux                          0              8179   2662  FALL       1
I__995/O                                         InMux                        503              8682   2662  FALL       1
reset_module_System.count_16_LC_12_3_7/in1       LogicCell40_SEQ_MODE_1000      0              8682   4278  FALL       1
reset_module_System.count_16_LC_12_3_7/carryout  LogicCell40_SEQ_MODE_1000    662              9344   4278  FALL       1
IN_MUX_bfv_12_4_0_/carryinitin                   ICE_CARRY_IN_MUX               0              9344   4278  FALL       1
IN_MUX_bfv_12_4_0_/carryinitout                  ICE_CARRY_IN_MUX             450              9794   4278  FALL       2
I__985/I                                         InMux                          0              9794   4278  FALL       1
I__985/O                                         InMux                        503             10298   4278  FALL       1
reset_module_System.count_17_LC_12_4_0/in3       LogicCell40_SEQ_MODE_1000      0             10298   4278  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1064/I                                                ClkMux                         0              5132  RISE       1
I__1064/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_17_LC_12_4_0/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_8_LC_12_2_7/lcout
Path End         : reset_module_System.count_9_LC_12_3_0/in3
Capture Clock    : reset_module_System.count_9_LC_12_3_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2888
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10298
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1067/I                                                ClkMux                         0              5132  RISE       1
I__1067/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_8_LC_12_2_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_8_LC_12_2_7/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__939/I                                        LocalMux                       0              7410   2662  FALL       1
I__939/O                                        LocalMux                     768              8179   2662  FALL       1
I__941/I                                        InMux                          0              8179   2662  FALL       1
I__941/O                                        InMux                        503              8682   2662  FALL       1
reset_module_System.count_8_LC_12_2_7/in1       LogicCell40_SEQ_MODE_1000      0              8682   4278  FALL       1
reset_module_System.count_8_LC_12_2_7/carryout  LogicCell40_SEQ_MODE_1000    662              9344   4278  FALL       1
IN_MUX_bfv_12_3_0_/carryinitin                  ICE_CARRY_IN_MUX               0              9344   4278  FALL       1
IN_MUX_bfv_12_3_0_/carryinitout                 ICE_CARRY_IN_MUX             450              9794   4278  FALL       2
I__931/I                                        InMux                          0              9794   4278  FALL       1
I__931/O                                        InMux                        503             10298   4278  FALL       1
reset_module_System.count_9_LC_12_3_0/in3       LogicCell40_SEQ_MODE_1000      0             10298   4278  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_9_LC_12_3_0/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart.data_rdy_LC_11_4_0/sr
Capture Clock    : uart.data_rdy_LC_11_4_0/clk
Hold Constraint  : 0p
Path slack       : 4437p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             6020
+ Clock To Q                                          1391
+ Data Path Delay                                     2530
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         9940
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL       9
I__1044/I                                      Odrv12                         0              7410   4437  FALL       1
I__1044/O                                      Odrv12                      1232              8642   4437  FALL       1
I__1049/I                                      LocalMux                       0              8642   4437  FALL       1
I__1049/O                                      LocalMux                     768              9410   4437  FALL       1
I__1053/I                                      SRMux                          0              9410   4437  FALL       1
I__1053/O                                      SRMux                        530              9940   4437  FALL       1
uart.data_rdy_LC_11_4_0/sr                     LogicCell40_SEQ_MODE_1000      0              9940   4437  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_3_1/lcout
Path End         : uart.bit_Count_0_LC_7_3_1/in2
Capture Clock    : uart.bit_Count_0_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 4437p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3047
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10457
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_3_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__841/I                               Odrv4                          0              7410   4437  FALL       1
I__841/O                               Odrv4                        649              8059   4437  FALL       1
I__852/I                               Span4Mux_h                     0              8059   4437  FALL       1
I__852/O                               Span4Mux_h                   543              8602   4437  FALL       1
I__859/I                               LocalMux                       0              8602   4437  FALL       1
I__859/O                               LocalMux                     768              9371   4437  FALL       1
I__861/I                               InMux                          0              9371   4437  FALL       1
I__861/O                               InMux                        503              9874   4437  FALL       1
uart.bit_Count_RNO_0_0_LC_7_3_0/in3    LogicCell40_SEQ_MODE_0000      0              9874   4437  FALL       1
uart.bit_Count_RNO_0_0_LC_7_3_0/ltout  LogicCell40_SEQ_MODE_0000    583             10457   4437  RISE       1
I__191/I                               CascadeMux                     0             10457   4437  RISE       1
I__191/O                               CascadeMux                     0             10457   4437  RISE       1
uart.bit_Count_0_LC_7_3_1/in2          LogicCell40_SEQ_MODE_1000      0             10457   4437  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart_frame_decoder.source_data_valid_LC_13_3_3/sr
Capture Clock    : uart_frame_decoder.source_data_valid_LC_13_3_3/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2596
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10006
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout      LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL       9
I__1045/I                                          Odrv4                          0              7410   4503  FALL       1
I__1045/O                                          Odrv4                        649              8059   4503  FALL       1
I__1050/I                                          Span4Mux_v                     0              8059   4503  FALL       1
I__1050/O                                          Span4Mux_v                   649              8708   4503  FALL       1
I__1054/I                                          LocalMux                       0              8708   4503  FALL       1
I__1054/O                                          LocalMux                     768              9477   4503  FALL       1
I__1057/I                                          SRMux                          0              9477   4503  FALL       1
I__1057/O                                          SRMux                        530             10006   4503  FALL       1
uart_frame_decoder.source_data_valid_LC_13_3_3/sr  LogicCell40_SEQ_MODE_1000      0             10006   4503  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1070/I                                                ClkMux                         0              5132  RISE       1
I__1070/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.reset_LC_10_2_5/in1
Capture Clock    : reset_module_System.reset_LC_10_2_5/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__1141/I                                             LocalMux                       0              7410   3245  FALL       1
I__1141/O                                             LocalMux                     768              8179   3245  FALL       1
I__1144/I                                             InMux                          0              8179   3245  FALL       1
I__1144/O                                             InMux                        503              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       5
I__705/I                                              LocalMux                       0              9556   4808  FALL       1
I__705/O                                              LocalMux                     768             10324   4808  FALL       1
I__707/I                                              InMux                          0             10324   4808  FALL       1
I__707/O                                              InMux                        503             10827   4808  FALL       1
reset_module_System.reset_LC_10_2_5/in1               LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_7_LC_8_2_7/lcout
Path End         : uart_frame_decoder.state_1_0_LC_7_1_2/in0
Capture Clock    : uart_frame_decoder.state_1_0_LC_7_1_2/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_8_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_7_LC_8_2_7/lcout                       LogicCell40_SEQ_MODE_1000   1391              7410   4808  FALL       2
I__251/I                                             LocalMux                       0              7410   4808  FALL       1
I__251/O                                             LocalMux                     768              8179   4808  FALL       1
I__253/I                                             InMux                          0              8179   4808  FALL       1
I__253/O                                             InMux                        503              8682   4808  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_8_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_8_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       2
I__222/I                                             LocalMux                       0              9556   4808  FALL       1
I__222/O                                             LocalMux                     768             10324   4808  FALL       1
I__224/I                                             InMux                          0             10324   4808  FALL       1
I__224/O                                             InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_0_LC_7_1_2/in0            LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_7_LC_8_2_7/lcout
Path End         : uart_frame_decoder.state_1_2_LC_8_1_7/in3
Capture Clock    : uart_frame_decoder.state_1_2_LC_8_1_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_8_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_7_LC_8_2_7/lcout                       LogicCell40_SEQ_MODE_1000   1391              7410   4808  FALL       2
I__251/I                                             LocalMux                       0              7410   4808  FALL       1
I__251/O                                             LocalMux                     768              8179   4808  FALL       1
I__253/I                                             InMux                          0              8179   4808  FALL       1
I__253/O                                             InMux                        503              8682   4808  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_8_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart_frame_decoder.state_1_RNI5BVV_1_LC_8_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       2
I__223/I                                             LocalMux                       0              9556   4808  FALL       1
I__223/O                                             LocalMux                     768             10324   4808  FALL       1
I__225/I                                             InMux                          0             10324   4808  FALL       1
I__225/O                                             InMux                        503             10827   4808  FALL       1
uart_frame_decoder.state_1_2_LC_8_1_7/in3            LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1090/I                                                ClkMux                         0              5132  RISE       1
I__1090/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.timer_Count_2_LC_10_1_1/in3
Capture Clock    : uart.timer_Count_2_LC_10_1_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__640/I                                   LocalMux                       0              7410   2662  FALL       1
I__640/O                                   LocalMux                     768              8179   2662  FALL       1
I__644/I                                   InMux                          0              8179   4808  FALL       1
I__644/O                                   InMux                        503              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       8
I__822/I                                   LocalMux                       0              9556   4808  FALL       1
I__822/O                                   LocalMux                     768             10324   4808  FALL       1
I__825/I                                   InMux                          0             10324   4808  FALL       1
I__825/O                                   InMux                        503             10827   4808  FALL       1
uart.timer_Count_2_LC_10_1_1/in3           LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.reset_fast_LC_10_2_3/in3
Capture Clock    : reset_module_System.reset_fast_LC_10_2_3/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__1141/I                                             LocalMux                       0              7410   3245  FALL       1
I__1141/O                                             LocalMux                     768              8179   3245  FALL       1
I__1144/I                                             InMux                          0              8179   3245  FALL       1
I__1144/O                                             InMux                        503              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       5
I__705/I                                              LocalMux                       0              9556   4808  FALL       1
I__705/O                                              LocalMux                     768             10324   4808  FALL       1
I__708/I                                              InMux                          0             10324   4808  FALL       1
I__708/O                                              InMux                        503             10827   4808  FALL       1
reset_module_System.reset_fast_LC_10_2_3/in3          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_fast_LC_10_2_3/clk             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.timer_Count_3_LC_9_1_5/in1
Capture Clock    : uart.timer_Count_3_LC_9_1_5/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__640/I                                   LocalMux                       0              7410   2662  FALL       1
I__640/O                                   LocalMux                     768              8179   2662  FALL       1
I__644/I                                   InMux                          0              8179   4808  FALL       1
I__644/O                                   InMux                        503              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       8
I__824/I                                   LocalMux                       0              9556   4808  FALL       1
I__824/O                                   LocalMux                     768             10324   4808  FALL       1
I__829/I                                   InMux                          0             10324   4808  FALL       1
I__829/O                                   InMux                        503             10827   4808  FALL       1
uart.timer_Count_3_LC_9_1_5/in1            LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.timer_Count_fast_2_LC_10_1_2/in0
Capture Clock    : uart.timer_Count_fast_2_LC_10_1_2/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__640/I                                   LocalMux                       0              7410   2662  FALL       1
I__640/O                                   LocalMux                     768              8179   2662  FALL       1
I__644/I                                   InMux                          0              8179   4808  FALL       1
I__644/O                                   InMux                        503              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       8
I__822/I                                   LocalMux                       0              9556   4808  FALL       1
I__822/O                                   LocalMux                     768             10324   4808  FALL       1
I__826/I                                   InMux                          0             10324   4808  FALL       1
I__826/O                                   InMux                        503             10827   4808  FALL       1
uart.timer_Count_fast_2_LC_10_1_2/in0      LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.timer_Count_fast_3_LC_10_1_0/in0
Capture Clock    : uart.timer_Count_fast_3_LC_10_1_0/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__640/I                                   LocalMux                       0              7410   2662  FALL       1
I__640/O                                   LocalMux                     768              8179   2662  FALL       1
I__644/I                                   InMux                          0              8179   4808  FALL       1
I__644/O                                   InMux                        503              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       8
I__822/I                                   LocalMux                       0              9556   4808  FALL       1
I__822/O                                   LocalMux                     768             10324   4808  FALL       1
I__827/I                                   InMux                          0             10324   4808  FALL       1
I__827/O                                   InMux                        503             10827   4808  FALL       1
uart.timer_Count_fast_3_LC_10_1_0/in0      LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.timer_Count_4_LC_9_1_3/in1
Capture Clock    : uart.timer_Count_4_LC_9_1_3/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__640/I                                   LocalMux                       0              7410   2662  FALL       1
I__640/O                                   LocalMux                     768              8179   2662  FALL       1
I__644/I                                   InMux                          0              8179   4808  FALL       1
I__644/O                                   InMux                        503              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       8
I__824/I                                   LocalMux                       0              9556   4808  FALL       1
I__824/O                                   LocalMux                     768             10324   4808  FALL       1
I__830/I                                   InMux                          0             10324   4808  FALL       1
I__830/O                                   InMux                        503             10827   4808  FALL       1
uart.timer_Count_4_LC_9_1_3/in1            LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.timer_Count_4_rep1_LC_9_1_7/in3
Capture Clock    : uart.timer_Count_4_rep1_LC_9_1_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__640/I                                   LocalMux                       0              7410   2662  FALL       1
I__640/O                                   LocalMux                     768              8179   2662  FALL       1
I__644/I                                   InMux                          0              8179   4808  FALL       1
I__644/O                                   InMux                        503              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       8
I__824/I                                   LocalMux                       0              9556   4808  FALL       1
I__824/O                                   LocalMux                     768             10324   4808  FALL       1
I__831/I                                   InMux                          0             10324   4808  FALL       1
I__831/O                                   InMux                        503             10827   4808  FALL       1
uart.timer_Count_4_rep1_LC_9_1_7/in3       LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.timer_Count_fast_4_LC_9_1_6/in2
Capture Clock    : uart.timer_Count_fast_4_LC_9_1_6/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__640/I                                   LocalMux                       0              7410   2662  FALL       1
I__640/O                                   LocalMux                     768              8179   2662  FALL       1
I__644/I                                   InMux                          0              8179   4808  FALL       1
I__644/O                                   InMux                        503              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       8
I__824/I                                   LocalMux                       0              9556   4808  FALL       1
I__824/O                                   LocalMux                     768             10324   4808  FALL       1
I__832/I                                   InMux                          0             10324   4808  FALL       1
I__832/O                                   InMux                        503             10827   4808  FALL       1
I__834/I                                   CascadeMux                     0             10827   4808  FALL       1
I__834/O                                   CascadeMux                     0             10827   4808  FALL       1
uart.timer_Count_fast_4_LC_9_1_6/in2       LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_3_4/lcout
Path End         : uart.state_4_LC_10_4_1/in1
Capture Clock    : uart.state_4_LC_10_4_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__907/I                            LocalMux                       0              7410   4808  FALL       1
I__907/O                            LocalMux                     768              8179   4808  FALL       1
I__919/I                            InMux                          0              8179   4808  FALL       1
I__919/O                            InMux                        503              8682   4808  FALL       1
uart.state_RNO_2_4_LC_10_4_2/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.state_RNO_2_4_LC_10_4_2/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       1
I__636/I                            LocalMux                       0              9556   4808  FALL       1
I__636/O                            LocalMux                     768             10324   4808  FALL       1
I__637/I                            InMux                          0             10324   4808  FALL       1
I__637/O                            InMux                        503             10827   4808  FALL       1
uart.state_4_LC_10_4_1/in1          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_6_LC_10_3_4/lcout
Path End         : uart.state_4_LC_10_4_1/in0
Capture Clock    : uart.state_4_LC_10_4_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3417
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10827
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_6_LC_10_3_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__908/I                            LocalMux                       0              7410   4808  FALL       1
I__908/O                            LocalMux                     768              8179   4808  FALL       1
I__920/I                            InMux                          0              8179   4808  FALL       1
I__920/O                            InMux                        503              8682   4808  FALL       1
uart.state_RNO_0_4_LC_11_3_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.state_RNO_0_4_LC_11_3_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       1
I__903/I                            LocalMux                       0              9556   4808  FALL       1
I__903/O                            LocalMux                     768             10324   4808  FALL       1
I__904/I                            InMux                          0             10324   4808  FALL       1
I__904/O                            InMux                        503             10827   4808  FALL       1
uart.state_4_LC_10_4_1/in0          LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart.bit_Count_1_LC_8_3_2/sr
Capture Clock    : uart.bit_Count_1_LC_8_3_2/clk
Hold Constraint  : 0p
Path slack       : 4848p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      2941
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10351
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL       9
I__1045/I                                      Odrv4                          0              7410   4503  FALL       1
I__1045/O                                      Odrv4                        649              8059   4503  FALL       1
I__1051/I                                      Span4Mux_s1_v                  0              8059   4848  FALL       1
I__1051/O                                      Span4Mux_s1_v                344              8404   4848  FALL       1
I__1055/I                                      Span4Mux_v                     0              8404   4848  FALL       1
I__1055/O                                      Span4Mux_v                   649              9053   4848  FALL       1
I__1058/I                                      LocalMux                       0              9053   4848  FALL       1
I__1058/O                                      LocalMux                     768              9821   4848  FALL       1
I__1060/I                                      SRMux                          0              9821   4848  FALL       1
I__1060/O                                      SRMux                        530             10351   4848  FALL       1
uart.bit_Count_1_LC_8_3_2/sr                   LogicCell40_SEQ_MODE_1000      0             10351   4848  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart.bit_Count_2_LC_7_3_4/sr
Capture Clock    : uart.bit_Count_2_LC_7_3_4/clk
Hold Constraint  : 0p
Path slack       : 5046p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3139
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10549
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL       9
I__1046/I                                      Odrv4                          0              7410   5046  FALL       1
I__1046/O                                      Odrv4                        649              8059   5046  FALL       1
I__1052/I                                      Span4Mux_h                     0              8059   5046  FALL       1
I__1052/O                                      Span4Mux_h                   543              8602   5046  FALL       1
I__1056/I                                      Span4Mux_v                     0              8602   5046  FALL       1
I__1056/O                                      Span4Mux_v                   649              9251   5046  FALL       1
I__1059/I                                      LocalMux                       0              9251   5046  FALL       1
I__1059/O                                      LocalMux                     768             10020   5046  FALL       1
I__1061/I                                      SRMux                          0             10020   5046  FALL       1
I__1061/O                                      SRMux                        530             10549   5046  FALL       1
uart.bit_Count_2_LC_7_3_4/sr                   LogicCell40_SEQ_MODE_1000      0             10549   5046  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_2_LC_7_3_4/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart.bit_Count_0_LC_7_3_1/sr
Capture Clock    : uart.bit_Count_0_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 5046p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3139
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10549
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL       9
I__1046/I                                      Odrv4                          0              7410   5046  FALL       1
I__1046/O                                      Odrv4                        649              8059   5046  FALL       1
I__1052/I                                      Span4Mux_h                     0              8059   5046  FALL       1
I__1052/O                                      Span4Mux_h                   543              8602   5046  FALL       1
I__1056/I                                      Span4Mux_v                     0              8602   5046  FALL       1
I__1056/O                                      Span4Mux_v                   649              9251   5046  FALL       1
I__1059/I                                      LocalMux                       0              9251   5046  FALL       1
I__1059/O                                      LocalMux                     768             10020   5046  FALL       1
I__1061/I                                      SRMux                          0             10020   5046  FALL       1
I__1061/O                                      SRMux                        530             10549   5046  FALL       1
uart.bit_Count_0_LC_7_3_1/sr                   LogicCell40_SEQ_MODE_1000      0             10549   5046  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_0_LC_7_1_2/lcout
Path End         : uart_frame_decoder.state_1_1_LC_7_1_3/in3
Capture Clock    : uart_frame_decoder.state_1_1_LC_7_1_3/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3749
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11159
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_0_LC_7_1_2/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   5139  FALL       1
I__179/I                                           LocalMux                       0              7410   5139  FALL       1
I__179/O                                           LocalMux                     768              8179   5139  FALL       1
I__180/I                                           InMux                          0              8179   5139  FALL       1
I__180/O                                           InMux                        503              8682   5139  FALL       1
I__181/I                                           CascadeMux                     0              8682   5139  FALL       1
I__181/O                                           CascadeMux                     0              8682   5139  FALL       1
uart_frame_decoder.state_1_RNO_0_1_LC_7_1_5/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
uart_frame_decoder.state_1_RNO_0_1_LC_7_1_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9887   5139  FALL       1
I__177/I                                           LocalMux                       0              9887   5139  FALL       1
I__177/O                                           LocalMux                     768             10655   5139  FALL       1
I__178/I                                           InMux                          0             10655   5139  FALL       1
I__178/O                                           InMux                        503             11159   5139  FALL       1
uart_frame_decoder.state_1_1_LC_7_1_3/in3          LogicCell40_SEQ_MODE_1000      0             11159   5139  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_2_LC_11_2_1/lcout
Path End         : reset_module_System.count_2_LC_11_2_1/in3
Capture Clock    : reset_module_System.count_2_LC_11_2_1/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_2_LC_11_2_1/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       2
I__974/I                                           LocalMux                       0              7410   3828  FALL       1
I__974/O                                           LocalMux                     768              8179   3828  FALL       1
I__976/I                                           InMux                          0              8179   3828  FALL       1
I__976/O                                           InMux                        503              8682   3828  FALL       1
reset_module_System.count_RNO_0_2_LC_12_2_1/in1    LogicCell40_SEQ_MODE_0000      0              8682   3828  FALL       1
reset_module_System.count_RNO_0_2_LC_12_2_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       1
I__971/I                                           LocalMux                       0              9914   5165  FALL       1
I__971/O                                           LocalMux                     768             10682   5165  FALL       1
I__972/I                                           InMux                          0             10682   5165  FALL       1
I__972/O                                           InMux                        503             11185   5165  FALL       1
reset_module_System.count_2_LC_11_2_1/in3          LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_6_LC_8_2_6/lcout
Path End         : uart_frame_decoder.state_1_0_LC_7_1_2/in1
Capture Clock    : uart_frame_decoder.state_1_0_LC_7_1_2/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_8_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_6_LC_8_2_6/lcout                              LogicCell40_SEQ_MODE_1000   1391              7410   3404  FALL       1
I__258/I                                                    LocalMux                       0              7410   3404  FALL       1
I__258/O                                                    LocalMux                     768              8179   3404  FALL       1
I__259/I                                                    InMux                          0              8179   3404  FALL       1
I__259/O                                                    InMux                        503              8682   3404  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/in1    LogicCell40_SEQ_MODE_0000      0              8682   3404  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       2
I__229/I                                                    LocalMux                       0              9914   5165  FALL       1
I__229/O                                                    LocalMux                     768             10682   5165  FALL       1
I__230/I                                                    InMux                          0             10682   5165  FALL       1
I__230/O                                                    InMux                        503             11185   5165  FALL       1
uart_frame_decoder.state_1_0_LC_7_1_2/in1                   LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_esr_6_LC_8_2_6/lcout
Path End         : uart_frame_decoder.state_1_1_LC_7_1_3/in0
Capture Clock    : uart_frame_decoder.state_1_1_LC_7_1_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_8_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_esr_6_LC_8_2_6/lcout                              LogicCell40_SEQ_MODE_1000   1391              7410   3404  FALL       1
I__258/I                                                    LocalMux                       0              7410   3404  FALL       1
I__258/O                                                    LocalMux                     768              8179   3404  FALL       1
I__259/I                                                    InMux                          0              8179   3404  FALL       1
I__259/O                                                    InMux                        503              8682   3404  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/in1    LogicCell40_SEQ_MODE_0000      0              8682   3404  FALL       1
uart_frame_decoder.state_1_srsts_i_i_a2_3_0_LC_8_1_6/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       2
I__229/I                                                    LocalMux                       0              9914   5165  FALL       1
I__229/O                                                    LocalMux                     768             10682   5165  FALL       1
I__231/I                                                    InMux                          0             10682   5165  FALL       1
I__231/O                                                    InMux                        503             11185   5165  FALL       1
uart_frame_decoder.state_1_1_LC_7_1_3/in0                   LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.state_3_LC_10_4_7/in1
Capture Clock    : uart.state_3_LC_10_4_7/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3775
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11185
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__675/I                            LocalMux                       0              7410   2662  FALL       1
I__675/O                            LocalMux                     768              8179   2662  FALL       1
I__683/I                            InMux                          0              8179   5165  FALL       1
I__683/O                            InMux                        503              8682   5165  FALL       1
uart.state_RNO_1_3_LC_10_4_3/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
uart.state_RNO_1_3_LC_10_4_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       1
I__589/I                            LocalMux                       0              9914   5165  FALL       1
I__589/O                            LocalMux                     768             10682   5165  FALL       1
I__590/I                            InMux                          0             10682   5165  FALL       1
I__590/O                            InMux                        503             11185   5165  FALL       1
uart.state_3_LC_10_4_7/in1          LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_2_LC_9_2_7/lcout
Path End         : uart.state_2_LC_9_2_7/in0
Capture Clock    : uart.state_2_LC_9_2_7/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3828
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11238
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1085/I                                                ClkMux                         0              5132  RISE       1
I__1085/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_2_LC_9_2_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   5218  FALL       3
I__630/I                           LocalMux                       0              7410   5218  FALL       1
I__630/O                           LocalMux                     768              8179   5218  FALL       1
I__633/I                           InMux                          0              8179   5218  FALL       1
I__633/O                           InMux                        503              8682   5218  FALL       1
uart.state_RNO_0_2_LC_9_3_3/in0    LogicCell40_SEQ_MODE_0000      0              8682   5218  FALL       1
uart.state_RNO_0_2_LC_9_3_3/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   5218  FALL       1
I__438/I                           LocalMux                       0              9967   5218  FALL       1
I__438/O                           LocalMux                     768             10735   5218  FALL       1
I__439/I                           InMux                          0             10735   5218  FALL       1
I__439/O                           InMux                        503             11238   5218  FALL       1
uart.state_2_LC_9_2_7/in0          LogicCell40_SEQ_MODE_1000      0             11238   5218  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1085/I                                                ClkMux                         0              5132  RISE       1
I__1085/O                                                ClkMux                       887              6020  RISE       1
uart.state_2_LC_9_2_7/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_2_LC_8_1_7/lcout
Path End         : uart_frame_decoder.state_1_2_LC_8_1_7/in1
Capture Clock    : uart_frame_decoder.state_1_2_LC_8_1_7/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3828
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11238
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1090/I                                                ClkMux                         0              5132  RISE       1
I__1090/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_2_LC_8_1_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL       4
I__727/I                                           LocalMux                       0              7410   5218  FALL       1
I__727/O                                           LocalMux                     768              8179   5218  FALL       1
I__730/I                                           InMux                          0              8179   5218  FALL       1
I__730/O                                           InMux                        503              8682   5218  FALL       1
uart_frame_decoder.state_1_RNO_0_2_LC_8_1_2/in0    LogicCell40_SEQ_MODE_0000      0              8682   5218  FALL       1
uart_frame_decoder.state_1_RNO_0_2_LC_8_1_2/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   5218  FALL       1
I__227/I                                           LocalMux                       0              9967   5218  FALL       1
I__227/O                                           LocalMux                     768             10735   5218  FALL       1
I__228/I                                           InMux                          0             10735   5218  FALL       1
I__228/O                                           InMux                        503             11238   5218  FALL       1
uart_frame_decoder.state_1_2_LC_8_1_7/in1          LogicCell40_SEQ_MODE_1000      0             11238   5218  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1090/I                                                ClkMux                         0              5132  RISE       1
I__1090/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_2_LC_8_1_7/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.data_Aux_esr_3_LC_9_4_0/sr
Capture Clock    : uart.data_Aux_esr_3_LC_9_4_0/clk
Hold Constraint  : 0p
Path slack       : 5351p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      3444
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         10854
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__674/I                             LocalMux                       0              7410   5351  FALL       1
I__674/O                             LocalMux                     768              8179   5351  FALL       1
I__681/I                             InMux                          0              8179   5351  FALL       1
I__681/O                             InMux                        503              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      16
I__369/I                             LocalMux                       0              9556   5351  FALL       1
I__369/O                             LocalMux                     768             10324   5351  FALL       1
I__381/I                             SRMux                          0             10324   5351  FALL       1
I__381/O                             SRMux                        530             10854   5351  FALL       1
uart.data_Aux_esr_3_LC_9_4_0/sr      LogicCell40_SEQ_MODE_1000      0             10854   5351  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1077/I                                                ClkMux                         0              5132  RISE       1
I__1077/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_9_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_9_1_3/lcout
Path End         : uart.timer_Count_5_LC_10_3_1/in2
Capture Clock    : uart.timer_Count_5_LC_10_3_1/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_9_1_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       7
I__655/I                                    LocalMux                       0              7410   2662  FALL       1
I__655/O                                    LocalMux                     768              8179   2662  FALL       1
I__660/I                                    InMux                          0              8179   5457  FALL       1
I__660/O                                    InMux                        503              8682   5457  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/in3    LogicCell40_SEQ_MODE_0000      0              8682   5457  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5457  FALL       3
I__559/I                                    Odrv4                          0              9556   5457  FALL       1
I__559/O                                    Odrv4                        649             10205   5457  FALL       1
I__560/I                                    LocalMux                       0             10205   5457  FALL       1
I__560/O                                    LocalMux                     768             10973   5457  FALL       1
I__561/I                                    InMux                          0             10973   5457  FALL       1
I__561/O                                    InMux                        503             11476   5457  FALL       1
I__564/I                                    CascadeMux                     0             11476   5457  FALL       1
I__564/O                                    CascadeMux                     0             11476   5457  FALL       1
uart.timer_Count_5_LC_10_3_1/in2            LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_9_1_3/lcout
Path End         : uart.timer_Count_6_LC_10_3_4/in1
Capture Clock    : uart.timer_Count_6_LC_10_3_4/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_9_1_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       7
I__655/I                                    LocalMux                       0              7410   2662  FALL       1
I__655/O                                    LocalMux                     768              8179   2662  FALL       1
I__660/I                                    InMux                          0              8179   5457  FALL       1
I__660/O                                    InMux                        503              8682   5457  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/in3    LogicCell40_SEQ_MODE_0000      0              8682   5457  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5457  FALL       3
I__559/I                                    Odrv4                          0              9556   5457  FALL       1
I__559/O                                    Odrv4                        649             10205   5457  FALL       1
I__560/I                                    LocalMux                       0             10205   5457  FALL       1
I__560/O                                    LocalMux                     768             10973   5457  FALL       1
I__562/I                                    InMux                          0             10973   5457  FALL       1
I__562/O                                    InMux                        503             11476   5457  FALL       1
uart.timer_Count_6_LC_10_3_4/in1            LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_4_LC_9_1_3/lcout
Path End         : uart.timer_Count_7_LC_10_3_3/in0
Capture Clock    : uart.timer_Count_7_LC_10_3_3/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_4_LC_9_1_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       7
I__655/I                                    LocalMux                       0              7410   2662  FALL       1
I__655/O                                    LocalMux                     768              8179   2662  FALL       1
I__660/I                                    InMux                          0              8179   5457  FALL       1
I__660/O                                    InMux                        503              8682   5457  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/in3    LogicCell40_SEQ_MODE_0000      0              8682   5457  FALL       1
uart.timer_Count_RNIH8CL1_4_LC_9_1_2/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5457  FALL       3
I__559/I                                    Odrv4                          0              9556   5457  FALL       1
I__559/O                                    Odrv4                        649             10205   5457  FALL       1
I__560/I                                    LocalMux                       0             10205   5457  FALL       1
I__560/O                                    LocalMux                     768             10973   5457  FALL       1
I__563/I                                    InMux                          0             10973   5457  FALL       1
I__563/O                                    InMux                        503             11476   5457  FALL       1
uart.timer_Count_7_LC_10_3_3/in0            LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_2_LC_11_2_1/in2
Capture Clock    : reset_module_System.count_2_LC_11_2_1/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__1141/I                                             LocalMux                       0              7410   3245  FALL       1
I__1141/O                                             LocalMux                     768              8179   3245  FALL       1
I__1144/I                                             InMux                          0              8179   3245  FALL       1
I__1144/O                                             InMux                        503              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       5
I__706/I                                              Odrv4                          0              9556   5457  FALL       1
I__706/O                                              Odrv4                        649             10205   5457  FALL       1
I__709/I                                              LocalMux                       0             10205   5457  FALL       1
I__709/O                                              LocalMux                     768             10973   5457  FALL       1
I__710/I                                              InMux                          0             10973   5457  FALL       1
I__710/O                                              InMux                        503             11476   5457  FALL       1
I__713/I                                              CascadeMux                     0             11476   5457  FALL       1
I__713/O                                              CascadeMux                     0             11476   5457  FALL       1
reset_module_System.count_2_LC_11_2_1/in2             LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_0_LC_11_2_2/in1
Capture Clock    : reset_module_System.count_0_LC_11_2_2/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__1141/I                                             LocalMux                       0              7410   3245  FALL       1
I__1141/O                                             LocalMux                     768              8179   3245  FALL       1
I__1144/I                                             InMux                          0              8179   3245  FALL       1
I__1144/O                                             InMux                        503              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       5
I__706/I                                              Odrv4                          0              9556   5457  FALL       1
I__706/O                                              Odrv4                        649             10205   5457  FALL       1
I__709/I                                              LocalMux                       0             10205   5457  FALL       1
I__709/O                                              LocalMux                     768             10973   5457  FALL       1
I__711/I                                              InMux                          0             10973   5457  FALL       1
I__711/O                                              InMux                        503             11476   5457  FALL       1
reset_module_System.count_0_LC_11_2_2/in1             LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_11_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_1_LC_11_2_5/lcout
Path End         : reset_module_System.count_1_LC_11_2_5/in2
Capture Clock    : reset_module_System.count_1_LC_11_2_5/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_1_LC_11_2_5/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       3
I__1141/I                                             LocalMux                       0              7410   3245  FALL       1
I__1141/O                                             LocalMux                     768              8179   3245  FALL       1
I__1144/I                                             InMux                          0              8179   3245  FALL       1
I__1144/O                                             InMux                        503              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
reset_module_System.count_RNI10J41_1_LC_11_2_3/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       5
I__706/I                                              Odrv4                          0              9556   5457  FALL       1
I__706/O                                              Odrv4                        649             10205   5457  FALL       1
I__709/I                                              LocalMux                       0             10205   5457  FALL       1
I__709/O                                              LocalMux                     768             10973   5457  FALL       1
I__712/I                                              InMux                          0             10973   5457  FALL       1
I__712/O                                              InMux                        503             11476   5457  FALL       1
I__714/I                                              CascadeMux                     0             11476   5457  FALL       1
I__714/O                                              CascadeMux                     0             11476   5457  FALL       1
reset_module_System.count_1_LC_11_2_5/in2             LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_rdy_LC_11_4_0/in2
Capture Clock    : uart.data_rdy_LC_11_4_0/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1156/I                            Odrv4                          0              7410   5457  FALL       1
I__1156/O                            Odrv4                        649              8059   5457  FALL       1
I__1166/I                            LocalMux                       0              8059   5457  FALL       1
I__1166/O                            LocalMux                     768              8828   5457  FALL       1
I__1169/I                            InMux                          0              8828   5457  FALL       1
I__1169/O                            InMux                        503              9331   5457  FALL       1
uart.data_rdy_RNO_0_LC_12_4_5/in3    LogicCell40_SEQ_MODE_0000      0              9331   5457  FALL       1
uart.data_rdy_RNO_0_LC_12_4_5/lcout  LogicCell40_SEQ_MODE_0000    874             10205   5457  FALL       1
I__1148/I                            LocalMux                       0             10205   5457  FALL       1
I__1148/O                            LocalMux                     768             10973   5457  FALL       1
I__1149/I                            InMux                          0             10973   5457  FALL       1
I__1149/O                            InMux                        503             11476   5457  FALL       1
I__1150/I                            CascadeMux                     0             11476   5457  FALL       1
I__1150/O                            CascadeMux                     0             11476   5457  FALL       1
uart.data_rdy_LC_11_4_0/in2          LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.state_0_LC_8_5_0/in3
Capture Clock    : uart.state_0_LC_8_5_0/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4066
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11476
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1161/I                             InMux                          0              8179   5457  FALL       1
I__1161/O                             InMux                        503              8682   5457  FALL       1
uart.state_RNINUKT2_4_LC_9_3_7/in3    LogicCell40_SEQ_MODE_0000      0              8682   5457  FALL       1
uart.state_RNINUKT2_4_LC_9_3_7/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5457  FALL       2
I__417/I                              Odrv4                          0              9556   5457  FALL       1
I__417/O                              Odrv4                        649             10205   5457  FALL       1
I__419/I                              LocalMux                       0             10205   5457  FALL       1
I__419/O                              LocalMux                     768             10973   5457  FALL       1
I__420/I                              InMux                          0             10973   5457  FALL       1
I__420/O                              InMux                        503             11476   5457  FALL       1
uart.state_0_LC_8_5_0/in3             LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_7_LC_8_2_7/ce
Capture Clock    : uart.data_esr_7_LC_8_2_7/clk
Hold Constraint  : 0p
Path slack       : 5708p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/ltout  LogicCell40_SEQ_MODE_0000    583              9265   5708  RISE       1
I__330/I                              CascadeMux                     0              9265   5708  RISE       1
I__330/O                              CascadeMux                     0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5708  FALL       8
I__328/I                              LocalMux                       0             10470   5708  FALL       1
I__328/O                              LocalMux                     768             11238   5708  FALL       1
I__329/I                              CEMux                          0             11238   5708  FALL       1
I__329/O                              CEMux                        490             11728   5708  FALL       1
uart.data_esr_7_LC_8_2_7/ce           LogicCell40_SEQ_MODE_1000      0             11728   5708  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_8_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_6_LC_8_2_6/ce
Capture Clock    : uart.data_esr_6_LC_8_2_6/clk
Hold Constraint  : 0p
Path slack       : 5708p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/ltout  LogicCell40_SEQ_MODE_0000    583              9265   5708  RISE       1
I__330/I                              CascadeMux                     0              9265   5708  RISE       1
I__330/O                              CascadeMux                     0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5708  FALL       8
I__328/I                              LocalMux                       0             10470   5708  FALL       1
I__328/O                              LocalMux                     768             11238   5708  FALL       1
I__329/I                              CEMux                          0             11238   5708  FALL       1
I__329/O                              CEMux                        490             11728   5708  FALL       1
uart.data_esr_6_LC_8_2_6/ce           LogicCell40_SEQ_MODE_1000      0             11728   5708  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_8_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_5_LC_8_2_5/ce
Capture Clock    : uart.data_esr_5_LC_8_2_5/clk
Hold Constraint  : 0p
Path slack       : 5708p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/ltout  LogicCell40_SEQ_MODE_0000    583              9265   5708  RISE       1
I__330/I                              CascadeMux                     0              9265   5708  RISE       1
I__330/O                              CascadeMux                     0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5708  FALL       8
I__328/I                              LocalMux                       0             10470   5708  FALL       1
I__328/O                              LocalMux                     768             11238   5708  FALL       1
I__329/I                              CEMux                          0             11238   5708  FALL       1
I__329/O                              CEMux                        490             11728   5708  FALL       1
uart.data_esr_5_LC_8_2_5/ce           LogicCell40_SEQ_MODE_1000      0             11728   5708  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_8_2_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_4_LC_8_2_4/ce
Capture Clock    : uart.data_esr_4_LC_8_2_4/clk
Hold Constraint  : 0p
Path slack       : 5708p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/ltout  LogicCell40_SEQ_MODE_0000    583              9265   5708  RISE       1
I__330/I                              CascadeMux                     0              9265   5708  RISE       1
I__330/O                              CascadeMux                     0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5708  FALL       8
I__328/I                              LocalMux                       0             10470   5708  FALL       1
I__328/O                              LocalMux                     768             11238   5708  FALL       1
I__329/I                              CEMux                          0             11238   5708  FALL       1
I__329/O                              CEMux                        490             11728   5708  FALL       1
uart.data_esr_4_LC_8_2_4/ce           LogicCell40_SEQ_MODE_1000      0             11728   5708  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_8_2_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_3_LC_8_2_3/ce
Capture Clock    : uart.data_esr_3_LC_8_2_3/clk
Hold Constraint  : 0p
Path slack       : 5708p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/ltout  LogicCell40_SEQ_MODE_0000    583              9265   5708  RISE       1
I__330/I                              CascadeMux                     0              9265   5708  RISE       1
I__330/O                              CascadeMux                     0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5708  FALL       8
I__328/I                              LocalMux                       0             10470   5708  FALL       1
I__328/O                              LocalMux                     768             11238   5708  FALL       1
I__329/I                              CEMux                          0             11238   5708  FALL       1
I__329/O                              CEMux                        490             11728   5708  FALL       1
uart.data_esr_3_LC_8_2_3/ce           LogicCell40_SEQ_MODE_1000      0             11728   5708  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_8_2_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_2_LC_8_2_2/ce
Capture Clock    : uart.data_esr_2_LC_8_2_2/clk
Hold Constraint  : 0p
Path slack       : 5708p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/ltout  LogicCell40_SEQ_MODE_0000    583              9265   5708  RISE       1
I__330/I                              CascadeMux                     0              9265   5708  RISE       1
I__330/O                              CascadeMux                     0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5708  FALL       8
I__328/I                              LocalMux                       0             10470   5708  FALL       1
I__328/O                              LocalMux                     768             11238   5708  FALL       1
I__329/I                              CEMux                          0             11238   5708  FALL       1
I__329/O                              CEMux                        490             11728   5708  FALL       1
uart.data_esr_2_LC_8_2_2/ce           LogicCell40_SEQ_MODE_1000      0             11728   5708  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_8_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_1_LC_8_2_1/ce
Capture Clock    : uart.data_esr_1_LC_8_2_1/clk
Hold Constraint  : 0p
Path slack       : 5708p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/ltout  LogicCell40_SEQ_MODE_0000    583              9265   5708  RISE       1
I__330/I                              CascadeMux                     0              9265   5708  RISE       1
I__330/O                              CascadeMux                     0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5708  FALL       8
I__328/I                              LocalMux                       0             10470   5708  FALL       1
I__328/O                              LocalMux                     768             11238   5708  FALL       1
I__329/I                              CEMux                          0             11238   5708  FALL       1
I__329/O                              CEMux                        490             11728   5708  FALL       1
uart.data_esr_1_LC_8_2_1/ce           LogicCell40_SEQ_MODE_1000      0             11728   5708  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_8_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_0_LC_8_2_0/ce
Capture Clock    : uart.data_esr_0_LC_8_2_0/clk
Hold Constraint  : 0p
Path slack       : 5708p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4318
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11728
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/ltout  LogicCell40_SEQ_MODE_0000    583              9265   5708  RISE       1
I__330/I                              CascadeMux                     0              9265   5708  RISE       1
I__330/O                              CascadeMux                     0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   5708  RISE       1
uart.state_RNICRQ06_4_LC_9_3_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5708  FALL       8
I__328/I                              LocalMux                       0             10470   5708  FALL       1
I__328/O                              LocalMux                     768             11238   5708  FALL       1
I__329/I                              CEMux                          0             11238   5708  FALL       1
I__329/O                              CEMux                        490             11728   5708  FALL       1
uart.data_esr_0_LC_8_2_0/ce           LogicCell40_SEQ_MODE_1000      0             11728   5708  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_8_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_2_LC_11_2_1/lcout
Path End         : reset_module_System.reset_LC_10_2_5/in3
Capture Clock    : reset_module_System.reset_LC_10_2_5/clk
Hold Constraint  : 0p
Path slack       : 5721p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4331
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11741
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_2_LC_11_2_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       2
I__973/I                                              LocalMux                       0              7410   3947  FALL       1
I__973/O                                              LocalMux                     768              8179   3947  FALL       1
I__975/I                                              InMux                          0              8179   3947  FALL       1
I__975/O                                              InMux                        503              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/in3     LogicCell40_SEQ_MODE_0000      0              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/ltout   LogicCell40_SEQ_MODE_0000    583              9265   3947  RISE       1
I__467/I                                              CascadeMux                     0              9265   3947  RISE       1
I__467/O                                              CascadeMux                     0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5722  FALL       5
I__715/I                                              LocalMux                       0             10470   5722  FALL       1
I__715/O                                              LocalMux                     768             11238   5722  FALL       1
I__717/I                                              InMux                          0             11238   5722  FALL       1
I__717/O                                              InMux                        503             11741   5722  FALL       1
reset_module_System.reset_LC_10_2_5/in3               LogicCell40_SEQ_MODE_1000      0             11741   5722  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_2_LC_11_2_1/lcout
Path End         : reset_module_System.reset_iso_LC_11_2_4/in3
Capture Clock    : reset_module_System.reset_iso_LC_11_2_4/clk
Hold Constraint  : 0p
Path slack       : 5721p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4331
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11741
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_2_LC_11_2_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       2
I__973/I                                              LocalMux                       0              7410   3947  FALL       1
I__973/O                                              LocalMux                     768              8179   3947  FALL       1
I__975/I                                              InMux                          0              8179   3947  FALL       1
I__975/O                                              InMux                        503              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/in3     LogicCell40_SEQ_MODE_0000      0              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/ltout   LogicCell40_SEQ_MODE_0000    583              9265   3947  RISE       1
I__467/I                                              CascadeMux                     0              9265   3947  RISE       1
I__467/O                                              CascadeMux                     0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5722  FALL       5
I__716/I                                              LocalMux                       0             10470   5722  FALL       1
I__716/O                                              LocalMux                     768             11238   5722  FALL       1
I__718/I                                              InMux                          0             11238   5722  FALL       1
I__718/O                                              InMux                        503             11741   5722  FALL       1
reset_module_System.reset_iso_LC_11_2_4/in3           LogicCell40_SEQ_MODE_1000      0             11741   5722  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_2_LC_11_2_1/lcout
Path End         : reset_module_System.count_0_LC_11_2_2/in3
Capture Clock    : reset_module_System.count_0_LC_11_2_2/clk
Hold Constraint  : 0p
Path slack       : 5721p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4331
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11741
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_2_LC_11_2_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       2
I__973/I                                              LocalMux                       0              7410   3947  FALL       1
I__973/O                                              LocalMux                     768              8179   3947  FALL       1
I__975/I                                              InMux                          0              8179   3947  FALL       1
I__975/O                                              InMux                        503              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/in3     LogicCell40_SEQ_MODE_0000      0              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/ltout   LogicCell40_SEQ_MODE_0000    583              9265   3947  RISE       1
I__467/I                                              CascadeMux                     0              9265   3947  RISE       1
I__467/O                                              CascadeMux                     0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5722  FALL       5
I__716/I                                              LocalMux                       0             10470   5722  FALL       1
I__716/O                                              LocalMux                     768             11238   5722  FALL       1
I__719/I                                              InMux                          0             11238   5722  FALL       1
I__719/O                                              InMux                        503             11741   5722  FALL       1
reset_module_System.count_0_LC_11_2_2/in3             LogicCell40_SEQ_MODE_1000      0             11741   5722  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_11_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_2_LC_11_2_1/lcout
Path End         : reset_module_System.count_1_LC_11_2_5/in0
Capture Clock    : reset_module_System.count_1_LC_11_2_5/clk
Hold Constraint  : 0p
Path slack       : 5721p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4331
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11741
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_2_LC_11_2_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       2
I__973/I                                              LocalMux                       0              7410   3947  FALL       1
I__973/O                                              LocalMux                     768              8179   3947  FALL       1
I__975/I                                              InMux                          0              8179   3947  FALL       1
I__975/O                                              InMux                        503              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/in3     LogicCell40_SEQ_MODE_0000      0              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/ltout   LogicCell40_SEQ_MODE_0000    583              9265   3947  RISE       1
I__467/I                                              CascadeMux                     0              9265   3947  RISE       1
I__467/O                                              CascadeMux                     0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5722  FALL       5
I__716/I                                              LocalMux                       0             10470   5722  FALL       1
I__716/O                                              LocalMux                     768             11238   5722  FALL       1
I__720/I                                              InMux                          0             11238   5722  FALL       1
I__720/O                                              InMux                        503             11741   5722  FALL       1
reset_module_System.count_1_LC_11_2_5/in0             LogicCell40_SEQ_MODE_1000      0             11741   5722  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_2_LC_11_2_1/lcout
Path End         : reset_module_System.count_2_LC_11_2_1/in0
Capture Clock    : reset_module_System.count_2_LC_11_2_1/clk
Hold Constraint  : 0p
Path slack       : 5721p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4331
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11741
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_2_LC_11_2_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       2
I__973/I                                              LocalMux                       0              7410   3947  FALL       1
I__973/O                                              LocalMux                     768              8179   3947  FALL       1
I__975/I                                              InMux                          0              8179   3947  FALL       1
I__975/O                                              InMux                        503              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/in3     LogicCell40_SEQ_MODE_0000      0              8682   3947  FALL       1
reset_module_System.count_RNI9O1P_2_LC_10_2_1/ltout   LogicCell40_SEQ_MODE_0000    583              9265   3947  RISE       1
I__467/I                                              CascadeMux                     0              9265   3947  RISE       1
I__467/O                                              CascadeMux                     0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/in2    LogicCell40_SEQ_MODE_0000      0              9265   3947  RISE       1
reset_module_System.count_RNIN3HK3_2_LC_10_2_2/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5722  FALL       5
I__716/I                                              LocalMux                       0             10470   5722  FALL       1
I__716/O                                              LocalMux                     768             11238   5722  FALL       1
I__721/I                                              InMux                          0             11238   5722  FALL       1
I__721/O                                              InMux                        503             11741   5722  FALL       1
reset_module_System.count_2_LC_11_2_1/in0             LogicCell40_SEQ_MODE_1000      0             11741   5722  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart_frame_decoder.state_1_esr_5_LC_11_1_2/ce
Capture Clock    : uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk
Hold Constraint  : 0p
Path slack       : 5854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4464
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL       9
I__1042/I                                              LocalMux                       0              7410   5854  FALL       1
I__1042/O                                              LocalMux                     768              8179   5854  FALL       1
I__1047/I                                              InMux                          0              8179   5854  FALL       1
I__1047/O                                              InMux                        503              8682   5854  FALL       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   5854  FALL       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   5854  FALL       3
I__754/I                                               Odrv4                          0              9967   5854  FALL       1
I__754/O                                               Odrv4                        649             10616   5854  FALL       1
I__755/I                                               LocalMux                       0             10616   5854  FALL       1
I__755/O                                               LocalMux                     768             11384   5854  FALL       1
I__756/I                                               CEMux                          0             11384   5854  FALL       1
I__756/O                                               CEMux                        490             11874   5854  FALL       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/ce          LogicCell40_SEQ_MODE_1000      0             11874   5854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart_frame_decoder.state_1_esr_4_LC_11_1_1/ce
Capture Clock    : uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk
Hold Constraint  : 0p
Path slack       : 5854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4464
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL       9
I__1042/I                                              LocalMux                       0              7410   5854  FALL       1
I__1042/O                                              LocalMux                     768              8179   5854  FALL       1
I__1047/I                                              InMux                          0              8179   5854  FALL       1
I__1047/O                                              InMux                        503              8682   5854  FALL       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   5854  FALL       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   5854  FALL       3
I__754/I                                               Odrv4                          0              9967   5854  FALL       1
I__754/O                                               Odrv4                        649             10616   5854  FALL       1
I__755/I                                               LocalMux                       0             10616   5854  FALL       1
I__755/O                                               LocalMux                     768             11384   5854  FALL       1
I__756/I                                               CEMux                          0             11384   5854  FALL       1
I__756/O                                               CEMux                        490             11874   5854  FALL       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/ce          LogicCell40_SEQ_MODE_1000      0             11874   5854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_4_LC_11_1_1/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_iso_LC_11_2_4/lcout
Path End         : uart_frame_decoder.state_1_esr_3_LC_11_1_0/ce
Capture Clock    : uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk
Hold Constraint  : 0p
Path slack       : 5854p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4464
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11874
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_iso_LC_11_2_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3205  FALL       9
I__1042/I                                              LocalMux                       0              7410   5854  FALL       1
I__1042/O                                              LocalMux                     768              8179   5854  FALL       1
I__1047/I                                              InMux                          0              8179   5854  FALL       1
I__1047/O                                              InMux                        503              8682   5854  FALL       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/in0    LogicCell40_SEQ_MODE_0000      0              8682   5854  FALL       1
uart_frame_decoder.state_1_esr_ctle_5_LC_12_1_1/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   5854  FALL       3
I__754/I                                               Odrv4                          0              9967   5854  FALL       1
I__754/O                                               Odrv4                        649             10616   5854  FALL       1
I__755/I                                               LocalMux                       0             10616   5854  FALL       1
I__755/O                                               LocalMux                     768             11384   5854  FALL       1
I__756/I                                               CEMux                          0             11384   5854  FALL       1
I__756/O                                               CEMux                        490             11874   5854  FALL       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/ce          LogicCell40_SEQ_MODE_1000      0             11874   5854  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_1_LC_7_1_3/lcout
Path End         : uart_frame_decoder.state_1_0_LC_7_1_2/in3
Capture Clock    : uart_frame_decoder.state_1_0_LC_7_1_2/clk
Hold Constraint  : 0p
Path slack       : 5867p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4477
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11887
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_1_LC_7_1_3/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_1_LC_7_1_3/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__235/I                                           LocalMux                       0              7410   2662  FALL       1
I__235/O                                           LocalMux                     768              8179   2662  FALL       1
I__238/I                                           InMux                          0              8179   5867  FALL       1
I__238/O                                           InMux                        503              8682   5867  FALL       1
uart_frame_decoder.state_1_RNO_0_0_LC_7_1_7/in0    LogicCell40_SEQ_MODE_0000      0              8682   5867  FALL       1
uart_frame_decoder.state_1_RNO_0_0_LC_7_1_7/lcout  LogicCell40_SEQ_MODE_0000   1285              9967   5867  FALL       1
I__192/I                                           Odrv4                          0              9967   5867  FALL       1
I__192/O                                           Odrv4                        649             10616   5867  FALL       1
I__193/I                                           LocalMux                       0             10616   5867  FALL       1
I__193/O                                           LocalMux                     768             11384   5867  FALL       1
I__194/I                                           InMux                          0             11384   5867  FALL       1
I__194/O                                           InMux                        503             11887   5867  FALL       1
uart_frame_decoder.state_1_0_LC_7_1_2/in3          LogicCell40_SEQ_MODE_1000      0             11887   5867  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1091/I                                                ClkMux                         0              5132  RISE       1
I__1091/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_0_LC_7_1_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_fast_3_LC_10_1_0/lcout
Path End         : uart.data_rdy_LC_11_4_0/in1
Capture Clock    : uart.data_rdy_LC_11_4_0/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_fast_3_LC_10_1_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__452/I                                         LocalMux                       0              7410   4212  FALL       1
I__452/O                                         LocalMux                     768              8179   4212  FALL       1
I__456/I                                         InMux                          0              8179   6000  FALL       1
I__456/O                                         InMux                        503              8682   6000  FALL       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
uart.timer_Count_fast_RNIT1EN1_4_LC_9_2_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       3
I__768/I                                         Odrv4                          0              9556   6000  FALL       1
I__768/O                                         Odrv4                        649             10205   6000  FALL       1
I__771/I                                         Span4Mux_h                     0             10205   6000  FALL       1
I__771/O                                         Span4Mux_h                   543             10748   6000  FALL       1
I__772/I                                         LocalMux                       0             10748   6000  FALL       1
I__772/O                                         LocalMux                     768             11516   6000  FALL       1
I__773/I                                         InMux                          0             11516   6000  FALL       1
I__773/O                                         InMux                        503             12020   6000  FALL       1
uart.data_rdy_LC_11_4_0/in1                      LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_1_LC_9_1_4/lcout
Path End         : uart.timer_Count_2_rep1_LC_11_3_7/in3
Capture Clock    : uart.timer_Count_2_rep1_LC_11_3_7/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_1_LC_9_1_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       5
I__640/I                                   LocalMux                       0              7410   2662  FALL       1
I__640/O                                   LocalMux                     768              8179   2662  FALL       1
I__644/I                                   InMux                          0              8179   4808  FALL       1
I__644/O                                   InMux                        503              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
uart.timer_Count_RNIN6BL_0_LC_9_1_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       8
I__823/I                                   Odrv4                          0              9556   6000  FALL       1
I__823/O                                   Odrv4                        649             10205   6000  FALL       1
I__828/I                                   Span4Mux_h                     0             10205   6000  FALL       1
I__828/O                                   Span4Mux_h                   543             10748   6000  FALL       1
I__833/I                                   LocalMux                       0             10748   6000  FALL       1
I__833/O                                   LocalMux                     768             11516   6000  FALL       1
I__835/I                                   InMux                          0             11516   6000  FALL       1
I__835/O                                   InMux                        503             12020   6000  FALL       1
uart.timer_Count_2_rep1_LC_11_3_7/in3      LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1069/I                                                ClkMux                         0              5132  RISE       1
I__1069/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_5_LC_10_3_1/lcout
Path End         : uart.data_rdy_LC_11_4_0/in3
Capture Clock    : uart.data_rdy_LC_11_4_0/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_5_LC_10_3_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__840/I                                   LocalMux                       0              7410   6000  FALL       1
I__840/O                                   LocalMux                     768              8179   6000  FALL       1
I__850/I                                   InMux                          0              8179   6000  FALL       1
I__850/O                                   InMux                        503              8682   6000  FALL       1
uart.timer_Count_RNI1HBL_6_LC_9_2_0/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
uart.timer_Count_RNI1HBL_6_LC_9_2_0/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       4
I__759/I                                   Odrv4                          0              9556   6000  FALL       1
I__759/O                                   Odrv4                        649             10205   6000  FALL       1
I__763/I                                   Span4Mux_h                     0             10205   6000  FALL       1
I__763/O                                   Span4Mux_h                   543             10748   6000  FALL       1
I__764/I                                   LocalMux                       0             10748   6000  FALL       1
I__764/O                                   LocalMux                     768             11516   6000  FALL       1
I__765/I                                   InMux                          0             11516   6000  FALL       1
I__765/O                                   InMux                        503             12020   6000  FALL       1
uart.data_rdy_LC_11_4_0/in3                LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_12_3_4/lcout
Path End         : reset_module_System.reset_LC_10_2_5/in0
Capture Clock    : reset_module_System.reset_LC_10_2_5/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_12_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1026/I                                              LocalMux                       0              7410   6000  FALL       1
I__1026/O                                              LocalMux                     768              8179   6000  FALL       1
I__1028/I                                              InMux                          0              8179   6000  FALL       1
I__1028/O                                              InMux                        503              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       6
I__1015/I                                              Odrv4                          0              9556   6000  FALL       1
I__1015/O                                              Odrv4                        649             10205   6000  FALL       1
I__1016/I                                              Span4Mux_h                     0             10205   6000  FALL       1
I__1016/O                                              Span4Mux_h                   543             10748   6000  FALL       1
I__1017/I                                              LocalMux                       0             10748   6000  FALL       1
I__1017/O                                              LocalMux                     768             11516   6000  FALL       1
I__1019/I                                              InMux                          0             11516   6000  FALL       1
I__1019/O                                              InMux                        503             12020   6000  FALL       1
reset_module_System.reset_LC_10_2_5/in0                LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_12_3_4/lcout
Path End         : reset_module_System.reset_iso_LC_11_2_4/in0
Capture Clock    : reset_module_System.reset_iso_LC_11_2_4/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_12_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1026/I                                              LocalMux                       0              7410   6000  FALL       1
I__1026/O                                              LocalMux                     768              8179   6000  FALL       1
I__1028/I                                              InMux                          0              8179   6000  FALL       1
I__1028/O                                              InMux                        503              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       6
I__1015/I                                              Odrv4                          0              9556   6000  FALL       1
I__1015/O                                              Odrv4                        649             10205   6000  FALL       1
I__1016/I                                              Span4Mux_h                     0             10205   6000  FALL       1
I__1016/O                                              Span4Mux_h                   543             10748   6000  FALL       1
I__1018/I                                              LocalMux                       0             10748   6000  FALL       1
I__1018/O                                              LocalMux                     768             11516   6000  FALL       1
I__1021/I                                              InMux                          0             11516   6000  FALL       1
I__1021/O                                              InMux                        503             12020   6000  FALL       1
reset_module_System.reset_iso_LC_11_2_4/in0            LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_iso_LC_11_2_4/clk              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_12_3_4/lcout
Path End         : reset_module_System.reset_fast_LC_10_2_3/in0
Capture Clock    : reset_module_System.reset_fast_LC_10_2_3/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_12_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1026/I                                              LocalMux                       0              7410   6000  FALL       1
I__1026/O                                              LocalMux                     768              8179   6000  FALL       1
I__1028/I                                              InMux                          0              8179   6000  FALL       1
I__1028/O                                              InMux                        503              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       6
I__1015/I                                              Odrv4                          0              9556   6000  FALL       1
I__1015/O                                              Odrv4                        649             10205   6000  FALL       1
I__1016/I                                              Span4Mux_h                     0             10205   6000  FALL       1
I__1016/O                                              Span4Mux_h                   543             10748   6000  FALL       1
I__1017/I                                              LocalMux                       0             10748   6000  FALL       1
I__1017/O                                              LocalMux                     768             11516   6000  FALL       1
I__1020/I                                              InMux                          0             11516   6000  FALL       1
I__1020/O                                              InMux                        503             12020   6000  FALL       1
reset_module_System.reset_fast_LC_10_2_3/in0           LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_fast_LC_10_2_3/clk             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_12_3_4/lcout
Path End         : reset_module_System.count_0_LC_11_2_2/in0
Capture Clock    : reset_module_System.count_0_LC_11_2_2/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_12_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1026/I                                              LocalMux                       0              7410   6000  FALL       1
I__1026/O                                              LocalMux                     768              8179   6000  FALL       1
I__1028/I                                              InMux                          0              8179   6000  FALL       1
I__1028/O                                              InMux                        503              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       6
I__1015/I                                              Odrv4                          0              9556   6000  FALL       1
I__1015/O                                              Odrv4                        649             10205   6000  FALL       1
I__1016/I                                              Span4Mux_h                     0             10205   6000  FALL       1
I__1016/O                                              Span4Mux_h                   543             10748   6000  FALL       1
I__1018/I                                              LocalMux                       0             10748   6000  FALL       1
I__1018/O                                              LocalMux                     768             11516   6000  FALL       1
I__1022/I                                              InMux                          0             11516   6000  FALL       1
I__1022/O                                              InMux                        503             12020   6000  FALL       1
reset_module_System.count_0_LC_11_2_2/in0              LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_11_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_12_3_4/lcout
Path End         : reset_module_System.count_1_LC_11_2_5/in3
Capture Clock    : reset_module_System.count_1_LC_11_2_5/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_12_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1026/I                                              LocalMux                       0              7410   6000  FALL       1
I__1026/O                                              LocalMux                     768              8179   6000  FALL       1
I__1028/I                                              InMux                          0              8179   6000  FALL       1
I__1028/O                                              InMux                        503              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       6
I__1015/I                                              Odrv4                          0              9556   6000  FALL       1
I__1015/O                                              Odrv4                        649             10205   6000  FALL       1
I__1016/I                                              Span4Mux_h                     0             10205   6000  FALL       1
I__1016/O                                              Span4Mux_h                   543             10748   6000  FALL       1
I__1018/I                                              LocalMux                       0             10748   6000  FALL       1
I__1018/O                                              LocalMux                     768             11516   6000  FALL       1
I__1023/I                                              InMux                          0             11516   6000  FALL       1
I__1023/O                                              InMux                        503             12020   6000  FALL       1
reset_module_System.count_1_LC_11_2_5/in3              LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_13_LC_12_3_4/lcout
Path End         : reset_module_System.count_2_LC_11_2_1/in1
Capture Clock    : reset_module_System.count_2_LC_11_2_1/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4610
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12020
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1065/I                                                ClkMux                         0              5132  RISE       1
I__1065/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_13_LC_12_3_4/clk               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_13_LC_12_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__1026/I                                              LocalMux                       0              7410   6000  FALL       1
I__1026/O                                              LocalMux                     768              8179   6000  FALL       1
I__1028/I                                              InMux                          0              8179   6000  FALL       1
I__1028/O                                              InMux                        503              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   6000  FALL       1
reset_module_System.count_RNI34OR1_21_LC_13_4_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6000  FALL       6
I__1015/I                                              Odrv4                          0              9556   6000  FALL       1
I__1015/O                                              Odrv4                        649             10205   6000  FALL       1
I__1016/I                                              Span4Mux_h                     0             10205   6000  FALL       1
I__1016/O                                              Span4Mux_h                   543             10748   6000  FALL       1
I__1018/I                                              LocalMux                       0             10748   6000  FALL       1
I__1018/O                                              LocalMux                     768             11516   6000  FALL       1
I__1024/I                                              InMux                          0             11516   6000  FALL       1
I__1024/O                                              InMux                        503             12020   6000  FALL       1
reset_module_System.count_2_LC_11_2_1/in1              LogicCell40_SEQ_MODE_1000      0             12020   6000  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_2_LC_11_2_1/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.bit_Count_0_LC_7_3_1/in0
Capture Clock    : uart.bit_Count_0_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 6039p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4649
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12059
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1154/I                              LocalMux                       0              7410   6040  FALL       1
I__1154/O                              LocalMux                     768              8179   6040  FALL       1
I__1164/I                              InMux                          0              8179   6040  FALL       1
I__1164/O                              InMux                        503              8682   6040  FALL       1
uart.state_RNIGLM11_4_LC_10_4_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   6040  FALL       1
uart.state_RNIGLM11_4_LC_10_4_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6040  FALL       2
I__623/I                               Odrv4                          0              9556   6040  FALL       1
I__623/O                               Odrv4                        649             10205   6040  FALL       1
I__625/I                               Span4Mux_s3_v                  0             10205   6040  FALL       1
I__625/O                               Span4Mux_s3_v                583             10788   6040  FALL       1
I__627/I                               LocalMux                       0             10788   6040  FALL       1
I__627/O                               LocalMux                     768             11556   6040  FALL       1
I__629/I                               InMux                          0             11556   6040  FALL       1
I__629/O                               InMux                        503             12059   6040  FALL       1
uart.bit_Count_0_LC_7_3_1/in0          LogicCell40_SEQ_MODE_1000      0             12059   6040  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.timer_Count_2_LC_10_1_1/lcout
Path End         : uart.state_4_LC_10_4_1/in3
Capture Clock    : uart.state_4_LC_10_4_1/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4715
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12125
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.timer_Count_2_LC_10_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       8
I__353/I                            LocalMux                       0              7410   2662  FALL       1
I__353/O                            LocalMux                     768              8179   2662  FALL       1
I__355/I                            InMux                          0              8179   6106  FALL       1
I__355/O                            InMux                        503              8682   6106  FALL       1
uart.state_RNO_1_4_LC_9_1_0/in3     LogicCell40_SEQ_MODE_0000      0              8682   6106  FALL       1
uart.state_RNO_1_4_LC_9_1_0/lcout   LogicCell40_SEQ_MODE_0000    874              9556   6106  FALL       1
I__475/I                            Odrv4                          0              9556   6106  FALL       1
I__475/O                            Odrv4                        649             10205   6106  FALL       1
I__476/I                            Span4Mux_v                     0             10205   6106  FALL       1
I__476/O                            Span4Mux_v                   649             10854   6106  FALL       1
I__477/I                            LocalMux                       0             10854   6106  FALL       1
I__477/O                            LocalMux                     768             11622   6106  FALL       1
I__478/I                            InMux                          0             11622   6106  FALL       1
I__478/O                            InMux                        503             12125   6106  FALL       1
uart.state_4_LC_10_4_1/in3          LogicCell40_SEQ_MODE_1000      0             12125   6106  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.count_0_LC_11_2_2/lcout
Path End         : reset_module_System.count_1_LC_11_2_5/in1
Capture Clock    : reset_module_System.count_1_LC_11_2_5/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4715
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12125
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_0_LC_11_2_2/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.count_0_LC_11_2_2/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__1133/I                                          Odrv4                          0              7410   6106  FALL       1
I__1133/O                                          Odrv4                        649              8059   6106  FALL       1
I__1137/I                                          LocalMux                       0              8059   6106  FALL       1
I__1137/O                                          LocalMux                     768              8828   6106  FALL       1
I__1139/I                                          InMux                          0              8828   6106  FALL       1
I__1139/O                                          InMux                        503              9331   6106  FALL       1
reset_module_System.count_RNO_0_1_LC_13_2_2/in3    LogicCell40_SEQ_MODE_0000      0              9331   6106  FALL       1
reset_module_System.count_RNO_0_1_LC_13_2_2/lcout  LogicCell40_SEQ_MODE_0000    874             10205   6106  FALL       1
I__1128/I                                          Odrv4                          0             10205   6106  FALL       1
I__1128/O                                          Odrv4                        649             10854   6106  FALL       1
I__1129/I                                          LocalMux                       0             10854   6106  FALL       1
I__1129/O                                          LocalMux                     768             11622   6106  FALL       1
I__1130/I                                          InMux                          0             11622   6106  FALL       1
I__1130/O                                          InMux                        503             12125   6106  FALL       1
reset_module_System.count_1_LC_11_2_5/in1          LogicCell40_SEQ_MODE_1000      0             12125   6106  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1074/I                                                ClkMux                         0              5132  RISE       1
I__1074/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.count_1_LC_11_2_5/clk                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.bit_Count_1_LC_8_3_2/in1
Capture Clock    : uart.bit_Count_1_LC_8_3_2/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4967
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12377
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__677/I                                LocalMux                       0              7410   6357  FALL       1
I__677/O                                LocalMux                     768              8179   6357  FALL       1
I__688/I                                InMux                          0              8179   6357  FALL       1
I__688/O                                InMux                        503              8682   6357  FALL       1
uart.bit_Count_RNO_2_1_LC_11_3_0/in1    LogicCell40_SEQ_MODE_0000      0              8682   6357  FALL       1
uart.bit_Count_RNO_2_1_LC_11_3_0/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   6357  FALL       1
I__649/I                                Odrv4                          0              9914   6357  FALL       1
I__649/O                                Odrv4                        649             10563   6357  FALL       1
I__650/I                                Span4Mux_h                     0             10563   6357  FALL       1
I__650/O                                Span4Mux_h                   543             11106   6357  FALL       1
I__651/I                                LocalMux                       0             11106   6357  FALL       1
I__651/O                                LocalMux                     768             11874   6357  FALL       1
I__652/I                                InMux                          0             11874   6357  FALL       1
I__652/O                                InMux                        503             12377   6357  FALL       1
uart.bit_Count_1_LC_8_3_2/in1           LogicCell40_SEQ_MODE_1000      0             12377   6357  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_7_LC_8_2_7/sr
Capture Clock    : uart.data_esr_7_LC_8_2_7/clk
Hold Constraint  : 0p
Path slack       : 6450p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4543
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11953
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6450  FALL       8
I__331/I                              Odrv4                          0              9556   6450  FALL       1
I__331/O                              Odrv4                        649             10205   6450  FALL       1
I__332/I                              Span4Mux_s2_v                  0             10205   6450  FALL       1
I__332/O                              Span4Mux_s2_v                450             10655   6450  FALL       1
I__333/I                              LocalMux                       0             10655   6450  FALL       1
I__333/O                              LocalMux                     768             11423   6450  FALL       1
I__334/I                              SRMux                          0             11423   6450  FALL       1
I__334/O                              SRMux                        530             11953   6450  FALL       1
uart.data_esr_7_LC_8_2_7/sr           LogicCell40_SEQ_MODE_1000      0             11953   6450  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_7_LC_8_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.data_Aux_esr_2_LC_7_2_0/sr
Capture Clock    : uart.data_Aux_esr_2_LC_7_2_0/clk
Hold Constraint  : 0p
Path slack       : 6450p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4543
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11953
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__674/I                             LocalMux                       0              7410   5351  FALL       1
I__674/O                             LocalMux                     768              8179   5351  FALL       1
I__681/I                             InMux                          0              8179   5351  FALL       1
I__681/O                             InMux                        503              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      16
I__366/I                             Odrv4                          0              9556   6450  FALL       1
I__366/O                             Odrv4                        649             10205   6450  FALL       1
I__375/I                             Span4Mux_s2_v                  0             10205   6450  FALL       1
I__375/O                             Span4Mux_s2_v                450             10655   6450  FALL       1
I__386/I                             LocalMux                       0             10655   6450  FALL       1
I__386/O                             LocalMux                     768             11423   6450  FALL       1
I__396/I                             SRMux                          0             11423   6450  FALL       1
I__396/O                             SRMux                        530             11953   6450  FALL       1
uart.data_Aux_esr_2_LC_7_2_0/sr      LogicCell40_SEQ_MODE_1000      0             11953   6450  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1089/I                                                ClkMux                         0              5132  RISE       1
I__1089/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_7_2_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_6_LC_8_2_6/sr
Capture Clock    : uart.data_esr_6_LC_8_2_6/clk
Hold Constraint  : 0p
Path slack       : 6450p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4543
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11953
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6450  FALL       8
I__331/I                              Odrv4                          0              9556   6450  FALL       1
I__331/O                              Odrv4                        649             10205   6450  FALL       1
I__332/I                              Span4Mux_s2_v                  0             10205   6450  FALL       1
I__332/O                              Span4Mux_s2_v                450             10655   6450  FALL       1
I__333/I                              LocalMux                       0             10655   6450  FALL       1
I__333/O                              LocalMux                     768             11423   6450  FALL       1
I__334/I                              SRMux                          0             11423   6450  FALL       1
I__334/O                              SRMux                        530             11953   6450  FALL       1
uart.data_esr_6_LC_8_2_6/sr           LogicCell40_SEQ_MODE_1000      0             11953   6450  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_6_LC_8_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_5_LC_8_2_5/sr
Capture Clock    : uart.data_esr_5_LC_8_2_5/clk
Hold Constraint  : 0p
Path slack       : 6450p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4543
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11953
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6450  FALL       8
I__331/I                              Odrv4                          0              9556   6450  FALL       1
I__331/O                              Odrv4                        649             10205   6450  FALL       1
I__332/I                              Span4Mux_s2_v                  0             10205   6450  FALL       1
I__332/O                              Span4Mux_s2_v                450             10655   6450  FALL       1
I__333/I                              LocalMux                       0             10655   6450  FALL       1
I__333/O                              LocalMux                     768             11423   6450  FALL       1
I__334/I                              SRMux                          0             11423   6450  FALL       1
I__334/O                              SRMux                        530             11953   6450  FALL       1
uart.data_esr_5_LC_8_2_5/sr           LogicCell40_SEQ_MODE_1000      0             11953   6450  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_5_LC_8_2_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_4_LC_8_2_4/sr
Capture Clock    : uart.data_esr_4_LC_8_2_4/clk
Hold Constraint  : 0p
Path slack       : 6450p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4543
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11953
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6450  FALL       8
I__331/I                              Odrv4                          0              9556   6450  FALL       1
I__331/O                              Odrv4                        649             10205   6450  FALL       1
I__332/I                              Span4Mux_s2_v                  0             10205   6450  FALL       1
I__332/O                              Span4Mux_s2_v                450             10655   6450  FALL       1
I__333/I                              LocalMux                       0             10655   6450  FALL       1
I__333/O                              LocalMux                     768             11423   6450  FALL       1
I__334/I                              SRMux                          0             11423   6450  FALL       1
I__334/O                              SRMux                        530             11953   6450  FALL       1
uart.data_esr_4_LC_8_2_4/sr           LogicCell40_SEQ_MODE_1000      0             11953   6450  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_4_LC_8_2_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_3_LC_8_2_3/sr
Capture Clock    : uart.data_esr_3_LC_8_2_3/clk
Hold Constraint  : 0p
Path slack       : 6450p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4543
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11953
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6450  FALL       8
I__331/I                              Odrv4                          0              9556   6450  FALL       1
I__331/O                              Odrv4                        649             10205   6450  FALL       1
I__332/I                              Span4Mux_s2_v                  0             10205   6450  FALL       1
I__332/O                              Span4Mux_s2_v                450             10655   6450  FALL       1
I__333/I                              LocalMux                       0             10655   6450  FALL       1
I__333/O                              LocalMux                     768             11423   6450  FALL       1
I__334/I                              SRMux                          0             11423   6450  FALL       1
I__334/O                              SRMux                        530             11953   6450  FALL       1
uart.data_esr_3_LC_8_2_3/sr           LogicCell40_SEQ_MODE_1000      0             11953   6450  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_3_LC_8_2_3/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_2_LC_8_2_2/sr
Capture Clock    : uart.data_esr_2_LC_8_2_2/clk
Hold Constraint  : 0p
Path slack       : 6450p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4543
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11953
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6450  FALL       8
I__331/I                              Odrv4                          0              9556   6450  FALL       1
I__331/O                              Odrv4                        649             10205   6450  FALL       1
I__332/I                              Span4Mux_s2_v                  0             10205   6450  FALL       1
I__332/O                              Span4Mux_s2_v                450             10655   6450  FALL       1
I__333/I                              LocalMux                       0             10655   6450  FALL       1
I__333/O                              LocalMux                     768             11423   6450  FALL       1
I__334/I                              SRMux                          0             11423   6450  FALL       1
I__334/O                              SRMux                        530             11953   6450  FALL       1
uart.data_esr_2_LC_8_2_2/sr           LogicCell40_SEQ_MODE_1000      0             11953   6450  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_2_LC_8_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_1_LC_8_2_1/sr
Capture Clock    : uart.data_esr_1_LC_8_2_1/clk
Hold Constraint  : 0p
Path slack       : 6450p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4543
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11953
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6450  FALL       8
I__331/I                              Odrv4                          0              9556   6450  FALL       1
I__331/O                              Odrv4                        649             10205   6450  FALL       1
I__332/I                              Span4Mux_s2_v                  0             10205   6450  FALL       1
I__332/O                              Span4Mux_s2_v                450             10655   6450  FALL       1
I__333/I                              LocalMux                       0             10655   6450  FALL       1
I__333/O                              LocalMux                     768             11423   6450  FALL       1
I__334/I                              SRMux                          0             11423   6450  FALL       1
I__334/O                              SRMux                        530             11953   6450  FALL       1
uart.data_esr_1_LC_8_2_1/sr           LogicCell40_SEQ_MODE_1000      0             11953   6450  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_1_LC_8_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_4_LC_10_4_1/lcout
Path End         : uart.data_esr_0_LC_8_2_0/sr
Capture Clock    : uart.data_esr_0_LC_8_2_0/clk
Hold Constraint  : 0p
Path slack       : 6450p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4543
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         11953
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_4_LC_10_4_1/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_4_LC_10_4_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   3894  FALL      12
I__1152/I                             LocalMux                       0              7410   5457  FALL       1
I__1152/O                             LocalMux                     768              8179   5457  FALL       1
I__1162/I                             InMux                          0              8179   5708  FALL       1
I__1162/O                             InMux                        503              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   5708  FALL       1
uart.state_RNILS533_4_LC_9_3_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   6450  FALL       8
I__331/I                              Odrv4                          0              9556   6450  FALL       1
I__331/O                              Odrv4                        649             10205   6450  FALL       1
I__332/I                              Span4Mux_s2_v                  0             10205   6450  FALL       1
I__332/O                              Span4Mux_s2_v                450             10655   6450  FALL       1
I__333/I                              LocalMux                       0             10655   6450  FALL       1
I__333/O                              LocalMux                     768             11423   6450  FALL       1
I__334/I                              SRMux                          0             11423   6450  FALL       1
I__334/O                              SRMux                        530             11953   6450  FALL       1
uart.data_esr_0_LC_8_2_0/sr           LogicCell40_SEQ_MODE_1000      0             11953   6450  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1087/I                                                ClkMux                         0              5132  RISE       1
I__1087/O                                                ClkMux                       887              6020  RISE       1
uart.data_esr_0_LC_8_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_8_3_2/lcout
Path End         : uart.bit_Count_0_LC_7_3_1/in3
Capture Clock    : uart.bit_Count_0_LC_7_3_1/clk
Hold Constraint  : 0p
Path slack       : 6463p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5073
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12483
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_8_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__482/I                                 Odrv4                          0              7410   6463  FALL       1
I__482/O                                 Odrv4                        649              8059   6463  FALL       1
I__489/I                                 LocalMux                       0              8059   6463  FALL       1
I__489/O                                 LocalMux                     768              8828   6463  FALL       1
I__492/I                                 InMux                          0              8828   6463  FALL       1
I__492/O                                 InMux                        503              9331   6463  FALL       1
uart.bit_Count_RNI4ENK_2_LC_8_5_3/in1    LogicCell40_SEQ_MODE_0000      0              9331   6463  FALL       1
uart.bit_Count_RNI4ENK_2_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   6463  FALL       2
I__317/I                                 Odrv4                          0             10563   6463  FALL       1
I__317/O                                 Odrv4                        649             11212   6463  FALL       1
I__319/I                                 LocalMux                       0             11212   6463  FALL       1
I__319/O                                 LocalMux                     768             11980   6463  FALL       1
I__320/I                                 InMux                          0             11980   6463  FALL       1
I__320/O                                 InMux                        503             12483   6463  FALL       1
uart.bit_Count_0_LC_7_3_1/in3            LogicCell40_SEQ_MODE_1000      0             12483   6463  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_3_1/lcout
Path End         : uart.data_Aux_esr_1_LC_8_4_2/ce
Capture Clock    : uart.data_Aux_esr_1_LC_8_4_2/clk
Hold Constraint  : 0p
Path slack       : 6516p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5126
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12536
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__517/I                                  LocalMux                       0              7410   6516  FALL       1
I__517/O                                  LocalMux                     768              8179   6516  FALL       1
I__526/I                                  InMux                          0              8179   6516  FALL       1
I__526/O                                  InMux                        503              8682   6516  FALL       1
uart.data_Aux_esr_RNO_0_1_LC_8_4_0/in1    LogicCell40_SEQ_MODE_0000      0              8682   6516  FALL       1
uart.data_Aux_esr_RNO_0_1_LC_8_4_0/ltout  LogicCell40_SEQ_MODE_0000    742              9424   6516  RISE       1
I__280/I                                  CascadeMux                     0              9424   6516  RISE       1
I__280/O                                  CascadeMux                     0              9424   6516  RISE       1
uart.data_Aux_esr_RNO_1_LC_8_4_1/in2      LogicCell40_SEQ_MODE_0000      0              9424   6516  RISE       1
uart.data_Aux_esr_RNO_1_LC_8_4_1/lcout    LogicCell40_SEQ_MODE_0000   1205             10629   6516  FALL       1
I__274/I                                  Odrv4                          0             10629   6516  FALL       1
I__274/O                                  Odrv4                        649             11278   6516  FALL       1
I__275/I                                  LocalMux                       0             11278   6516  FALL       1
I__275/O                                  LocalMux                     768             12046   6516  FALL       1
I__276/I                                  CEMux                          0             12046   6516  FALL       1
I__276/O                                  CEMux                        490             12536   6516  FALL       1
uart.data_Aux_esr_1_LC_8_4_2/ce           LogicCell40_SEQ_MODE_1000      0             12536   6516  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1081/I                                                ClkMux                         0              5132  RISE       1
I__1081/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_8_4_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_3_1/lcout
Path End         : uart.data_Aux_esr_0_LC_7_4_0/ce
Capture Clock    : uart.data_Aux_esr_0_LC_7_4_0/clk
Hold Constraint  : 0p
Path slack       : 6516p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5126
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12536
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__519/I                                  LocalMux                       0              7410   6516  FALL       1
I__519/O                                  LocalMux                     768              8179   6516  FALL       1
I__531/I                                  InMux                          0              8179   6516  FALL       1
I__531/O                                  InMux                        503              8682   6516  FALL       1
uart.data_Aux_esr_RNO_0_0_LC_8_3_5/in1    LogicCell40_SEQ_MODE_0000      0              8682   6516  FALL       1
uart.data_Aux_esr_RNO_0_0_LC_8_3_5/ltout  LogicCell40_SEQ_MODE_0000    742              9424   6516  RISE       1
I__288/I                                  CascadeMux                     0              9424   6516  RISE       1
I__288/O                                  CascadeMux                     0              9424   6516  RISE       1
uart.data_Aux_esr_RNO_0_LC_8_3_6/in2      LogicCell40_SEQ_MODE_0000      0              9424   6516  RISE       1
uart.data_Aux_esr_RNO_0_LC_8_3_6/lcout    LogicCell40_SEQ_MODE_0000   1205             10629   6516  FALL       1
I__285/I                                  Odrv4                          0             10629   6516  FALL       1
I__285/O                                  Odrv4                        649             11278   6516  FALL       1
I__286/I                                  LocalMux                       0             11278   6516  FALL       1
I__286/O                                  LocalMux                     768             12046   6516  FALL       1
I__287/I                                  CEMux                          0             12046   6516  FALL       1
I__287/O                                  CEMux                        490             12536   6516  FALL       1
uart.data_Aux_esr_0_LC_7_4_0/ce           LogicCell40_SEQ_MODE_1000      0             12536   6516  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1083/I                                                ClkMux                         0              5132  RISE       1
I__1083/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_7_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.data_Aux_esr_7_LC_7_5_3/sr
Capture Clock    : uart.data_Aux_esr_7_LC_7_5_3/clk
Hold Constraint  : 0p
Path slack       : 6543p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4636
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12046
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__674/I                             LocalMux                       0              7410   5351  FALL       1
I__674/O                             LocalMux                     768              8179   5351  FALL       1
I__681/I                             InMux                          0              8179   5351  FALL       1
I__681/O                             InMux                        503              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      16
I__372/I                             Odrv4                          0              9556   6543  FALL       1
I__372/O                             Odrv4                        649             10205   6543  FALL       1
I__384/I                             Span4Mux_h                     0             10205   6543  FALL       1
I__384/O                             Span4Mux_h                   543             10748   6543  FALL       1
I__395/I                             LocalMux                       0             10748   6543  FALL       1
I__395/O                             LocalMux                     768             11516   6543  FALL       1
I__401/I                             SRMux                          0             11516   6543  FALL       1
I__401/O                             SRMux                        530             12046   6543  FALL       1
uart.data_Aux_esr_7_LC_7_5_3/sr      LogicCell40_SEQ_MODE_1000      0             12046   6543  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1080/I                                                ClkMux                         0              5132  RISE       1
I__1080/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_7_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.data_Aux_esr_4_LC_9_5_0/sr
Capture Clock    : uart.data_Aux_esr_4_LC_9_5_0/clk
Hold Constraint  : 0p
Path slack       : 6583p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4676
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12086
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__674/I                             LocalMux                       0              7410   5351  FALL       1
I__674/O                             LocalMux                     768              8179   5351  FALL       1
I__681/I                             InMux                          0              8179   5351  FALL       1
I__681/O                             InMux                        503              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      16
I__370/I                             Odrv12                         0              9556   6583  FALL       1
I__370/O                             Odrv12                      1232             10788   6583  FALL       1
I__382/I                             LocalMux                       0             10788   6583  FALL       1
I__382/O                             LocalMux                     768             11556   6583  FALL       1
I__392/I                             SRMux                          0             11556   6583  FALL       1
I__392/O                             SRMux                        530             12086   6583  FALL       1
uart.data_Aux_esr_4_LC_9_5_0/sr      LogicCell40_SEQ_MODE_1000      0             12086   6583  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1072/I                                                ClkMux                         0              5132  RISE       1
I__1072/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_9_5_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_3_1/lcout
Path End         : uart.data_Aux_esr_2_LC_7_2_0/ce
Capture Clock    : uart.data_Aux_esr_2_LC_7_2_0/clk
Hold Constraint  : 0p
Path slack       : 6622p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5232
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12642
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__518/I                                  LocalMux                       0              7410   2662  FALL       1
I__518/O                                  LocalMux                     768              8179   2662  FALL       1
I__529/I                                  InMux                          0              8179   6622  FALL       1
I__529/O                                  InMux                        503              8682   6622  FALL       1
uart.data_Aux_esr_RNO_0_2_LC_7_3_6/in0    LogicCell40_SEQ_MODE_0000      0              8682   6622  FALL       1
uart.data_Aux_esr_RNO_0_2_LC_7_3_6/ltout  LogicCell40_SEQ_MODE_0000    848              9530   6622  RISE       1
I__202/I                                  CascadeMux                     0              9530   6622  RISE       1
I__202/O                                  CascadeMux                     0              9530   6622  RISE       1
uart.data_Aux_esr_RNO_2_LC_7_3_7/in2      LogicCell40_SEQ_MODE_0000      0              9530   6622  RISE       1
uart.data_Aux_esr_RNO_2_LC_7_3_7/lcout    LogicCell40_SEQ_MODE_0000   1205             10735   6622  FALL       1
I__199/I                                  Odrv4                          0             10735   6622  FALL       1
I__199/O                                  Odrv4                        649             11384   6622  FALL       1
I__200/I                                  LocalMux                       0             11384   6622  FALL       1
I__200/O                                  LocalMux                     768             12152   6622  FALL       1
I__201/I                                  CEMux                          0             12152   6622  FALL       1
I__201/O                                  CEMux                        490             12642   6622  FALL       1
uart.data_Aux_esr_2_LC_7_2_0/ce           LogicCell40_SEQ_MODE_1000      0             12642   6622  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1089/I                                                ClkMux                         0              5132  RISE       1
I__1089/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_7_2_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.data_Aux_esr_0_LC_7_4_0/sr
Capture Clock    : uart.data_Aux_esr_0_LC_7_4_0/clk
Hold Constraint  : 0p
Path slack       : 6649p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4742
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12152
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__674/I                             LocalMux                       0              7410   5351  FALL       1
I__674/O                             LocalMux                     768              8179   5351  FALL       1
I__681/I                             InMux                          0              8179   5351  FALL       1
I__681/O                             InMux                        503              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      16
I__366/I                             Odrv4                          0              9556   6450  FALL       1
I__366/O                             Odrv4                        649             10205   6450  FALL       1
I__376/I                             Span4Mux_v                     0             10205   6649  FALL       1
I__376/O                             Span4Mux_v                   649             10854   6649  FALL       1
I__387/I                             LocalMux                       0             10854   6649  FALL       1
I__387/O                             LocalMux                     768             11622   6649  FALL       1
I__397/I                             SRMux                          0             11622   6649  FALL       1
I__397/O                             SRMux                        530             12152   6649  FALL       1
uart.data_Aux_esr_0_LC_7_4_0/sr      LogicCell40_SEQ_MODE_1000      0             12152   6649  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1083/I                                                ClkMux                         0              5132  RISE       1
I__1083/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_7_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.data_Aux_esr_6_LC_7_6_0/sr
Capture Clock    : uart.data_Aux_esr_6_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 6649p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4742
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12152
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__674/I                             LocalMux                       0              7410   5351  FALL       1
I__674/O                             LocalMux                     768              8179   5351  FALL       1
I__681/I                             InMux                          0              8179   5351  FALL       1
I__681/O                             InMux                        503              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      16
I__366/I                             Odrv4                          0              9556   6450  FALL       1
I__366/O                             Odrv4                        649             10205   6450  FALL       1
I__376/I                             Span4Mux_v                     0             10205   6649  FALL       1
I__376/O                             Span4Mux_v                   649             10854   6649  FALL       1
I__388/I                             LocalMux                       0             10854   6649  FALL       1
I__388/O                             LocalMux                     768             11622   6649  FALL       1
I__398/I                             SRMux                          0             11622   6649  FALL       1
I__398/O                             SRMux                        530             12152   6649  FALL       1
uart.data_Aux_esr_6_LC_7_6_0/sr      LogicCell40_SEQ_MODE_1000      0             12152   6649  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1075/I                                                ClkMux                         0              5132  RISE       1
I__1075/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.data_Aux_esr_1_LC_8_4_2/sr
Capture Clock    : uart.data_Aux_esr_1_LC_8_4_2/clk
Hold Constraint  : 0p
Path slack       : 6649p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4742
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12152
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__674/I                             LocalMux                       0              7410   5351  FALL       1
I__674/O                             LocalMux                     768              8179   5351  FALL       1
I__681/I                             InMux                          0              8179   5351  FALL       1
I__681/O                             InMux                        503              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      16
I__371/I                             Odrv4                          0              9556   6649  FALL       1
I__371/O                             Odrv4                        649             10205   6649  FALL       1
I__383/I                             Span4Mux_v                     0             10205   6649  FALL       1
I__383/O                             Span4Mux_v                   649             10854   6649  FALL       1
I__393/I                             LocalMux                       0             10854   6649  FALL       1
I__393/O                             LocalMux                     768             11622   6649  FALL       1
I__399/I                             SRMux                          0             11622   6649  FALL       1
I__399/O                             SRMux                        530             12152   6649  FALL       1
uart.data_Aux_esr_1_LC_8_4_2/sr      LogicCell40_SEQ_MODE_1000      0             12152   6649  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1081/I                                                ClkMux                         0              5132  RISE       1
I__1081/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_8_4_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.state_3_LC_10_4_7/lcout
Path End         : uart.data_Aux_esr_5_LC_8_6_0/sr
Capture Clock    : uart.data_Aux_esr_5_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 6649p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4742
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12152
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1068/I                                                ClkMux                         0              5132  RISE       1
I__1068/O                                                ClkMux                       887              6020  RISE       1
uart.state_3_LC_10_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.state_3_LC_10_4_7/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__674/I                             LocalMux                       0              7410   5351  FALL       1
I__674/O                             LocalMux                     768              8179   5351  FALL       1
I__681/I                             InMux                          0              8179   5351  FALL       1
I__681/O                             InMux                        503              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/in3    LogicCell40_SEQ_MODE_0000      0              8682   5351  FALL       1
uart.state_RNIAFHL_4_LC_9_3_4/lcout  LogicCell40_SEQ_MODE_0000    874              9556   5351  FALL      16
I__371/I                             Odrv4                          0              9556   6649  FALL       1
I__371/O                             Odrv4                        649             10205   6649  FALL       1
I__383/I                             Span4Mux_v                     0             10205   6649  FALL       1
I__383/O                             Span4Mux_v                   649             10854   6649  FALL       1
I__394/I                             LocalMux                       0             10854   6649  FALL       1
I__394/O                             LocalMux                     768             11622   6649  FALL       1
I__400/I                             SRMux                          0             11622   6649  FALL       1
I__400/O                             SRMux                        530             12152   6649  FALL       1
uart.data_Aux_esr_5_LC_8_6_0/sr      LogicCell40_SEQ_MODE_1000      0             12152   6649  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1071/I                                                ClkMux                         0              5132  RISE       1
I__1071/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_fast_2_LC_10_1_2/sr
Capture Clock    : uart.timer_Count_fast_2_LC_10_1_2/clk
Hold Constraint  : 0p
Path slack       : 6755p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__803/I                                   LocalMux                       0             10960   6755  FALL       1
I__803/O                                   LocalMux                     768             11728   6755  FALL       1
I__807/I                                   SRMux                          0             11728   6755  FALL       1
I__807/O                                   SRMux                        530             12258   6755  FALL       1
uart.timer_Count_fast_2_LC_10_1_2/sr       LogicCell40_SEQ_MODE_1000      0             12258   6755  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_2_LC_10_1_2/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_4_rep1_LC_9_1_7/sr
Capture Clock    : uart.timer_Count_4_rep1_LC_9_1_7/clk
Hold Constraint  : 0p
Path slack       : 6755p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__805/I                                   LocalMux                       0             10960   6755  FALL       1
I__805/O                                   LocalMux                     768             11728   6755  FALL       1
I__809/I                                   SRMux                          0             11728   6755  FALL       1
I__809/O                                   SRMux                        530             12258   6755  FALL       1
uart.timer_Count_4_rep1_LC_9_1_7/sr        LogicCell40_SEQ_MODE_1000      0             12258   6755  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_rep1_LC_9_1_7/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_2_LC_10_1_1/sr
Capture Clock    : uart.timer_Count_2_LC_10_1_1/clk
Hold Constraint  : 0p
Path slack       : 6755p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__803/I                                   LocalMux                       0             10960   6755  FALL       1
I__803/O                                   LocalMux                     768             11728   6755  FALL       1
I__807/I                                   SRMux                          0             11728   6755  FALL       1
I__807/O                                   SRMux                        530             12258   6755  FALL       1
uart.timer_Count_2_LC_10_1_1/sr            LogicCell40_SEQ_MODE_1000      0             12258   6755  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_LC_10_1_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_fast_3_LC_10_1_0/sr
Capture Clock    : uart.timer_Count_fast_3_LC_10_1_0/clk
Hold Constraint  : 0p
Path slack       : 6755p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__803/I                                   LocalMux                       0             10960   6755  FALL       1
I__803/O                                   LocalMux                     768             11728   6755  FALL       1
I__807/I                                   SRMux                          0             11728   6755  FALL       1
I__807/O                                   SRMux                        530             12258   6755  FALL       1
uart.timer_Count_fast_3_LC_10_1_0/sr       LogicCell40_SEQ_MODE_1000      0             12258   6755  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1082/I                                                ClkMux                         0              5132  RISE       1
I__1082/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_3_LC_10_1_0/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_fast_4_LC_9_1_6/sr
Capture Clock    : uart.timer_Count_fast_4_LC_9_1_6/clk
Hold Constraint  : 0p
Path slack       : 6755p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__805/I                                   LocalMux                       0             10960   6755  FALL       1
I__805/O                                   LocalMux                     768             11728   6755  FALL       1
I__809/I                                   SRMux                          0             11728   6755  FALL       1
I__809/O                                   SRMux                        530             12258   6755  FALL       1
uart.timer_Count_fast_4_LC_9_1_6/sr        LogicCell40_SEQ_MODE_1000      0             12258   6755  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_fast_4_LC_9_1_6/clk                     LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_3_LC_9_1_5/sr
Capture Clock    : uart.timer_Count_3_LC_9_1_5/clk
Hold Constraint  : 0p
Path slack       : 6755p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__805/I                                   LocalMux                       0             10960   6755  FALL       1
I__805/O                                   LocalMux                     768             11728   6755  FALL       1
I__809/I                                   SRMux                          0             11728   6755  FALL       1
I__809/O                                   SRMux                        530             12258   6755  FALL       1
uart.timer_Count_3_LC_9_1_5/sr             LogicCell40_SEQ_MODE_1000      0             12258   6755  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_3_LC_9_1_5/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_1_LC_9_1_4/sr
Capture Clock    : uart.timer_Count_1_LC_9_1_4/clk
Hold Constraint  : 0p
Path slack       : 6755p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__805/I                                   LocalMux                       0             10960   6755  FALL       1
I__805/O                                   LocalMux                     768             11728   6755  FALL       1
I__809/I                                   SRMux                          0             11728   6755  FALL       1
I__809/O                                   SRMux                        530             12258   6755  FALL       1
uart.timer_Count_1_LC_9_1_4/sr             LogicCell40_SEQ_MODE_1000      0             12258   6755  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_1_LC_9_1_4/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_4_LC_9_1_3/sr
Capture Clock    : uart.timer_Count_4_LC_9_1_3/clk
Hold Constraint  : 0p
Path slack       : 6755p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      4848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__805/I                                   LocalMux                       0             10960   6755  FALL       1
I__805/O                                   LocalMux                     768             11728   6755  FALL       1
I__809/I                                   SRMux                          0             11728   6755  FALL       1
I__809/O                                   SRMux                        530             12258   6755  FALL       1
uart.timer_Count_4_LC_9_1_3/sr             LogicCell40_SEQ_MODE_1000      0             12258   6755  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1088/I                                                ClkMux                         0              5132  RISE       1
I__1088/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_4_LC_9_1_3/clk                          LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_8_3_2/lcout
Path End         : uart.data_Aux_esr_6_LC_7_6_0/ce
Capture Clock    : uart.data_Aux_esr_6_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 7006p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5616
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13026
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_8_3_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__482/I                                  Odrv4                          0              7410   6463  FALL       1
I__482/O                                  Odrv4                        649              8059   6463  FALL       1
I__489/I                                  LocalMux                       0              8059   6463  FALL       1
I__489/O                                  LocalMux                     768              8828   6463  FALL       1
I__493/I                                  InMux                          0              8828   7006  FALL       1
I__493/O                                  InMux                        503              9331   7006  FALL       1
uart.data_Aux_esr_RNO_0_6_LC_8_5_5/in3    LogicCell40_SEQ_MODE_0000      0              9331   7006  FALL       1
uart.data_Aux_esr_RNO_0_6_LC_8_5_5/ltout  LogicCell40_SEQ_MODE_0000    583              9914   7006  RISE       1
I__300/I                                  CascadeMux                     0              9914   7006  RISE       1
I__300/O                                  CascadeMux                     0              9914   7006  RISE       1
uart.data_Aux_esr_RNO_6_LC_8_5_6/in2      LogicCell40_SEQ_MODE_0000      0              9914   7006  RISE       1
uart.data_Aux_esr_RNO_6_LC_8_5_6/lcout    LogicCell40_SEQ_MODE_0000   1205             11119   7006  FALL       1
I__297/I                                  Odrv4                          0             11119   7006  FALL       1
I__297/O                                  Odrv4                        649             11768   7006  FALL       1
I__298/I                                  LocalMux                       0             11768   7006  FALL       1
I__298/O                                  LocalMux                     768             12536   7006  FALL       1
I__299/I                                  CEMux                          0             12536   7006  FALL       1
I__299/O                                  CEMux                        490             13026   7006  FALL       1
uart.data_Aux_esr_6_LC_7_6_0/ce           LogicCell40_SEQ_MODE_1000      0             13026   7006  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1075/I                                                ClkMux                         0              5132  RISE       1
I__1075/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_3_1/lcout
Path End         : uart.data_Aux_esr_4_LC_9_5_0/ce
Capture Clock    : uart.data_Aux_esr_4_LC_9_5_0/clk
Hold Constraint  : 0p
Path slack       : 7019p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5629
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13039
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__517/I                                  LocalMux                       0              7410   6516  FALL       1
I__517/O                                  LocalMux                     768              8179   6516  FALL       1
I__528/I                                  InMux                          0              8179   7020  FALL       1
I__528/O                                  InMux                        503              8682   7020  FALL       1
I__538/I                                  CascadeMux                     0              8682   7020  FALL       1
I__538/O                                  CascadeMux                     0              8682   7020  FALL       1
uart.data_Aux_esr_RNO_0_4_LC_8_4_5/in2    LogicCell40_SEQ_MODE_0000      0              8682   7020  FALL       1
uart.data_Aux_esr_RNO_0_4_LC_8_4_5/ltout  LogicCell40_SEQ_MODE_0000    702              9384   7020  RISE       1
I__270/I                                  CascadeMux                     0              9384   7020  RISE       1
I__270/O                                  CascadeMux                     0              9384   7020  RISE       1
uart.data_Aux_esr_RNO_4_LC_8_4_6/in2      LogicCell40_SEQ_MODE_0000      0              9384   7020  RISE       1
uart.data_Aux_esr_RNO_4_LC_8_4_6/lcout    LogicCell40_SEQ_MODE_0000   1205             10589   7020  FALL       1
I__402/I                                  Odrv4                          0             10589   7020  FALL       1
I__402/O                                  Odrv4                        649             11238   7020  FALL       1
I__403/I                                  Span4Mux_h                     0             11238   7020  FALL       1
I__403/O                                  Span4Mux_h                   543             11781   7020  FALL       1
I__404/I                                  LocalMux                       0             11781   7020  FALL       1
I__404/O                                  LocalMux                     768             12549   7020  FALL       1
I__405/I                                  CEMux                          0             12549   7020  FALL       1
I__405/O                                  CEMux                        490             13039   7020  FALL       1
uart.data_Aux_esr_4_LC_9_5_0/ce           LogicCell40_SEQ_MODE_1000      0             13039   7020  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1072/I                                                ClkMux                         0              5132  RISE       1
I__1072/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_9_5_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_2_rep1_LC_11_3_7/sr
Capture Clock    : uart.timer_Count_2_rep1_LC_11_3_7/clk
Hold Constraint  : 0p
Path slack       : 7060p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5153
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12563
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__800/I                                   Odrv4                          0              9967   7059  FALL       1
I__800/O                                   Odrv4                        649             10616   7059  FALL       1
I__802/I                                   Span4Mux_v                     0             10616   7059  FALL       1
I__802/O                                   Span4Mux_v                   649             11265   7059  FALL       1
I__806/I                                   LocalMux                       0             11265   7059  FALL       1
I__806/O                                   LocalMux                     768             12033   7059  FALL       1
I__810/I                                   SRMux                          0             12033   7059  FALL       1
I__810/O                                   SRMux                        530             12563   7059  FALL       1
uart.timer_Count_2_rep1_LC_11_3_7/sr       LogicCell40_SEQ_MODE_1000      0             12563   7059  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1069/I                                                ClkMux                         0              5132  RISE       1
I__1069/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_2_rep1_LC_11_3_7/clk                    LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_3_1/lcout
Path End         : uart.data_Aux_esr_3_LC_9_4_0/ce
Capture Clock    : uart.data_Aux_esr_3_LC_9_4_0/clk
Hold Constraint  : 0p
Path slack       : 7059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5669
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13079
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__517/I                                  LocalMux                       0              7410   6516  FALL       1
I__517/O                                  LocalMux                     768              8179   6516  FALL       1
I__527/I                                  InMux                          0              8179   7059  FALL       1
I__527/O                                  InMux                        503              8682   7059  FALL       1
I__537/I                                  CascadeMux                     0              8682   7059  FALL       1
I__537/O                                  CascadeMux                     0              8682   7059  FALL       1
uart.data_Aux_esr_RNO_0_3_LC_8_4_3/in2    LogicCell40_SEQ_MODE_0000      0              8682   7059  FALL       1
uart.data_Aux_esr_RNO_0_3_LC_8_4_3/ltout  LogicCell40_SEQ_MODE_0000    702              9384   7059  RISE       1
I__271/I                                  CascadeMux                     0              9384   7059  RISE       1
I__271/O                                  CascadeMux                     0              9384   7059  RISE       1
uart.data_Aux_esr_RNO_3_LC_8_4_4/in2      LogicCell40_SEQ_MODE_0000      0              9384   7059  RISE       1
uart.data_Aux_esr_RNO_3_LC_8_4_4/lcout    LogicCell40_SEQ_MODE_0000   1205             10589   7059  FALL       1
I__410/I                                  Odrv12                         0             10589   7059  FALL       1
I__410/O                                  Odrv12                      1232             11821   7059  FALL       1
I__411/I                                  LocalMux                       0             11821   7059  FALL       1
I__411/O                                  LocalMux                     768             12589   7059  FALL       1
I__412/I                                  CEMux                          0             12589   7059  FALL       1
I__412/O                                  CEMux                        490             13079   7059  FALL       1
uart.data_Aux_esr_3_LC_9_4_0/ce           LogicCell40_SEQ_MODE_1000      0             13079   7059  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1077/I                                                ClkMux                         0              5132  RISE       1
I__1077/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_9_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_0_LC_10_3_6/sr
Capture Clock    : uart.timer_Count_0_LC_10_3_6/clk
Hold Constraint  : 0p
Path slack       : 7404p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5497
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12907
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__804/I                                   Span4Mux_v                     0             10960   7404  FALL       1
I__804/O                                   Span4Mux_v                   649             11609   7404  FALL       1
I__808/I                                   LocalMux                       0             11609   7404  FALL       1
I__808/O                                   LocalMux                     768             12377   7404  FALL       1
I__811/I                                   SRMux                          0             12377   7404  FALL       1
I__811/O                                   SRMux                        530             12907   7404  FALL       1
uart.timer_Count_0_LC_10_3_6/sr            LogicCell40_SEQ_MODE_1000      0             12907   7404  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_0_LC_10_3_6/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_6_LC_10_3_4/sr
Capture Clock    : uart.timer_Count_6_LC_10_3_4/clk
Hold Constraint  : 0p
Path slack       : 7404p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5497
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12907
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__804/I                                   Span4Mux_v                     0             10960   7404  FALL       1
I__804/O                                   Span4Mux_v                   649             11609   7404  FALL       1
I__808/I                                   LocalMux                       0             11609   7404  FALL       1
I__808/O                                   LocalMux                     768             12377   7404  FALL       1
I__811/I                                   SRMux                          0             12377   7404  FALL       1
I__811/O                                   SRMux                        530             12907   7404  FALL       1
uart.timer_Count_6_LC_10_3_4/sr            LogicCell40_SEQ_MODE_1000      0             12907   7404  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_6_LC_10_3_4/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_7_LC_10_3_3/sr
Capture Clock    : uart.timer_Count_7_LC_10_3_3/clk
Hold Constraint  : 0p
Path slack       : 7404p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5497
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12907
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__804/I                                   Span4Mux_v                     0             10960   7404  FALL       1
I__804/O                                   Span4Mux_v                   649             11609   7404  FALL       1
I__808/I                                   LocalMux                       0             11609   7404  FALL       1
I__808/O                                   LocalMux                     768             12377   7404  FALL       1
I__811/I                                   SRMux                          0             12377   7404  FALL       1
I__811/O                                   SRMux                        530             12907   7404  FALL       1
uart.timer_Count_7_LC_10_3_3/sr            LogicCell40_SEQ_MODE_1000      0             12907   7404  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_7_LC_10_3_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_module_System.reset_LC_10_2_5/lcout
Path End         : uart.timer_Count_5_LC_10_3_1/sr
Capture Clock    : uart.timer_Count_5_LC_10_3_1/clk
Hold Constraint  : 0p
Path slack       : 7404p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                           -517
----------------------------------------------------   ---- 
End-of-path required time (ps)                         5503

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5497
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12907
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1078/I                                                ClkMux                         0              5132  RISE       1
I__1078/O                                                ClkMux                       887              6020  RISE       1
reset_module_System.reset_LC_10_2_5/clk                  LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_module_System.reset_LC_10_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      12
I__593/I                                   LocalMux                       0              7410   2662  FALL       1
I__593/O                                   LocalMux                     768              8179   2662  FALL       1
I__599/I                                   InMux                          0              8179   6755  FALL       1
I__599/O                                   InMux                        503              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/in0        LogicCell40_SEQ_MODE_0000      0              8682   6755  FALL       1
uart.state_RNI38F97_2_LC_10_2_6/lcout      LogicCell40_SEQ_MODE_0000   1285              9967   6755  FALL      13
I__799/I                                   Odrv4                          0              9967   6755  FALL       1
I__799/O                                   Odrv4                        649             10616   6755  FALL       1
I__801/I                                   Span4Mux_s0_v                  0             10616   6755  FALL       1
I__801/O                                   Span4Mux_s0_v                344             10960   6755  FALL       1
I__804/I                                   Span4Mux_v                     0             10960   7404  FALL       1
I__804/O                                   Span4Mux_v                   649             11609   7404  FALL       1
I__808/I                                   LocalMux                       0             11609   7404  FALL       1
I__808/O                                   LocalMux                     768             12377   7404  FALL       1
I__811/I                                   SRMux                          0             12377   7404  FALL       1
I__811/O                                   SRMux                        530             12907   7404  FALL       1
uart.timer_Count_5_LC_10_3_1/sr            LogicCell40_SEQ_MODE_1000      0             12907   7404  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1073/I                                                ClkMux                         0              5132  RISE       1
I__1073/O                                                ClkMux                       887              6020  RISE       1
uart.timer_Count_5_LC_10_3_1/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_0_LC_7_3_1/lcout
Path End         : uart.data_Aux_esr_5_LC_8_6_0/ce
Capture Clock    : uart.data_Aux_esr_5_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 7920p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6530
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13940
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1086/I                                                ClkMux                         0              5132  RISE       1
I__1086/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_0_LC_7_3_1/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_0_LC_7_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL      13
I__517/I                                  LocalMux                       0              7410   6516  FALL       1
I__517/O                                  LocalMux                     768              8179   6516  FALL       1
I__525/I                                  InMux                          0              8179   7920  FALL       1
I__525/O                                  InMux                        503              8682   7920  FALL       1
I__536/I                                  CascadeMux                     0              8682   7920  FALL       1
I__536/O                                  CascadeMux                     0              8682   7920  FALL       1
uart.data_Aux_esr_RNO_0_5_LC_8_4_7/in2    LogicCell40_SEQ_MODE_0000      0              8682   7920  FALL       1
uart.data_Aux_esr_RNO_0_5_LC_8_4_7/lcout  LogicCell40_SEQ_MODE_0000   1205              9887   7920  FALL       1
I__295/I                                  LocalMux                       0              9887   7920  FALL       1
I__295/O                                  LocalMux                     768             10655   7920  FALL       1
I__296/I                                  InMux                          0             10655   7920  FALL       1
I__296/O                                  InMux                        503             11159   7920  FALL       1
uart.data_Aux_esr_RNO_5_LC_8_5_7/in3      LogicCell40_SEQ_MODE_0000      0             11159   7920  FALL       1
uart.data_Aux_esr_RNO_5_LC_8_5_7/lcout    LogicCell40_SEQ_MODE_0000    874             12033   7920  FALL       1
I__289/I                                  Odrv4                          0             12033   7920  FALL       1
I__289/O                                  Odrv4                        649             12682   7920  FALL       1
I__290/I                                  LocalMux                       0             12682   7920  FALL       1
I__290/O                                  LocalMux                     768             13450   7920  FALL       1
I__291/I                                  CEMux                          0             13450   7920  FALL       1
I__291/O                                  CEMux                        490             13940   7920  FALL       1
uart.data_Aux_esr_5_LC_8_6_0/ce           LogicCell40_SEQ_MODE_1000      0             13940   7920  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1071/I                                                ClkMux                         0              5132  RISE       1
I__1071/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_8_3_2/lcout
Path End         : uart.data_Aux_esr_7_LC_7_5_3/ce
Capture Clock    : uart.data_Aux_esr_7_LC_7_5_3/clk
Hold Constraint  : 0p
Path slack       : 8238p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6848
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14258
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_8_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__482/I                                 Odrv4                          0              7410   6463  FALL       1
I__482/O                                 Odrv4                        649              8059   6463  FALL       1
I__490/I                                 LocalMux                       0              8059   8039  FALL       1
I__490/O                                 LocalMux                     768              8828   8039  FALL       1
I__494/I                                 InMux                          0              8828   8039  FALL       1
I__494/O                                 InMux                        503              9331   8039  FALL       1
uart.bit_Count_RNIETHE_2_LC_7_5_1/in3    LogicCell40_SEQ_MODE_0000      0              9331   8039  FALL       1
uart.bit_Count_RNIETHE_2_LC_7_5_1/lcout  LogicCell40_SEQ_MODE_0000    874             10205   8039  FALL       2
I__617/I                                 LocalMux                       0             10205   8238  FALL       1
I__617/O                                 LocalMux                     768             10973   8238  FALL       1
I__619/I                                 InMux                          0             10973   8238  FALL       1
I__619/O                                 InMux                        503             11476   8238  FALL       1
uart.data_Aux_esr_RNO_7_LC_8_5_1/in3     LogicCell40_SEQ_MODE_0000      0             11476   8238  FALL       1
uart.data_Aux_esr_RNO_7_LC_8_5_1/lcout   LogicCell40_SEQ_MODE_0000    874             12351   8238  FALL       1
I__321/I                                 Odrv4                          0             12351   8238  FALL       1
I__321/O                                 Odrv4                        649             13000   8238  FALL       1
I__322/I                                 LocalMux                       0             13000   8238  FALL       1
I__322/O                                 LocalMux                     768             13768   8238  FALL       1
I__323/I                                 CEMux                          0             13768   8238  FALL       1
I__323/O                                 CEMux                        490             14258   8238  FALL       1
uart.data_Aux_esr_7_LC_7_5_3/ce          LogicCell40_SEQ_MODE_1000      0             14258   8238  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1080/I                                                ClkMux                         0              5132  RISE       1
I__1080/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_7_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.bit_Count_1_LC_8_3_2/lcout
Path End         : uart.bit_Count_1_LC_8_3_2/in3
Capture Clock    : uart.bit_Count_1_LC_8_3_2/clk
Hold Constraint  : 0p
Path slack       : 9059p

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             6020
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6020

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7669
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15079
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.bit_Count_1_LC_8_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       9
I__482/I                                 Odrv4                          0              7410   6463  FALL       1
I__482/O                                 Odrv4                        649              8059   6463  FALL       1
I__489/I                                 LocalMux                       0              8059   6463  FALL       1
I__489/O                                 LocalMux                     768              8828   6463  FALL       1
I__492/I                                 InMux                          0              8828   6463  FALL       1
I__492/O                                 InMux                        503              9331   6463  FALL       1
uart.bit_Count_RNI4ENK_2_LC_8_5_3/in1    LogicCell40_SEQ_MODE_0000      0              9331   6463  FALL       1
uart.bit_Count_RNI4ENK_2_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_0000   1232             10563   6463  FALL       2
I__316/I                                 LocalMux                       0             10563   9059  FALL       1
I__316/O                                 LocalMux                     768             11331   9059  FALL       1
I__318/I                                 InMux                          0             11331   9059  FALL       1
I__318/O                                 InMux                        503             11834   9059  FALL       1
uart.bit_Count_RNO_0_1_LC_7_5_6/in3      LogicCell40_SEQ_MODE_0000      0             11834   9059  FALL       1
uart.bit_Count_RNO_0_1_LC_7_5_6/lcout    LogicCell40_SEQ_MODE_0000    874             12708   9059  FALL       1
I__244/I                                 Odrv4                          0             12708   9059  FALL       1
I__244/O                                 Odrv4                        649             13357   9059  FALL       1
I__245/I                                 Span4Mux_s2_v                  0             13357   9059  FALL       1
I__245/O                                 Span4Mux_s2_v                450             13808   9059  FALL       1
I__246/I                                 LocalMux                       0             13808   9059  FALL       1
I__246/O                                 LocalMux                     768             14576   9059  FALL       1
I__247/I                                 InMux                          0             14576   9059  FALL       1
I__247/O                                 InMux                        503             15079   9059  FALL       1
uart.bit_Count_1_LC_8_3_2/in3            LogicCell40_SEQ_MODE_1000      0             15079   9059  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1084/I                                                ClkMux                         0              5132  RISE       1
I__1084/O                                                ClkMux                       887              6020  RISE       1
uart.bit_Count_1_LC_8_3_2/clk                            LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart_input_debug
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6518
---------------------------------------   ---- 
End-of-path arrival time (ps)             6518
 
Data path
pin name                                    model name              delay  cumulative delay  slack  edge  Fanout
------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
uart_input                                  Pc2Drone                    0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in         IO_PAD                      0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT                  IO_PAD                    510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001    490              1000   +INF  FALL       1
I__1176/I                                   Odrv4                       0              1000   +INF  FALL       1
I__1176/O                                   Odrv4                     649              1649   +INF  FALL       1
I__1181/I                                   IoSpan4Mux                  0              1649   +INF  FALL       1
I__1181/O                                   IoSpan4Mux                742              2391   +INF  FALL       1
I__1187/I                                   LocalMux                    0              2391   +INF  FALL       1
I__1187/O                                   LocalMux                  768              3159   +INF  FALL       1
I__1191/I                                   IoInMux                     0              3159   +INF  FALL       1
I__1191/O                                   IoInMux                   503              3662   +INF  FALL       1
uart_input_debug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3662   +INF  FALL       1
uart_input_debug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768              4430   +INF  FALL       1
uart_input_debug_obuf_iopad/DIN             IO_PAD                      0              4430   +INF  FALL       1
uart_input_debug_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2088              6518   +INF  FALL       1
uart_input_debug                            Pc2Drone                    0              6518   +INF  FALL       1


++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_3_LC_9_4_0/in0
Capture Clock    : uart.data_Aux_esr_3_LC_9_4_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3503
---------------------------------------   ---- 
End-of-path arrival time (ps)             3503
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1175/I                            Odrv12                         0              1000   +INF  FALL       1
I__1175/O                            Odrv12                      1232              2232   +INF  FALL       1
I__1179/I                            LocalMux                       0              2232   +INF  FALL       1
I__1179/O                            LocalMux                     768              3000   +INF  FALL       1
I__1185/I                            InMux                          0              3000   +INF  FALL       1
I__1185/O                            InMux                        503              3503   +INF  FALL       1
uart.data_Aux_esr_3_LC_9_4_0/in0     LogicCell40_SEQ_MODE_1000      0              3503   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1077/I                                                ClkMux                         0              5132  RISE       1
I__1077/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_3_LC_9_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_4_LC_9_5_0/in3
Capture Clock    : uart.data_Aux_esr_4_LC_9_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3453
---------------------------------------   ---- 
End-of-path arrival time (ps)             3453
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__1175/I                            Odrv12                         0               950   +INF  FALL       1
I__1175/O                            Odrv12                      1232              2182   +INF  FALL       1
I__1180/I                            LocalMux                       0              2182   +INF  FALL       1
I__1180/O                            LocalMux                     768              2950   +INF  FALL       1
I__1186/I                            InMux                          0              2950   +INF  FALL       1
I__1186/O                            InMux                        503              3453   +INF  FALL       1
uart.data_Aux_esr_4_LC_9_5_0/in3     LogicCell40_SEQ_MODE_1000      0              3453   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1072/I                                                ClkMux                         0              5132  RISE       1
I__1072/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_4_LC_9_5_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.source_data_valid_LC_13_3_3/lcout
Path End         : frame_decoder_dv
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6790
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         14200
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1070/I                                                ClkMux                         0              5132  RISE       1
I__1070/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.source_data_valid_LC_13_3_3/clk       LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.source_data_valid_LC_13_3_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       2
I__1093/I                                             Odrv4                          0              7410   +INF  RISE       1
I__1093/O                                             Odrv4                        596              8006   +INF  RISE       1
I__1095/I                                             Span4Mux_h                     0              8006   +INF  RISE       1
I__1095/O                                             Span4Mux_h                   517              8523   +INF  RISE       1
I__1096/I                                             Span4Mux_s2_v                  0              8523   +INF  RISE       1
I__1096/O                                             Span4Mux_s2_v                437              8960   +INF  RISE       1
I__1097/I                                             IoSpan4Mux                     0              8960   +INF  RISE       1
I__1097/O                                             IoSpan4Mux                   622              9583   +INF  RISE       1
I__1098/I                                             LocalMux                       0              9583   +INF  RISE       1
I__1098/O                                             LocalMux                    1099             10682   +INF  RISE       1
I__1099/I                                             IoInMux                        0             10682   +INF  RISE       1
I__1099/O                                             IoInMux                      662             11344   +INF  RISE       1
frame_decoder_dv_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0             11344   +INF  RISE       1
frame_decoder_dv_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001       768             12112   +INF  FALL       1
frame_decoder_dv_obuf_iopad/DIN                       IO_PAD                         0             12112   +INF  FALL       1
frame_decoder_dv_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2088             14200   +INF  FALL       1
frame_decoder_dv                                      Pc2Drone                       0             14200   +INF  FALL       1


++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : debug_sinkdatavalid_output
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      5837
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13247
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout                         LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE      11
I__1103/I                                             Odrv4                          0              7410   +INF  RISE       1
I__1103/O                                             Odrv4                        596              8006   +INF  RISE       1
I__1109/I                                             IoSpan4Mux                     0              8006   +INF  RISE       1
I__1109/O                                             IoSpan4Mux                   622              8629   +INF  RISE       1
I__1115/I                                             LocalMux                       0              8629   +INF  RISE       1
I__1115/O                                             LocalMux                    1099              9728   +INF  RISE       1
I__1125/I                                             IoInMux                        0              9728   +INF  RISE       1
I__1125/O                                             IoInMux                      662             10390   +INF  RISE       1
debug_sinkdatavalid_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10390   +INF  RISE       1
debug_sinkdatavalid_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             11159   +INF  FALL       1
debug_sinkdatavalid_output_obuf_iopad/DIN             IO_PAD                         0             11159   +INF  FALL       1
debug_sinkdatavalid_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             13247   +INF  FALL       1
debug_sinkdatavalid_output                            Pc2Drone                       0             13247   +INF  FALL       1


++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart.data_rdy_LC_11_4_0/lcout
Path End         : uart_data_rdy
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      6260
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         13670
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1066/I                                                ClkMux                         0              5132  RISE       1
I__1066/O                                                ClkMux                       887              6020  RISE       1
uart.data_rdy_LC_11_4_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart.data_rdy_LC_11_4_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410   +INF  FALL      11
I__1103/I                                Odrv4                          0              7410   +INF  FALL       1
I__1103/O                                Odrv4                        649              8059   +INF  FALL       1
I__1109/I                                IoSpan4Mux                     0              8059   +INF  FALL       1
I__1109/O                                IoSpan4Mux                   742              8801   +INF  FALL       1
I__1116/I                                IoSpan4Mux                     0              8801   +INF  FALL       1
I__1116/O                                IoSpan4Mux                   742              9543   +INF  FALL       1
I__1126/I                                LocalMux                       0              9543   +INF  FALL       1
I__1126/O                                LocalMux                     768             10311   +INF  FALL       1
I__1127/I                                IoInMux                        0             10311   +INF  FALL       1
I__1127/O                                IoInMux                      503             10814   +INF  FALL       1
uart_data_rdy_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10814   +INF  FALL       1
uart_data_rdy_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             11582   +INF  FALL       1
uart_data_rdy_obuf_iopad/DIN             IO_PAD                         0             11582   +INF  FALL       1
uart_data_rdy_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             13670   +INF  FALL       1
uart_data_rdy                            Pc2Drone                       0             13670   +INF  FALL       1


++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout
Path End         : debug_state_output[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      7717
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15127
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       4
I__569/I                                                 Odrv4                          0              7410   +INF  RISE       1
I__569/O                                                 Odrv4                        596              8006   +INF  RISE       1
I__572/I                                                 LocalMux                       0              8006   +INF  RISE       1
I__572/O                                                 LocalMux                    1099              9106   +INF  RISE       1
I__576/I                                                 InMux                          0              9106   +INF  RISE       1
I__576/O                                                 InMux                        662              9768   +INF  RISE       1
uart_frame_decoder.state_1_esr_RNI19FE_3_LC_8_1_4/in1    LogicCell40_SEQ_MODE_0000      0              9768   +INF  RISE       1
uart_frame_decoder.state_1_esr_RNI19FE_3_LC_8_1_4/lcout  LogicCell40_SEQ_MODE_0000   1232             11000   +INF  FALL       1
I__233/I                                                 LocalMux                       0             11000   +INF  FALL       1
I__233/O                                                 LocalMux                     768             11768   +INF  FALL       1
I__234/I                                                 IoInMux                        0             11768   +INF  FALL       1
I__234/O                                                 IoInMux                      503             12271   +INF  FALL       1
debug_state_output_obuf_0_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0             12271   +INF  FALL       1
debug_state_output_obuf_0_preio/PADOUT                   PRE_IO_PIN_TYPE_011001       768             13039   +INF  FALL       1
debug_state_output_obuf_0_iopad/DIN                      IO_PAD                         0             13039   +INF  FALL       1
debug_state_output_obuf_0_iopad/PACKAGEPIN:out           IO_PAD                      2088             15127   +INF  FALL       1
debug_state_output[0]                                    Pc2Drone                       0             15127   +INF  FALL       1


++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout
Path End         : debug_state_output[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8499
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15909
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_5_LC_11_1_2/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_5_LC_11_1_2/lcout         LogicCell40_SEQ_MODE_1000   1391              7410   +INF  FALL       4
I__571/I                                                 Odrv12                         0              7410   +INF  FALL       1
I__571/O                                                 Odrv12                      1232              8642   +INF  FALL       1
I__574/I                                                 LocalMux                       0              8642   +INF  FALL       1
I__574/O                                                 LocalMux                     768              9410   +INF  FALL       1
I__578/I                                                 InMux                          0              9410   +INF  FALL       1
I__578/O                                                 InMux                        503              9914   +INF  FALL       1
uart_frame_decoder.state_1_esr_RNI7FFE_4_LC_7_1_4/in3    LogicCell40_SEQ_MODE_0000      0              9914   +INF  FALL       1
uart_frame_decoder.state_1_esr_RNI7FFE_4_LC_7_1_4/lcout  LogicCell40_SEQ_MODE_0000    874             10788   +INF  FALL       1
I__182/I                                                 Odrv4                          0             10788   +INF  FALL       1
I__182/O                                                 Odrv4                        649             11437   +INF  FALL       1
I__183/I                                                 Span4Mux_s0_v                  0             11437   +INF  FALL       1
I__183/O                                                 Span4Mux_s0_v                344             11781   +INF  FALL       1
I__184/I                                                 LocalMux                       0             11781   +INF  FALL       1
I__184/O                                                 LocalMux                     768             12549   +INF  FALL       1
I__185/I                                                 IoInMux                        0             12549   +INF  FALL       1
I__185/O                                                 IoInMux                      503             13053   +INF  FALL       1
debug_state_output_obuf_2_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0             13053   +INF  FALL       1
debug_state_output_obuf_2_preio/PADOUT                   PRE_IO_PIN_TYPE_011001       768             13821   +INF  FALL       1
debug_state_output_obuf_2_iopad/DIN                      IO_PAD                         0             13821   +INF  FALL       1
debug_state_output_obuf_2_iopad/PACKAGEPIN:out           IO_PAD                      2088             15909   +INF  FALL       1
debug_state_output[2]                                    Pc2Drone                       0             15909   +INF  FALL       1


++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_frame_decoder.state_1_esr_3_LC_11_1_0/lcout
Path End         : debug_state_output[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Pc2Drone|clk_system:R#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              6020
+ Clock To Q                                           1391
+ Data Path Delay                                      8565
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         15975
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1079/I                                                ClkMux                         0              5132  RISE       1
I__1079/O                                                ClkMux                       887              6020  RISE       1
uart_frame_decoder.state_1_esr_3_LC_11_1_0/clk           LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_frame_decoder.state_1_esr_3_LC_11_1_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       4
I__748/I                                                  LocalMux                       0              7410   +INF  RISE       1
I__748/O                                                  LocalMux                    1099              8510   +INF  RISE       1
I__751/I                                                  InMux                          0              8510   +INF  RISE       1
I__751/O                                                  InMux                        662              9172   +INF  RISE       1
uart_frame_decoder.state_1_esr_RNIQ0UJ_3_LC_12_1_5/in0    LogicCell40_SEQ_MODE_0000      0              9172   +INF  RISE       1
uart_frame_decoder.state_1_esr_RNIQ0UJ_3_LC_12_1_5/lcout  LogicCell40_SEQ_MODE_0000   1285             10457   +INF  FALL       1
I__723/I                                                  Odrv4                          0             10457   +INF  FALL       1
I__723/O                                                  Odrv4                        649             11106   +INF  FALL       1
I__724/I                                                  IoSpan4Mux                     0             11106   +INF  FALL       1
I__724/O                                                  IoSpan4Mux                   742             11847   +INF  FALL       1
I__725/I                                                  LocalMux                       0             11847   +INF  FALL       1
I__725/O                                                  LocalMux                     768             12616   +INF  FALL       1
I__726/I                                                  IoInMux                        0             12616   +INF  FALL       1
I__726/O                                                  IoInMux                      503             13119   +INF  FALL       1
debug_state_output_obuf_1_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0             13119   +INF  FALL       1
debug_state_output_obuf_1_preio/PADOUT                    PRE_IO_PIN_TYPE_011001       768             13887   +INF  FALL       1
debug_state_output_obuf_1_iopad/DIN                       IO_PAD                         0             13887   +INF  FALL       1
debug_state_output_obuf_1_iopad/PACKAGEPIN:out            IO_PAD                      2088             15975   +INF  FALL       1
debug_state_output[1]                                     Pc2Drone                       0             15975   +INF  FALL       1


++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_2_LC_7_2_0/in0
Capture Clock    : uart.data_Aux_esr_2_LC_7_2_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3662
---------------------------------------   ---- 
End-of-path arrival time (ps)             3662
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1189/I                            LocalMux                       0              2391   +INF  FALL       1
I__1189/O                            LocalMux                     768              3159   +INF  FALL       1
I__1193/I                            InMux                          0              3159   +INF  FALL       1
I__1193/O                            InMux                        503              3662   +INF  FALL       1
uart.data_Aux_esr_2_LC_7_2_0/in0     LogicCell40_SEQ_MODE_1000      0              3662   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1089/I                                                ClkMux                         0              5132  RISE       1
I__1089/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_2_LC_7_2_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_1_LC_8_4_2/in3
Capture Clock    : uart.data_Aux_esr_1_LC_8_4_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4261
---------------------------------------   ---- 
End-of-path arrival time (ps)             4261
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__1177/I                            Odrv4                          0               950   +INF  FALL       1
I__1177/O                            Odrv4                        649              1599   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1599   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2341   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2341   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              2990   +INF  FALL       1
I__1194/I                            LocalMux                       0              2990   +INF  FALL       1
I__1194/O                            LocalMux                     768              3758   +INF  FALL       1
I__1201/I                            InMux                          0              3758   +INF  FALL       1
I__1201/O                            InMux                        503              4261   +INF  FALL       1
uart.data_Aux_esr_1_LC_8_4_2/in3     LogicCell40_SEQ_MODE_1000      0              4261   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1081/I                                                ClkMux                         0              5132  RISE       1
I__1081/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_1_LC_8_4_2/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_0_LC_7_4_0/in3
Capture Clock    : uart.data_Aux_esr_0_LC_7_4_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4311
---------------------------------------   ---- 
End-of-path arrival time (ps)             4311
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2391   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              3040   +INF  FALL       1
I__1195/I                            LocalMux                       0              3040   +INF  FALL       1
I__1195/O                            LocalMux                     768              3808   +INF  FALL       1
I__1202/I                            InMux                          0              3808   +INF  FALL       1
I__1202/O                            InMux                        503              4311   +INF  FALL       1
uart.data_Aux_esr_0_LC_7_4_0/in3     LogicCell40_SEQ_MODE_1000      0              4311   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1083/I                                                ClkMux                         0              5132  RISE       1
I__1083/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_0_LC_7_4_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.state_0_LC_8_5_0/in1
Capture Clock    : uart.state_0_LC_8_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4311
---------------------------------------   ---- 
End-of-path arrival time (ps)             4311
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2391   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              3040   +INF  FALL       1
I__1196/I                            LocalMux                       0              3040   +INF  FALL       1
I__1196/O                            LocalMux                     768              3808   +INF  FALL       1
I__1203/I                            InMux                          0              3808   +INF  FALL       1
I__1203/O                            InMux                        503              4311   +INF  FALL       1
uart.state_0_LC_8_5_0/in1            LogicCell40_SEQ_MODE_1000      0              4311   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_0_LC_8_5_0/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.state_1_LC_8_5_4/in1
Capture Clock    : uart.state_1_LC_8_5_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4261
---------------------------------------   ---- 
End-of-path arrival time (ps)             4261
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  FALL       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490               950   +INF  FALL       1
I__1177/I                            Odrv4                          0               950   +INF  FALL       1
I__1177/O                            Odrv4                        649              1599   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1599   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2341   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2341   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              2990   +INF  FALL       1
I__1196/I                            LocalMux                       0              2990   +INF  FALL       1
I__1196/O                            LocalMux                     768              3758   +INF  FALL       1
I__1204/I                            InMux                          0              3758   +INF  FALL       1
I__1204/O                            InMux                        503              4261   +INF  FALL       1
uart.state_1_LC_8_5_4/in1            LogicCell40_SEQ_MODE_1000      0              4261   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1076/I                                                ClkMux                         0              5132  RISE       1
I__1076/O                                                ClkMux                       887              6020  RISE       1
uart.state_1_LC_8_5_4/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_5_LC_8_6_0/in3
Capture Clock    : uart.data_Aux_esr_5_LC_8_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4311
---------------------------------------   ---- 
End-of-path arrival time (ps)             4311
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2391   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              3040   +INF  FALL       1
I__1197/I                            LocalMux                       0              3040   +INF  FALL       1
I__1197/O                            LocalMux                     768              3808   +INF  FALL       1
I__1205/I                            InMux                          0              3808   +INF  FALL       1
I__1205/O                            InMux                        503              4311   +INF  FALL       1
uart.data_Aux_esr_5_LC_8_6_0/in3     LogicCell40_SEQ_MODE_1000      0              4311   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1071/I                                                ClkMux                         0              5132  RISE       1
I__1071/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_5_LC_8_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_7_LC_7_5_3/in0
Capture Clock    : uart.data_Aux_esr_7_LC_7_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4311
---------------------------------------   ---- 
End-of-path arrival time (ps)             4311
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2391   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              3040   +INF  FALL       1
I__1198/I                            LocalMux                       0              3040   +INF  FALL       1
I__1198/O                            LocalMux                     768              3808   +INF  FALL       1
I__1206/I                            InMux                          0              3808   +INF  FALL       1
I__1206/O                            InMux                        503              4311   +INF  FALL       1
uart.data_Aux_esr_7_LC_7_5_3/in0     LogicCell40_SEQ_MODE_1000      0              4311   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1080/I                                                ClkMux                         0              5132  RISE       1
I__1080/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_7_LC_7_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_input
Path End         : uart.data_Aux_esr_6_LC_7_6_0/in3
Capture Clock    : uart.data_Aux_esr_6_LC_7_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (Pc2Drone|clk_system:R#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              6020
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4311
---------------------------------------   ---- 
End-of-path arrival time (ps)             4311
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_input                           Pc2Drone                       0                 0   +INF  RISE       1
uart_input_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
uart_input_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
uart_input_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
uart_input_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1000   +INF  FALL       1
I__1177/I                            Odrv4                          0              1000   +INF  FALL       1
I__1177/O                            Odrv4                        649              1649   +INF  FALL       1
I__1182/I                            IoSpan4Mux                     0              1649   +INF  FALL       1
I__1182/O                            IoSpan4Mux                   742              2391   +INF  FALL       1
I__1190/I                            Span4Mux_v                     0              2391   +INF  FALL       1
I__1190/O                            Span4Mux_v                   649              3040   +INF  FALL       1
I__1199/I                            LocalMux                       0              3040   +INF  FALL       1
I__1199/O                            LocalMux                     768              3808   +INF  FALL       1
I__1207/I                            InMux                          0              3808   +INF  FALL       1
I__1207/O                            InMux                        503              4311   +INF  FALL       1
uart.data_Aux_esr_6_LC_7_6_0/in3     LogicCell40_SEQ_MODE_1000      0              4311   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_system                                               Pc2Drone                       0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_system_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_system_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__1062/I                                                gio2CtrlBuf                    0              4881  RISE       1
I__1062/O                                                gio2CtrlBuf                    0              4881  RISE       1
I__1063/I                                                GlobalMux                      0              4881  RISE       1
I__1063/O                                                GlobalMux                    252              5132  RISE       1
I__1075/I                                                ClkMux                         0              5132  RISE       1
I__1075/O                                                ClkMux                       887              6020  RISE       1
uart.data_Aux_esr_6_LC_7_6_0/clk                         LogicCell40_SEQ_MODE_1000      0              6020  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

