(set-logic ALL)
(declare-var lo (BitVec 32))
(declare-var mid (BitVec 32))
(declare-var hi (BitVec 32))
(declare-var lo! (BitVec 32))
(declare-var mid! (BitVec 32))
(declare-var hi! (BitVec 32))
(synth-fun inv-f((parameter0 (BitVec 32))(parameter1 (BitVec 32))(parameter2 (BitVec 32)))Bool) 
(constraint (=> (and (= lo (_ bv0 32)) (and (bvugt mid (_ bv0 32)) (= hi (bvmul (_ bv2 32) mid)) ) )(inv-f lo mid hi )))
(constraint (=> (and (inv-f lo mid hi ) (and (and (and (bvugt mid (_ bv0 32)) (= lo! (bvadd lo (_ bv1 32))) ) (= hi! (bvsub hi (_ bv1 32))) ) (= mid! (bvsub mid (_ bv1 32))) ) )(inv-f lo! mid! hi! )))
(constraint (=> (inv-f lo mid hi )(or (bvugt mid (_ bv0 32)) (= lo hi) )))
(check-synth)

