

================================================================
== Vitis HLS Report for 'rbm_size_split'
================================================================
* Date:           Mon Aug 28 05:53:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        RBM_hls
* Solution:       RBM_512_64_80M (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.50 ns|  3.528 ns|     3.38 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1|  12.500 ns|  12.500 ns|    1|    1|  yes(flp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %vector_out_len_ch381, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %vector_out_len_ch280, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %vector_out_len_ch179, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %vector_in_len_ch378, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %vector_in_len_ch277, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %vector_in_len_ch176, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %vector_out_len, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %vector_in_len, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_3" [RBM_hls/code/RBM.cpp:91]   --->   Operation 11 'specpipeline' 'specpipeline_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P128A, i16 %vector_in_len, i32 1" [RBM_hls/code/RBM.cpp:92]   --->   Operation 12 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %tmp, void %if.end, void %if.then" [RBM_hls/code/RBM.cpp:92]   --->   Operation 13 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%vector_in_len_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %vector_in_len" [RBM_hls/code/RBM.cpp:94]   --->   Operation 14 'read' 'vector_in_len_read' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%vector_in_length = trunc i16 %vector_in_len_read" [RBM_hls/code/RBM.cpp:94]   --->   Operation 15 'trunc' 'vector_in_length' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P128A, i16 %vector_out_len, i32 1" [RBM_hls/code/RBM.cpp:99]   --->   Operation 16 'nbreadreq' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp_s, void %if.end6, void %if.then4" [RBM_hls/code/RBM.cpp:99]   --->   Operation 17 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%vector_out_len_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %vector_out_len" [RBM_hls/code/RBM.cpp:101]   --->   Operation 18 'read' 'vector_out_len_read' <Predicate = (tmp_s)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%vector_out_length = trunc i16 %vector_out_len_read" [RBM_hls/code/RBM.cpp:101]   --->   Operation 19 'trunc' 'vector_out_length' <Predicate = (tmp_s)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 20 [1/1] (3.52ns)   --->   "%write_ln95 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %vector_in_len_ch176, i12 %vector_in_length" [RBM_hls/code/RBM.cpp:95]   --->   Operation 20 'write' 'write_ln95' <Predicate = (tmp)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 128> <FIFO>
ST_2 : Operation 21 [1/1] (3.52ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %vector_in_len_ch277, i12 %vector_in_length" [RBM_hls/code/RBM.cpp:96]   --->   Operation 21 'write' 'write_ln96' <Predicate = (tmp)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 128> <FIFO>
ST_2 : Operation 22 [1/1] (3.52ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %vector_in_len_ch378, i12 %vector_in_length" [RBM_hls/code/RBM.cpp:97]   --->   Operation 22 'write' 'write_ln97' <Predicate = (tmp)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 128> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln98 = br void %if.end" [RBM_hls/code/RBM.cpp:98]   --->   Operation 23 'br' 'br_ln98' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.52ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %vector_out_len_ch179, i12 %vector_out_length" [RBM_hls/code/RBM.cpp:102]   --->   Operation 24 'write' 'write_ln102' <Predicate = (tmp_s)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 128> <FIFO>
ST_2 : Operation 25 [1/1] (3.52ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %vector_out_len_ch280, i12 %vector_out_length" [RBM_hls/code/RBM.cpp:103]   --->   Operation 25 'write' 'write_ln103' <Predicate = (tmp_s)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 128> <FIFO>
ST_2 : Operation 26 [1/1] (3.52ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %vector_out_len_ch381, i12 %vector_out_length" [RBM_hls/code/RBM.cpp:104]   --->   Operation 26 'write' 'write_ln104' <Predicate = (tmp_s)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 128> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln105 = br void %if.end6" [RBM_hls/code/RBM.cpp:105]   --->   Operation 27 'br' 'br_ln105' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [RBM_hls/code/RBM.cpp:106]   --->   Operation 28 'ret' 'ret_ln106' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vector_in_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vector_out_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vector_in_len_ch176]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vector_in_len_ch277]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vector_in_len_ch378]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vector_out_len_ch179]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vector_out_len_ch280]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vector_out_len_ch381]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specpipeline_ln91   (specpipeline ) [ 000]
tmp                 (nbreadreq    ) [ 011]
br_ln92             (br           ) [ 000]
vector_in_len_read  (read         ) [ 000]
vector_in_length    (trunc        ) [ 011]
tmp_s               (nbreadreq    ) [ 011]
br_ln99             (br           ) [ 000]
vector_out_len_read (read         ) [ 000]
vector_out_length   (trunc        ) [ 011]
write_ln95          (write        ) [ 000]
write_ln96          (write        ) [ 000]
write_ln97          (write        ) [ 000]
br_ln98             (br           ) [ 000]
write_ln102         (write        ) [ 000]
write_ln103         (write        ) [ 000]
write_ln104         (write        ) [ 000]
br_ln105            (br           ) [ 000]
ret_ln106           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vector_in_len">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_in_len"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vector_out_len">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_out_len"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vector_in_len_ch176">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_in_len_ch176"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vector_in_len_ch277">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_in_len_ch277"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vector_in_len_ch378">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_in_len_ch378"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vector_out_len_ch179">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_out_len_ch179"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vector_out_len_ch280">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_out_len_ch280"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="vector_out_len_ch381">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_out_len_ch381"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_nbreadreq_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="vector_in_len_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vector_in_len_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_s_nbreadreq_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="vector_out_len_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vector_out_len_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln95_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="12" slack="0"/>
<pin id="73" dir="0" index="2" bw="12" slack="1"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln95/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln96_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="12" slack="0"/>
<pin id="80" dir="0" index="2" bw="12" slack="1"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln97_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="12" slack="0"/>
<pin id="87" dir="0" index="2" bw="12" slack="1"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln97/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln102_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="12" slack="0"/>
<pin id="94" dir="0" index="2" bw="12" slack="1"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln102/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln103_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="12" slack="0"/>
<pin id="101" dir="0" index="2" bw="12" slack="1"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln104_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="12" slack="0"/>
<pin id="108" dir="0" index="2" bw="12" slack="1"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln104/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="vector_in_length_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="vector_in_length/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="vector_out_length_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="vector_out_length/1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="tmp_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="124" class="1005" name="vector_in_length_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="1"/>
<pin id="126" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="vector_in_length "/>
</bind>
</comp>

<comp id="131" class="1005" name="tmp_s_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="135" class="1005" name="vector_out_length_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="1"/>
<pin id="137" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="vector_out_length "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="36" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="28" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="36" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="38" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="50" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="64" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="42" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="112" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="134"><net_src comp="56" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="116" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vector_in_len_ch176 | {2 }
	Port: vector_in_len_ch277 | {2 }
	Port: vector_in_len_ch378 | {2 }
	Port: vector_out_len_ch179 | {2 }
	Port: vector_out_len_ch280 | {2 }
	Port: vector_out_len_ch381 | {2 }
 - Input state : 
	Port: rbm_size_split : vector_in_len | {1 }
	Port: rbm_size_split : vector_out_len | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|
| Operation|         Functional Unit        |
|----------|--------------------------------|
| nbreadreq|       tmp_nbreadreq_fu_42      |
|          |      tmp_s_nbreadreq_fu_56     |
|----------|--------------------------------|
|   read   |  vector_in_len_read_read_fu_50 |
|          | vector_out_len_read_read_fu_64 |
|----------|--------------------------------|
|          |     write_ln95_write_fu_70     |
|          |     write_ln96_write_fu_77     |
|   write  |     write_ln97_write_fu_84     |
|          |     write_ln102_write_fu_91    |
|          |     write_ln103_write_fu_98    |
|          |    write_ln104_write_fu_105    |
|----------|--------------------------------|
|   trunc  |     vector_in_length_fu_112    |
|          |    vector_out_length_fu_116    |
|----------|--------------------------------|
|   Total  |                                |
|----------|--------------------------------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       tmp_reg_120       |    1   |
|      tmp_s_reg_131      |    1   |
| vector_in_length_reg_124|   12   |
|vector_out_length_reg_135|   12   |
+-------------------------+--------+
|          Total          |   26   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   26   |
+-----------+--------+
|   Total   |   26   |
+-----------+--------+
