Library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

Entity Somadordeum_tb is

end entity;

architecture teste of Somadordeum_tb is
--component cont_4 is
--	PORT(RST: in std_logic;
--	     CLK: in std_logic;
--		  Q: out unsigned(3 downto 0);
--		  EN: in std_logic;
--		  CLR: in std_logic;
--		  LD:  in std_logic;
--		  LOAD: in unsigned (3 downto 0));
--end component;  

	signal clk : std_logic := '0';
	signal Q : unsigned(2 downto 0);
	
	
begin
	clk <= not clk after 1 ns;

   DUT: entity work.Somadordeum(X)
	port map
	     (CLK => clk,
						  RST => RST,
                    Q   => Q,
                    EN => EN,
                    CLR=> clr);
                    --LD  => ld,
                    --LOAD => load);

process 
	begin
		wait;
	end process;	
end architecture;
