Analysis & Synthesis report for GSensor
Sun Apr 12 17:25:09 2015
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: spipll:u_spipll|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config
 15. Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller
 16. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod0
 17. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod1
 18. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod2
 19. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod3
 20. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod4
 21. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod5
 22. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod6
 23. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod7
 24. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod8
 25. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod9
 26. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod10
 27. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod11
 28. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod12
 29. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod13
 30. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod14
 31. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod15
 32. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod16
 33. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod17
 34. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod18
 35. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod19
 36. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod20
 37. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod21
 38. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod22
 39. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod23
 40. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod24
 41. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod25
 42. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod26
 43. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod27
 44. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod28
 45. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod29
 46. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod30
 47. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod31
 48. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod32
 49. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod33
 50. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod34
 51. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod35
 52. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod36
 53. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod37
 54. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod38
 55. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod39
 56. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod40
 57. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod41
 58. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod42
 59. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod43
 60. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod44
 61. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod45
 62. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod46
 63. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod47
 64. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod48
 65. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod49
 66. Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_mult:Mult0
 67. altpll Parameter Settings by Entity Instance
 68. lpm_mult Parameter Settings by Entity Instance
 69. Port Connectivity Checks: "spi_ee_config:u_spi_ee_config"
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 12 17:25:09 2015         ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; GSensor                                       ;
; Top-level Entity Name              ; gsensor                                       ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 12,804                                        ;
;     Total combinational functions  ; 9,915                                         ;
;     Dedicated logic registers      ; 3,551                                         ;
; Total registers                    ; 3551                                          ;
; Total pins                         ; 12                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Gsensor            ; GSensor            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; vga.vhd                          ; yes             ; User VHDL File               ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd                    ; work    ;
; gsensor.vhd                      ; yes             ; User VHDL File               ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd                ;         ;
; reset_delay.vhd                  ; yes             ; User VHDL File               ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/reset_delay.vhd            ;         ;
; spipll.vhd                       ; yes             ; User VHDL File               ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd                 ;         ;
; spi_ee_config.vhd                ; yes             ; User VHDL File               ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd          ;         ;
; spi_controller.vhd               ; yes             ; User VHDL File               ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_controller.vhd         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/spipll_altpll.v               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_divide.tdf                   ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/abs_divider.inc                  ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/sign_div_unsign.inc              ;         ;
; db/lpm_divide_ccm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/lpm_divide_ccm.tdf      ;         ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/sign_div_unsign_1nh.tdf ;         ;
; db/alt_u_div_m9f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_8pc.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf                     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                  ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/multcore.inc                     ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/bypassff.inc                     ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altshift.inc                     ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/multcore.tdf                     ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/csa_add.inc                      ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.inc                     ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/muleabz.inc                      ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/mul_lfrg.inc                     ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/mul_boothc.inc                   ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_ded_mult.inc                 ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc               ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/dffpipe.inc                      ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf                     ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                  ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/addcore.inc                      ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/look_add.inc                     ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc          ;         ;
; db/add_sub_mgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_mgh.tdf         ;         ;
; db/add_sub_qgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_qgh.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/12.1sp1/quartus/libraries/megafunctions/altshift.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 12,804 ;
;                                             ;        ;
; Total combinational functions               ; 9915   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 4409   ;
;     -- 3 input functions                    ; 2198   ;
;     -- <=2 input functions                  ; 3308   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 7503   ;
;     -- arithmetic mode                      ; 2412   ;
;                                             ;        ;
; Total registers                             ; 3551   ;
;     -- Dedicated logic registers            ; 3551   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 12     ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out                             ; 3448   ;
; Total fan-out                               ; 40854  ;
; Average fan-out                             ; 3.03   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |gsensor                                          ; 9915 (0)          ; 3551 (0)     ; 0           ; 0            ; 0       ; 0         ; 12   ; 0            ; |gsensor                                                                                                                                  ;              ;
;    |reset_delay:u_reset_delay|                    ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|reset_delay:u_reset_delay                                                                                                        ;              ;
;    |spi_ee_config:u_spi_ee_config|                ; 74 (55)           ; 75 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|spi_ee_config:u_spi_ee_config                                                                                                    ;              ;
;       |spi_controller:u_spi_controller|           ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller                                                                    ;              ;
;    |spipll:u_spipll|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|spipll:u_spipll                                                                                                                  ;              ;
;       |altpll:altpll_component|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|spipll:u_spipll|altpll:altpll_component                                                                                          ;              ;
;          |spipll_altpll:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|spipll:u_spipll|altpll:altpll_component|spipll_altpll:auto_generated                                                             ;              ;
;    |vga:u_vga|                                    ; 9819 (4549)       ; 3454 (3454)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga                                                                                                                        ;              ;
;       |lpm_divide:Mod0|                           ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod0                                                                                                        ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod0|lpm_divide_ccm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_1nh:divider|         ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                              ;              ;
;                |alt_u_div_m9f:divider|            ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                        ;              ;
;       |lpm_divide:Mod10|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod10                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod10|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod10|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod10|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod11|                          ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod11                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod11|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod11|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 104 (104)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod11|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod12|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod12                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod12|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod12|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod12|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod13|                          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod13                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod13|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod13|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 107 (107)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod13|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod14|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod14                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod14|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod14|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod14|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod15|                          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod15                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod15|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod15|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod15|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod16|                          ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod16                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod16|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod16|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 104 (104)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod16|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod17|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod17                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod17|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod17|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod17|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod18|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod18                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod18|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod18|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod18|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod19|                          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod19                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod19|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod19|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod19|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod1|                           ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod1                                                                                                        ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod1|lpm_divide_ccm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_1nh:divider|         ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod1|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                              ;              ;
;                |alt_u_div_m9f:divider|            ; 100 (100)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod1|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                        ;              ;
;       |lpm_divide:Mod20|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod20                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod20|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod20|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod20|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod21|                          ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod21                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod21|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod21|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 101 (101)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod21|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod22|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod22                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod22|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod22|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod22|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod23|                          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod23                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod23|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod23|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod23|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod24|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod24                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod24|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod24|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod24|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod25|                          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod25                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod25|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod25|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 107 (107)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod25|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod26|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod26                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod26|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod26|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod26|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod27|                          ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod27                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod27|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod27|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 104 (104)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod27|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod28|                          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod28                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod28|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod28|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod28|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod29|                          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod29                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod29|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod29|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 107 (107)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod29|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod2|                           ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod2                                                                                                        ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod2|lpm_divide_ccm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod2|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                              ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod2|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                        ;              ;
;       |lpm_divide:Mod30|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod30                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod30|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod30|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod30|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod31|                          ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod31                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod31|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod31|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 103 (103)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod31|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod32|                          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod32                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod32|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod32|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod32|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod33|                          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod33                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod33|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod33|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 107 (107)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod33|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod34|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod34                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod34|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod34|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod34|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod35|                          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod35                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod35|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod35|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod35|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod36|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod36                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod36|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod36|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod36|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod37|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod37                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod37|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod37|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod37|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod38|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod38                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod38|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod38|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod38|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod39|                          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod39                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod39|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod39|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod39|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod3|                           ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod3                                                                                                        ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod3|lpm_divide_ccm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod3|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                              ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod3|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                        ;              ;
;       |lpm_divide:Mod40|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod40                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod40|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod40|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod40|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod41|                          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod41                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod41|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod41|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 107 (107)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod41|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod42|                          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod42                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod42|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod42|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod42|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod43|                          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod43                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod43|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod43|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod43|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod44|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod44                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod44|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod44|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod44|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod45|                          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod45                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod45|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod45|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 107 (107)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod45|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod46|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod46                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod46|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod46|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod46|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod47|                          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod47                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod47|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod47|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod47|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod48|                          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod48                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod48|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 106 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod48|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod48|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod49|                          ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod49                                                                                                       ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod49|lpm_divide_ccm:auto_generated                                                                         ;              ;
;             |sign_div_unsign_1nh:divider|         ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod49|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                             ;              ;
;                |alt_u_div_m9f:divider|            ; 104 (104)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod49|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                       ;              ;
;       |lpm_divide:Mod4|                           ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod4                                                                                                        ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod4|lpm_divide_ccm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_1nh:divider|         ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod4|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                              ;              ;
;                |alt_u_div_m9f:divider|            ; 100 (100)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod4|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                        ;              ;
;       |lpm_divide:Mod5|                           ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod5                                                                                                        ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod5|lpm_divide_ccm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_1nh:divider|         ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod5|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                              ;              ;
;                |alt_u_div_m9f:divider|            ; 103 (103)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod5|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                        ;              ;
;       |lpm_divide:Mod6|                           ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod6                                                                                                        ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod6|lpm_divide_ccm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod6|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                              ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod6|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                        ;              ;
;       |lpm_divide:Mod7|                           ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod7                                                                                                        ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod7|lpm_divide_ccm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_1nh:divider|         ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod7|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                              ;              ;
;                |alt_u_div_m9f:divider|            ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod7|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                        ;              ;
;       |lpm_divide:Mod8|                           ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod8                                                                                                        ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod8|lpm_divide_ccm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_1nh:divider|         ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod8|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                              ;              ;
;                |alt_u_div_m9f:divider|            ; 101 (101)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod8|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                        ;              ;
;       |lpm_divide:Mod9|                           ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod9                                                                                                        ;              ;
;          |lpm_divide_ccm:auto_generated|          ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod9|lpm_divide_ccm:auto_generated                                                                          ;              ;
;             |sign_div_unsign_1nh:divider|         ; 107 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod9|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                              ;              ;
;                |alt_u_div_m9f:divider|            ; 107 (107)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_divide:Mod9|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                        ;              ;
;       |lpm_mult:Mult0|                            ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 36 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_mgh:auto_generated|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_qgh:auto_generated| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gsensor|vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated ;              ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+--------------------------------------------+--------------------------------------------------+
; Register name                              ; Reason for Removal                               ;
+--------------------------------------------+--------------------------------------------------+
; spi_ee_config:u_spi_ee_config|p2s_data[7]  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|old_magn_g_y[8]                  ; Merged with vga:u_vga|magn_g_y[8]                ;
; vga:u_vga|old_magn_g_y[7]                  ; Merged with vga:u_vga|magn_g_y[7]                ;
; vga:u_vga|old_magn_g_y[6]                  ; Merged with vga:u_vga|magn_g_y[6]                ;
; vga:u_vga|old_magn_g_y[5]                  ; Merged with vga:u_vga|magn_g_y[5]                ;
; vga:u_vga|old_magn_g_y[4]                  ; Merged with vga:u_vga|magn_g_y[4]                ;
; vga:u_vga|old_magn_g_y[3]                  ; Merged with vga:u_vga|magn_g_y[3]                ;
; vga:u_vga|old_magn_g_y[2]                  ; Merged with vga:u_vga|magn_g_y[2]                ;
; vga:u_vga|old_magn_g_y[1]                  ; Merged with vga:u_vga|magn_g_y[1]                ;
; vga:u_vga|old_magn_g_y[0]                  ; Merged with vga:u_vga|magn_g_y[0]                ;
; vga:u_vga|submarines[11][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[12][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[13][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[14][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[15][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[16][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[17][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[18][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[19][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[21][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[22][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[23][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[24][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[25][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[26][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[27][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[28][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[29][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[2][0]                 ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[31][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[32][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[33][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[34][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[35][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[36][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[37][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[38][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[39][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[3][0]                 ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[41][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[42][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[43][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[44][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[45][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[46][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[47][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[48][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[49][0]                ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[4][0]                 ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[5][0]                 ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[6][0]                 ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[7][0]                 ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[8][0]                 ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[9][0]                 ; Merged with vga:u_vga|submarines[10][0]          ;
; vga:u_vga|submarines[11][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[12][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[13][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[14][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[15][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[16][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[17][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[18][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[19][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[21][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[22][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[23][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[24][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[25][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[26][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[27][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[28][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[29][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[2][1]                 ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[31][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[32][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[33][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[34][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[35][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[36][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[37][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[38][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[39][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[3][1]                 ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[41][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[42][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[43][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[44][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[45][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[46][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[47][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[48][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[49][1]                ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[4][1]                 ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[5][1]                 ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[6][1]                 ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[7][1]                 ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[8][1]                 ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[9][1]                 ; Merged with vga:u_vga|submarines[10][1]          ;
; vga:u_vga|submarines[11][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[12][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[13][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[14][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[15][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[16][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[17][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[18][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[19][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[21][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[22][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[23][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[24][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[25][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[26][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[27][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[28][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[29][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[2][2]                 ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[31][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[32][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[33][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[34][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[35][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[36][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[37][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[38][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[39][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[3][2]                 ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[41][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[42][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[43][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[44][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[45][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[46][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[47][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[48][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[49][2]                ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[4][2]                 ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[5][2]                 ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[6][2]                 ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[7][2]                 ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[8][2]                 ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[9][2]                 ; Merged with vga:u_vga|submarines[10][2]          ;
; vga:u_vga|submarines[11][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[12][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[13][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[14][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[15][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[16][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[17][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[18][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[19][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[21][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[22][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[23][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[24][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[25][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[26][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[27][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[28][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[29][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[2][3]                 ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[31][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[32][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[33][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[34][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[35][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[36][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[37][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[38][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[39][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[3][3]                 ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[41][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[42][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[43][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[44][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[45][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[46][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[47][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[48][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[49][3]                ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[4][3]                 ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[5][3]                 ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[6][3]                 ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[7][3]                 ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[8][3]                 ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[9][3]                 ; Merged with vga:u_vga|submarines[10][3]          ;
; vga:u_vga|submarines[11][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[12][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[13][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[14][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[15][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[16][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[17][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[18][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[19][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[21][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[22][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[23][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[24][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[25][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[26][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[27][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[28][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[29][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[2][4]                 ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[31][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[32][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[33][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[34][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[35][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[36][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[37][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[38][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[39][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[3][4]                 ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[41][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[42][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[43][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[44][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[45][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[46][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[47][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[48][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[49][4]                ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[4][4]                 ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[5][4]                 ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[6][4]                 ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[7][4]                 ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[8][4]                 ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[9][4]                 ; Merged with vga:u_vga|submarines[10][4]          ;
; vga:u_vga|submarines[11][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[12][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[13][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[14][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[15][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[16][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[17][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[18][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[19][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[21][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[22][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[23][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[24][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[25][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[26][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[27][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[28][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[29][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[2][5]                 ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[31][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[32][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[33][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[34][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[35][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[36][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[37][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[38][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[39][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[3][5]                 ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[41][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[42][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[43][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[44][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[45][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[46][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[47][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[48][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[49][5]                ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[4][5]                 ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[5][5]                 ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[6][5]                 ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[7][5]                 ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[8][5]                 ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[9][5]                 ; Merged with vga:u_vga|submarines[10][5]          ;
; vga:u_vga|submarines[11][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[12][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[13][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[14][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[15][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[16][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[17][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[18][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[19][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[21][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[22][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[23][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[24][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[25][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[26][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[27][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[28][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[29][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[2][6]                 ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[31][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[32][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[33][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[34][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[35][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[36][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[37][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[38][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[39][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[3][6]                 ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[41][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[42][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[43][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[44][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[45][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[46][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[47][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[48][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[49][6]                ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[4][6]                 ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[5][6]                 ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[6][6]                 ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[7][6]                 ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[8][6]                 ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[9][6]                 ; Merged with vga:u_vga|submarines[10][6]          ;
; vga:u_vga|submarines[11][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[12][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[13][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[14][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[15][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[16][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[17][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[18][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[19][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[21][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[22][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[23][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[24][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[25][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[26][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[27][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[28][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[29][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[2][7]                 ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[31][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[32][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[33][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[34][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[35][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[36][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[37][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[38][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[39][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[3][7]                 ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[41][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[42][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[43][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[44][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[45][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[46][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[47][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[48][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[49][7]                ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[4][7]                 ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[5][7]                 ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[6][7]                 ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[7][7]                 ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[8][7]                 ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[9][7]                 ; Merged with vga:u_vga|submarines[10][7]          ;
; vga:u_vga|submarines[11][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[12][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[13][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[14][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[15][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[16][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[17][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[18][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[19][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[21][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[22][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[23][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[24][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[25][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[26][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[27][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[28][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[29][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[2][8]                 ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[31][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[32][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[33][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[34][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[35][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[36][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[37][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[38][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[39][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[3][8]                 ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[41][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[42][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[43][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[44][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[45][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[46][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[47][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[48][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[49][8]                ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[4][8]                 ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[5][8]                 ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[6][8]                 ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[7][8]                 ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[8][8]                 ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[9][8]                 ; Merged with vga:u_vga|submarines[10][8]          ;
; vga:u_vga|submarines[11][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[12][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[13][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[14][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[15][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[16][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[17][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[18][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[19][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[21][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[22][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[23][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[24][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[25][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[26][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[27][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[28][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[29][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[2][9]                 ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[31][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[32][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[33][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[34][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[35][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[36][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[37][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[38][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[39][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[3][9]                 ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[41][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[42][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[43][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[44][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[45][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[46][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[47][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[48][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[49][9]                ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[4][9]                 ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[5][9]                 ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[6][9]                 ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[7][9]                 ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[8][9]                 ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[9][9]                 ; Merged with vga:u_vga|submarines[10][9]          ;
; vga:u_vga|submarines[11][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[12][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[13][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[14][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[15][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[16][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[17][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[18][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[19][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[21][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[22][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[23][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[24][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[25][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[26][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[27][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[28][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[29][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[2][10]                ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[31][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[32][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[33][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[34][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[35][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[36][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[37][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[38][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[39][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[3][10]                ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[41][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[42][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[43][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[44][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[45][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[46][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[47][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[48][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[49][10]               ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[4][10]                ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[5][10]                ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[6][10]                ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[7][10]                ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[8][10]                ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[9][10]                ; Merged with vga:u_vga|submarines[10][10]         ;
; vga:u_vga|submarines[11][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[12][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[13][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[14][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[15][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[16][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[17][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[18][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[19][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[21][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[22][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[23][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[24][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[25][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[26][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[27][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[28][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[29][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[2][11]                ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[31][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[32][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[33][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[34][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[35][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[36][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[37][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[38][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[39][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[3][11]                ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[41][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[42][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[43][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[44][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[45][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[46][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[47][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[48][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[49][11]               ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[4][11]                ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[5][11]                ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[6][11]                ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[7][11]                ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[8][11]                ; Merged with vga:u_vga|submarines[10][11]         ;
; vga:u_vga|submarines[9][11]                ; Merged with vga:u_vga|submarines[10][11]         ;
; spi_ee_config:u_spi_ee_config|spi_state    ; Merged with spi_ee_config:u_spi_ee_config|spi_go ;
; vga:u_vga|submarines[10][11]               ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|submarines[10][0]                ; Stuck at GND due to stuck port clock_enable      ;
; vga:u_vga|submarines[10][1]                ; Stuck at GND due to stuck port clock_enable      ;
; vga:u_vga|submarines[10][10]               ; Stuck at GND due to stuck port clock_enable      ;
; vga:u_vga|rockets[74][0]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][1]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][2]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][3]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][4]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][5]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][6]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][7]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][8]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][9]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][10]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][11]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][12]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][13]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][14]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][15]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][16]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][17]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][18]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][19]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][20]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][21]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][22]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][23]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][24]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][25]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][26]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][27]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][28]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][29]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][30]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][31]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][32]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][33]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][34]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][35]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][36]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][37]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][38]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][39]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][40]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][41]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][42]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][43]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][44]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][45]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][46]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][47]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][48]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[74][49]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|submarines[10][2]                ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|submarines[10][3]                ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|submarines[10][4]                ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|submarines[10][5]                ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|submarines[10][6]                ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|submarines[10][7]                ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|submarines[10][8]                ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|submarines[10][9]                ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][0]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][1]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][2]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][3]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][4]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][5]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][6]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][7]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][8]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][9]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][10]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][11]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][12]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][13]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][14]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][15]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][16]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][17]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][18]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][19]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][20]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][21]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][22]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][23]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][24]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][25]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][26]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][27]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][28]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][29]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][30]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][31]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][32]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][33]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][34]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][35]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][36]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][37]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][38]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][39]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][40]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][41]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][42]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][43]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][44]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][45]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][46]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][47]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][48]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[73][49]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][0]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][1]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][2]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][3]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][4]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][5]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][6]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][7]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][8]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][9]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][10]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][11]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][12]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][13]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][14]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][15]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][16]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][17]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][18]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][19]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][20]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][21]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][22]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][23]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][24]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][25]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][26]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][27]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][28]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][29]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][30]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][31]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][32]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][33]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][34]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][35]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][36]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][37]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][38]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][39]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][40]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][41]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][42]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][43]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][44]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][45]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][46]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][47]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][48]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[72][49]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][0]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][1]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][2]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][3]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][4]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][5]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][6]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][7]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][8]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][9]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][10]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][11]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][12]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][13]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][14]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][15]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][16]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][17]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][18]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][19]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][20]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][21]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][22]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][23]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][24]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][25]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][26]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][27]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][28]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][29]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][30]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][31]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][32]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][33]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][34]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][35]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][36]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][37]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][38]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][39]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][40]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][41]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][42]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][43]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][44]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][45]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][46]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][47]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][48]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[71][49]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][0]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][1]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][2]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][3]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][4]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][5]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][6]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][7]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][8]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][9]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][10]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][11]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][12]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][13]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][14]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][15]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][16]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][17]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][18]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][19]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][20]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][21]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][22]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][23]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][24]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][25]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][26]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][27]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][28]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][29]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][30]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][31]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][32]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][33]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][34]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][35]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][36]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][37]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][38]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][39]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][40]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][41]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][42]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][43]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][44]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][45]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][46]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][47]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][48]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[70][49]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][0]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][1]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][2]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][3]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][4]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][5]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][6]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][7]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][8]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][9]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][10]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][11]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][12]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][13]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][14]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][15]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][16]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][17]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][18]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][19]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][20]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][21]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][22]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][23]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][24]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][25]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][26]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][27]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][28]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][29]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][30]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][31]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][32]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][33]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][34]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][35]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][36]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][37]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][38]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][39]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][40]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][41]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][42]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][43]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][44]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][45]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][46]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][47]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][48]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[69][49]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][0]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][1]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][2]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][3]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][4]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][5]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][6]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][7]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][8]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][9]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][10]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][11]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][12]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][13]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][14]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][15]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][16]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][17]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][18]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][19]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][20]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][21]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][22]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][23]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][24]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][25]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][26]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][27]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][28]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][29]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][30]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][31]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][32]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][33]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][34]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][35]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][36]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][37]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][38]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][39]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][40]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][41]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][42]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][43]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][44]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][45]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][46]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][47]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][48]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[68][49]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][0]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][1]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][2]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][3]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][4]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][5]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][6]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][7]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][8]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][9]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][10]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][11]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][12]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][13]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][14]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][15]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][16]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][17]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][18]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][19]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][20]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][21]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][22]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][23]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][24]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][25]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][26]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][27]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][28]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][29]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][30]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][31]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][32]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][33]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][34]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][35]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][36]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][37]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][38]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][39]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][40]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][41]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][42]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][43]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][44]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][45]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][46]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][47]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][48]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[67][49]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][0]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][1]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][2]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][3]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][4]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][5]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][6]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][7]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][8]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][9]                   ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][10]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][11]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][12]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][13]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][14]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][15]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][16]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][17]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][18]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][19]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][20]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][21]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][22]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][23]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][24]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][25]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][26]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][27]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][28]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][29]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][30]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][31]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][32]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][33]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][34]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][35]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][36]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][37]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][38]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][39]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][40]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][41]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][42]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][43]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][44]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][45]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][46]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][47]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][48]                  ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|rockets[66][49]                  ; Stuck at GND due to stuck port data_in           ;
; spi_ee_config:u_spi_ee_config|p2s_data[14] ; Stuck at GND due to stuck port data_in           ;
; spi_ee_config:u_spi_ee_config|p2s_data[13] ; Stuck at VCC due to stuck port data_in           ;
; vga:u_vga|submarines[1][11]                ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|submarines[1][2]                 ; Stuck at GND due to stuck port data_in           ;
; vga:u_vga|submarines[1][8]                 ; Stuck at GND due to stuck port data_in           ;
; Total Number of Removed Registers = 1006   ;                                                  ;
+--------------------------------------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+------------------------------+---------------------------+------------------------------------------------------------------------------------+
; vga:u_vga|submarines[10][11] ; Stuck at GND              ; vga:u_vga|rockets[74][0], vga:u_vga|rockets[74][1], vga:u_vga|rockets[74][2],      ;
;                              ; due to stuck port data_in ; vga:u_vga|rockets[74][3], vga:u_vga|rockets[74][4], vga:u_vga|rockets[74][5],      ;
;                              ;                           ; vga:u_vga|rockets[74][6], vga:u_vga|rockets[74][7], vga:u_vga|rockets[74][8],      ;
;                              ;                           ; vga:u_vga|rockets[74][9], vga:u_vga|rockets[74][10], vga:u_vga|rockets[74][11],    ;
;                              ;                           ; vga:u_vga|rockets[74][12], vga:u_vga|rockets[74][13], vga:u_vga|rockets[74][14],   ;
;                              ;                           ; vga:u_vga|rockets[74][15], vga:u_vga|rockets[74][16], vga:u_vga|rockets[74][17],   ;
;                              ;                           ; vga:u_vga|rockets[74][18], vga:u_vga|rockets[74][19], vga:u_vga|rockets[74][20],   ;
;                              ;                           ; vga:u_vga|rockets[74][21], vga:u_vga|rockets[74][22], vga:u_vga|rockets[74][23],   ;
;                              ;                           ; vga:u_vga|rockets[74][24], vga:u_vga|rockets[74][25], vga:u_vga|rockets[74][26],   ;
;                              ;                           ; vga:u_vga|rockets[74][27], vga:u_vga|rockets[74][28], vga:u_vga|rockets[74][29],   ;
;                              ;                           ; vga:u_vga|rockets[74][30], vga:u_vga|rockets[74][31], vga:u_vga|rockets[74][32],   ;
;                              ;                           ; vga:u_vga|rockets[74][33], vga:u_vga|rockets[74][34], vga:u_vga|rockets[74][35],   ;
;                              ;                           ; vga:u_vga|rockets[74][36], vga:u_vga|rockets[74][37], vga:u_vga|rockets[74][38],   ;
;                              ;                           ; vga:u_vga|rockets[74][39], vga:u_vga|rockets[74][40], vga:u_vga|rockets[74][41],   ;
;                              ;                           ; vga:u_vga|rockets[74][42], vga:u_vga|rockets[74][43], vga:u_vga|rockets[74][44],   ;
;                              ;                           ; vga:u_vga|rockets[74][45], vga:u_vga|rockets[74][46], vga:u_vga|rockets[74][47],   ;
;                              ;                           ; vga:u_vga|rockets[74][48], vga:u_vga|rockets[74][49], vga:u_vga|submarines[10][3], ;
;                              ;                           ; vga:u_vga|submarines[10][4], vga:u_vga|submarines[10][6],                          ;
;                              ;                           ; vga:u_vga|submarines[10][7], vga:u_vga|submarines[10][8],                          ;
;                              ;                           ; vga:u_vga|submarines[10][9], vga:u_vga|rockets[73][0], vga:u_vga|rockets[73][1],   ;
;                              ;                           ; vga:u_vga|rockets[73][2], vga:u_vga|rockets[73][3], vga:u_vga|rockets[73][4],      ;
;                              ;                           ; vga:u_vga|rockets[73][5], vga:u_vga|rockets[73][6], vga:u_vga|rockets[73][7],      ;
;                              ;                           ; vga:u_vga|rockets[73][8], vga:u_vga|rockets[73][9], vga:u_vga|rockets[73][10],     ;
;                              ;                           ; vga:u_vga|rockets[73][11], vga:u_vga|rockets[73][12], vga:u_vga|rockets[73][13],   ;
;                              ;                           ; vga:u_vga|rockets[73][14], vga:u_vga|rockets[73][15], vga:u_vga|rockets[73][16],   ;
;                              ;                           ; vga:u_vga|rockets[73][17], vga:u_vga|rockets[73][18], vga:u_vga|rockets[73][19],   ;
;                              ;                           ; vga:u_vga|rockets[73][20], vga:u_vga|rockets[73][21], vga:u_vga|rockets[73][22],   ;
;                              ;                           ; vga:u_vga|rockets[73][23], vga:u_vga|rockets[73][24], vga:u_vga|rockets[73][25],   ;
;                              ;                           ; vga:u_vga|rockets[73][26], vga:u_vga|rockets[73][27], vga:u_vga|rockets[73][28],   ;
;                              ;                           ; vga:u_vga|rockets[73][29], vga:u_vga|rockets[73][30], vga:u_vga|rockets[73][31],   ;
;                              ;                           ; vga:u_vga|rockets[73][32], vga:u_vga|rockets[73][33], vga:u_vga|rockets[73][34],   ;
;                              ;                           ; vga:u_vga|rockets[73][35], vga:u_vga|rockets[73][36], vga:u_vga|rockets[73][37],   ;
;                              ;                           ; vga:u_vga|rockets[73][38], vga:u_vga|rockets[73][39], vga:u_vga|rockets[73][40],   ;
;                              ;                           ; vga:u_vga|rockets[73][41], vga:u_vga|rockets[73][42], vga:u_vga|rockets[73][43],   ;
;                              ;                           ; vga:u_vga|rockets[73][44], vga:u_vga|rockets[73][45], vga:u_vga|rockets[73][46],   ;
;                              ;                           ; vga:u_vga|rockets[73][47], vga:u_vga|rockets[73][48], vga:u_vga|rockets[73][49],   ;
;                              ;                           ; vga:u_vga|rockets[72][0], vga:u_vga|rockets[72][1], vga:u_vga|rockets[72][2],      ;
;                              ;                           ; vga:u_vga|rockets[72][3], vga:u_vga|rockets[72][4], vga:u_vga|rockets[72][5],      ;
;                              ;                           ; vga:u_vga|rockets[72][6], vga:u_vga|rockets[72][7], vga:u_vga|rockets[72][8],      ;
;                              ;                           ; vga:u_vga|rockets[72][9], vga:u_vga|rockets[72][10], vga:u_vga|rockets[72][11],    ;
;                              ;                           ; vga:u_vga|rockets[72][12], vga:u_vga|rockets[72][13], vga:u_vga|rockets[72][14],   ;
;                              ;                           ; vga:u_vga|rockets[72][15], vga:u_vga|rockets[72][16], vga:u_vga|rockets[72][17],   ;
;                              ;                           ; vga:u_vga|rockets[72][18], vga:u_vga|rockets[72][19], vga:u_vga|rockets[72][20],   ;
;                              ;                           ; vga:u_vga|rockets[72][21], vga:u_vga|rockets[72][22], vga:u_vga|rockets[72][23],   ;
;                              ;                           ; vga:u_vga|rockets[72][24], vga:u_vga|rockets[72][25], vga:u_vga|rockets[72][26],   ;
;                              ;                           ; vga:u_vga|rockets[72][27], vga:u_vga|rockets[72][28], vga:u_vga|rockets[72][29],   ;
;                              ;                           ; vga:u_vga|rockets[72][30], vga:u_vga|rockets[72][31], vga:u_vga|rockets[72][32],   ;
;                              ;                           ; vga:u_vga|rockets[72][33], vga:u_vga|rockets[72][34], vga:u_vga|rockets[72][35],   ;
;                              ;                           ; vga:u_vga|rockets[72][36], vga:u_vga|rockets[72][37], vga:u_vga|rockets[72][38],   ;
;                              ;                           ; vga:u_vga|rockets[72][39], vga:u_vga|rockets[72][40], vga:u_vga|rockets[72][41],   ;
;                              ;                           ; vga:u_vga|rockets[72][42], vga:u_vga|rockets[72][43], vga:u_vga|rockets[72][44],   ;
;                              ;                           ; vga:u_vga|rockets[72][45], vga:u_vga|rockets[72][46], vga:u_vga|rockets[72][47],   ;
;                              ;                           ; vga:u_vga|rockets[72][48], vga:u_vga|rockets[72][49], vga:u_vga|rockets[71][0],    ;
;                              ;                           ; vga:u_vga|rockets[71][1], vga:u_vga|rockets[71][2], vga:u_vga|rockets[71][3],      ;
;                              ;                           ; vga:u_vga|rockets[71][4], vga:u_vga|rockets[71][5], vga:u_vga|rockets[71][6],      ;
;                              ;                           ; vga:u_vga|rockets[71][7], vga:u_vga|rockets[71][8], vga:u_vga|rockets[71][9],      ;
;                              ;                           ; vga:u_vga|rockets[71][10], vga:u_vga|rockets[71][11], vga:u_vga|rockets[71][12],   ;
;                              ;                           ; vga:u_vga|rockets[71][13], vga:u_vga|rockets[71][14], vga:u_vga|rockets[71][15],   ;
;                              ;                           ; vga:u_vga|rockets[71][16], vga:u_vga|rockets[71][17], vga:u_vga|rockets[71][18],   ;
;                              ;                           ; vga:u_vga|rockets[71][19], vga:u_vga|rockets[71][20], vga:u_vga|rockets[71][21],   ;
;                              ;                           ; vga:u_vga|rockets[71][22], vga:u_vga|rockets[71][23], vga:u_vga|rockets[71][24],   ;
;                              ;                           ; vga:u_vga|rockets[71][25], vga:u_vga|rockets[71][26], vga:u_vga|rockets[71][27],   ;
;                              ;                           ; vga:u_vga|rockets[71][28], vga:u_vga|rockets[71][29], vga:u_vga|rockets[71][30],   ;
;                              ;                           ; vga:u_vga|rockets[71][31], vga:u_vga|rockets[71][32], vga:u_vga|rockets[71][33],   ;
;                              ;                           ; vga:u_vga|rockets[71][34], vga:u_vga|rockets[71][35], vga:u_vga|rockets[71][36],   ;
;                              ;                           ; vga:u_vga|rockets[71][37], vga:u_vga|rockets[71][38], vga:u_vga|rockets[71][39],   ;
;                              ;                           ; vga:u_vga|rockets[71][40], vga:u_vga|rockets[71][41], vga:u_vga|rockets[71][42],   ;
;                              ;                           ; vga:u_vga|rockets[71][43], vga:u_vga|rockets[71][44], vga:u_vga|rockets[71][45],   ;
;                              ;                           ; vga:u_vga|rockets[71][46], vga:u_vga|rockets[71][47], vga:u_vga|rockets[71][48],   ;
;                              ;                           ; vga:u_vga|rockets[71][49], vga:u_vga|rockets[70][0], vga:u_vga|rockets[70][1],     ;
;                              ;                           ; vga:u_vga|rockets[70][2], vga:u_vga|rockets[70][3], vga:u_vga|rockets[70][4],      ;
;                              ;                           ; vga:u_vga|rockets[70][5], vga:u_vga|rockets[70][6], vga:u_vga|rockets[70][7],      ;
;                              ;                           ; vga:u_vga|rockets[70][8], vga:u_vga|rockets[70][9], vga:u_vga|rockets[70][10],     ;
;                              ;                           ; vga:u_vga|rockets[70][11], vga:u_vga|rockets[70][12], vga:u_vga|rockets[70][13],   ;
;                              ;                           ; vga:u_vga|rockets[70][14], vga:u_vga|rockets[70][15], vga:u_vga|rockets[70][16],   ;
;                              ;                           ; vga:u_vga|rockets[70][17], vga:u_vga|rockets[70][18], vga:u_vga|rockets[70][19],   ;
;                              ;                           ; vga:u_vga|rockets[70][20], vga:u_vga|rockets[70][21], vga:u_vga|rockets[70][22],   ;
;                              ;                           ; vga:u_vga|rockets[70][23], vga:u_vga|rockets[70][24], vga:u_vga|rockets[70][25],   ;
;                              ;                           ; vga:u_vga|rockets[70][26], vga:u_vga|rockets[70][27], vga:u_vga|rockets[70][28],   ;
;                              ;                           ; vga:u_vga|rockets[70][29], vga:u_vga|rockets[70][30], vga:u_vga|rockets[70][31],   ;
;                              ;                           ; vga:u_vga|rockets[70][32], vga:u_vga|rockets[70][33], vga:u_vga|rockets[70][34],   ;
;                              ;                           ; vga:u_vga|rockets[70][35], vga:u_vga|rockets[70][36], vga:u_vga|rockets[70][37],   ;
;                              ;                           ; vga:u_vga|rockets[70][38], vga:u_vga|rockets[70][39], vga:u_vga|rockets[70][40],   ;
;                              ;                           ; vga:u_vga|rockets[70][41], vga:u_vga|rockets[70][42], vga:u_vga|rockets[70][43],   ;
;                              ;                           ; vga:u_vga|rockets[70][44], vga:u_vga|rockets[70][45], vga:u_vga|rockets[70][46],   ;
;                              ;                           ; vga:u_vga|rockets[70][47], vga:u_vga|rockets[70][48], vga:u_vga|rockets[70][49],   ;
;                              ;                           ; vga:u_vga|rockets[69][0], vga:u_vga|rockets[69][1], vga:u_vga|rockets[69][2],      ;
;                              ;                           ; vga:u_vga|rockets[69][3], vga:u_vga|rockets[69][4], vga:u_vga|rockets[69][5],      ;
;                              ;                           ; vga:u_vga|rockets[69][6], vga:u_vga|rockets[69][7], vga:u_vga|rockets[69][8],      ;
;                              ;                           ; vga:u_vga|rockets[69][9], vga:u_vga|rockets[69][10], vga:u_vga|rockets[69][11],    ;
;                              ;                           ; vga:u_vga|rockets[69][12], vga:u_vga|rockets[69][13], vga:u_vga|rockets[69][14],   ;
;                              ;                           ; vga:u_vga|rockets[69][15], vga:u_vga|rockets[69][16], vga:u_vga|rockets[69][17],   ;
;                              ;                           ; vga:u_vga|rockets[69][18], vga:u_vga|rockets[69][19], vga:u_vga|rockets[69][20],   ;
;                              ;                           ; vga:u_vga|rockets[69][21], vga:u_vga|rockets[69][22], vga:u_vga|rockets[69][23],   ;
;                              ;                           ; vga:u_vga|rockets[69][24], vga:u_vga|rockets[69][25], vga:u_vga|rockets[69][26],   ;
;                              ;                           ; vga:u_vga|rockets[69][27], vga:u_vga|rockets[69][28], vga:u_vga|rockets[69][29],   ;
;                              ;                           ; vga:u_vga|rockets[69][30], vga:u_vga|rockets[69][31], vga:u_vga|rockets[69][32],   ;
;                              ;                           ; vga:u_vga|rockets[69][33], vga:u_vga|rockets[69][34], vga:u_vga|rockets[69][35],   ;
;                              ;                           ; vga:u_vga|rockets[69][36], vga:u_vga|rockets[69][37], vga:u_vga|rockets[69][38],   ;
;                              ;                           ; vga:u_vga|rockets[69][39], vga:u_vga|rockets[69][40], vga:u_vga|rockets[69][41],   ;
;                              ;                           ; vga:u_vga|rockets[69][42], vga:u_vga|rockets[69][43], vga:u_vga|rockets[69][44],   ;
;                              ;                           ; vga:u_vga|rockets[69][45], vga:u_vga|rockets[69][46], vga:u_vga|rockets[69][47],   ;
;                              ;                           ; vga:u_vga|rockets[69][48], vga:u_vga|rockets[69][49], vga:u_vga|rockets[68][0],    ;
;                              ;                           ; vga:u_vga|rockets[68][1], vga:u_vga|rockets[68][2], vga:u_vga|rockets[68][3],      ;
;                              ;                           ; vga:u_vga|rockets[68][4], vga:u_vga|rockets[68][5], vga:u_vga|rockets[68][6],      ;
;                              ;                           ; vga:u_vga|rockets[68][7], vga:u_vga|rockets[68][8], vga:u_vga|rockets[68][9],      ;
;                              ;                           ; vga:u_vga|rockets[68][10], vga:u_vga|rockets[68][11], vga:u_vga|rockets[68][12],   ;
;                              ;                           ; vga:u_vga|rockets[68][13], vga:u_vga|rockets[68][14], vga:u_vga|rockets[68][15],   ;
;                              ;                           ; vga:u_vga|rockets[68][16], vga:u_vga|rockets[68][17], vga:u_vga|rockets[68][18],   ;
;                              ;                           ; vga:u_vga|rockets[68][19], vga:u_vga|rockets[68][20], vga:u_vga|rockets[68][21],   ;
;                              ;                           ; vga:u_vga|rockets[68][22], vga:u_vga|rockets[68][23], vga:u_vga|rockets[68][24],   ;
;                              ;                           ; vga:u_vga|rockets[68][25], vga:u_vga|rockets[68][26], vga:u_vga|rockets[68][27],   ;
;                              ;                           ; vga:u_vga|rockets[68][28], vga:u_vga|rockets[68][29], vga:u_vga|rockets[68][30],   ;
;                              ;                           ; vga:u_vga|rockets[68][31], vga:u_vga|rockets[68][32], vga:u_vga|rockets[68][33],   ;
;                              ;                           ; vga:u_vga|rockets[68][34], vga:u_vga|rockets[68][35], vga:u_vga|rockets[68][36],   ;
;                              ;                           ; vga:u_vga|rockets[68][37], vga:u_vga|rockets[68][38], vga:u_vga|rockets[68][39],   ;
;                              ;                           ; vga:u_vga|rockets[68][40], vga:u_vga|rockets[68][41], vga:u_vga|rockets[68][42],   ;
;                              ;                           ; vga:u_vga|rockets[68][43], vga:u_vga|rockets[68][44], vga:u_vga|rockets[68][45],   ;
;                              ;                           ; vga:u_vga|rockets[68][46], vga:u_vga|rockets[68][47], vga:u_vga|rockets[68][48],   ;
;                              ;                           ; vga:u_vga|rockets[68][49], vga:u_vga|rockets[67][0], vga:u_vga|rockets[67][1],     ;
;                              ;                           ; vga:u_vga|rockets[67][2], vga:u_vga|rockets[67][3], vga:u_vga|rockets[67][4],      ;
;                              ;                           ; vga:u_vga|rockets[67][5], vga:u_vga|rockets[67][6], vga:u_vga|rockets[67][7],      ;
;                              ;                           ; vga:u_vga|rockets[67][8], vga:u_vga|rockets[67][9], vga:u_vga|rockets[67][10],     ;
;                              ;                           ; vga:u_vga|rockets[67][11], vga:u_vga|rockets[67][12], vga:u_vga|rockets[67][13],   ;
;                              ;                           ; vga:u_vga|rockets[67][14], vga:u_vga|rockets[67][15], vga:u_vga|rockets[67][16],   ;
;                              ;                           ; vga:u_vga|rockets[67][17], vga:u_vga|rockets[67][18], vga:u_vga|rockets[67][19],   ;
;                              ;                           ; vga:u_vga|rockets[67][20], vga:u_vga|rockets[67][21], vga:u_vga|rockets[67][22],   ;
;                              ;                           ; vga:u_vga|rockets[67][23], vga:u_vga|rockets[67][24], vga:u_vga|rockets[67][25],   ;
;                              ;                           ; vga:u_vga|rockets[67][26], vga:u_vga|rockets[67][27], vga:u_vga|rockets[67][28],   ;
;                              ;                           ; vga:u_vga|rockets[67][29], vga:u_vga|rockets[67][30], vga:u_vga|rockets[67][31],   ;
;                              ;                           ; vga:u_vga|rockets[67][32], vga:u_vga|rockets[67][33], vga:u_vga|rockets[67][34],   ;
;                              ;                           ; vga:u_vga|rockets[67][35], vga:u_vga|rockets[67][36], vga:u_vga|rockets[67][37],   ;
;                              ;                           ; vga:u_vga|rockets[67][38], vga:u_vga|rockets[67][39], vga:u_vga|rockets[67][40],   ;
;                              ;                           ; vga:u_vga|rockets[67][41], vga:u_vga|rockets[67][42], vga:u_vga|rockets[67][43],   ;
;                              ;                           ; vga:u_vga|rockets[67][44], vga:u_vga|rockets[67][45], vga:u_vga|rockets[67][46],   ;
;                              ;                           ; vga:u_vga|rockets[67][47], vga:u_vga|rockets[67][48], vga:u_vga|rockets[67][49],   ;
;                              ;                           ; vga:u_vga|rockets[66][0], vga:u_vga|rockets[66][1], vga:u_vga|rockets[66][2],      ;
;                              ;                           ; vga:u_vga|rockets[66][3], vga:u_vga|rockets[66][4], vga:u_vga|rockets[66][5],      ;
;                              ;                           ; vga:u_vga|rockets[66][6], vga:u_vga|rockets[66][7], vga:u_vga|rockets[66][8],      ;
;                              ;                           ; vga:u_vga|rockets[66][9], vga:u_vga|rockets[66][10], vga:u_vga|rockets[66][11],    ;
;                              ;                           ; vga:u_vga|rockets[66][12], vga:u_vga|rockets[66][13], vga:u_vga|rockets[66][14],   ;
;                              ;                           ; vga:u_vga|rockets[66][15], vga:u_vga|rockets[66][16], vga:u_vga|rockets[66][17],   ;
;                              ;                           ; vga:u_vga|rockets[66][18], vga:u_vga|rockets[66][19], vga:u_vga|rockets[66][20],   ;
;                              ;                           ; vga:u_vga|rockets[66][21], vga:u_vga|rockets[66][22], vga:u_vga|rockets[66][23],   ;
;                              ;                           ; vga:u_vga|rockets[66][24], vga:u_vga|rockets[66][25], vga:u_vga|rockets[66][26],   ;
;                              ;                           ; vga:u_vga|rockets[66][27], vga:u_vga|rockets[66][28], vga:u_vga|rockets[66][29],   ;
;                              ;                           ; vga:u_vga|rockets[66][30], vga:u_vga|rockets[66][31], vga:u_vga|rockets[66][32],   ;
;                              ;                           ; vga:u_vga|rockets[66][33], vga:u_vga|rockets[66][34], vga:u_vga|rockets[66][35],   ;
;                              ;                           ; vga:u_vga|rockets[66][36], vga:u_vga|rockets[66][37], vga:u_vga|rockets[66][38],   ;
;                              ;                           ; vga:u_vga|rockets[66][39], vga:u_vga|rockets[66][40], vga:u_vga|rockets[66][41],   ;
;                              ;                           ; vga:u_vga|rockets[66][42], vga:u_vga|rockets[66][43], vga:u_vga|rockets[66][44],   ;
;                              ;                           ; vga:u_vga|rockets[66][45], vga:u_vga|rockets[66][46], vga:u_vga|rockets[66][47],   ;
;                              ;                           ; vga:u_vga|rockets[66][48], vga:u_vga|rockets[66][49]                               ;
; vga:u_vga|submarines[1][11]  ; Stuck at GND              ; vga:u_vga|submarines[1][8]                                                         ;
;                              ; due to stuck port data_in ;                                                                                    ;
+------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3551  ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 44    ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3359  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; reset_delay:u_reset_delay|oRST_xhdl1                                       ; 40      ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; 9       ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; 11      ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; 5       ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; 5       ;
; Total number of inverted registers = 5                                     ;         ;
+----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |gsensor|vga:u_vga|v_cnt[6]                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |gsensor|vga:u_vga|nb_submarines[3]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |gsensor|spi_ee_config:u_spi_ee_config|read_idle_count[4] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |gsensor|vga:u_vga|cnt_slow[5]                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |gsensor|vga:u_vga|cnt_fast[10]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |gsensor|vga:u_vga|submarines[40][1]                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |gsensor|vga:u_vga|submarines[30][0]                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |gsensor|vga:u_vga|submarines[20][0]                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |gsensor|spi_ee_config:u_spi_ee_config|p2s_data[14]       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |gsensor|spi_ee_config:u_spi_ee_config|p2s_data[12]       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |gsensor|spi_ee_config:u_spi_ee_config|p2s_data[10]       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |gsensor|vga:u_vga|red_signal                             ;
; 53:1               ; 2 bits    ; 70 LEs        ; 2 LEs                ; 68 LEs                 ; Yes        ; |gsensor|vga:u_vga|submarines[1][2]                       ;
; 54:1               ; 5 bits    ; 180 LEs       ; 10 LEs               ; 170 LEs                ; Yes        ; |gsensor|vga:u_vga|submarines[1][4]                       ;
; 54:1               ; 2 bits    ; 72 LEs        ; 4 LEs                ; 68 LEs                 ; Yes        ; |gsensor|vga:u_vga|submarines[0][2]                       ;
; 54:1               ; 2 bits    ; 72 LEs        ; 4 LEs                ; 68 LEs                 ; Yes        ; |gsensor|vga:u_vga|submarines[1][0]                       ;
; 55:1               ; 6 bits    ; 216 LEs       ; 18 LEs               ; 198 LEs                ; Yes        ; |gsensor|vga:u_vga|submarines[0][5]                       ;
; 56:1               ; 2 bits    ; 74 LEs        ; 4 LEs                ; 70 LEs                 ; Yes        ; |gsensor|vga:u_vga|submarines[0][1]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |gsensor|vga:u_vga|submarines                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |gsensor|vga:u_vga|submarines                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |gsensor|vga:u_vga|submarines                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |gsensor|vga:u_vga|submarines                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |gsensor|vga:u_vga|submarines                             ;
; 50:1               ; 11 bits   ; 363 LEs       ; 66 LEs               ; 297 LEs                ; No         ; |gsensor|vga:u_vga|Mux53                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spipll:u_spipll|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------------+
; Parameter Name                ; Value                    ; Type                      ;
+-------------------------------+--------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                   ;
; PLL_TYPE                      ; AUTO                     ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=spipll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                   ;
; LOCK_HIGH                     ; 1                        ; Untyped                   ;
; LOCK_LOW                      ; 1                        ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                   ;
; SKIP_VCO                      ; OFF                      ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                   ;
; BANDWIDTH                     ; 0                        ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                   ;
; DOWN_SPREAD                   ; 0                        ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 25                       ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 25                       ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 166667                   ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 200000                   ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                   ;
; DPA_DIVIDER                   ; 0                        ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                   ;
; VCO_MIN                       ; 0                        ; Untyped                   ;
; VCO_MAX                       ; 0                        ; Untyped                   ;
; VCO_CENTER                    ; 0                        ; Untyped                   ;
; PFD_MIN                       ; 0                        ; Untyped                   ;
; PFD_MAX                       ; 0                        ; Untyped                   ;
; M_INITIAL                     ; 0                        ; Untyped                   ;
; M                             ; 0                        ; Untyped                   ;
; N                             ; 1                        ; Untyped                   ;
; M2                            ; 1                        ; Untyped                   ;
; N2                            ; 1                        ; Untyped                   ;
; SS                            ; 1                        ; Untyped                   ;
; C0_HIGH                       ; 0                        ; Untyped                   ;
; C1_HIGH                       ; 0                        ; Untyped                   ;
; C2_HIGH                       ; 0                        ; Untyped                   ;
; C3_HIGH                       ; 0                        ; Untyped                   ;
; C4_HIGH                       ; 0                        ; Untyped                   ;
; C5_HIGH                       ; 0                        ; Untyped                   ;
; C6_HIGH                       ; 0                        ; Untyped                   ;
; C7_HIGH                       ; 0                        ; Untyped                   ;
; C8_HIGH                       ; 0                        ; Untyped                   ;
; C9_HIGH                       ; 0                        ; Untyped                   ;
; C0_LOW                        ; 0                        ; Untyped                   ;
; C1_LOW                        ; 0                        ; Untyped                   ;
; C2_LOW                        ; 0                        ; Untyped                   ;
; C3_LOW                        ; 0                        ; Untyped                   ;
; C4_LOW                        ; 0                        ; Untyped                   ;
; C5_LOW                        ; 0                        ; Untyped                   ;
; C6_LOW                        ; 0                        ; Untyped                   ;
; C7_LOW                        ; 0                        ; Untyped                   ;
; C8_LOW                        ; 0                        ; Untyped                   ;
; C9_LOW                        ; 0                        ; Untyped                   ;
; C0_INITIAL                    ; 0                        ; Untyped                   ;
; C1_INITIAL                    ; 0                        ; Untyped                   ;
; C2_INITIAL                    ; 0                        ; Untyped                   ;
; C3_INITIAL                    ; 0                        ; Untyped                   ;
; C4_INITIAL                    ; 0                        ; Untyped                   ;
; C5_INITIAL                    ; 0                        ; Untyped                   ;
; C6_INITIAL                    ; 0                        ; Untyped                   ;
; C7_INITIAL                    ; 0                        ; Untyped                   ;
; C8_INITIAL                    ; 0                        ; Untyped                   ;
; C9_INITIAL                    ; 0                        ; Untyped                   ;
; C0_MODE                       ; BYPASS                   ; Untyped                   ;
; C1_MODE                       ; BYPASS                   ; Untyped                   ;
; C2_MODE                       ; BYPASS                   ; Untyped                   ;
; C3_MODE                       ; BYPASS                   ; Untyped                   ;
; C4_MODE                       ; BYPASS                   ; Untyped                   ;
; C5_MODE                       ; BYPASS                   ; Untyped                   ;
; C6_MODE                       ; BYPASS                   ; Untyped                   ;
; C7_MODE                       ; BYPASS                   ; Untyped                   ;
; C8_MODE                       ; BYPASS                   ; Untyped                   ;
; C9_MODE                       ; BYPASS                   ; Untyped                   ;
; C0_PH                         ; 0                        ; Untyped                   ;
; C1_PH                         ; 0                        ; Untyped                   ;
; C2_PH                         ; 0                        ; Untyped                   ;
; C3_PH                         ; 0                        ; Untyped                   ;
; C4_PH                         ; 0                        ; Untyped                   ;
; C5_PH                         ; 0                        ; Untyped                   ;
; C6_PH                         ; 0                        ; Untyped                   ;
; C7_PH                         ; 0                        ; Untyped                   ;
; C8_PH                         ; 0                        ; Untyped                   ;
; C9_PH                         ; 0                        ; Untyped                   ;
; L0_HIGH                       ; 1                        ; Untyped                   ;
; L1_HIGH                       ; 1                        ; Untyped                   ;
; G0_HIGH                       ; 1                        ; Untyped                   ;
; G1_HIGH                       ; 1                        ; Untyped                   ;
; G2_HIGH                       ; 1                        ; Untyped                   ;
; G3_HIGH                       ; 1                        ; Untyped                   ;
; E0_HIGH                       ; 1                        ; Untyped                   ;
; E1_HIGH                       ; 1                        ; Untyped                   ;
; E2_HIGH                       ; 1                        ; Untyped                   ;
; E3_HIGH                       ; 1                        ; Untyped                   ;
; L0_LOW                        ; 1                        ; Untyped                   ;
; L1_LOW                        ; 1                        ; Untyped                   ;
; G0_LOW                        ; 1                        ; Untyped                   ;
; G1_LOW                        ; 1                        ; Untyped                   ;
; G2_LOW                        ; 1                        ; Untyped                   ;
; G3_LOW                        ; 1                        ; Untyped                   ;
; E0_LOW                        ; 1                        ; Untyped                   ;
; E1_LOW                        ; 1                        ; Untyped                   ;
; E2_LOW                        ; 1                        ; Untyped                   ;
; E3_LOW                        ; 1                        ; Untyped                   ;
; L0_INITIAL                    ; 1                        ; Untyped                   ;
; L1_INITIAL                    ; 1                        ; Untyped                   ;
; G0_INITIAL                    ; 1                        ; Untyped                   ;
; G1_INITIAL                    ; 1                        ; Untyped                   ;
; G2_INITIAL                    ; 1                        ; Untyped                   ;
; G3_INITIAL                    ; 1                        ; Untyped                   ;
; E0_INITIAL                    ; 1                        ; Untyped                   ;
; E1_INITIAL                    ; 1                        ; Untyped                   ;
; E2_INITIAL                    ; 1                        ; Untyped                   ;
; E3_INITIAL                    ; 1                        ; Untyped                   ;
; L0_MODE                       ; BYPASS                   ; Untyped                   ;
; L1_MODE                       ; BYPASS                   ; Untyped                   ;
; G0_MODE                       ; BYPASS                   ; Untyped                   ;
; G1_MODE                       ; BYPASS                   ; Untyped                   ;
; G2_MODE                       ; BYPASS                   ; Untyped                   ;
; G3_MODE                       ; BYPASS                   ; Untyped                   ;
; E0_MODE                       ; BYPASS                   ; Untyped                   ;
; E1_MODE                       ; BYPASS                   ; Untyped                   ;
; E2_MODE                       ; BYPASS                   ; Untyped                   ;
; E3_MODE                       ; BYPASS                   ; Untyped                   ;
; L0_PH                         ; 0                        ; Untyped                   ;
; L1_PH                         ; 0                        ; Untyped                   ;
; G0_PH                         ; 0                        ; Untyped                   ;
; G1_PH                         ; 0                        ; Untyped                   ;
; G2_PH                         ; 0                        ; Untyped                   ;
; G3_PH                         ; 0                        ; Untyped                   ;
; E0_PH                         ; 0                        ; Untyped                   ;
; E1_PH                         ; 0                        ; Untyped                   ;
; E2_PH                         ; 0                        ; Untyped                   ;
; E3_PH                         ; 0                        ; Untyped                   ;
; M_PH                          ; 0                        ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; CLK0_COUNTER                  ; G0                       ; Untyped                   ;
; CLK1_COUNTER                  ; G0                       ; Untyped                   ;
; CLK2_COUNTER                  ; G0                       ; Untyped                   ;
; CLK3_COUNTER                  ; G0                       ; Untyped                   ;
; CLK4_COUNTER                  ; G0                       ; Untyped                   ;
; CLK5_COUNTER                  ; G0                       ; Untyped                   ;
; CLK6_COUNTER                  ; E0                       ; Untyped                   ;
; CLK7_COUNTER                  ; E1                       ; Untyped                   ;
; CLK8_COUNTER                  ; E2                       ; Untyped                   ;
; CLK9_COUNTER                  ; E3                       ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                   ;
; M_TIME_DELAY                  ; 0                        ; Untyped                   ;
; N_TIME_DELAY                  ; 0                        ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                   ;
; VCO_POST_SCALE                ; 0                        ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                   ;
; PORT_CLKENA0                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKENA1                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKENA2                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKENA3                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKENA4                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKENA5                  ; port_UNuseD              ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLK0                  ; port_UNuseD              ; Untyped                   ;
; PORT_EXTCLK1                  ; port_UNuseD              ; Untyped                   ;
; PORT_EXTCLK2                  ; port_UNuseD              ; Untyped                   ;
; PORT_EXTCLK3                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKBAD0                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLKBAD1                  ; port_UNuseD              ; Untyped                   ;
; PORT_CLK0                     ; port_useD                ; Untyped                   ;
; PORT_CLK1                     ; port_useD                ; Untyped                   ;
; PORT_CLK2                     ; port_UNuseD              ; Untyped                   ;
; PORT_CLK3                     ; port_UNuseD              ; Untyped                   ;
; PORT_CLK4                     ; port_UNuseD              ; Untyped                   ;
; PORT_CLK5                     ; port_UNuseD              ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANDATA                 ; port_UNuseD              ; Untyped                   ;
; PORT_SCANDATAOUT              ; port_UNuseD              ; Untyped                   ;
; PORT_SCANDONE                 ; port_UNuseD              ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_ACTIVECLOCK              ; port_UNuseD              ; Untyped                   ;
; PORT_CLKLOSS                  ; port_UNuseD              ; Untyped                   ;
; PORT_INCLK1                   ; port_UNuseD              ; Untyped                   ;
; PORT_INCLK0                   ; port_useD                ; Untyped                   ;
; PORT_FBIN                     ; port_UNuseD              ; Untyped                   ;
; PORT_PLLENA                   ; port_UNuseD              ; Untyped                   ;
; PORT_CLKSWITCH                ; port_UNuseD              ; Untyped                   ;
; PORT_ARESET                   ; port_useD                ; Untyped                   ;
; PORT_PFDENA                   ; port_UNuseD              ; Untyped                   ;
; PORT_SCANCLK                  ; port_UNuseD              ; Untyped                   ;
; PORT_SCANACLR                 ; port_UNuseD              ; Untyped                   ;
; PORT_SCANREAD                 ; port_UNuseD              ; Untyped                   ;
; PORT_SCANWRITE                ; port_UNuseD              ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_LOCKED                   ; port_UNuseD              ; Untyped                   ;
; PORT_CONFIGUPDATE             ; port_UNuseD              ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_PHASEDONE                ; port_UNuseD              ; Untyped                   ;
; PORT_PHASESTEP                ; port_UNuseD              ; Untyped                   ;
; PORT_PHASEUPDOWN              ; port_UNuseD              ; Untyped                   ;
; PORT_SCANCLKENA               ; port_UNuseD              ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; port_UNuseD              ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                   ;
; CBXI_PARAMETER                ; spipll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE            ;
+-------------------------------+--------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; idle_msb       ; 14     ; Signed Integer                                   ;
; si_datal       ; 15     ; Signed Integer                                   ;
; so_datal       ; 7      ; Signed Integer                                   ;
; write_mode     ; 00     ; Unsigned Binary                                  ;
; read_mode      ; 10     ; Unsigned Binary                                  ;
; ini_number     ; 1011   ; Unsigned Binary                                  ;
; idle           ; '0'    ; Enumerated                                       ;
; transfer       ; '1'    ; Enumerated                                       ;
; bw_rate        ; 101100 ; Unsigned Binary                                  ;
; power_control  ; 101101 ; Unsigned Binary                                  ;
; data_format    ; 110001 ; Unsigned Binary                                  ;
; int_enable     ; 101110 ; Unsigned Binary                                  ;
; int_map        ; 101111 ; Unsigned Binary                                  ;
; thresh_act     ; 100100 ; Unsigned Binary                                  ;
; thresh_inact   ; 100101 ; Unsigned Binary                                  ;
; time_inact     ; 100110 ; Unsigned Binary                                  ;
; act_inact_ctl  ; 100111 ; Unsigned Binary                                  ;
; thresh_ff      ; 101000 ; Unsigned Binary                                  ;
; time_ff        ; 101001 ; Unsigned Binary                                  ;
; int_source     ; 110000 ; Unsigned Binary                                  ;
; x_lb           ; 110010 ; Unsigned Binary                                  ;
; x_hb           ; 110011 ; Unsigned Binary                                  ;
; y_lb           ; 110100 ; Unsigned Binary                                  ;
; y_hb           ; 110101 ; Unsigned Binary                                  ;
; z_lb           ; 110110 ; Unsigned Binary                                  ;
; z_hb           ; 110111 ; Unsigned Binary                                  ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller ;
+----------------+--------+----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------+
; IDLE_MSB       ; 14     ; Signed Integer                                                                   ;
; si_datal       ; 15     ; Signed Integer                                                                   ;
; so_datal       ; 7      ; Signed Integer                                                                   ;
; WRITE_MODE     ; 00     ; Unsigned Binary                                                                  ;
; read_mode      ; 10     ; Unsigned Binary                                                                  ;
; inI_NUMBER     ; 1011   ; Unsigned Binary                                                                  ;
; IDLE           ; '0'    ; Enumerated                                                                       ;
; transfer       ; '1'    ; Enumerated                                                                       ;
; BW_RATE        ; 101100 ; Unsigned Binary                                                                  ;
; power_control  ; 101101 ; Unsigned Binary                                                                  ;
; data_format    ; 110001 ; Unsigned Binary                                                                  ;
; int_enable     ; 101110 ; Unsigned Binary                                                                  ;
; int_map        ; 101111 ; Unsigned Binary                                                                  ;
; thresh_act     ; 100100 ; Unsigned Binary                                                                  ;
; thresh_inact   ; 100101 ; Unsigned Binary                                                                  ;
; time_inact     ; 100110 ; Unsigned Binary                                                                  ;
; act_inact_ctl  ; 100111 ; Unsigned Binary                                                                  ;
; thresh_ff      ; 101000 ; Unsigned Binary                                                                  ;
; time_ff        ; 101001 ; Unsigned Binary                                                                  ;
; inT_SOURCE     ; 110000 ; Unsigned Binary                                                                  ;
; x_lb           ; 110010 ; Unsigned Binary                                                                  ;
; x_hb           ; 110011 ; Unsigned Binary                                                                  ;
; y_lb           ; 110100 ; Unsigned Binary                                                                  ;
; y_hb           ; 110101 ; Unsigned Binary                                                                  ;
; z_lb           ; 110110 ; Unsigned Binary                                                                  ;
; z_hb           ; 110111 ; Unsigned Binary                                                                  ;
+----------------+--------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                          ;
; LPM_WIDTHD             ; 10             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                          ;
; LPM_WIDTHD             ; 10             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                          ;
; LPM_WIDTHD             ; 10             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                          ;
; LPM_WIDTHD             ; 10             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                          ;
; LPM_WIDTHD             ; 10             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                          ;
; LPM_WIDTHD             ; 10             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                          ;
; LPM_WIDTHD             ; 10             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                          ;
; LPM_WIDTHD             ; 10             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod8 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                          ;
; LPM_WIDTHD             ; 10             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod9 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                          ;
; LPM_WIDTHD             ; 10             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod10 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod11 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod12 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod13 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod14 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod15 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod16 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod17 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod18 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod19 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod20 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod21 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod22 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod23 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod24 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod25 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod26 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod27 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod28 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod29 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod30 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod31 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod32 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod33 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod34 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod35 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod36 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod37 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod38 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod39 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod40 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod41 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod42 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod43 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod44 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod45 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod46 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod47 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod48 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_divide:Mod49 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 18           ; Untyped             ;
; LPM_WIDTHR                                     ; 18           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; spipll:u_spipll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; vga:u_vga|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                        ;
;     -- LPM_WIDTHB                     ; 9                        ;
;     -- LPM_WIDTHP                     ; 18                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_ee_config:u_spi_ee_config"                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; odata_xh[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; odata_yh[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:37     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Apr 12 17:24:23 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: vga-vga_arch
    Info (12023): Found entity 1: vga
Info (12021): Found 2 design units, including 1 entities, in source file gsensor.vhd
    Info (12022): Found design unit 1: gsensor-synth
    Info (12023): Found entity 1: gsensor
Info (12021): Found 2 design units, including 1 entities, in source file reset_delay.vhd
    Info (12022): Found design unit 1: reset_delay-translated
    Info (12023): Found entity 1: reset_delay
Info (12021): Found 2 design units, including 1 entities, in source file spipll.vhd
    Info (12022): Found design unit 1: spipll-SYN
    Info (12023): Found entity 1: spipll
Info (12021): Found 2 design units, including 1 entities, in source file spi_ee_config.vhd
    Info (12022): Found design unit 1: spi_ee_config-translated
    Info (12023): Found entity 1: spi_ee_config
Info (12021): Found 2 design units, including 1 entities, in source file led_driver.vhd
    Info (12022): Found design unit 1: led_driver-translated
    Info (12023): Found entity 1: led_driver
Info (12021): Found 2 design units, including 1 entities, in source file spi_controller.vhd
    Info (12022): Found design unit 1: spi_controller-translated
    Info (12023): Found entity 1: spi_controller
Info (12127): Elaborating entity "Gsensor" for the top level hierarchy
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:u_reset_delay"
Info (12128): Elaborating entity "spipll" for hierarchy "spipll:u_spipll"
Info (12128): Elaborating entity "altpll" for hierarchy "spipll:u_spipll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "spipll:u_spipll|altpll:altpll_component"
Info (12133): Instantiated megafunction "spipll:u_spipll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "200000"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "166667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=spipll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "port_UNuseD"
    Info (12134): Parameter "port_areset" = "port_useD"
    Info (12134): Parameter "port_clkbad0" = "port_UNuseD"
    Info (12134): Parameter "port_clkbad1" = "port_UNuseD"
    Info (12134): Parameter "port_clkloss" = "port_UNuseD"
    Info (12134): Parameter "port_clkswitch" = "port_UNuseD"
    Info (12134): Parameter "port_configupdate" = "port_UNuseD"
    Info (12134): Parameter "port_fbin" = "port_UNuseD"
    Info (12134): Parameter "port_inclk0" = "port_useD"
    Info (12134): Parameter "port_inclk1" = "port_UNuseD"
    Info (12134): Parameter "port_locked" = "port_UNuseD"
    Info (12134): Parameter "port_pfdena" = "port_UNuseD"
    Info (12134): Parameter "port_phasecounterselect" = "port_UNuseD"
    Info (12134): Parameter "port_phasedone" = "port_UNuseD"
    Info (12134): Parameter "port_phasestep" = "port_UNuseD"
    Info (12134): Parameter "port_phaseupdown" = "port_UNuseD"
    Info (12134): Parameter "port_pllena" = "port_UNuseD"
    Info (12134): Parameter "port_scanaclr" = "port_UNuseD"
    Info (12134): Parameter "port_scanclk" = "port_UNuseD"
    Info (12134): Parameter "port_scanclkena" = "port_UNuseD"
    Info (12134): Parameter "port_scandata" = "port_UNuseD"
    Info (12134): Parameter "port_scandataout" = "port_UNuseD"
    Info (12134): Parameter "port_scandone" = "port_UNuseD"
    Info (12134): Parameter "port_scanread" = "port_UNuseD"
    Info (12134): Parameter "port_scanwrite" = "port_UNuseD"
    Info (12134): Parameter "port_clk0" = "port_useD"
    Info (12134): Parameter "port_clk1" = "port_useD"
    Info (12134): Parameter "port_clk2" = "port_UNuseD"
    Info (12134): Parameter "port_clk3" = "port_UNuseD"
    Info (12134): Parameter "port_clk4" = "port_UNuseD"
    Info (12134): Parameter "port_clk5" = "port_UNuseD"
    Info (12134): Parameter "port_clkena0" = "port_UNuseD"
    Info (12134): Parameter "port_clkena1" = "port_UNuseD"
    Info (12134): Parameter "port_clkena2" = "port_UNuseD"
    Info (12134): Parameter "port_clkena3" = "port_UNuseD"
    Info (12134): Parameter "port_clkena4" = "port_UNuseD"
    Info (12134): Parameter "port_clkena5" = "port_UNuseD"
    Info (12134): Parameter "port_extclk0" = "port_UNuseD"
    Info (12134): Parameter "port_extclk1" = "port_UNuseD"
    Info (12134): Parameter "port_extclk2" = "port_UNuseD"
    Info (12134): Parameter "port_extclk3" = "port_UNuseD"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/spipll_altpll.v
    Info (12023): Found entity 1: spipll_altpll
Info (12128): Elaborating entity "spipll_altpll" for hierarchy "spipll:u_spipll|altpll:altpll_component|spipll_altpll:auto_generated"
Info (12128): Elaborating entity "spi_ee_config" for hierarchy "spi_ee_config:u_spi_ee_config"
Warning (10540): VHDL Signal Declaration warning at spi_ee_config.vhd(118): used explicit default value for signal "X" because signal was never assigned a value
Info (12128): Elaborating entity "spi_controller" for hierarchy "spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller"
Info (12128): Elaborating entity "vga" for hierarchy "vga:u_vga"
Warning (10540): VHDL Signal Declaration warning at vga.vhd(41): used explicit default value for signal "top_bound" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at vga.vhd(42): used explicit default value for signal "bottom_bound" because signal was never assigned a value
Warning (10027): Verilog HDL or VHDL warning at the vga.vhd(136): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the vga.vhd(138): index expression is not wide enough to address all of the elements in the array
Info (278001): Inferred 51 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod12"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod13"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod14"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod15"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod16"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod17"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod18"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod19"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod20"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod21"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod22"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod23"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod24"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod25"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod26"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod27"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod28"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod29"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod30"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod31"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod32"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod33"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod34"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod35"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod36"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod37"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod38"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod39"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod40"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod41"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod42"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod43"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod44"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod45"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod46"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod47"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod48"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:u_vga|Mod49"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga:u_vga|Mult0"
Info (12130): Elaborated megafunction instantiation "vga:u_vga|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "vga:u_vga|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf
    Info (12023): Found entity 1: lpm_divide_ccm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf
    Info (12023): Found entity 1: alt_u_div_m9f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "vga:u_vga|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "vga:u_vga|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "vga:u_vga|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh
Info (12131): Elaborated megafunction instantiation "vga:u_vga|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "vga:u_vga|lpm_mult:Mult0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod8|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod9|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod10|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod12|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod13|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod14|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod16|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_5_result_int[0]~12"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod17|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod18|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod20|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod21|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod22|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod24|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod25|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod26|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod28|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod29|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod30|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod33|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod34|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod36|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod38|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod37|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod40|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod41|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod42|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod44|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod45|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod46|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod49|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "vga:u_vga|lpm_divide:Mod48|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_5_result_int[0]~12"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 13029 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 7 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 13016 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 579 megabytes
    Info: Processing ended: Sun Apr 12 17:25:09 2015
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:45


