

##########################
# GTP
##########################
GTP_CRATE all

GTP_CLUSTER_PULSE_COIN      4    4

# SEED thrershold in MeV (0-8191)
GTP_CLUSTER_PULSE_THRESHOLD 50

GTP_CRATE end

##########################
# HPS 11 Crate
##########################

### TI
TI_CRATE hps11

TI_FIBER_DELAY_OFFSET 0x80 0xcf
TI_BUFFER_LEVEL 5
TI_BLOCK_LEVEL  10

## HOLD OFF
# 1.44 us holdoff:
TI_HOLDOFF 1 3 1
# 4 triggers in 23*3840ns=88.32us
TI_HOLDOFF 4 23 1


# PRESCALE-FACTOR = 2

# SINGLES-0:
TI_INPUT_PRESCALE 1  15

# SINGLES-1:
TI_INPUT_PRESCALE 2  15

# PAIRS-0:
TI_INPUT_PRESCALE 3  15

# PAIRS-1:
TI_INPUT_PRESCALE 4  15

# COSMIC/LED:
TI_INPUT_PRESCALE 5  0

# PULSER:
TI_INPUT_PRESCALE 6  0

TI_CRATE end


### SSP
SSP_CRATE hps11

SSP_ALLSLOTS
SSP_W_WIDTH   100
SSP_W_OFFSET  753

# COSMIC:
#SSP_W_WIDTH   100
#SSP_W_OFFSET  799

SSP_HPS_PULSER 40000       # pulser period (s)

# ecal triggers:
# HPS SINGLES 0  -> TI TS1
SSP_HPS_SET_IO_SRC		7	20	#ENABLED
#SSP_HPS_SET_IO_SRC		7	0	#DISABLED

#HPS SINGLES 1   -> TI TS2
SSP_HPS_SET_IO_SRC		8	21	#ENABLED
#SSP_HPS_SET_IO_SRC		8	0	#DISABLED

#HPS PAIRS 0     -> TI TS3
SSP_HPS_SET_IO_SRC		9	22	#ENABLED
#SSP_HPS_SET_IO_SRC		9	0	#DISABLED

#HPS PAIRS 1     -> TI TS4
SSP_HPS_SET_IO_SRC		10	23	#ENABLED
#SSP_HPS_SET_IO_SRC		10	0	#DISABLED

# HPS COSMIC/LED -> TI TS5
#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED
#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMIC
SSP_HPS_SET_IO_SRC		11	0	#DISABLED

# PULSER         -> TI TS6
SSP_HPS_SET_IO_SRC		12	18	#ENABLED
#SSP_HPS_SET_IO_SRC		12	0	#DISABLED


# coinc time 10=40 ns
SSP_HPS_COSMIC_TIMECOINCIDENCE  10

# cosmic B0 and B1 (136<<8) + led trigger (254<<0)
SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070

SSP_HPS_LATENCY 475

# Singles 0 trigger
SSP_HPS_SINGLES_EMIN  0  200  1
SSP_HPS_SINGLES_EMAX  0  2700 1
SSP_HPS_SINGLES_NMIN  0  3    1

# Singles 1 trigger
SSP_HPS_SINGLES_EMIN  1  1300 1
SSP_HPS_SINGLES_EMAX  1  2600 1
SSP_HPS_SINGLES_NMIN  1  3    1

# Pairs 0 trigger
SSP_HPS_PAIRS_TIMECOINCIDENCE  0  4
SSP_HPS_PAIRS_EMIN             0  119
SSP_HPS_PAIRS_EMAX             0  2420
SSP_HPS_PAIRS_NMIN             0  1
SSP_HPS_PAIRS_SUMMAX_MIN       0  4400 264 1
SSP_HPS_PAIRS_DIFFMAX          0  2200     1
SSP_HPS_PAIRS_COPLANARITY      0  180      0
SSP_HPS_PAIRS_ENERGYDIST       0  5.5  100 0

# Pairs 1 trigger
SSP_HPS_PAIRS_TIMECOINCIDENCE  1  3
SSP_HPS_PAIRS_EMIN             1  200
SSP_HPS_PAIRS_EMAX             1  1200
SSP_HPS_PAIRS_NMIN             1  2
SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 900 1
SSP_HPS_PAIRS_DIFFMAX          1  1100     1
SSP_HPS_PAIRS_COPLANARITY      1  25       1
SSP_HPS_PAIRS_ENERGYDIST       1  5.5 1100 1

SSP_CRATE end


### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1
FADC250_CRATE hps11

FADC250_SLOT all
FADC250_DAC  3300
FADC250_W_OFFSET 3012
FADC250_W_WIDTH 400

FADC250_MODE      1
FADC250_NSB       12
FADC250_NSA       240
FADC250_NPEAK     1

#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1

#Set RF clock threshold
FADC250_TET 800

FADC250_SLOT 13
FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FADC250_CRATE end


##########################
# HPS 12 Crate
##########################

### TI
TI_CRATE hps12
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end


##########################
# HPS 1 Crate
##########################

### TI
TI_CRATE hps1
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end



### FADC
FADC250_CRATE hps1

FADC250_SLOT all

FADC250_W_OFFSET 3012
FADC250_W_WIDTH   400

# COSMIC:
#FADC250_W_OFFSET 3180
#FADC250_W_WIDTH   400

FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       100
FADC250_NPEAK     1

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_TET 18

# Set LED system trigger threshold
FADC250_SLOT      20
FADC250_CH_TET    15   500

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_CRATE end

##########################
# HPS 2 Crate
##########################

### TI
TI_CRATE hps2
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end

### FADC
FADC250_CRATE hps2

FADC250_SLOT all

FADC250_W_OFFSET 3012
FADC250_W_WIDTH   400

# COSMIC:
#FADC250_W_OFFSET 3180
#FADC250_W_WIDTH   400

FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       100
FADC250_NPEAK     1

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_TET 18

# Set cosmic system trigger threshold
# 12bit -> 1V: 40 = ~10mV threshold
# relative to pedestal
FADC250_SLOT      20
FADC250_CH_TET    13   40
FADC250_CH_TET    14   40
#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_CRATE end



# include trigger/HPS/small/dsc2/hps11.cnf

#
# dsc2 config file for expid=clondev
#
# this file contains settings  for JLAB VME Discriminators DSC2
#
# CRATE      <tdcecal1>     <- crate name, usually IP name
#
# DSC2_SLOT  2   <- slot#
#
# DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)
#
# DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask
#
# DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask
#
# DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask
#
# DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask
#
# DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)
#
# DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)
#
#    following, if used, will supersede TRG width:
#
# DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)
#
# DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)
#
#
DSC2_CRATE     hps11

DSC2_SLOT       all

# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clock
DSC2_SCALER_REFPRESCALE 1250

# ECAL, MINIMIZE THRESHOLD (0=27mV):
DSC2_WIDTH       20  40
DSC2_THRESHOLD   0  0
#DSC2_TRGDIGITAL 140      0


# RF SIGNAL, SLOT 20 CHANNELS 13/14:
DSC2_SLOT 20
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500


# WHAT IS THIS (NOTHING IN SLOT2):
DSC2_SLOT       2
DSC2_CH_THRESHOLD    1  300   200

#
DSC2_CRATE     end

# include trigger/HPS/small/dsc2/hps12.cnf

#
# dsc2 config file for expid=clondev
#
# this file contains settings  for JLAB VME Discriminators DSC2
#
# CRATE      <tdcecal1>     <- crate name, usually IP name
#
# DSC2_SLOT  2   <- slot#
#
# DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)
#
# DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask
#
# DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask
#
# DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask
#
# DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask
#
# DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)
#
# DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)
#
#    following, if used, will supersede TRG width:
#
# DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)
#
# DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)
#
#
DSC2_CRATE     hps12

DSC2_SLOT       all

# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clock
DSC2_SCALER_REFPRESCALE 1250

# ECAL, MINIMIZE THERSHOLD (0=27mV):
DSC2_WIDTH       20  40
DSC2_THRESHOLD   0  0
#DSC2_TRGDIGITAL 140      0

# RF SIGNAL, SLOT 20 CHANNELS 13/14:
DSC2_SLOT 20
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500

# WHAT IS THIS (NOTHING IN SLOT2)?
DSC2_SLOT       2
DSC2_CH_THRESHOLD    1  300   200



DSC2_CRATE     end

# ECAL PEDESTALS:

# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trg

FADC250_CRATE  hps1
FADC250_SLOT all
FADC250_DAC 3300
FADC250_SLOT  3
FADC250_ALLCH_PED   98.427  30.848  72.902  71.135  87.628  96.099  73.020 105.080 111.704 113.706 108.654 112.234  65.842 102.896  77.507  91.673
FADC250_SLOT  4
FADC250_ALLCH_PED   76.444  69.979  56.506  62.383  90.138  49.621 130.055  37.915  75.674  67.549  34.085  76.337  34.822 103.238  63.478  94.184
FADC250_SLOT  5
FADC250_ALLCH_PED   60.851 117.637  68.850  90.619  69.756  99.158  84.385 105.677  59.840 117.562  84.084  96.794  73.146  86.287  60.818  93.300
FADC250_SLOT  6
FADC250_ALLCH_PED  103.189  74.929 139.583 135.313 129.631 121.722 100.290  80.820 103.567 114.086  58.375  98.741 110.255  86.268  74.602  96.340
FADC250_SLOT  7
FADC250_ALLCH_PED   98.402 113.572 103.652 100.830 100.148  81.049 117.409 120.716  85.997  81.231 100.236  95.671  75.589  86.790  88.285  80.636
FADC250_SLOT  8
FADC250_ALLCH_PED  115.942 108.391  72.630  97.429 100.837  83.676  98.145  92.431  88.483  66.748 112.562 109.764 129.800  88.777 101.134  23.497
FADC250_SLOT  9
FADC250_ALLCH_PED   98.984 113.687  81.467  87.068 102.668  94.011 104.769 112.464  81.689  99.559  95.179  57.337  98.795  78.496  69.054 112.550
FADC250_SLOT  14
FADC250_ALLCH_PED   68.942  73.791 103.441  73.886  88.353  86.711 143.515 114.671 101.229  65.869  96.856  86.634 103.682  94.336  85.574  84.864
FADC250_SLOT  15
FADC250_ALLCH_PED   76.552 123.767  78.933 160.075 112.599 124.320 118.493 124.164  83.975 137.341  77.864 106.486  82.145 103.459 115.873  93.071
FADC250_SLOT  16
FADC250_ALLCH_PED   86.493 117.727  92.176 111.225 131.751  56.861  85.661  85.199  52.914  81.815  59.833 106.463 101.500  80.266  78.052  89.494
FADC250_SLOT  17
FADC250_ALLCH_PED   67.032  66.246  99.733  92.419 113.847  66.006  94.259  93.535  91.501  57.589 106.134  71.669  64.278  68.987  41.544  77.197
FADC250_SLOT  18
FADC250_ALLCH_PED   79.819  95.759 111.140  77.962 109.070 100.297 101.684  78.149  54.311  76.018  73.828  92.193 134.979 114.598 114.792  92.377
FADC250_SLOT  19
FADC250_ALLCH_PED   83.140 102.789 102.556  27.158  64.525 117.318 100.448 108.002  98.946  93.656 114.613  95.633 105.627  78.825  92.391 107.289
FADC250_SLOT  20
FADC250_ALLCH_PED   84.137  64.990  80.246 100.727  54.331  90.279  77.721  59.172  98.106  55.767  75.767  70.927  80.626   0.000   0.000   0.000
FADC250_CRATE end
FADC250_CRATE  hps2
FADC250_SLOT all
FADC250_DAC 3300
FADC250_SLOT  3
FADC250_ALLCH_PED  112.475  84.600  63.330 106.809  95.521  60.911 132.470  73.970 106.725 111.879  87.084 119.031 108.865  91.219 106.021 127.070
FADC250_SLOT  4
FADC250_ALLCH_PED  112.169  88.454 107.764  90.289  79.386 145.975 137.238 111.508 123.130  97.991 119.528 103.308 121.702 111.207 121.047  96.411
FADC250_SLOT  5
FADC250_ALLCH_PED   71.230  52.445  71.533  98.316  99.113  85.856  83.518 116.139  99.564 102.299  73.941 114.934  99.560  77.430  89.437  92.855
FADC250_SLOT  6
FADC250_ALLCH_PED   68.609  85.005  92.902  83.990 116.443  91.184  63.139  63.661  92.772 136.966  92.958 103.208  67.127 125.933  78.093  98.385
FADC250_SLOT  7
FADC250_ALLCH_PED  152.737  83.127  82.817  99.911 108.092 122.300 104.966  88.643 122.492 106.879  93.230  84.290  94.581 112.204  98.756 118.694
FADC250_SLOT  8
FADC250_ALLCH_PED   88.911 100.203  63.096  72.669  79.251  58.423  96.011 108.291  58.952 127.054  86.079  51.885  78.513  65.665  54.052  67.739
FADC250_SLOT  9
FADC250_ALLCH_PED   96.916 157.084 134.641 130.840  95.581  78.427  87.190  91.585  84.622 145.858 119.987  90.028 108.164 111.707 112.688 139.312
FADC250_SLOT  14
FADC250_ALLCH_PED  126.858 124.818  89.124  74.660  97.696 115.245 100.501  87.872 132.272 125.251  93.904 115.419  77.794 123.496  65.233 102.100
FADC250_SLOT  15
FADC250_ALLCH_PED   67.210 103.970  66.545  60.091  78.697  96.856  94.054  94.981  80.656  87.685  95.756  58.156  74.220  91.117 134.090  51.783
FADC250_SLOT  16
FADC250_ALLCH_PED   81.552  87.206  68.700  66.980  78.210  97.214  80.916  76.463  96.516  72.507 127.428  90.936  88.766 114.491  63.046  72.475
FADC250_SLOT  17
FADC250_ALLCH_PED   89.123 102.004  86.515  77.931  86.328  98.158  88.541  83.149 100.547  90.896  90.019  88.608  87.229  81.262 135.123  94.294
FADC250_SLOT  18
FADC250_ALLCH_PED  114.083 101.396  89.107 117.331 113.182 114.487 116.968  78.329  76.557  82.957 113.335 155.003 112.435  89.853 103.639 130.682
FADC250_SLOT  19
FADC250_ALLCH_PED   90.346 111.156 118.817  74.665  67.404 116.376  63.116  60.945  69.034  92.257  84.274  71.482 102.017 116.356  73.626 116.729
FADC250_SLOT  20
FADC250_ALLCH_PED   88.877  86.328  98.037  86.292  66.429  85.833  87.876  46.844  88.527  88.396  63.640  60.393 101.191   0.000   0.000   0.000
FADC250_CRATE end

# ECAL GAINS:

# include trigger/HPS/small/fadc250/gains/EcalGains.trg

FADC250_CRATE  hps1
FADC250_SLOT  3
FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151
FADC250_SLOT  4
FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155
FADC250_SLOT  5
FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151
FADC250_SLOT  6
FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151
FADC250_SLOT  7
FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159
FADC250_SLOT  8
FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155
FADC250_SLOT  9
FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163
FADC250_SLOT  14
FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161
FADC250_SLOT  15
FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152
FADC250_SLOT  16
FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141
FADC250_SLOT  17
FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150
FADC250_SLOT  18
FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148
FADC250_SLOT  19
FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143
FADC250_SLOT  20
FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000
FADC250_CRATE end

FADC250_CRATE  hps2
FADC250_SLOT  3
FADC250_ALLCH_GAIN    0.210   0.192   0.182   0.221   0.195   0.188   0.197   0.173   0.203   0.198   0.150   0.137   0.149   0.158   0.161   0.155
FADC250_SLOT  4
FADC250_ALLCH_GAIN    0.152   0.159   0.174   0.168   0.160   0.172   0.150   0.147   0.144   0.164   0.160   0.171   0.150   0.175   0.153   0.137
FADC250_SLOT  5
FADC250_ALLCH_GAIN    0.146   0.147   0.145   0.148   0.143   0.144   0.151   0.159   0.150   0.155   0.138   0.156   0.147   0.153   0.159   0.149
FADC250_SLOT  6
FADC250_ALLCH_GAIN    0.142   0.131   0.141   0.135   0.142   0.156   0.163   0.173   0.153   0.153   0.158   0.138   0.177   0.158   0.155   0.151
FADC250_SLOT  7
FADC250_ALLCH_GAIN    0.150   0.166   0.164   0.132   0.155   0.146   0.168   0.160   0.156   0.168   0.159   0.155   0.164   0.156   0.152   0.166
FADC250_SLOT  8
FADC250_ALLCH_GAIN    0.146   0.145   0.280   0.149   0.148   0.181   0.140   0.151   0.153   0.169   0.163   0.146   0.164   0.145   0.143   0.154
FADC250_SLOT  9
FADC250_ALLCH_GAIN    0.136   0.149   0.141   0.157   0.165   0.133   0.150   0.158   0.149   0.160   0.132   0.133   0.144   0.147   0.151   0.164
FADC250_SLOT  14
FADC250_ALLCH_GAIN    0.155   0.147   0.152   0.158   0.141   0.152   0.137   0.177   0.151   0.165   0.111   0.157   0.134   0.155   0.164   0.167
FADC250_SLOT  15
FADC250_ALLCH_GAIN    0.163   0.151   0.166   0.154   0.171   0.142   0.133   0.204   0.147   0.172   0.143   0.137   0.181   0.152   0.149   0.151
FADC250_SLOT  16
FADC250_ALLCH_GAIN    0.173   0.170   0.133   0.160   0.157   0.140   0.153   0.168   0.163   0.162   0.176   0.175   0.166   0.170   0.159   0.146
FADC250_SLOT  17
FADC250_ALLCH_GAIN    0.143   0.133   0.136   0.151   0.137   0.147   0.163   0.134   0.154   0.152   0.151   0.148   0.174   0.137   0.141   0.137
FADC250_SLOT  18
FADC250_ALLCH_GAIN    0.159   0.149   0.149   0.152   0.142   0.146   0.158   0.134   0.152   0.159   0.157   0.158   0.156   0.143   0.161   0.170
FADC250_SLOT  19
FADC250_ALLCH_GAIN    0.157   0.179   0.149   0.145   0.163   0.158   0.166   0.164   0.177   0.131   0.144   0.148   0.142   0.151   0.154   0.136
FADC250_SLOT  20
FADC250_ALLCH_GAIN    0.169   0.149   0.164   0.140   0.143   0.147   0.153   0.160   0.157   0.155   0.149   0.168   0.163   1.000   1.000   1.000
FADC250_CRATE end


# SVT stuff

# include dpm/dpm-default.trg

DPM_CRATE all
DPM_CONFIG_FILE /usr/clas12/release/0.3/slac_svt/svtdaq/daq/config/rce_config.xml
DPM_CRATE end

# include dpm/dpm-3sam-3rms.trg

DPM_CRATE all
DPM_THR_CONFIG_FILE /usr/clas12/release/0.3/slac_svt/svtdaq/daq/thresholds/20160125_7039_thresholds_3rms.xml
DPM_CRATE end


